# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec 10 2020 17:25:43

# File Generated:     Oct 23 2022 12:42:02

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX8K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for clk_0
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (clk_0:R vs. clk_0:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: rst_n
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: led[0]
			6.2.2::Path details for port: led[1]
			6.2.3::Path details for port: led[2]
			6.2.4::Path details for port: led[3]
			6.2.5::Path details for port: led[4]
			6.2.6::Path details for port: led[5]
			6.2.7::Path details for port: led[6]
			6.2.8::Path details for port: led[7]
		6.3::PI to PO Path Details
			6.3.1::Path details for port: usb_tx
		6.4::Hold Times Path Details
			6.4.1::Path details for port: rst_n
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: led[0]
			6.5.2::Path details for port: led[1]
			6.5.3::Path details for port: led[2]
			6.5.4::Path details for port: led[3]
			6.5.5::Path details for port: led[4]
			6.5.6::Path details for port: led[5]
			6.5.7::Path details for port: led[6]
			6.5.8::Path details for port: led[7]
		6.6::Minimum Pad To Pad Path Details
			6.6.1::Path details for port: usb_tx
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: clk_0  | Frequency: 214.73 MHz  | Target: 100.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
clk_0         clk_0          10000            5343        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  
rst_n      clk         761          clk_0:R                


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase  
---------  ----------  ------------  ---------------------  
led[0]     clk         10788         clk_0:R                
led[1]     clk         10592         clk_0:R                
led[2]     clk         10739         clk_0:R                
led[3]     clk         10746         clk_0:R                
led[4]     clk         10753         clk_0:R                
led[5]     clk         10809         clk_0:R                
led[6]     clk         10746         clk_0:R                
led[7]     clk         10038         clk_0:R                


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  
usb_rx             usb_tx              6976        


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  
rst_n      clk         -143        clk_0:R                


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase  
---------  ----------  --------------------  ---------------------  
led[0]     clk         10397                 clk_0:R                
led[1]     clk         10214                 clk_0:R                
led[2]     clk         10348                 clk_0:R                
led[3]     clk         10326                 clk_0:R                
led[4]     clk         10362                 clk_0:R                
led[5]     clk         10418                 clk_0:R                
led[6]     clk         10326                 clk_0:R                
led[7]     clk         9667                  clk_0:R                


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  
usb_rx             usb_tx              6471                

 =====================================================================
                    End of Datasheet Report
 #####################################################################
 #####################################################################
                    4::Path Details for Clock Frequency Summary
 =====================================================================
4.1::Critical Path Report for clk_0
***********************************
Clock: clk_0
Frequency: 214.73 MHz | Target: 100.00 MHz

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : slow_counter.M_count_q_0_LC_17_19_3/lcout
Path End         : slow_counter.M_count_q_18_LC_18_21_1/in3
Capture Clock    : slow_counter.M_count_q_18_LC_18_21_1/clk
Setup Constraint : 10000p
Path slack       : 5343p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3844
-------------------------------------   ---- 
End-of-path arrival time (ps)           7299
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__306/I                                          ClkMux                         0              2607  RISE       1
I__306/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_0_LC_17_19_3/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_0_LC_17_19_3/lcout                 LogicCell40_SEQ_MODE_1000    540              3455   5343  RISE       4
I__121/I                                                  Odrv4                          0              3455   5343  RISE       1
I__121/O                                                  Odrv4                        351              3806   5343  RISE       1
I__125/I                                                  LocalMux                       0              3806   5343  RISE       1
I__125/O                                                  LocalMux                     330              4136   5343  RISE       1
I__127/I                                                  InMux                          0              4136   5343  RISE       1
I__127/O                                                  InMux                        259              4395   5343  RISE       1
I__128/I                                                  CascadeMux                     0              4395   5343  RISE       1
I__128/O                                                  CascadeMux                     0              4395   5343  RISE       1
slow_counter.un1_M_count_d_1_cry_1_c_LC_18_19_0/in2       LogicCell40_SEQ_MODE_0000      0              4395   5343  RISE       1
slow_counter.un1_M_count_d_1_cry_1_c_LC_18_19_0/carryout  LogicCell40_SEQ_MODE_0000    231              4626   5343  RISE       2
slow_counter.M_count_q_2_LC_18_19_1/carryin               LogicCell40_SEQ_MODE_1000      0              4626   5343  RISE       1
slow_counter.M_count_q_2_LC_18_19_1/carryout              LogicCell40_SEQ_MODE_1000    126              4753   5343  RISE       2
slow_counter.M_count_q_3_LC_18_19_2/carryin               LogicCell40_SEQ_MODE_1000      0              4753   5343  RISE       1
slow_counter.M_count_q_3_LC_18_19_2/carryout              LogicCell40_SEQ_MODE_1000    126              4879   5343  RISE       2
slow_counter.M_count_q_4_LC_18_19_3/carryin               LogicCell40_SEQ_MODE_1000      0              4879   5343  RISE       1
slow_counter.M_count_q_4_LC_18_19_3/carryout              LogicCell40_SEQ_MODE_1000    126              5005   5343  RISE       2
slow_counter.M_count_q_5_LC_18_19_4/carryin               LogicCell40_SEQ_MODE_1000      0              5005   5343  RISE       1
slow_counter.M_count_q_5_LC_18_19_4/carryout              LogicCell40_SEQ_MODE_1000    126              5131   5343  RISE       2
slow_counter.M_count_q_6_LC_18_19_5/carryin               LogicCell40_SEQ_MODE_1000      0              5131   5343  RISE       1
slow_counter.M_count_q_6_LC_18_19_5/carryout              LogicCell40_SEQ_MODE_1000    126              5258   5343  RISE       2
slow_counter.M_count_q_7_LC_18_19_6/carryin               LogicCell40_SEQ_MODE_1000      0              5258   5343  RISE       1
slow_counter.M_count_q_7_LC_18_19_6/carryout              LogicCell40_SEQ_MODE_1000    126              5384   5343  RISE       2
slow_counter.M_count_q_8_LC_18_19_7/carryin               LogicCell40_SEQ_MODE_1000      0              5384   5343  RISE       1
slow_counter.M_count_q_8_LC_18_19_7/carryout              LogicCell40_SEQ_MODE_1000    126              5510   5343  RISE       1
IN_MUX_bfv_18_20_0_/carryinitin                           ICE_CARRY_IN_MUX               0              5510   5343  RISE       1
IN_MUX_bfv_18_20_0_/carryinitout                          ICE_CARRY_IN_MUX             196              5707   5343  RISE       2
slow_counter.M_count_q_9_LC_18_20_0/carryin               LogicCell40_SEQ_MODE_1000      0              5707   5343  RISE       1
slow_counter.M_count_q_9_LC_18_20_0/carryout              LogicCell40_SEQ_MODE_1000    126              5833   5343  RISE       2
slow_counter.M_count_q_10_LC_18_20_1/carryin              LogicCell40_SEQ_MODE_1000      0              5833   5343  RISE       1
slow_counter.M_count_q_10_LC_18_20_1/carryout             LogicCell40_SEQ_MODE_1000    126              5959   5343  RISE       2
slow_counter.M_count_q_11_LC_18_20_2/carryin              LogicCell40_SEQ_MODE_1000      0              5959   5343  RISE       1
slow_counter.M_count_q_11_LC_18_20_2/carryout             LogicCell40_SEQ_MODE_1000    126              6085   5343  RISE       2
slow_counter.M_count_q_12_LC_18_20_3/carryin              LogicCell40_SEQ_MODE_1000      0              6085   5343  RISE       1
slow_counter.M_count_q_12_LC_18_20_3/carryout             LogicCell40_SEQ_MODE_1000    126              6211   5343  RISE       2
slow_counter.M_count_q_13_LC_18_20_4/carryin              LogicCell40_SEQ_MODE_1000      0              6211   5343  RISE       1
slow_counter.M_count_q_13_LC_18_20_4/carryout             LogicCell40_SEQ_MODE_1000    126              6338   5343  RISE       2
slow_counter.M_count_q_14_LC_18_20_5/carryin              LogicCell40_SEQ_MODE_1000      0              6338   5343  RISE       1
slow_counter.M_count_q_14_LC_18_20_5/carryout             LogicCell40_SEQ_MODE_1000    126              6464   5343  RISE       2
slow_counter.M_count_q_15_LC_18_20_6/carryin              LogicCell40_SEQ_MODE_1000      0              6464   5343  RISE       1
slow_counter.M_count_q_15_LC_18_20_6/carryout             LogicCell40_SEQ_MODE_1000    126              6590   5343  RISE       2
slow_counter.M_count_q_16_LC_18_20_7/carryin              LogicCell40_SEQ_MODE_1000      0              6590   5343  RISE       1
slow_counter.M_count_q_16_LC_18_20_7/carryout             LogicCell40_SEQ_MODE_1000    126              6716   5343  RISE       1
IN_MUX_bfv_18_21_0_/carryinitin                           ICE_CARRY_IN_MUX               0              6716   5343  RISE       1
IN_MUX_bfv_18_21_0_/carryinitout                          ICE_CARRY_IN_MUX             196              6913   5343  RISE       2
slow_counter.M_count_q_17_LC_18_21_0/carryin              LogicCell40_SEQ_MODE_1000      0              6913   5343  RISE       1
slow_counter.M_count_q_17_LC_18_21_0/carryout             LogicCell40_SEQ_MODE_1000    126              7039   5343  RISE       1
I__317/I                                                  InMux                          0              7039   5343  RISE       1
I__317/O                                                  InMux                        259              7299   5343  RISE       1
slow_counter.M_count_q_18_LC_18_21_1/in3                  LogicCell40_SEQ_MODE_1000      0              7299   5343  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__311/I                                          ClkMux                         0              2607  RISE       1
I__311/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_18_LC_18_21_1/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (clk_0:R vs. clk_0:R)
***************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_0_LC_17_19_3/lcout
Path End         : slow_counter.M_count_q_18_LC_18_21_1/in3
Capture Clock    : slow_counter.M_count_q_18_LC_18_21_1/clk
Setup Constraint : 10000p
Path slack       : 5343p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3844
-------------------------------------   ---- 
End-of-path arrival time (ps)           7299
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__306/I                                          ClkMux                         0              2607  RISE       1
I__306/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_0_LC_17_19_3/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_0_LC_17_19_3/lcout                 LogicCell40_SEQ_MODE_1000    540              3455   5343  RISE       4
I__121/I                                                  Odrv4                          0              3455   5343  RISE       1
I__121/O                                                  Odrv4                        351              3806   5343  RISE       1
I__125/I                                                  LocalMux                       0              3806   5343  RISE       1
I__125/O                                                  LocalMux                     330              4136   5343  RISE       1
I__127/I                                                  InMux                          0              4136   5343  RISE       1
I__127/O                                                  InMux                        259              4395   5343  RISE       1
I__128/I                                                  CascadeMux                     0              4395   5343  RISE       1
I__128/O                                                  CascadeMux                     0              4395   5343  RISE       1
slow_counter.un1_M_count_d_1_cry_1_c_LC_18_19_0/in2       LogicCell40_SEQ_MODE_0000      0              4395   5343  RISE       1
slow_counter.un1_M_count_d_1_cry_1_c_LC_18_19_0/carryout  LogicCell40_SEQ_MODE_0000    231              4626   5343  RISE       2
slow_counter.M_count_q_2_LC_18_19_1/carryin               LogicCell40_SEQ_MODE_1000      0              4626   5343  RISE       1
slow_counter.M_count_q_2_LC_18_19_1/carryout              LogicCell40_SEQ_MODE_1000    126              4753   5343  RISE       2
slow_counter.M_count_q_3_LC_18_19_2/carryin               LogicCell40_SEQ_MODE_1000      0              4753   5343  RISE       1
slow_counter.M_count_q_3_LC_18_19_2/carryout              LogicCell40_SEQ_MODE_1000    126              4879   5343  RISE       2
slow_counter.M_count_q_4_LC_18_19_3/carryin               LogicCell40_SEQ_MODE_1000      0              4879   5343  RISE       1
slow_counter.M_count_q_4_LC_18_19_3/carryout              LogicCell40_SEQ_MODE_1000    126              5005   5343  RISE       2
slow_counter.M_count_q_5_LC_18_19_4/carryin               LogicCell40_SEQ_MODE_1000      0              5005   5343  RISE       1
slow_counter.M_count_q_5_LC_18_19_4/carryout              LogicCell40_SEQ_MODE_1000    126              5131   5343  RISE       2
slow_counter.M_count_q_6_LC_18_19_5/carryin               LogicCell40_SEQ_MODE_1000      0              5131   5343  RISE       1
slow_counter.M_count_q_6_LC_18_19_5/carryout              LogicCell40_SEQ_MODE_1000    126              5258   5343  RISE       2
slow_counter.M_count_q_7_LC_18_19_6/carryin               LogicCell40_SEQ_MODE_1000      0              5258   5343  RISE       1
slow_counter.M_count_q_7_LC_18_19_6/carryout              LogicCell40_SEQ_MODE_1000    126              5384   5343  RISE       2
slow_counter.M_count_q_8_LC_18_19_7/carryin               LogicCell40_SEQ_MODE_1000      0              5384   5343  RISE       1
slow_counter.M_count_q_8_LC_18_19_7/carryout              LogicCell40_SEQ_MODE_1000    126              5510   5343  RISE       1
IN_MUX_bfv_18_20_0_/carryinitin                           ICE_CARRY_IN_MUX               0              5510   5343  RISE       1
IN_MUX_bfv_18_20_0_/carryinitout                          ICE_CARRY_IN_MUX             196              5707   5343  RISE       2
slow_counter.M_count_q_9_LC_18_20_0/carryin               LogicCell40_SEQ_MODE_1000      0              5707   5343  RISE       1
slow_counter.M_count_q_9_LC_18_20_0/carryout              LogicCell40_SEQ_MODE_1000    126              5833   5343  RISE       2
slow_counter.M_count_q_10_LC_18_20_1/carryin              LogicCell40_SEQ_MODE_1000      0              5833   5343  RISE       1
slow_counter.M_count_q_10_LC_18_20_1/carryout             LogicCell40_SEQ_MODE_1000    126              5959   5343  RISE       2
slow_counter.M_count_q_11_LC_18_20_2/carryin              LogicCell40_SEQ_MODE_1000      0              5959   5343  RISE       1
slow_counter.M_count_q_11_LC_18_20_2/carryout             LogicCell40_SEQ_MODE_1000    126              6085   5343  RISE       2
slow_counter.M_count_q_12_LC_18_20_3/carryin              LogicCell40_SEQ_MODE_1000      0              6085   5343  RISE       1
slow_counter.M_count_q_12_LC_18_20_3/carryout             LogicCell40_SEQ_MODE_1000    126              6211   5343  RISE       2
slow_counter.M_count_q_13_LC_18_20_4/carryin              LogicCell40_SEQ_MODE_1000      0              6211   5343  RISE       1
slow_counter.M_count_q_13_LC_18_20_4/carryout             LogicCell40_SEQ_MODE_1000    126              6338   5343  RISE       2
slow_counter.M_count_q_14_LC_18_20_5/carryin              LogicCell40_SEQ_MODE_1000      0              6338   5343  RISE       1
slow_counter.M_count_q_14_LC_18_20_5/carryout             LogicCell40_SEQ_MODE_1000    126              6464   5343  RISE       2
slow_counter.M_count_q_15_LC_18_20_6/carryin              LogicCell40_SEQ_MODE_1000      0              6464   5343  RISE       1
slow_counter.M_count_q_15_LC_18_20_6/carryout             LogicCell40_SEQ_MODE_1000    126              6590   5343  RISE       2
slow_counter.M_count_q_16_LC_18_20_7/carryin              LogicCell40_SEQ_MODE_1000      0              6590   5343  RISE       1
slow_counter.M_count_q_16_LC_18_20_7/carryout             LogicCell40_SEQ_MODE_1000    126              6716   5343  RISE       1
IN_MUX_bfv_18_21_0_/carryinitin                           ICE_CARRY_IN_MUX               0              6716   5343  RISE       1
IN_MUX_bfv_18_21_0_/carryinitout                          ICE_CARRY_IN_MUX             196              6913   5343  RISE       2
slow_counter.M_count_q_17_LC_18_21_0/carryin              LogicCell40_SEQ_MODE_1000      0              6913   5343  RISE       1
slow_counter.M_count_q_17_LC_18_21_0/carryout             LogicCell40_SEQ_MODE_1000    126              7039   5343  RISE       1
I__317/I                                                  InMux                          0              7039   5343  RISE       1
I__317/O                                                  InMux                        259              7299   5343  RISE       1
slow_counter.M_count_q_18_LC_18_21_1/in3                  LogicCell40_SEQ_MODE_1000      0              7299   5343  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__311/I                                          ClkMux                         0              2607  RISE       1
I__311/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_18_LC_18_21_1/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: rst_n     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : rst_n
Clock Port        : clk
Clock Reference   : clk_0:R
Setup Time        : 761


Data Path Delay                3206
+ Setup Time                    470
- Capture Clock Path Delay    -2915
---------------------------- ------
Setup to Clock                  761

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
rst_n                                  cu_top_0                   0      0                  RISE  1       
rst_n_ibuf_iopad/PACKAGEPIN:in         IO_PAD                     0      0                  RISE  1       
rst_n_ibuf_iopad/DOUT                  IO_PAD                     590    590                RISE  1       
rst_n_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
rst_n_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__79/I                                Odrv12                     0      1207               RISE  1       
I__79/O                                Odrv12                     491    1698               RISE  1       
I__80/I                                Span12Mux_v                0      1698               RISE  1       
I__80/O                                Span12Mux_v                491    2189               RISE  1       
I__81/I                                Sp12to4                    0      2189               RISE  1       
I__81/O                                Sp12to4                    428    2617               RISE  1       
I__82/I                                LocalMux                   0      2617               RISE  1       
I__82/O                                LocalMux                   330    2947               RISE  1       
I__84/I                                InMux                      0      2947               RISE  1       
I__84/O                                InMux                      259    3206               RISE  1       
reset_cond.M_stage_q_1_LC_16_14_3/in0  LogicCell40_SEQ_MODE_1000  0      3206               RISE  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               cu_top_0                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__298/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__298/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__299/I                                          GlobalMux                  0      2452               RISE  1       
I__299/O                                          GlobalMux                  154    2607               RISE  1       
I__300/I                                          ClkMux                     0      2607               RISE  1       
I__300/O                                          ClkMux                     309    2915               RISE  1       
reset_cond.M_stage_q_1_LC_16_14_3/clk             LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: led[0]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led[0]
Clock Port         : clk
Clock Reference    : clk_0:R
Clock to Out Delay : 10788


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              7333
---------------------------- ------
Clock To Out Delay            10788

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               cu_top_0                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__298/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__298/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__299/I                                          GlobalMux                  0      2452               RISE  1       
I__299/O                                          GlobalMux                  154    2607               RISE  1       
I__301/I                                          ClkMux                     0      2607               RISE  1       
I__301/O                                          ClkMux                     309    2915               RISE  1       
M_position_q_ess_0_LC_17_14_2/clk                 LogicCell40_SEQ_MODE_1001  0      2915               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
M_position_q_ess_0_LC_17_14_2/lcout  LogicCell40_SEQ_MODE_1001  540    3455               FALL  3       
I__68/I                              Odrv12                     0      3455               FALL  1       
I__68/O                              Odrv12                     540    3995               FALL  1       
I__71/I                              Span12Mux_h                0      3995               FALL  1       
I__71/O                              Span12Mux_h                540    4535               FALL  1       
I__72/I                              Span12Mux_s11_v            0      4535               FALL  1       
I__72/O                              Span12Mux_s11_v            456    4991               FALL  1       
I__73/I                              Sp12to4                    0      4991               FALL  1       
I__73/O                              Sp12to4                    449    5440               FALL  1       
I__74/I                              Span4Mux_s3_h              0      5440               FALL  1       
I__74/O                              Span4Mux_s3_h              231    5671               FALL  1       
I__75/I                              LocalMux                   0      5671               FALL  1       
I__75/O                              LocalMux                   309    5980               FALL  1       
I__76/I                              IoInMux                    0      5980               FALL  1       
I__76/O                              IoInMux                    217    6197               FALL  1       
led_obuf_0_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      6197               FALL  1       
led_obuf_0_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2237   8435               FALL  1       
led_obuf_0_iopad/DIN                 IO_PAD                     0      8435               FALL  1       
led_obuf_0_iopad/PACKAGEPIN:out      IO_PAD                     2353   10788              FALL  1       
led[0]                               cu_top_0                   0      10788              FALL  1       

6.2.2::Path details for port: led[1]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led[1]
Clock Port         : clk
Clock Reference    : clk_0:R
Clock to Out Delay : 10592


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              7137
---------------------------- ------
Clock To Out Delay            10592

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               cu_top_0                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__298/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__298/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__299/I                                          GlobalMux                  0      2452               RISE  1       
I__299/O                                          GlobalMux                  154    2607               RISE  1       
I__301/I                                          ClkMux                     0      2607               RISE  1       
I__301/O                                          ClkMux                     309    2915               RISE  1       
M_position_q_esr_1_LC_17_14_5/clk                 LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
M_position_q_esr_1_LC_17_14_5/lcout  LogicCell40_SEQ_MODE_1000  540    3455               FALL  3       
I__229/I                             Odrv12                     0      3455               FALL  1       
I__229/O                             Odrv12                     540    3995               FALL  1       
I__232/I                             Span12Mux_h                0      3995               FALL  1       
I__232/O                             Span12Mux_h                540    4535               FALL  1       
I__233/I                             Sp12to4                    0      4535               FALL  1       
I__233/O                             Sp12to4                    449    4984               FALL  1       
I__234/I                             Span4Mux_s1_h              0      4984               FALL  1       
I__234/O                             Span4Mux_s1_h              168    5152               FALL  1       
I__235/I                             IoSpan4Mux                 0      5152               FALL  1       
I__235/O                             IoSpan4Mux                 323    5475               FALL  1       
I__236/I                             LocalMux                   0      5475               FALL  1       
I__236/O                             LocalMux                   309    5784               FALL  1       
I__237/I                             IoInMux                    0      5784               FALL  1       
I__237/O                             IoInMux                    217    6001               FALL  1       
led_obuf_1_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      6001               FALL  1       
led_obuf_1_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2237   8238               FALL  1       
led_obuf_1_iopad/DIN                 IO_PAD                     0      8238               FALL  1       
led_obuf_1_iopad/PACKAGEPIN:out      IO_PAD                     2353   10592              FALL  1       
led[1]                               cu_top_0                   0      10592              FALL  1       

6.2.3::Path details for port: led[2]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led[2]
Clock Port         : clk
Clock Reference    : clk_0:R
Clock to Out Delay : 10739


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              7284
---------------------------- ------
Clock To Out Delay            10739

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               cu_top_0                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__298/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__298/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__299/I                                          GlobalMux                  0      2452               RISE  1       
I__299/O                                          GlobalMux                  154    2607               RISE  1       
I__303/I                                          ClkMux                     0      2607               RISE  1       
I__303/O                                          ClkMux                     309    2915               RISE  1       
M_position_q_esr_2_LC_18_14_1/clk                 LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
M_position_q_esr_2_LC_18_14_1/lcout  LogicCell40_SEQ_MODE_1000  540    3455               FALL  3       
I__217/I                             Odrv12                     0      3455               FALL  1       
I__217/O                             Odrv12                     540    3995               FALL  1       
I__220/I                             Span12Mux_h                0      3995               FALL  1       
I__220/O                             Span12Mux_h                540    4535               FALL  1       
I__222/I                             Span12Mux_s10_v            0      4535               FALL  1       
I__222/O                             Span12Mux_s10_v            435    4970               FALL  1       
I__223/I                             Sp12to4                    0      4970               FALL  1       
I__223/O                             Sp12to4                    449    5419               FALL  1       
I__224/I                             Span4Mux_s2_h              0      5419               FALL  1       
I__224/O                             Span4Mux_s2_h              203    5622               FALL  1       
I__225/I                             LocalMux                   0      5622               FALL  1       
I__225/O                             LocalMux                   309    5931               FALL  1       
I__226/I                             IoInMux                    0      5931               FALL  1       
I__226/O                             IoInMux                    217    6148               FALL  1       
led_obuf_2_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      6148               FALL  1       
led_obuf_2_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2237   8386               FALL  1       
led_obuf_2_iopad/DIN                 IO_PAD                     0      8386               FALL  1       
led_obuf_2_iopad/PACKAGEPIN:out      IO_PAD                     2353   10739              FALL  1       
led[2]                               cu_top_0                   0      10739              FALL  1       

6.2.4::Path details for port: led[3]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led[3]
Clock Port         : clk
Clock Reference    : clk_0:R
Clock to Out Delay : 10746


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              7291
---------------------------- ------
Clock To Out Delay            10746

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               cu_top_0                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__298/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__298/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__299/I                                          GlobalMux                  0      2452               RISE  1       
I__299/O                                          GlobalMux                  154    2607               RISE  1       
I__304/I                                          ClkMux                     0      2607               RISE  1       
I__304/O                                          ClkMux                     309    2915               RISE  1       
M_position_q_esr_3_LC_17_16_0/clk                 LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
M_position_q_esr_3_LC_17_16_0/lcout  LogicCell40_SEQ_MODE_1000  540    3455               FALL  3       
I__99/I                              Odrv12                     0      3455               FALL  1       
I__99/O                              Odrv12                     540    3995               FALL  1       
I__102/I                             Span12Mux_v                0      3995               FALL  1       
I__102/O                             Span12Mux_v                540    4535               FALL  1       
I__103/I                             Span12Mux_s7_h             0      4535               FALL  1       
I__103/O                             Span12Mux_s7_h             323    4858               FALL  1       
I__104/I                             Sp12to4                    0      4858               FALL  1       
I__104/O                             Sp12to4                    449    5307               FALL  1       
I__105/I                             IoSpan4Mux                 0      5307               FALL  1       
I__105/O                             IoSpan4Mux                 323    5629               FALL  1       
I__106/I                             LocalMux                   0      5629               FALL  1       
I__106/O                             LocalMux                   309    5938               FALL  1       
I__107/I                             IoInMux                    0      5938               FALL  1       
I__107/O                             IoInMux                    217    6155               FALL  1       
led_obuf_3_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      6155               FALL  1       
led_obuf_3_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2237   8393               FALL  1       
led_obuf_3_iopad/DIN                 IO_PAD                     0      8393               FALL  1       
led_obuf_3_iopad/PACKAGEPIN:out      IO_PAD                     2353   10746              FALL  1       
led[3]                               cu_top_0                   0      10746              FALL  1       

6.2.5::Path details for port: led[4]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led[4]
Clock Port         : clk
Clock Reference    : clk_0:R
Clock to Out Delay : 10753


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              7298
---------------------------- ------
Clock To Out Delay            10753

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               cu_top_0                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__298/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__298/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__299/I                                          GlobalMux                  0      2452               RISE  1       
I__299/O                                          GlobalMux                  154    2607               RISE  1       
I__304/I                                          ClkMux                     0      2607               RISE  1       
I__304/O                                          ClkMux                     309    2915               RISE  1       
M_position_q_esr_4_LC_17_16_6/clk                 LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
M_position_q_esr_4_LC_17_16_6/lcout  LogicCell40_SEQ_MODE_1000  540    3455               FALL  3       
I__189/I                             Odrv12                     0      3455               FALL  1       
I__189/O                             Odrv12                     540    3995               FALL  1       
I__192/I                             Span12Mux_h                0      3995               FALL  1       
I__192/O                             Span12Mux_h                540    4535               FALL  1       
I__193/I                             Span12Mux_s9_v             0      4535               FALL  1       
I__193/O                             Span12Mux_s9_v             421    4956               FALL  1       
I__194/I                             Sp12to4                    0      4956               FALL  1       
I__194/O                             Sp12to4                    449    5405               FALL  1       
I__195/I                             Span4Mux_s3_h              0      5405               FALL  1       
I__195/O                             Span4Mux_s3_h              231    5636               FALL  1       
I__196/I                             LocalMux                   0      5636               FALL  1       
I__196/O                             LocalMux                   309    5945               FALL  1       
I__197/I                             IoInMux                    0      5945               FALL  1       
I__197/O                             IoInMux                    217    6162               FALL  1       
led_obuf_4_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      6162               FALL  1       
led_obuf_4_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2237   8400               FALL  1       
led_obuf_4_iopad/DIN                 IO_PAD                     0      8400               FALL  1       
led_obuf_4_iopad/PACKAGEPIN:out      IO_PAD                     2353   10753              FALL  1       
led[4]                               cu_top_0                   0      10753              FALL  1       

6.2.6::Path details for port: led[5]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led[5]
Clock Port         : clk
Clock Reference    : clk_0:R
Clock to Out Delay : 10809


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              7354
---------------------------- ------
Clock To Out Delay            10809

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               cu_top_0                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__298/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__298/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__299/I                                          GlobalMux                  0      2452               RISE  1       
I__299/O                                          GlobalMux                  154    2607               RISE  1       
I__305/I                                          ClkMux                     0      2607               RISE  1       
I__305/O                                          ClkMux                     309    2915               RISE  1       
M_position_q_esr_5_LC_18_16_7/clk                 LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
M_position_q_esr_5_LC_18_16_7/lcout  LogicCell40_SEQ_MODE_1000  540    3455               FALL  3       
I__176/I                             Odrv12                     0      3455               FALL  1       
I__176/O                             Odrv12                     540    3995               FALL  1       
I__179/I                             Span12Mux_h                0      3995               FALL  1       
I__179/O                             Span12Mux_h                540    4535               FALL  1       
I__182/I                             Span12Mux_v                0      4535               FALL  1       
I__182/O                             Span12Mux_v                540    5075               FALL  1       
I__183/I                             Sp12to4                    0      5075               FALL  1       
I__183/O                             Sp12to4                    449    5524               FALL  1       
I__184/I                             Span4Mux_s1_h              0      5524               FALL  1       
I__184/O                             Span4Mux_s1_h              168    5693               FALL  1       
I__185/I                             LocalMux                   0      5693               FALL  1       
I__185/O                             LocalMux                   309    6001               FALL  1       
I__186/I                             IoInMux                    0      6001               FALL  1       
I__186/O                             IoInMux                    217    6219               FALL  1       
led_obuf_5_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      6219               FALL  1       
led_obuf_5_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2237   8456               FALL  1       
led_obuf_5_iopad/DIN                 IO_PAD                     0      8456               FALL  1       
led_obuf_5_iopad/PACKAGEPIN:out      IO_PAD                     2353   10809              FALL  1       
led[5]                               cu_top_0                   0      10809              FALL  1       

6.2.7::Path details for port: led[6]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led[6]
Clock Port         : clk
Clock Reference    : clk_0:R
Clock to Out Delay : 10746


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              7291
---------------------------- ------
Clock To Out Delay            10746

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               cu_top_0                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__298/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__298/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__299/I                                          GlobalMux                  0      2452               RISE  1       
I__299/O                                          GlobalMux                  154    2607               RISE  1       
I__301/I                                          ClkMux                     0      2607               RISE  1       
I__301/O                                          ClkMux                     309    2915               RISE  1       
M_position_q_esr_6_LC_17_14_0/clk                 LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
M_position_q_esr_6_LC_17_14_0/lcout  LogicCell40_SEQ_MODE_1000  540    3455               FALL  3       
I__205/I                             Odrv12                     0      3455               FALL  1       
I__205/O                             Odrv12                     540    3995               FALL  1       
I__208/I                             Span12Mux_v                0      3995               FALL  1       
I__208/O                             Span12Mux_v                540    4535               FALL  1       
I__210/I                             Span12Mux_s7_h             0      4535               FALL  1       
I__210/O                             Span12Mux_s7_h             323    4858               FALL  1       
I__211/I                             Sp12to4                    0      4858               FALL  1       
I__211/O                             Sp12to4                    449    5307               FALL  1       
I__212/I                             IoSpan4Mux                 0      5307               FALL  1       
I__212/O                             IoSpan4Mux                 323    5629               FALL  1       
I__213/I                             LocalMux                   0      5629               FALL  1       
I__213/O                             LocalMux                   309    5938               FALL  1       
I__214/I                             IoInMux                    0      5938               FALL  1       
I__214/O                             IoInMux                    217    6155               FALL  1       
led_obuf_6_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      6155               FALL  1       
led_obuf_6_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2237   8393               FALL  1       
led_obuf_6_iopad/DIN                 IO_PAD                     0      8393               FALL  1       
led_obuf_6_iopad/PACKAGEPIN:out      IO_PAD                     2353   10746              FALL  1       
led[6]                               cu_top_0                   0      10746              FALL  1       

6.2.8::Path details for port: led[7]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led[7]
Clock Port         : clk
Clock Reference    : clk_0:R
Clock to Out Delay : 10038


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              6583
---------------------------- ------
Clock To Out Delay            10038

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               cu_top_0                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__298/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__298/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__299/I                                          GlobalMux                  0      2452               RISE  1       
I__299/O                                          GlobalMux                  154    2607               RISE  1       
I__303/I                                          ClkMux                     0      2607               RISE  1       
I__303/O                                          ClkMux                     309    2915               RISE  1       
M_position_q_esr_7_LC_18_14_2/clk                 LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
M_position_q_esr_7_LC_18_14_2/lcout  LogicCell40_SEQ_MODE_1000  540    3455               FALL  1       
I__198/I                             Odrv12                     0      3455               FALL  1       
I__198/O                             Odrv12                     540    3995               FALL  1       
I__199/I                             Span12Mux_v                0      3995               FALL  1       
I__199/O                             Span12Mux_v                540    4535               FALL  1       
I__200/I                             Span12Mux_s8_h             0      4535               FALL  1       
I__200/O                             Span12Mux_s8_h             386    4921               FALL  1       
I__201/I                             LocalMux                   0      4921               FALL  1       
I__201/O                             LocalMux                   309    5230               FALL  1       
I__202/I                             IoInMux                    0      5230               FALL  1       
I__202/O                             IoInMux                    217    5447               FALL  1       
led_obuf_7_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      5447               FALL  1       
led_obuf_7_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2237   7684               FALL  1       
led_obuf_7_iopad/DIN                 IO_PAD                     0      7684               FALL  1       
led_obuf_7_iopad/PACKAGEPIN:out      IO_PAD                     2353   10038              FALL  1       
led[7]                               cu_top_0                   0      10038              FALL  1       

6.3::PI to PO Path Details              
--------------------------------------------------

6.3.1::Path details for port: usb_tx    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : usb_tx
Input Port       : usb_rx
Pad to Pad Delay : 6976

Pad to Pad Path
pin name                          model name              delay  cummulative delay  edge  Fanout  
--------------------------------  ----------------------  -----  -----------------  ----  ------  
usb_rx                            cu_top_0                0      0                  RISE  1       
usb_rx_ibuf_iopad/PACKAGEPIN:in   IO_PAD                  0      0                  RISE  1       
usb_rx_ibuf_iopad/DOUT            IO_PAD                  590    590                RISE  1       
usb_rx_ibuf_preio/PADIN           PRE_IO_PIN_TYPE_000001  0      590                RISE  1       
usb_rx_ibuf_preio/DIN0            PRE_IO_PIN_TYPE_000001  617    1207               RISE  1       
I__61/I                           Odrv12                  0      1207               RISE  1       
I__61/O                           Odrv12                  491    1698               RISE  1       
I__62/I                           Span12Mux_s0_v          0      1698               RISE  1       
I__62/O                           Span12Mux_s0_v          98     1796               RISE  1       
I__63/I                           LocalMux                0      1796               RISE  1       
I__63/O                           LocalMux                330    2126               RISE  1       
I__64/I                           IoInMux                 0      2126               RISE  1       
I__64/O                           IoInMux                 259    2385               RISE  1       
usb_tx_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001  0      2385               RISE  1       
usb_tx_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001  2237   4623               FALL  1       
usb_tx_obuf_iopad/DIN             IO_PAD                  0      4623               FALL  1       
usb_tx_obuf_iopad/PACKAGEPIN:out  IO_PAD                  2353   6976               FALL  1       
usb_tx                            cu_top_0                0      6976               FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: rst_n     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : rst_n
Clock Port        : clk
Clock Reference   : clk_0:R
Hold Time         : -143


Capture Clock Path Delay       2915
+ Hold  Time                      0
- Data Path Delay             -3058
---------------------------- ------
Hold Time                      -143

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
rst_n                                  cu_top_0                   0      0                  FALL  1       
rst_n_ibuf_iopad/PACKAGEPIN:in         IO_PAD                     0      0                  FALL  1       
rst_n_ibuf_iopad/DOUT                  IO_PAD                     540    540                FALL  1       
rst_n_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
rst_n_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__79/I                                Odrv12                     0      1003               FALL  1       
I__79/O                                Odrv12                     540    1543               FALL  1       
I__80/I                                Span12Mux_v                0      1543               FALL  1       
I__80/O                                Span12Mux_v                540    2083               FALL  1       
I__81/I                                Sp12to4                    0      2083               FALL  1       
I__81/O                                Sp12to4                    449    2532               FALL  1       
I__82/I                                LocalMux                   0      2532               FALL  1       
I__82/O                                LocalMux                   309    2840               FALL  1       
I__83/I                                InMux                      0      2840               FALL  1       
I__83/O                                InMux                      217    3058               FALL  1       
reset_cond.M_stage_q_0_LC_16_14_0/in3  LogicCell40_SEQ_MODE_1000  0      3058               FALL  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               cu_top_0                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__298/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__298/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__299/I                                          GlobalMux                  0      2452               RISE  1       
I__299/O                                          GlobalMux                  154    2607               RISE  1       
I__300/I                                          ClkMux                     0      2607               RISE  1       
I__300/O                                          ClkMux                     309    2915               RISE  1       
reset_cond.M_stage_q_0_LC_16_14_0/clk             LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: led[0]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led[0]
Clock Port         : clk
Clock Reference    : clk_0:R
Clock to Out Delay : 10397


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              6942
---------------------------- ------
Clock To Out Delay            10397

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               cu_top_0                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__298/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__298/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__299/I                                          GlobalMux                  0      2452               RISE  1       
I__299/O                                          GlobalMux                  154    2607               RISE  1       
I__301/I                                          ClkMux                     0      2607               RISE  1       
I__301/O                                          ClkMux                     309    2915               RISE  1       
M_position_q_ess_0_LC_17_14_2/clk                 LogicCell40_SEQ_MODE_1001  0      2915               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
M_position_q_ess_0_LC_17_14_2/lcout  LogicCell40_SEQ_MODE_1001  540    3455               RISE  3       
I__68/I                              Odrv12                     0      3455               RISE  1       
I__68/O                              Odrv12                     491    3946               RISE  1       
I__71/I                              Span12Mux_h                0      3946               RISE  1       
I__71/O                              Span12Mux_h                491    4437               RISE  1       
I__72/I                              Span12Mux_s11_v            0      4437               RISE  1       
I__72/O                              Span12Mux_s11_v            414    4851               RISE  1       
I__73/I                              Sp12to4                    0      4851               RISE  1       
I__73/O                              Sp12to4                    428    5279               RISE  1       
I__74/I                              Span4Mux_s3_h              0      5279               RISE  1       
I__74/O                              Span4Mux_s3_h              231    5510               RISE  1       
I__75/I                              LocalMux                   0      5510               RISE  1       
I__75/O                              LocalMux                   330    5840               RISE  1       
I__76/I                              IoInMux                    0      5840               RISE  1       
I__76/O                              IoInMux                    259    6099               RISE  1       
led_obuf_0_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      6099               RISE  1       
led_obuf_0_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2006   8105               RISE  1       
led_obuf_0_iopad/DIN                 IO_PAD                     0      8105               RISE  1       
led_obuf_0_iopad/PACKAGEPIN:out      IO_PAD                     2292   10397              RISE  1       
led[0]                               cu_top_0                   0      10397              RISE  1       

6.5.2::Path details for port: led[1]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led[1]
Clock Port         : clk
Clock Reference    : clk_0:R
Clock to Out Delay : 10214


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              6759
---------------------------- ------
Clock To Out Delay            10214

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               cu_top_0                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__298/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__298/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__299/I                                          GlobalMux                  0      2452               RISE  1       
I__299/O                                          GlobalMux                  154    2607               RISE  1       
I__301/I                                          ClkMux                     0      2607               RISE  1       
I__301/O                                          ClkMux                     309    2915               RISE  1       
M_position_q_esr_1_LC_17_14_5/clk                 LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
M_position_q_esr_1_LC_17_14_5/lcout  LogicCell40_SEQ_MODE_1000  540    3455               RISE  3       
I__229/I                             Odrv12                     0      3455               RISE  1       
I__229/O                             Odrv12                     491    3946               RISE  1       
I__232/I                             Span12Mux_h                0      3946               RISE  1       
I__232/O                             Span12Mux_h                491    4437               RISE  1       
I__233/I                             Sp12to4                    0      4437               RISE  1       
I__233/O                             Sp12to4                    428    4865               RISE  1       
I__234/I                             Span4Mux_s1_h              0      4865               RISE  1       
I__234/O                             Span4Mux_s1_h              175    5040               RISE  1       
I__235/I                             IoSpan4Mux                 0      5040               RISE  1       
I__235/O                             IoSpan4Mux                 288    5328               RISE  1       
I__236/I                             LocalMux                   0      5328               RISE  1       
I__236/O                             LocalMux                   330    5657               RISE  1       
I__237/I                             IoInMux                    0      5657               RISE  1       
I__237/O                             IoInMux                    259    5917               RISE  1       
led_obuf_1_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      5917               RISE  1       
led_obuf_1_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2006   7923               RISE  1       
led_obuf_1_iopad/DIN                 IO_PAD                     0      7923               RISE  1       
led_obuf_1_iopad/PACKAGEPIN:out      IO_PAD                     2292   10214              RISE  1       
led[1]                               cu_top_0                   0      10214              RISE  1       

6.5.3::Path details for port: led[2]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led[2]
Clock Port         : clk
Clock Reference    : clk_0:R
Clock to Out Delay : 10348


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              6893
---------------------------- ------
Clock To Out Delay            10348

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               cu_top_0                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__298/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__298/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__299/I                                          GlobalMux                  0      2452               RISE  1       
I__299/O                                          GlobalMux                  154    2607               RISE  1       
I__303/I                                          ClkMux                     0      2607               RISE  1       
I__303/O                                          ClkMux                     309    2915               RISE  1       
M_position_q_esr_2_LC_18_14_1/clk                 LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
M_position_q_esr_2_LC_18_14_1/lcout  LogicCell40_SEQ_MODE_1000  540    3455               RISE  3       
I__217/I                             Odrv12                     0      3455               RISE  1       
I__217/O                             Odrv12                     491    3946               RISE  1       
I__220/I                             Span12Mux_h                0      3946               RISE  1       
I__220/O                             Span12Mux_h                491    4437               RISE  1       
I__222/I                             Span12Mux_s10_v            0      4437               RISE  1       
I__222/O                             Span12Mux_s10_v            393    4830               RISE  1       
I__223/I                             Sp12to4                    0      4830               RISE  1       
I__223/O                             Sp12to4                    428    5258               RISE  1       
I__224/I                             Span4Mux_s2_h              0      5258               RISE  1       
I__224/O                             Span4Mux_s2_h              203    5461               RISE  1       
I__225/I                             LocalMux                   0      5461               RISE  1       
I__225/O                             LocalMux                   330    5791               RISE  1       
I__226/I                             IoInMux                    0      5791               RISE  1       
I__226/O                             IoInMux                    259    6050               RISE  1       
led_obuf_2_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      6050               RISE  1       
led_obuf_2_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2006   8056               RISE  1       
led_obuf_2_iopad/DIN                 IO_PAD                     0      8056               RISE  1       
led_obuf_2_iopad/PACKAGEPIN:out      IO_PAD                     2292   10348              RISE  1       
led[2]                               cu_top_0                   0      10348              RISE  1       

6.5.4::Path details for port: led[3]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led[3]
Clock Port         : clk
Clock Reference    : clk_0:R
Clock to Out Delay : 10326


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              6871
---------------------------- ------
Clock To Out Delay            10326

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               cu_top_0                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__298/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__298/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__299/I                                          GlobalMux                  0      2452               RISE  1       
I__299/O                                          GlobalMux                  154    2607               RISE  1       
I__304/I                                          ClkMux                     0      2607               RISE  1       
I__304/O                                          ClkMux                     309    2915               RISE  1       
M_position_q_esr_3_LC_17_16_0/clk                 LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
M_position_q_esr_3_LC_17_16_0/lcout  LogicCell40_SEQ_MODE_1000  540    3455               RISE  3       
I__99/I                              Odrv12                     0      3455               RISE  1       
I__99/O                              Odrv12                     491    3946               RISE  1       
I__102/I                             Span12Mux_v                0      3946               RISE  1       
I__102/O                             Span12Mux_v                491    4437               RISE  1       
I__103/I                             Span12Mux_s7_h             0      4437               RISE  1       
I__103/O                             Span12Mux_s7_h             288    4725               RISE  1       
I__104/I                             Sp12to4                    0      4725               RISE  1       
I__104/O                             Sp12to4                    428    5152               RISE  1       
I__105/I                             IoSpan4Mux                 0      5152               RISE  1       
I__105/O                             IoSpan4Mux                 288    5440               RISE  1       
I__106/I                             LocalMux                   0      5440               RISE  1       
I__106/O                             LocalMux                   330    5770               RISE  1       
I__107/I                             IoInMux                    0      5770               RISE  1       
I__107/O                             IoInMux                    259    6029               RISE  1       
led_obuf_3_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      6029               RISE  1       
led_obuf_3_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2006   8035               RISE  1       
led_obuf_3_iopad/DIN                 IO_PAD                     0      8035               RISE  1       
led_obuf_3_iopad/PACKAGEPIN:out      IO_PAD                     2292   10326              RISE  1       
led[3]                               cu_top_0                   0      10326              RISE  1       

6.5.5::Path details for port: led[4]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led[4]
Clock Port         : clk
Clock Reference    : clk_0:R
Clock to Out Delay : 10362


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              6907
---------------------------- ------
Clock To Out Delay            10362

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               cu_top_0                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__298/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__298/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__299/I                                          GlobalMux                  0      2452               RISE  1       
I__299/O                                          GlobalMux                  154    2607               RISE  1       
I__304/I                                          ClkMux                     0      2607               RISE  1       
I__304/O                                          ClkMux                     309    2915               RISE  1       
M_position_q_esr_4_LC_17_16_6/clk                 LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
M_position_q_esr_4_LC_17_16_6/lcout  LogicCell40_SEQ_MODE_1000  540    3455               RISE  3       
I__189/I                             Odrv12                     0      3455               RISE  1       
I__189/O                             Odrv12                     491    3946               RISE  1       
I__192/I                             Span12Mux_h                0      3946               RISE  1       
I__192/O                             Span12Mux_h                491    4437               RISE  1       
I__193/I                             Span12Mux_s9_v             0      4437               RISE  1       
I__193/O                             Span12Mux_s9_v             379    4816               RISE  1       
I__194/I                             Sp12to4                    0      4816               RISE  1       
I__194/O                             Sp12to4                    428    5244               RISE  1       
I__195/I                             Span4Mux_s3_h              0      5244               RISE  1       
I__195/O                             Span4Mux_s3_h              231    5475               RISE  1       
I__196/I                             LocalMux                   0      5475               RISE  1       
I__196/O                             LocalMux                   330    5805               RISE  1       
I__197/I                             IoInMux                    0      5805               RISE  1       
I__197/O                             IoInMux                    259    6064               RISE  1       
led_obuf_4_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      6064               RISE  1       
led_obuf_4_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2006   8070               RISE  1       
led_obuf_4_iopad/DIN                 IO_PAD                     0      8070               RISE  1       
led_obuf_4_iopad/PACKAGEPIN:out      IO_PAD                     2292   10362              RISE  1       
led[4]                               cu_top_0                   0      10362              RISE  1       

6.5.6::Path details for port: led[5]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led[5]
Clock Port         : clk
Clock Reference    : clk_0:R
Clock to Out Delay : 10418


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              6963
---------------------------- ------
Clock To Out Delay            10418

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               cu_top_0                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__298/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__298/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__299/I                                          GlobalMux                  0      2452               RISE  1       
I__299/O                                          GlobalMux                  154    2607               RISE  1       
I__305/I                                          ClkMux                     0      2607               RISE  1       
I__305/O                                          ClkMux                     309    2915               RISE  1       
M_position_q_esr_5_LC_18_16_7/clk                 LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
M_position_q_esr_5_LC_18_16_7/lcout  LogicCell40_SEQ_MODE_1000  540    3455               RISE  3       
I__176/I                             Odrv12                     0      3455               RISE  1       
I__176/O                             Odrv12                     491    3946               RISE  1       
I__179/I                             Span12Mux_h                0      3946               RISE  1       
I__179/O                             Span12Mux_h                491    4437               RISE  1       
I__182/I                             Span12Mux_v                0      4437               RISE  1       
I__182/O                             Span12Mux_v                491    4928               RISE  1       
I__183/I                             Sp12to4                    0      4928               RISE  1       
I__183/O                             Sp12to4                    428    5356               RISE  1       
I__184/I                             Span4Mux_s1_h              0      5356               RISE  1       
I__184/O                             Span4Mux_s1_h              175    5531               RISE  1       
I__185/I                             LocalMux                   0      5531               RISE  1       
I__185/O                             LocalMux                   330    5861               RISE  1       
I__186/I                             IoInMux                    0      5861               RISE  1       
I__186/O                             IoInMux                    259    6120               RISE  1       
led_obuf_5_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      6120               RISE  1       
led_obuf_5_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2006   8126               RISE  1       
led_obuf_5_iopad/DIN                 IO_PAD                     0      8126               RISE  1       
led_obuf_5_iopad/PACKAGEPIN:out      IO_PAD                     2292   10418              RISE  1       
led[5]                               cu_top_0                   0      10418              RISE  1       

6.5.7::Path details for port: led[6]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led[6]
Clock Port         : clk
Clock Reference    : clk_0:R
Clock to Out Delay : 10326


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              6871
---------------------------- ------
Clock To Out Delay            10326

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               cu_top_0                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__298/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__298/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__299/I                                          GlobalMux                  0      2452               RISE  1       
I__299/O                                          GlobalMux                  154    2607               RISE  1       
I__301/I                                          ClkMux                     0      2607               RISE  1       
I__301/O                                          ClkMux                     309    2915               RISE  1       
M_position_q_esr_6_LC_17_14_0/clk                 LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
M_position_q_esr_6_LC_17_14_0/lcout  LogicCell40_SEQ_MODE_1000  540    3455               RISE  3       
I__205/I                             Odrv12                     0      3455               RISE  1       
I__205/O                             Odrv12                     491    3946               RISE  1       
I__208/I                             Span12Mux_v                0      3946               RISE  1       
I__208/O                             Span12Mux_v                491    4437               RISE  1       
I__210/I                             Span12Mux_s7_h             0      4437               RISE  1       
I__210/O                             Span12Mux_s7_h             288    4725               RISE  1       
I__211/I                             Sp12to4                    0      4725               RISE  1       
I__211/O                             Sp12to4                    428    5152               RISE  1       
I__212/I                             IoSpan4Mux                 0      5152               RISE  1       
I__212/O                             IoSpan4Mux                 288    5440               RISE  1       
I__213/I                             LocalMux                   0      5440               RISE  1       
I__213/O                             LocalMux                   330    5770               RISE  1       
I__214/I                             IoInMux                    0      5770               RISE  1       
I__214/O                             IoInMux                    259    6029               RISE  1       
led_obuf_6_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      6029               RISE  1       
led_obuf_6_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2006   8035               RISE  1       
led_obuf_6_iopad/DIN                 IO_PAD                     0      8035               RISE  1       
led_obuf_6_iopad/PACKAGEPIN:out      IO_PAD                     2292   10326              RISE  1       
led[6]                               cu_top_0                   0      10326              RISE  1       

6.5.8::Path details for port: led[7]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led[7]
Clock Port         : clk
Clock Reference    : clk_0:R
Clock to Out Delay : 9667


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              6212
---------------------------- ------
Clock To Out Delay             9667

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               cu_top_0                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__298/I                                          gio2CtrlBuf                0      2452               RISE  1       
I__298/O                                          gio2CtrlBuf                0      2452               RISE  1       
I__299/I                                          GlobalMux                  0      2452               RISE  1       
I__299/O                                          GlobalMux                  154    2607               RISE  1       
I__303/I                                          ClkMux                     0      2607               RISE  1       
I__303/O                                          ClkMux                     309    2915               RISE  1       
M_position_q_esr_7_LC_18_14_2/clk                 LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
M_position_q_esr_7_LC_18_14_2/lcout  LogicCell40_SEQ_MODE_1000  540    3455               RISE  1       
I__198/I                             Odrv12                     0      3455               RISE  1       
I__198/O                             Odrv12                     491    3946               RISE  1       
I__199/I                             Span12Mux_v                0      3946               RISE  1       
I__199/O                             Span12Mux_v                491    4437               RISE  1       
I__200/I                             Span12Mux_s8_h             0      4437               RISE  1       
I__200/O                             Span12Mux_s8_h             344    4781               RISE  1       
I__201/I                             LocalMux                   0      4781               RISE  1       
I__201/O                             LocalMux                   330    5110               RISE  1       
I__202/I                             IoInMux                    0      5110               RISE  1       
I__202/O                             IoInMux                    259    5370               RISE  1       
led_obuf_7_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      5370               RISE  1       
led_obuf_7_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2006   7376               RISE  1       
led_obuf_7_iopad/DIN                 IO_PAD                     0      7376               RISE  1       
led_obuf_7_iopad/PACKAGEPIN:out      IO_PAD                     2292   9667               RISE  1       
led[7]                               cu_top_0                   0      9667               RISE  1       

6.6::Min PI to PO Path Details          
--------------------------------------------------

6.6.1::Path details for port: usb_tx    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : usb_tx
Input Port       : usb_rx
Pad to Pad Delay : 6471

Pad to Pad Path
pin name                          model name              delay  cummulative delay  edge  Fanout  
--------------------------------  ----------------------  -----  -----------------  ----  ------  
usb_rx                            cu_top_0                0      0                  FALL  1       
usb_rx_ibuf_iopad/PACKAGEPIN:in   IO_PAD                  0      0                  FALL  1       
usb_rx_ibuf_iopad/DOUT            IO_PAD                  540    540                FALL  1       
usb_rx_ibuf_preio/PADIN           PRE_IO_PIN_TYPE_000001  0      540                FALL  1       
usb_rx_ibuf_preio/DIN0            PRE_IO_PIN_TYPE_000001  463    1003               FALL  1       
I__61/I                           Odrv12                  0      1003               FALL  1       
I__61/O                           Odrv12                  540    1543               FALL  1       
I__62/I                           Span12Mux_s0_v          0      1543               FALL  1       
I__62/O                           Span12Mux_s0_v          105    1648               FALL  1       
I__63/I                           LocalMux                0      1648               FALL  1       
I__63/O                           LocalMux                309    1957               FALL  1       
I__64/I                           IoInMux                 0      1957               FALL  1       
I__64/O                           IoInMux                 217    2174               FALL  1       
usb_tx_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001  0      2174               FALL  1       
usb_tx_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001  2006   4180               RISE  1       
usb_tx_obuf_iopad/DIN             IO_PAD                  0      4180               RISE  1       
usb_tx_obuf_iopad/PACKAGEPIN:out  IO_PAD                  2292   6471               RISE  1       
usb_tx                            cu_top_0                0      6471               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_0_LC_17_19_3/lcout
Path End         : slow_counter.M_count_q_18_LC_18_21_1/in3
Capture Clock    : slow_counter.M_count_q_18_LC_18_21_1/clk
Setup Constraint : 10000p
Path slack       : 5343p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3844
-------------------------------------   ---- 
End-of-path arrival time (ps)           7299
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__306/I                                          ClkMux                         0              2607  RISE       1
I__306/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_0_LC_17_19_3/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_0_LC_17_19_3/lcout                 LogicCell40_SEQ_MODE_1000    540              3455   5343  RISE       4
I__121/I                                                  Odrv4                          0              3455   5343  RISE       1
I__121/O                                                  Odrv4                        351              3806   5343  RISE       1
I__125/I                                                  LocalMux                       0              3806   5343  RISE       1
I__125/O                                                  LocalMux                     330              4136   5343  RISE       1
I__127/I                                                  InMux                          0              4136   5343  RISE       1
I__127/O                                                  InMux                        259              4395   5343  RISE       1
I__128/I                                                  CascadeMux                     0              4395   5343  RISE       1
I__128/O                                                  CascadeMux                     0              4395   5343  RISE       1
slow_counter.un1_M_count_d_1_cry_1_c_LC_18_19_0/in2       LogicCell40_SEQ_MODE_0000      0              4395   5343  RISE       1
slow_counter.un1_M_count_d_1_cry_1_c_LC_18_19_0/carryout  LogicCell40_SEQ_MODE_0000    231              4626   5343  RISE       2
slow_counter.M_count_q_2_LC_18_19_1/carryin               LogicCell40_SEQ_MODE_1000      0              4626   5343  RISE       1
slow_counter.M_count_q_2_LC_18_19_1/carryout              LogicCell40_SEQ_MODE_1000    126              4753   5343  RISE       2
slow_counter.M_count_q_3_LC_18_19_2/carryin               LogicCell40_SEQ_MODE_1000      0              4753   5343  RISE       1
slow_counter.M_count_q_3_LC_18_19_2/carryout              LogicCell40_SEQ_MODE_1000    126              4879   5343  RISE       2
slow_counter.M_count_q_4_LC_18_19_3/carryin               LogicCell40_SEQ_MODE_1000      0              4879   5343  RISE       1
slow_counter.M_count_q_4_LC_18_19_3/carryout              LogicCell40_SEQ_MODE_1000    126              5005   5343  RISE       2
slow_counter.M_count_q_5_LC_18_19_4/carryin               LogicCell40_SEQ_MODE_1000      0              5005   5343  RISE       1
slow_counter.M_count_q_5_LC_18_19_4/carryout              LogicCell40_SEQ_MODE_1000    126              5131   5343  RISE       2
slow_counter.M_count_q_6_LC_18_19_5/carryin               LogicCell40_SEQ_MODE_1000      0              5131   5343  RISE       1
slow_counter.M_count_q_6_LC_18_19_5/carryout              LogicCell40_SEQ_MODE_1000    126              5258   5343  RISE       2
slow_counter.M_count_q_7_LC_18_19_6/carryin               LogicCell40_SEQ_MODE_1000      0              5258   5343  RISE       1
slow_counter.M_count_q_7_LC_18_19_6/carryout              LogicCell40_SEQ_MODE_1000    126              5384   5343  RISE       2
slow_counter.M_count_q_8_LC_18_19_7/carryin               LogicCell40_SEQ_MODE_1000      0              5384   5343  RISE       1
slow_counter.M_count_q_8_LC_18_19_7/carryout              LogicCell40_SEQ_MODE_1000    126              5510   5343  RISE       1
IN_MUX_bfv_18_20_0_/carryinitin                           ICE_CARRY_IN_MUX               0              5510   5343  RISE       1
IN_MUX_bfv_18_20_0_/carryinitout                          ICE_CARRY_IN_MUX             196              5707   5343  RISE       2
slow_counter.M_count_q_9_LC_18_20_0/carryin               LogicCell40_SEQ_MODE_1000      0              5707   5343  RISE       1
slow_counter.M_count_q_9_LC_18_20_0/carryout              LogicCell40_SEQ_MODE_1000    126              5833   5343  RISE       2
slow_counter.M_count_q_10_LC_18_20_1/carryin              LogicCell40_SEQ_MODE_1000      0              5833   5343  RISE       1
slow_counter.M_count_q_10_LC_18_20_1/carryout             LogicCell40_SEQ_MODE_1000    126              5959   5343  RISE       2
slow_counter.M_count_q_11_LC_18_20_2/carryin              LogicCell40_SEQ_MODE_1000      0              5959   5343  RISE       1
slow_counter.M_count_q_11_LC_18_20_2/carryout             LogicCell40_SEQ_MODE_1000    126              6085   5343  RISE       2
slow_counter.M_count_q_12_LC_18_20_3/carryin              LogicCell40_SEQ_MODE_1000      0              6085   5343  RISE       1
slow_counter.M_count_q_12_LC_18_20_3/carryout             LogicCell40_SEQ_MODE_1000    126              6211   5343  RISE       2
slow_counter.M_count_q_13_LC_18_20_4/carryin              LogicCell40_SEQ_MODE_1000      0              6211   5343  RISE       1
slow_counter.M_count_q_13_LC_18_20_4/carryout             LogicCell40_SEQ_MODE_1000    126              6338   5343  RISE       2
slow_counter.M_count_q_14_LC_18_20_5/carryin              LogicCell40_SEQ_MODE_1000      0              6338   5343  RISE       1
slow_counter.M_count_q_14_LC_18_20_5/carryout             LogicCell40_SEQ_MODE_1000    126              6464   5343  RISE       2
slow_counter.M_count_q_15_LC_18_20_6/carryin              LogicCell40_SEQ_MODE_1000      0              6464   5343  RISE       1
slow_counter.M_count_q_15_LC_18_20_6/carryout             LogicCell40_SEQ_MODE_1000    126              6590   5343  RISE       2
slow_counter.M_count_q_16_LC_18_20_7/carryin              LogicCell40_SEQ_MODE_1000      0              6590   5343  RISE       1
slow_counter.M_count_q_16_LC_18_20_7/carryout             LogicCell40_SEQ_MODE_1000    126              6716   5343  RISE       1
IN_MUX_bfv_18_21_0_/carryinitin                           ICE_CARRY_IN_MUX               0              6716   5343  RISE       1
IN_MUX_bfv_18_21_0_/carryinitout                          ICE_CARRY_IN_MUX             196              6913   5343  RISE       2
slow_counter.M_count_q_17_LC_18_21_0/carryin              LogicCell40_SEQ_MODE_1000      0              6913   5343  RISE       1
slow_counter.M_count_q_17_LC_18_21_0/carryout             LogicCell40_SEQ_MODE_1000    126              7039   5343  RISE       1
I__317/I                                                  InMux                          0              7039   5343  RISE       1
I__317/O                                                  InMux                        259              7299   5343  RISE       1
slow_counter.M_count_q_18_LC_18_21_1/in3                  LogicCell40_SEQ_MODE_1000      0              7299   5343  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__311/I                                          ClkMux                         0              2607  RISE       1
I__311/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_18_LC_18_21_1/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_0_LC_17_19_3/lcout
Path End         : slow_counter.M_count_q_17_LC_18_21_0/in3
Capture Clock    : slow_counter.M_count_q_17_LC_18_21_0/clk
Setup Constraint : 10000p
Path slack       : 5470p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3717
-------------------------------------   ---- 
End-of-path arrival time (ps)           7172
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__306/I                                          ClkMux                         0              2607  RISE       1
I__306/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_0_LC_17_19_3/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_0_LC_17_19_3/lcout                 LogicCell40_SEQ_MODE_1000    540              3455   5343  RISE       4
I__121/I                                                  Odrv4                          0              3455   5343  RISE       1
I__121/O                                                  Odrv4                        351              3806   5343  RISE       1
I__125/I                                                  LocalMux                       0              3806   5343  RISE       1
I__125/O                                                  LocalMux                     330              4136   5343  RISE       1
I__127/I                                                  InMux                          0              4136   5343  RISE       1
I__127/O                                                  InMux                        259              4395   5343  RISE       1
I__128/I                                                  CascadeMux                     0              4395   5343  RISE       1
I__128/O                                                  CascadeMux                     0              4395   5343  RISE       1
slow_counter.un1_M_count_d_1_cry_1_c_LC_18_19_0/in2       LogicCell40_SEQ_MODE_0000      0              4395   5343  RISE       1
slow_counter.un1_M_count_d_1_cry_1_c_LC_18_19_0/carryout  LogicCell40_SEQ_MODE_0000    231              4626   5343  RISE       2
slow_counter.M_count_q_2_LC_18_19_1/carryin               LogicCell40_SEQ_MODE_1000      0              4626   5343  RISE       1
slow_counter.M_count_q_2_LC_18_19_1/carryout              LogicCell40_SEQ_MODE_1000    126              4753   5343  RISE       2
slow_counter.M_count_q_3_LC_18_19_2/carryin               LogicCell40_SEQ_MODE_1000      0              4753   5343  RISE       1
slow_counter.M_count_q_3_LC_18_19_2/carryout              LogicCell40_SEQ_MODE_1000    126              4879   5343  RISE       2
slow_counter.M_count_q_4_LC_18_19_3/carryin               LogicCell40_SEQ_MODE_1000      0              4879   5343  RISE       1
slow_counter.M_count_q_4_LC_18_19_3/carryout              LogicCell40_SEQ_MODE_1000    126              5005   5343  RISE       2
slow_counter.M_count_q_5_LC_18_19_4/carryin               LogicCell40_SEQ_MODE_1000      0              5005   5343  RISE       1
slow_counter.M_count_q_5_LC_18_19_4/carryout              LogicCell40_SEQ_MODE_1000    126              5131   5343  RISE       2
slow_counter.M_count_q_6_LC_18_19_5/carryin               LogicCell40_SEQ_MODE_1000      0              5131   5343  RISE       1
slow_counter.M_count_q_6_LC_18_19_5/carryout              LogicCell40_SEQ_MODE_1000    126              5258   5343  RISE       2
slow_counter.M_count_q_7_LC_18_19_6/carryin               LogicCell40_SEQ_MODE_1000      0              5258   5343  RISE       1
slow_counter.M_count_q_7_LC_18_19_6/carryout              LogicCell40_SEQ_MODE_1000    126              5384   5343  RISE       2
slow_counter.M_count_q_8_LC_18_19_7/carryin               LogicCell40_SEQ_MODE_1000      0              5384   5343  RISE       1
slow_counter.M_count_q_8_LC_18_19_7/carryout              LogicCell40_SEQ_MODE_1000    126              5510   5343  RISE       1
IN_MUX_bfv_18_20_0_/carryinitin                           ICE_CARRY_IN_MUX               0              5510   5343  RISE       1
IN_MUX_bfv_18_20_0_/carryinitout                          ICE_CARRY_IN_MUX             196              5707   5343  RISE       2
slow_counter.M_count_q_9_LC_18_20_0/carryin               LogicCell40_SEQ_MODE_1000      0              5707   5343  RISE       1
slow_counter.M_count_q_9_LC_18_20_0/carryout              LogicCell40_SEQ_MODE_1000    126              5833   5343  RISE       2
slow_counter.M_count_q_10_LC_18_20_1/carryin              LogicCell40_SEQ_MODE_1000      0              5833   5343  RISE       1
slow_counter.M_count_q_10_LC_18_20_1/carryout             LogicCell40_SEQ_MODE_1000    126              5959   5343  RISE       2
slow_counter.M_count_q_11_LC_18_20_2/carryin              LogicCell40_SEQ_MODE_1000      0              5959   5343  RISE       1
slow_counter.M_count_q_11_LC_18_20_2/carryout             LogicCell40_SEQ_MODE_1000    126              6085   5343  RISE       2
slow_counter.M_count_q_12_LC_18_20_3/carryin              LogicCell40_SEQ_MODE_1000      0              6085   5343  RISE       1
slow_counter.M_count_q_12_LC_18_20_3/carryout             LogicCell40_SEQ_MODE_1000    126              6211   5343  RISE       2
slow_counter.M_count_q_13_LC_18_20_4/carryin              LogicCell40_SEQ_MODE_1000      0              6211   5343  RISE       1
slow_counter.M_count_q_13_LC_18_20_4/carryout             LogicCell40_SEQ_MODE_1000    126              6338   5343  RISE       2
slow_counter.M_count_q_14_LC_18_20_5/carryin              LogicCell40_SEQ_MODE_1000      0              6338   5343  RISE       1
slow_counter.M_count_q_14_LC_18_20_5/carryout             LogicCell40_SEQ_MODE_1000    126              6464   5343  RISE       2
slow_counter.M_count_q_15_LC_18_20_6/carryin              LogicCell40_SEQ_MODE_1000      0              6464   5343  RISE       1
slow_counter.M_count_q_15_LC_18_20_6/carryout             LogicCell40_SEQ_MODE_1000    126              6590   5343  RISE       2
slow_counter.M_count_q_16_LC_18_20_7/carryin              LogicCell40_SEQ_MODE_1000      0              6590   5343  RISE       1
slow_counter.M_count_q_16_LC_18_20_7/carryout             LogicCell40_SEQ_MODE_1000    126              6716   5343  RISE       1
IN_MUX_bfv_18_21_0_/carryinitin                           ICE_CARRY_IN_MUX               0              6716   5343  RISE       1
IN_MUX_bfv_18_21_0_/carryinitout                          ICE_CARRY_IN_MUX             196              6913   5343  RISE       2
I__332/I                                                  InMux                          0              6913   5469  RISE       1
I__332/O                                                  InMux                        259              7172   5469  RISE       1
slow_counter.M_count_q_17_LC_18_21_0/in3                  LogicCell40_SEQ_MODE_1000      0              7172   5469  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__311/I                                          ClkMux                         0              2607  RISE       1
I__311/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_17_LC_18_21_0/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_slow_clock_value_q_LC_17_20_7/lcout
Path End         : M_position_q_esr_5_LC_18_16_7/ce
Capture Clock    : M_position_q_esr_5_LC_18_16_7/clk
Setup Constraint : 10000p
Path slack       : 5785p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           12915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3675
-------------------------------------   ---- 
End-of-path arrival time (ps)           7130
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__308/I                                          ClkMux                         0              2607  RISE       1
I__308/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_slow_clock_value_q_LC_17_20_7/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_slow_clock_value_q_LC_17_20_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5785  RISE       3
I__238/I                                            Odrv4                          0              3455   5785  RISE       1
I__238/O                                            Odrv4                        351              3806   5785  RISE       1
I__240/I                                            Span4Mux_v                     0              3806   5785  RISE       1
I__240/O                                            Span4Mux_v                   351              4157   5785  RISE       1
I__242/I                                            LocalMux                       0              4157   5785  RISE       1
I__242/O                                            LocalMux                     330              4486   5785  RISE       1
I__243/I                                            InMux                          0              4486   5785  RISE       1
I__243/O                                            InMux                        259              4746   5785  RISE       1
M_slow_counter_was_low_q_RNI4TBV_LC_17_15_4/in1     LogicCell40_SEQ_MODE_0000      0              4746   5785  RISE       1
M_slow_counter_was_low_q_RNI4TBV_LC_17_15_4/lcout   LogicCell40_SEQ_MODE_0000    400              5145   5785  RISE       8
I__161/I                                            Odrv4                          0              5145   5785  RISE       1
I__161/O                                            Odrv4                        351              5496   5785  RISE       1
I__164/I                                            Span4Mux_v                     0              5496   5785  RISE       1
I__164/O                                            Span4Mux_v                   351              5847   5785  RISE       1
I__168/I                                            Span4Mux_v                     0              5847   5785  RISE       1
I__168/O                                            Span4Mux_v                   351              6197   5785  RISE       1
I__171/I                                            LocalMux                       0              6197   5785  RISE       1
I__171/O                                            LocalMux                     330              6527   5785  RISE       1
I__173/I                                            CEMux                          0              6527   5785  RISE       1
I__173/O                                            CEMux                        603              7130   5785  RISE       1
M_position_q_esr_5_LC_18_16_7/ce                    LogicCell40_SEQ_MODE_1000      0              7130   5785  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__305/I                                          ClkMux                         0              2607  RISE       1
I__305/O                                          ClkMux                       309              2915  RISE       1
M_position_q_esr_5_LC_18_16_7/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_0_LC_17_19_3/lcout
Path End         : slow_counter.M_count_q_16_LC_18_20_7/in3
Capture Clock    : slow_counter.M_count_q_16_LC_18_20_7/clk
Setup Constraint : 10000p
Path slack       : 5792p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3395
-------------------------------------   ---- 
End-of-path arrival time (ps)           6850
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__306/I                                          ClkMux                         0              2607  RISE       1
I__306/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_0_LC_17_19_3/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_0_LC_17_19_3/lcout                 LogicCell40_SEQ_MODE_1000    540              3455   5343  RISE       4
I__121/I                                                  Odrv4                          0              3455   5343  RISE       1
I__121/O                                                  Odrv4                        351              3806   5343  RISE       1
I__125/I                                                  LocalMux                       0              3806   5343  RISE       1
I__125/O                                                  LocalMux                     330              4136   5343  RISE       1
I__127/I                                                  InMux                          0              4136   5343  RISE       1
I__127/O                                                  InMux                        259              4395   5343  RISE       1
I__128/I                                                  CascadeMux                     0              4395   5343  RISE       1
I__128/O                                                  CascadeMux                     0              4395   5343  RISE       1
slow_counter.un1_M_count_d_1_cry_1_c_LC_18_19_0/in2       LogicCell40_SEQ_MODE_0000      0              4395   5343  RISE       1
slow_counter.un1_M_count_d_1_cry_1_c_LC_18_19_0/carryout  LogicCell40_SEQ_MODE_0000    231              4626   5343  RISE       2
slow_counter.M_count_q_2_LC_18_19_1/carryin               LogicCell40_SEQ_MODE_1000      0              4626   5343  RISE       1
slow_counter.M_count_q_2_LC_18_19_1/carryout              LogicCell40_SEQ_MODE_1000    126              4753   5343  RISE       2
slow_counter.M_count_q_3_LC_18_19_2/carryin               LogicCell40_SEQ_MODE_1000      0              4753   5343  RISE       1
slow_counter.M_count_q_3_LC_18_19_2/carryout              LogicCell40_SEQ_MODE_1000    126              4879   5343  RISE       2
slow_counter.M_count_q_4_LC_18_19_3/carryin               LogicCell40_SEQ_MODE_1000      0              4879   5343  RISE       1
slow_counter.M_count_q_4_LC_18_19_3/carryout              LogicCell40_SEQ_MODE_1000    126              5005   5343  RISE       2
slow_counter.M_count_q_5_LC_18_19_4/carryin               LogicCell40_SEQ_MODE_1000      0              5005   5343  RISE       1
slow_counter.M_count_q_5_LC_18_19_4/carryout              LogicCell40_SEQ_MODE_1000    126              5131   5343  RISE       2
slow_counter.M_count_q_6_LC_18_19_5/carryin               LogicCell40_SEQ_MODE_1000      0              5131   5343  RISE       1
slow_counter.M_count_q_6_LC_18_19_5/carryout              LogicCell40_SEQ_MODE_1000    126              5258   5343  RISE       2
slow_counter.M_count_q_7_LC_18_19_6/carryin               LogicCell40_SEQ_MODE_1000      0              5258   5343  RISE       1
slow_counter.M_count_q_7_LC_18_19_6/carryout              LogicCell40_SEQ_MODE_1000    126              5384   5343  RISE       2
slow_counter.M_count_q_8_LC_18_19_7/carryin               LogicCell40_SEQ_MODE_1000      0              5384   5343  RISE       1
slow_counter.M_count_q_8_LC_18_19_7/carryout              LogicCell40_SEQ_MODE_1000    126              5510   5343  RISE       1
IN_MUX_bfv_18_20_0_/carryinitin                           ICE_CARRY_IN_MUX               0              5510   5343  RISE       1
IN_MUX_bfv_18_20_0_/carryinitout                          ICE_CARRY_IN_MUX             196              5707   5343  RISE       2
slow_counter.M_count_q_9_LC_18_20_0/carryin               LogicCell40_SEQ_MODE_1000      0              5707   5343  RISE       1
slow_counter.M_count_q_9_LC_18_20_0/carryout              LogicCell40_SEQ_MODE_1000    126              5833   5343  RISE       2
slow_counter.M_count_q_10_LC_18_20_1/carryin              LogicCell40_SEQ_MODE_1000      0              5833   5343  RISE       1
slow_counter.M_count_q_10_LC_18_20_1/carryout             LogicCell40_SEQ_MODE_1000    126              5959   5343  RISE       2
slow_counter.M_count_q_11_LC_18_20_2/carryin              LogicCell40_SEQ_MODE_1000      0              5959   5343  RISE       1
slow_counter.M_count_q_11_LC_18_20_2/carryout             LogicCell40_SEQ_MODE_1000    126              6085   5343  RISE       2
slow_counter.M_count_q_12_LC_18_20_3/carryin              LogicCell40_SEQ_MODE_1000      0              6085   5343  RISE       1
slow_counter.M_count_q_12_LC_18_20_3/carryout             LogicCell40_SEQ_MODE_1000    126              6211   5343  RISE       2
slow_counter.M_count_q_13_LC_18_20_4/carryin              LogicCell40_SEQ_MODE_1000      0              6211   5343  RISE       1
slow_counter.M_count_q_13_LC_18_20_4/carryout             LogicCell40_SEQ_MODE_1000    126              6338   5343  RISE       2
slow_counter.M_count_q_14_LC_18_20_5/carryin              LogicCell40_SEQ_MODE_1000      0              6338   5343  RISE       1
slow_counter.M_count_q_14_LC_18_20_5/carryout             LogicCell40_SEQ_MODE_1000    126              6464   5343  RISE       2
slow_counter.M_count_q_15_LC_18_20_6/carryin              LogicCell40_SEQ_MODE_1000      0              6464   5343  RISE       1
slow_counter.M_count_q_15_LC_18_20_6/carryout             LogicCell40_SEQ_MODE_1000    126              6590   5343  RISE       2
I__337/I                                                  InMux                          0              6590   5792  RISE       1
I__337/O                                                  InMux                        259              6850   5792  RISE       1
slow_counter.M_count_q_16_LC_18_20_7/in3                  LogicCell40_SEQ_MODE_1000      0              6850   5792  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_16_LC_18_20_7/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_slow_clock_value_q_LC_17_20_7/lcout
Path End         : M_position_q_esr_4_LC_17_16_6/ce
Capture Clock    : M_position_q_esr_4_LC_17_16_6/clk
Setup Constraint : 10000p
Path slack       : 5834p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           12915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3626
-------------------------------------   ---- 
End-of-path arrival time (ps)           7081
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__308/I                                          ClkMux                         0              2607  RISE       1
I__308/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_slow_clock_value_q_LC_17_20_7/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_slow_clock_value_q_LC_17_20_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5785  RISE       3
I__238/I                                            Odrv4                          0              3455   5785  RISE       1
I__238/O                                            Odrv4                        351              3806   5785  RISE       1
I__240/I                                            Span4Mux_v                     0              3806   5785  RISE       1
I__240/O                                            Span4Mux_v                   351              4157   5785  RISE       1
I__242/I                                            LocalMux                       0              4157   5785  RISE       1
I__242/O                                            LocalMux                     330              4486   5785  RISE       1
I__243/I                                            InMux                          0              4486   5785  RISE       1
I__243/O                                            InMux                        259              4746   5785  RISE       1
M_slow_counter_was_low_q_RNI4TBV_LC_17_15_4/in1     LogicCell40_SEQ_MODE_0000      0              4746   5785  RISE       1
M_slow_counter_was_low_q_RNI4TBV_LC_17_15_4/lcout   LogicCell40_SEQ_MODE_0000    400              5145   5785  RISE       8
I__160/I                                            Odrv4                          0              5145   5834  RISE       1
I__160/O                                            Odrv4                        351              5496   5834  RISE       1
I__163/I                                            Span4Mux_h                     0              5496   5834  RISE       1
I__163/O                                            Span4Mux_h                   302              5798   5834  RISE       1
I__166/I                                            Span4Mux_v                     0              5798   5834  RISE       1
I__166/O                                            Span4Mux_v                   351              6148   5834  RISE       1
I__169/I                                            LocalMux                       0              6148   5834  RISE       1
I__169/O                                            LocalMux                     330              6478   5834  RISE       1
I__172/I                                            CEMux                          0              6478   5834  RISE       1
I__172/O                                            CEMux                        603              7081   5834  RISE       1
M_position_q_esr_4_LC_17_16_6/ce                    LogicCell40_SEQ_MODE_1000      0              7081   5834  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__304/I                                          ClkMux                         0              2607  RISE       1
I__304/O                                          ClkMux                       309              2915  RISE       1
M_position_q_esr_4_LC_17_16_6/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_slow_clock_value_q_LC_17_20_7/lcout
Path End         : M_position_q_esr_3_LC_17_16_0/ce
Capture Clock    : M_position_q_esr_3_LC_17_16_0/clk
Setup Constraint : 10000p
Path slack       : 5834p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           12915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3626
-------------------------------------   ---- 
End-of-path arrival time (ps)           7081
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__308/I                                          ClkMux                         0              2607  RISE       1
I__308/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_slow_clock_value_q_LC_17_20_7/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_slow_clock_value_q_LC_17_20_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5785  RISE       3
I__238/I                                            Odrv4                          0              3455   5785  RISE       1
I__238/O                                            Odrv4                        351              3806   5785  RISE       1
I__240/I                                            Span4Mux_v                     0              3806   5785  RISE       1
I__240/O                                            Span4Mux_v                   351              4157   5785  RISE       1
I__242/I                                            LocalMux                       0              4157   5785  RISE       1
I__242/O                                            LocalMux                     330              4486   5785  RISE       1
I__243/I                                            InMux                          0              4486   5785  RISE       1
I__243/O                                            InMux                        259              4746   5785  RISE       1
M_slow_counter_was_low_q_RNI4TBV_LC_17_15_4/in1     LogicCell40_SEQ_MODE_0000      0              4746   5785  RISE       1
M_slow_counter_was_low_q_RNI4TBV_LC_17_15_4/lcout   LogicCell40_SEQ_MODE_0000    400              5145   5785  RISE       8
I__160/I                                            Odrv4                          0              5145   5834  RISE       1
I__160/O                                            Odrv4                        351              5496   5834  RISE       1
I__163/I                                            Span4Mux_h                     0              5496   5834  RISE       1
I__163/O                                            Span4Mux_h                   302              5798   5834  RISE       1
I__166/I                                            Span4Mux_v                     0              5798   5834  RISE       1
I__166/O                                            Span4Mux_v                   351              6148   5834  RISE       1
I__169/I                                            LocalMux                       0              6148   5834  RISE       1
I__169/O                                            LocalMux                     330              6478   5834  RISE       1
I__172/I                                            CEMux                          0              6478   5834  RISE       1
I__172/O                                            CEMux                        603              7081   5834  RISE       1
M_position_q_esr_3_LC_17_16_0/ce                    LogicCell40_SEQ_MODE_1000      0              7081   5834  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__304/I                                          ClkMux                         0              2607  RISE       1
I__304/O                                          ClkMux                       309              2915  RISE       1
M_position_q_esr_3_LC_17_16_0/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_0_LC_17_19_3/lcout
Path End         : slow_counter.M_count_q_15_LC_18_20_6/in3
Capture Clock    : slow_counter.M_count_q_15_LC_18_20_6/clk
Setup Constraint : 10000p
Path slack       : 5919p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3268
-------------------------------------   ---- 
End-of-path arrival time (ps)           6723
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__306/I                                          ClkMux                         0              2607  RISE       1
I__306/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_0_LC_17_19_3/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_0_LC_17_19_3/lcout                 LogicCell40_SEQ_MODE_1000    540              3455   5343  RISE       4
I__121/I                                                  Odrv4                          0              3455   5343  RISE       1
I__121/O                                                  Odrv4                        351              3806   5343  RISE       1
I__125/I                                                  LocalMux                       0              3806   5343  RISE       1
I__125/O                                                  LocalMux                     330              4136   5343  RISE       1
I__127/I                                                  InMux                          0              4136   5343  RISE       1
I__127/O                                                  InMux                        259              4395   5343  RISE       1
I__128/I                                                  CascadeMux                     0              4395   5343  RISE       1
I__128/O                                                  CascadeMux                     0              4395   5343  RISE       1
slow_counter.un1_M_count_d_1_cry_1_c_LC_18_19_0/in2       LogicCell40_SEQ_MODE_0000      0              4395   5343  RISE       1
slow_counter.un1_M_count_d_1_cry_1_c_LC_18_19_0/carryout  LogicCell40_SEQ_MODE_0000    231              4626   5343  RISE       2
slow_counter.M_count_q_2_LC_18_19_1/carryin               LogicCell40_SEQ_MODE_1000      0              4626   5343  RISE       1
slow_counter.M_count_q_2_LC_18_19_1/carryout              LogicCell40_SEQ_MODE_1000    126              4753   5343  RISE       2
slow_counter.M_count_q_3_LC_18_19_2/carryin               LogicCell40_SEQ_MODE_1000      0              4753   5343  RISE       1
slow_counter.M_count_q_3_LC_18_19_2/carryout              LogicCell40_SEQ_MODE_1000    126              4879   5343  RISE       2
slow_counter.M_count_q_4_LC_18_19_3/carryin               LogicCell40_SEQ_MODE_1000      0              4879   5343  RISE       1
slow_counter.M_count_q_4_LC_18_19_3/carryout              LogicCell40_SEQ_MODE_1000    126              5005   5343  RISE       2
slow_counter.M_count_q_5_LC_18_19_4/carryin               LogicCell40_SEQ_MODE_1000      0              5005   5343  RISE       1
slow_counter.M_count_q_5_LC_18_19_4/carryout              LogicCell40_SEQ_MODE_1000    126              5131   5343  RISE       2
slow_counter.M_count_q_6_LC_18_19_5/carryin               LogicCell40_SEQ_MODE_1000      0              5131   5343  RISE       1
slow_counter.M_count_q_6_LC_18_19_5/carryout              LogicCell40_SEQ_MODE_1000    126              5258   5343  RISE       2
slow_counter.M_count_q_7_LC_18_19_6/carryin               LogicCell40_SEQ_MODE_1000      0              5258   5343  RISE       1
slow_counter.M_count_q_7_LC_18_19_6/carryout              LogicCell40_SEQ_MODE_1000    126              5384   5343  RISE       2
slow_counter.M_count_q_8_LC_18_19_7/carryin               LogicCell40_SEQ_MODE_1000      0              5384   5343  RISE       1
slow_counter.M_count_q_8_LC_18_19_7/carryout              LogicCell40_SEQ_MODE_1000    126              5510   5343  RISE       1
IN_MUX_bfv_18_20_0_/carryinitin                           ICE_CARRY_IN_MUX               0              5510   5343  RISE       1
IN_MUX_bfv_18_20_0_/carryinitout                          ICE_CARRY_IN_MUX             196              5707   5343  RISE       2
slow_counter.M_count_q_9_LC_18_20_0/carryin               LogicCell40_SEQ_MODE_1000      0              5707   5343  RISE       1
slow_counter.M_count_q_9_LC_18_20_0/carryout              LogicCell40_SEQ_MODE_1000    126              5833   5343  RISE       2
slow_counter.M_count_q_10_LC_18_20_1/carryin              LogicCell40_SEQ_MODE_1000      0              5833   5343  RISE       1
slow_counter.M_count_q_10_LC_18_20_1/carryout             LogicCell40_SEQ_MODE_1000    126              5959   5343  RISE       2
slow_counter.M_count_q_11_LC_18_20_2/carryin              LogicCell40_SEQ_MODE_1000      0              5959   5343  RISE       1
slow_counter.M_count_q_11_LC_18_20_2/carryout             LogicCell40_SEQ_MODE_1000    126              6085   5343  RISE       2
slow_counter.M_count_q_12_LC_18_20_3/carryin              LogicCell40_SEQ_MODE_1000      0              6085   5343  RISE       1
slow_counter.M_count_q_12_LC_18_20_3/carryout             LogicCell40_SEQ_MODE_1000    126              6211   5343  RISE       2
slow_counter.M_count_q_13_LC_18_20_4/carryin              LogicCell40_SEQ_MODE_1000      0              6211   5343  RISE       1
slow_counter.M_count_q_13_LC_18_20_4/carryout             LogicCell40_SEQ_MODE_1000    126              6338   5343  RISE       2
slow_counter.M_count_q_14_LC_18_20_5/carryin              LogicCell40_SEQ_MODE_1000      0              6338   5343  RISE       1
slow_counter.M_count_q_14_LC_18_20_5/carryout             LogicCell40_SEQ_MODE_1000    126              6464   5343  RISE       2
I__342/I                                                  InMux                          0              6464   5918  RISE       1
I__342/O                                                  InMux                        259              6723   5918  RISE       1
slow_counter.M_count_q_15_LC_18_20_6/in3                  LogicCell40_SEQ_MODE_1000      0              6723   5918  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_15_LC_18_20_6/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_5_LC_18_19_4/lcout
Path End         : slow_counter.M_count_q_16_LC_18_20_7/in0
Capture Clock    : slow_counter.M_count_q_16_LC_18_20_7/clk
Setup Constraint : 10000p
Path slack       : 6009p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2981
-------------------------------------   ---- 
End-of-path arrival time (ps)           6436
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__309/I                                          ClkMux                         0              2607  RISE       1
I__309/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_5_LC_18_19_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_5_LC_18_19_4/lcout           LogicCell40_SEQ_MODE_1000    540              3455   6009  RISE       2
I__283/I                                            LocalMux                       0              3455   6009  RISE       1
I__283/O                                            LocalMux                     330              3785   6009  RISE       1
I__285/I                                            InMux                          0              3785   6009  RISE       1
I__285/O                                            InMux                        259              4044   6009  RISE       1
slow_counter.M_count_q_RNI1Q9C_4_LC_17_19_0/in0     LogicCell40_SEQ_MODE_0000      0              4044   6009  RISE       1
slow_counter.M_count_q_RNI1Q9C_4_LC_17_19_0/ltout   LogicCell40_SEQ_MODE_0000    386              4430   6009  FALL       1
I__96/I                                             CascadeMux                     0              4430   6009  FALL       1
I__96/O                                             CascadeMux                     0              4430   6009  FALL       1
slow_counter.M_count_q_RNI330G_2_LC_17_19_1/in2     LogicCell40_SEQ_MODE_0000      0              4430   6009  FALL       1
slow_counter.M_count_q_RNI330G_2_LC_17_19_1/lcout   LogicCell40_SEQ_MODE_0000    379              4809   6009  RISE       1
I__94/I                                             LocalMux                       0              4809   6009  RISE       1
I__94/O                                             LocalMux                     330              5138   6009  RISE       1
I__95/I                                             InMux                          0              5138   6009  RISE       1
I__95/O                                             InMux                        259              5398   6009  RISE       1
slow_counter.M_count_q_RNINONP2_1_LC_17_20_6/in0    LogicCell40_SEQ_MODE_0000      0              5398   6009  RISE       1
slow_counter.M_count_q_RNINONP2_1_LC_17_20_6/lcout  LogicCell40_SEQ_MODE_0000    449              5847   6009  RISE       8
I__318/I                                            LocalMux                       0              5847   6009  RISE       1
I__318/O                                            LocalMux                     330              6176   6009  RISE       1
I__324/I                                            InMux                          0              6176   6009  RISE       1
I__324/O                                            InMux                        259              6436   6009  RISE       1
slow_counter.M_count_q_16_LC_18_20_7/in0            LogicCell40_SEQ_MODE_1000      0              6436   6009  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_16_LC_18_20_7/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_5_LC_18_19_4/lcout
Path End         : slow_counter.M_count_q_17_LC_18_21_0/in0
Capture Clock    : slow_counter.M_count_q_17_LC_18_21_0/clk
Setup Constraint : 10000p
Path slack       : 6009p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2981
-------------------------------------   ---- 
End-of-path arrival time (ps)           6436
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__309/I                                          ClkMux                         0              2607  RISE       1
I__309/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_5_LC_18_19_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_5_LC_18_19_4/lcout           LogicCell40_SEQ_MODE_1000    540              3455   6009  RISE       2
I__283/I                                            LocalMux                       0              3455   6009  RISE       1
I__283/O                                            LocalMux                     330              3785   6009  RISE       1
I__285/I                                            InMux                          0              3785   6009  RISE       1
I__285/O                                            InMux                        259              4044   6009  RISE       1
slow_counter.M_count_q_RNI1Q9C_4_LC_17_19_0/in0     LogicCell40_SEQ_MODE_0000      0              4044   6009  RISE       1
slow_counter.M_count_q_RNI1Q9C_4_LC_17_19_0/ltout   LogicCell40_SEQ_MODE_0000    386              4430   6009  FALL       1
I__96/I                                             CascadeMux                     0              4430   6009  FALL       1
I__96/O                                             CascadeMux                     0              4430   6009  FALL       1
slow_counter.M_count_q_RNI330G_2_LC_17_19_1/in2     LogicCell40_SEQ_MODE_0000      0              4430   6009  FALL       1
slow_counter.M_count_q_RNI330G_2_LC_17_19_1/lcout   LogicCell40_SEQ_MODE_0000    379              4809   6009  RISE       1
I__94/I                                             LocalMux                       0              4809   6009  RISE       1
I__94/O                                             LocalMux                     330              5138   6009  RISE       1
I__95/I                                             InMux                          0              5138   6009  RISE       1
I__95/O                                             InMux                        259              5398   6009  RISE       1
slow_counter.M_count_q_RNINONP2_1_LC_17_20_6/in0    LogicCell40_SEQ_MODE_0000      0              5398   6009  RISE       1
slow_counter.M_count_q_RNINONP2_1_LC_17_20_6/lcout  LogicCell40_SEQ_MODE_0000    449              5847   6009  RISE       8
I__319/I                                            LocalMux                       0              5847   6009  RISE       1
I__319/O                                            LocalMux                     330              6176   6009  RISE       1
I__326/I                                            InMux                          0              6176   6009  RISE       1
I__326/O                                            InMux                        259              6436   6009  RISE       1
slow_counter.M_count_q_17_LC_18_21_0/in0            LogicCell40_SEQ_MODE_1000      0              6436   6009  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__311/I                                          ClkMux                         0              2607  RISE       1
I__311/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_17_LC_18_21_0/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_5_LC_18_19_4/lcout
Path End         : slow_counter.M_count_q_13_LC_18_20_4/in0
Capture Clock    : slow_counter.M_count_q_13_LC_18_20_4/clk
Setup Constraint : 10000p
Path slack       : 6009p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2981
-------------------------------------   ---- 
End-of-path arrival time (ps)           6436
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__309/I                                          ClkMux                         0              2607  RISE       1
I__309/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_5_LC_18_19_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_5_LC_18_19_4/lcout           LogicCell40_SEQ_MODE_1000    540              3455   6009  RISE       2
I__283/I                                            LocalMux                       0              3455   6009  RISE       1
I__283/O                                            LocalMux                     330              3785   6009  RISE       1
I__285/I                                            InMux                          0              3785   6009  RISE       1
I__285/O                                            InMux                        259              4044   6009  RISE       1
slow_counter.M_count_q_RNI1Q9C_4_LC_17_19_0/in0     LogicCell40_SEQ_MODE_0000      0              4044   6009  RISE       1
slow_counter.M_count_q_RNI1Q9C_4_LC_17_19_0/ltout   LogicCell40_SEQ_MODE_0000    386              4430   6009  FALL       1
I__96/I                                             CascadeMux                     0              4430   6009  FALL       1
I__96/O                                             CascadeMux                     0              4430   6009  FALL       1
slow_counter.M_count_q_RNI330G_2_LC_17_19_1/in2     LogicCell40_SEQ_MODE_0000      0              4430   6009  FALL       1
slow_counter.M_count_q_RNI330G_2_LC_17_19_1/lcout   LogicCell40_SEQ_MODE_0000    379              4809   6009  RISE       1
I__94/I                                             LocalMux                       0              4809   6009  RISE       1
I__94/O                                             LocalMux                     330              5138   6009  RISE       1
I__95/I                                             InMux                          0              5138   6009  RISE       1
I__95/O                                             InMux                        259              5398   6009  RISE       1
slow_counter.M_count_q_RNINONP2_1_LC_17_20_6/in0    LogicCell40_SEQ_MODE_0000      0              5398   6009  RISE       1
slow_counter.M_count_q_RNINONP2_1_LC_17_20_6/lcout  LogicCell40_SEQ_MODE_0000    449              5847   6009  RISE       8
I__321/I                                            LocalMux                       0              5847   6009  RISE       1
I__321/O                                            LocalMux                     330              6176   6009  RISE       1
I__328/I                                            InMux                          0              6176   6009  RISE       1
I__328/O                                            InMux                        259              6436   6009  RISE       1
slow_counter.M_count_q_13_LC_18_20_4/in0            LogicCell40_SEQ_MODE_1000      0              6436   6009  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_13_LC_18_20_4/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_5_LC_18_19_4/lcout
Path End         : slow_counter.M_count_q_5_LC_18_19_4/in0
Capture Clock    : slow_counter.M_count_q_5_LC_18_19_4/clk
Setup Constraint : 10000p
Path slack       : 6009p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2981
-------------------------------------   ---- 
End-of-path arrival time (ps)           6436
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__309/I                                          ClkMux                         0              2607  RISE       1
I__309/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_5_LC_18_19_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_5_LC_18_19_4/lcout           LogicCell40_SEQ_MODE_1000    540              3455   6009  RISE       2
I__283/I                                            LocalMux                       0              3455   6009  RISE       1
I__283/O                                            LocalMux                     330              3785   6009  RISE       1
I__285/I                                            InMux                          0              3785   6009  RISE       1
I__285/O                                            InMux                        259              4044   6009  RISE       1
slow_counter.M_count_q_RNI1Q9C_4_LC_17_19_0/in0     LogicCell40_SEQ_MODE_0000      0              4044   6009  RISE       1
slow_counter.M_count_q_RNI1Q9C_4_LC_17_19_0/ltout   LogicCell40_SEQ_MODE_0000    386              4430   6009  FALL       1
I__96/I                                             CascadeMux                     0              4430   6009  FALL       1
I__96/O                                             CascadeMux                     0              4430   6009  FALL       1
slow_counter.M_count_q_RNI330G_2_LC_17_19_1/in2     LogicCell40_SEQ_MODE_0000      0              4430   6009  FALL       1
slow_counter.M_count_q_RNI330G_2_LC_17_19_1/lcout   LogicCell40_SEQ_MODE_0000    379              4809   6009  RISE       1
I__94/I                                             LocalMux                       0              4809   6009  RISE       1
I__94/O                                             LocalMux                     330              5138   6009  RISE       1
I__95/I                                             InMux                          0              5138   6009  RISE       1
I__95/O                                             InMux                        259              5398   6009  RISE       1
slow_counter.M_count_q_RNINONP2_1_LC_17_20_6/in0    LogicCell40_SEQ_MODE_0000      0              5398   6009  RISE       1
slow_counter.M_count_q_RNINONP2_1_LC_17_20_6/lcout  LogicCell40_SEQ_MODE_0000    449              5847   6009  RISE       8
I__322/I                                            LocalMux                       0              5847   6009  RISE       1
I__322/O                                            LocalMux                     330              6176   6009  RISE       1
I__330/I                                            InMux                          0              6176   6009  RISE       1
I__330/O                                            InMux                        259              6436   6009  RISE       1
slow_counter.M_count_q_5_LC_18_19_4/in0             LogicCell40_SEQ_MODE_1000      0              6436   6009  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__309/I                                          ClkMux                         0              2607  RISE       1
I__309/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_5_LC_18_19_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_5_LC_18_19_4/lcout
Path End         : slow_counter.M_count_q_8_LC_18_19_7/in0
Capture Clock    : slow_counter.M_count_q_8_LC_18_19_7/clk
Setup Constraint : 10000p
Path slack       : 6009p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2981
-------------------------------------   ---- 
End-of-path arrival time (ps)           6436
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__309/I                                          ClkMux                         0              2607  RISE       1
I__309/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_5_LC_18_19_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_5_LC_18_19_4/lcout           LogicCell40_SEQ_MODE_1000    540              3455   6009  RISE       2
I__283/I                                            LocalMux                       0              3455   6009  RISE       1
I__283/O                                            LocalMux                     330              3785   6009  RISE       1
I__285/I                                            InMux                          0              3785   6009  RISE       1
I__285/O                                            InMux                        259              4044   6009  RISE       1
slow_counter.M_count_q_RNI1Q9C_4_LC_17_19_0/in0     LogicCell40_SEQ_MODE_0000      0              4044   6009  RISE       1
slow_counter.M_count_q_RNI1Q9C_4_LC_17_19_0/ltout   LogicCell40_SEQ_MODE_0000    386              4430   6009  FALL       1
I__96/I                                             CascadeMux                     0              4430   6009  FALL       1
I__96/O                                             CascadeMux                     0              4430   6009  FALL       1
slow_counter.M_count_q_RNI330G_2_LC_17_19_1/in2     LogicCell40_SEQ_MODE_0000      0              4430   6009  FALL       1
slow_counter.M_count_q_RNI330G_2_LC_17_19_1/lcout   LogicCell40_SEQ_MODE_0000    379              4809   6009  RISE       1
I__94/I                                             LocalMux                       0              4809   6009  RISE       1
I__94/O                                             LocalMux                     330              5138   6009  RISE       1
I__95/I                                             InMux                          0              5138   6009  RISE       1
I__95/O                                             InMux                        259              5398   6009  RISE       1
slow_counter.M_count_q_RNINONP2_1_LC_17_20_6/in0    LogicCell40_SEQ_MODE_0000      0              5398   6009  RISE       1
slow_counter.M_count_q_RNINONP2_1_LC_17_20_6/lcout  LogicCell40_SEQ_MODE_0000    449              5847   6009  RISE       8
I__323/I                                            LocalMux                       0              5847   6009  RISE       1
I__323/O                                            LocalMux                     330              6176   6009  RISE       1
I__331/I                                            InMux                          0              6176   6009  RISE       1
I__331/O                                            InMux                        259              6436   6009  RISE       1
slow_counter.M_count_q_8_LC_18_19_7/in0             LogicCell40_SEQ_MODE_1000      0              6436   6009  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__309/I                                          ClkMux                         0              2607  RISE       1
I__309/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_8_LC_18_19_7/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_5_LC_18_19_4/lcout
Path End         : slow_counter.M_count_q_15_LC_18_20_6/in0
Capture Clock    : slow_counter.M_count_q_15_LC_18_20_6/clk
Setup Constraint : 10000p
Path slack       : 6009p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2981
-------------------------------------   ---- 
End-of-path arrival time (ps)           6436
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__309/I                                          ClkMux                         0              2607  RISE       1
I__309/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_5_LC_18_19_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_5_LC_18_19_4/lcout           LogicCell40_SEQ_MODE_1000    540              3455   6009  RISE       2
I__283/I                                            LocalMux                       0              3455   6009  RISE       1
I__283/O                                            LocalMux                     330              3785   6009  RISE       1
I__285/I                                            InMux                          0              3785   6009  RISE       1
I__285/O                                            InMux                        259              4044   6009  RISE       1
slow_counter.M_count_q_RNI1Q9C_4_LC_17_19_0/in0     LogicCell40_SEQ_MODE_0000      0              4044   6009  RISE       1
slow_counter.M_count_q_RNI1Q9C_4_LC_17_19_0/ltout   LogicCell40_SEQ_MODE_0000    386              4430   6009  FALL       1
I__96/I                                             CascadeMux                     0              4430   6009  FALL       1
I__96/O                                             CascadeMux                     0              4430   6009  FALL       1
slow_counter.M_count_q_RNI330G_2_LC_17_19_1/in2     LogicCell40_SEQ_MODE_0000      0              4430   6009  FALL       1
slow_counter.M_count_q_RNI330G_2_LC_17_19_1/lcout   LogicCell40_SEQ_MODE_0000    379              4809   6009  RISE       1
I__94/I                                             LocalMux                       0              4809   6009  RISE       1
I__94/O                                             LocalMux                     330              5138   6009  RISE       1
I__95/I                                             InMux                          0              5138   6009  RISE       1
I__95/O                                             InMux                        259              5398   6009  RISE       1
slow_counter.M_count_q_RNINONP2_1_LC_17_20_6/in0    LogicCell40_SEQ_MODE_0000      0              5398   6009  RISE       1
slow_counter.M_count_q_RNINONP2_1_LC_17_20_6/lcout  LogicCell40_SEQ_MODE_0000    449              5847   6009  RISE       8
I__321/I                                            LocalMux                       0              5847   6009  RISE       1
I__321/O                                            LocalMux                     330              6176   6009  RISE       1
I__329/I                                            InMux                          0              6176   6009  RISE       1
I__329/O                                            InMux                        259              6436   6009  RISE       1
slow_counter.M_count_q_15_LC_18_20_6/in0            LogicCell40_SEQ_MODE_1000      0              6436   6009  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_15_LC_18_20_6/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_0_LC_17_19_3/lcout
Path End         : slow_counter.M_count_q_14_LC_18_20_5/in3
Capture Clock    : slow_counter.M_count_q_14_LC_18_20_5/clk
Setup Constraint : 10000p
Path slack       : 6045p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3142
-------------------------------------   ---- 
End-of-path arrival time (ps)           6597
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__306/I                                          ClkMux                         0              2607  RISE       1
I__306/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_0_LC_17_19_3/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_0_LC_17_19_3/lcout                 LogicCell40_SEQ_MODE_1000    540              3455   5343  RISE       4
I__121/I                                                  Odrv4                          0              3455   5343  RISE       1
I__121/O                                                  Odrv4                        351              3806   5343  RISE       1
I__125/I                                                  LocalMux                       0              3806   5343  RISE       1
I__125/O                                                  LocalMux                     330              4136   5343  RISE       1
I__127/I                                                  InMux                          0              4136   5343  RISE       1
I__127/O                                                  InMux                        259              4395   5343  RISE       1
I__128/I                                                  CascadeMux                     0              4395   5343  RISE       1
I__128/O                                                  CascadeMux                     0              4395   5343  RISE       1
slow_counter.un1_M_count_d_1_cry_1_c_LC_18_19_0/in2       LogicCell40_SEQ_MODE_0000      0              4395   5343  RISE       1
slow_counter.un1_M_count_d_1_cry_1_c_LC_18_19_0/carryout  LogicCell40_SEQ_MODE_0000    231              4626   5343  RISE       2
slow_counter.M_count_q_2_LC_18_19_1/carryin               LogicCell40_SEQ_MODE_1000      0              4626   5343  RISE       1
slow_counter.M_count_q_2_LC_18_19_1/carryout              LogicCell40_SEQ_MODE_1000    126              4753   5343  RISE       2
slow_counter.M_count_q_3_LC_18_19_2/carryin               LogicCell40_SEQ_MODE_1000      0              4753   5343  RISE       1
slow_counter.M_count_q_3_LC_18_19_2/carryout              LogicCell40_SEQ_MODE_1000    126              4879   5343  RISE       2
slow_counter.M_count_q_4_LC_18_19_3/carryin               LogicCell40_SEQ_MODE_1000      0              4879   5343  RISE       1
slow_counter.M_count_q_4_LC_18_19_3/carryout              LogicCell40_SEQ_MODE_1000    126              5005   5343  RISE       2
slow_counter.M_count_q_5_LC_18_19_4/carryin               LogicCell40_SEQ_MODE_1000      0              5005   5343  RISE       1
slow_counter.M_count_q_5_LC_18_19_4/carryout              LogicCell40_SEQ_MODE_1000    126              5131   5343  RISE       2
slow_counter.M_count_q_6_LC_18_19_5/carryin               LogicCell40_SEQ_MODE_1000      0              5131   5343  RISE       1
slow_counter.M_count_q_6_LC_18_19_5/carryout              LogicCell40_SEQ_MODE_1000    126              5258   5343  RISE       2
slow_counter.M_count_q_7_LC_18_19_6/carryin               LogicCell40_SEQ_MODE_1000      0              5258   5343  RISE       1
slow_counter.M_count_q_7_LC_18_19_6/carryout              LogicCell40_SEQ_MODE_1000    126              5384   5343  RISE       2
slow_counter.M_count_q_8_LC_18_19_7/carryin               LogicCell40_SEQ_MODE_1000      0              5384   5343  RISE       1
slow_counter.M_count_q_8_LC_18_19_7/carryout              LogicCell40_SEQ_MODE_1000    126              5510   5343  RISE       1
IN_MUX_bfv_18_20_0_/carryinitin                           ICE_CARRY_IN_MUX               0              5510   5343  RISE       1
IN_MUX_bfv_18_20_0_/carryinitout                          ICE_CARRY_IN_MUX             196              5707   5343  RISE       2
slow_counter.M_count_q_9_LC_18_20_0/carryin               LogicCell40_SEQ_MODE_1000      0              5707   5343  RISE       1
slow_counter.M_count_q_9_LC_18_20_0/carryout              LogicCell40_SEQ_MODE_1000    126              5833   5343  RISE       2
slow_counter.M_count_q_10_LC_18_20_1/carryin              LogicCell40_SEQ_MODE_1000      0              5833   5343  RISE       1
slow_counter.M_count_q_10_LC_18_20_1/carryout             LogicCell40_SEQ_MODE_1000    126              5959   5343  RISE       2
slow_counter.M_count_q_11_LC_18_20_2/carryin              LogicCell40_SEQ_MODE_1000      0              5959   5343  RISE       1
slow_counter.M_count_q_11_LC_18_20_2/carryout             LogicCell40_SEQ_MODE_1000    126              6085   5343  RISE       2
slow_counter.M_count_q_12_LC_18_20_3/carryin              LogicCell40_SEQ_MODE_1000      0              6085   5343  RISE       1
slow_counter.M_count_q_12_LC_18_20_3/carryout             LogicCell40_SEQ_MODE_1000    126              6211   5343  RISE       2
slow_counter.M_count_q_13_LC_18_20_4/carryin              LogicCell40_SEQ_MODE_1000      0              6211   5343  RISE       1
slow_counter.M_count_q_13_LC_18_20_4/carryout             LogicCell40_SEQ_MODE_1000    126              6338   5343  RISE       2
I__347/I                                                  InMux                          0              6338   6044  RISE       1
I__347/O                                                  InMux                        259              6597   6044  RISE       1
slow_counter.M_count_q_14_LC_18_20_5/in3                  LogicCell40_SEQ_MODE_1000      0              6597   6044  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_14_LC_18_20_5/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_5_LC_18_19_4/lcout
Path End         : slow_counter.M_count_q_18_LC_18_21_1/in1
Capture Clock    : slow_counter.M_count_q_18_LC_18_21_1/clk
Setup Constraint : 10000p
Path slack       : 6079p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2981
-------------------------------------   ---- 
End-of-path arrival time (ps)           6436
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__309/I                                          ClkMux                         0              2607  RISE       1
I__309/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_5_LC_18_19_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_5_LC_18_19_4/lcout           LogicCell40_SEQ_MODE_1000    540              3455   6009  RISE       2
I__283/I                                            LocalMux                       0              3455   6009  RISE       1
I__283/O                                            LocalMux                     330              3785   6009  RISE       1
I__285/I                                            InMux                          0              3785   6009  RISE       1
I__285/O                                            InMux                        259              4044   6009  RISE       1
slow_counter.M_count_q_RNI1Q9C_4_LC_17_19_0/in0     LogicCell40_SEQ_MODE_0000      0              4044   6009  RISE       1
slow_counter.M_count_q_RNI1Q9C_4_LC_17_19_0/ltout   LogicCell40_SEQ_MODE_0000    386              4430   6009  FALL       1
I__96/I                                             CascadeMux                     0              4430   6009  FALL       1
I__96/O                                             CascadeMux                     0              4430   6009  FALL       1
slow_counter.M_count_q_RNI330G_2_LC_17_19_1/in2     LogicCell40_SEQ_MODE_0000      0              4430   6009  FALL       1
slow_counter.M_count_q_RNI330G_2_LC_17_19_1/lcout   LogicCell40_SEQ_MODE_0000    379              4809   6009  RISE       1
I__94/I                                             LocalMux                       0              4809   6009  RISE       1
I__94/O                                             LocalMux                     330              5138   6009  RISE       1
I__95/I                                             InMux                          0              5138   6009  RISE       1
I__95/O                                             InMux                        259              5398   6009  RISE       1
slow_counter.M_count_q_RNINONP2_1_LC_17_20_6/in0    LogicCell40_SEQ_MODE_0000      0              5398   6009  RISE       1
slow_counter.M_count_q_RNINONP2_1_LC_17_20_6/lcout  LogicCell40_SEQ_MODE_0000    449              5847   6009  RISE       8
I__319/I                                            LocalMux                       0              5847   6009  RISE       1
I__319/O                                            LocalMux                     330              6176   6009  RISE       1
I__325/I                                            InMux                          0              6176   6079  RISE       1
I__325/O                                            InMux                        259              6436   6079  RISE       1
slow_counter.M_count_q_18_LC_18_21_1/in1            LogicCell40_SEQ_MODE_1000      0              6436   6079  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__311/I                                          ClkMux                         0              2607  RISE       1
I__311/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_18_LC_18_21_1/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_slow_clock_value_q_LC_17_20_7/lcout
Path End         : M_position_q_esr_7_LC_18_14_2/ce
Capture Clock    : M_position_q_esr_7_LC_18_14_2/clk
Setup Constraint : 10000p
Path slack       : 6135p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           12915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3325
-------------------------------------   ---- 
End-of-path arrival time (ps)           6780
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__308/I                                          ClkMux                         0              2607  RISE       1
I__308/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_slow_clock_value_q_LC_17_20_7/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_slow_clock_value_q_LC_17_20_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5785  RISE       3
I__238/I                                            Odrv4                          0              3455   5785  RISE       1
I__238/O                                            Odrv4                        351              3806   5785  RISE       1
I__240/I                                            Span4Mux_v                     0              3806   5785  RISE       1
I__240/O                                            Span4Mux_v                   351              4157   5785  RISE       1
I__242/I                                            LocalMux                       0              4157   5785  RISE       1
I__242/O                                            LocalMux                     330              4486   5785  RISE       1
I__243/I                                            InMux                          0              4486   5785  RISE       1
I__243/O                                            InMux                        259              4746   5785  RISE       1
M_slow_counter_was_low_q_RNI4TBV_LC_17_15_4/in1     LogicCell40_SEQ_MODE_0000      0              4746   5785  RISE       1
M_slow_counter_was_low_q_RNI4TBV_LC_17_15_4/lcout   LogicCell40_SEQ_MODE_0000    400              5145   5785  RISE       8
I__161/I                                            Odrv4                          0              5145   5785  RISE       1
I__161/O                                            Odrv4                        351              5496   5785  RISE       1
I__164/I                                            Span4Mux_v                     0              5496   5785  RISE       1
I__164/O                                            Span4Mux_v                   351              5847   5785  RISE       1
I__167/I                                            LocalMux                       0              5847   6136  RISE       1
I__167/O                                            LocalMux                     330              6176   6136  RISE       1
I__170/I                                            CEMux                          0              6176   6136  RISE       1
I__170/O                                            CEMux                        603              6780   6136  RISE       1
M_position_q_esr_7_LC_18_14_2/ce                    LogicCell40_SEQ_MODE_1000      0              6780   6136  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__303/I                                          ClkMux                         0              2607  RISE       1
I__303/O                                          ClkMux                       309              2915  RISE       1
M_position_q_esr_7_LC_18_14_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_slow_clock_value_q_LC_17_20_7/lcout
Path End         : M_position_q_esr_2_LC_18_14_1/ce
Capture Clock    : M_position_q_esr_2_LC_18_14_1/clk
Setup Constraint : 10000p
Path slack       : 6135p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           12915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3325
-------------------------------------   ---- 
End-of-path arrival time (ps)           6780
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__308/I                                          ClkMux                         0              2607  RISE       1
I__308/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_slow_clock_value_q_LC_17_20_7/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_slow_clock_value_q_LC_17_20_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5785  RISE       3
I__238/I                                            Odrv4                          0              3455   5785  RISE       1
I__238/O                                            Odrv4                        351              3806   5785  RISE       1
I__240/I                                            Span4Mux_v                     0              3806   5785  RISE       1
I__240/O                                            Span4Mux_v                   351              4157   5785  RISE       1
I__242/I                                            LocalMux                       0              4157   5785  RISE       1
I__242/O                                            LocalMux                     330              4486   5785  RISE       1
I__243/I                                            InMux                          0              4486   5785  RISE       1
I__243/O                                            InMux                        259              4746   5785  RISE       1
M_slow_counter_was_low_q_RNI4TBV_LC_17_15_4/in1     LogicCell40_SEQ_MODE_0000      0              4746   5785  RISE       1
M_slow_counter_was_low_q_RNI4TBV_LC_17_15_4/lcout   LogicCell40_SEQ_MODE_0000    400              5145   5785  RISE       8
I__161/I                                            Odrv4                          0              5145   5785  RISE       1
I__161/O                                            Odrv4                        351              5496   5785  RISE       1
I__164/I                                            Span4Mux_v                     0              5496   5785  RISE       1
I__164/O                                            Span4Mux_v                   351              5847   5785  RISE       1
I__167/I                                            LocalMux                       0              5847   6136  RISE       1
I__167/O                                            LocalMux                     330              6176   6136  RISE       1
I__170/I                                            CEMux                          0              6176   6136  RISE       1
I__170/O                                            CEMux                        603              6780   6136  RISE       1
M_position_q_esr_2_LC_18_14_1/ce                    LogicCell40_SEQ_MODE_1000      0              6780   6136  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__303/I                                          ClkMux                         0              2607  RISE       1
I__303/O                                          ClkMux                       309              2915  RISE       1
M_position_q_esr_2_LC_18_14_1/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_0_LC_17_19_3/lcout
Path End         : slow_counter.M_count_q_13_LC_18_20_4/in3
Capture Clock    : slow_counter.M_count_q_13_LC_18_20_4/clk
Setup Constraint : 10000p
Path slack       : 6171p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3016
-------------------------------------   ---- 
End-of-path arrival time (ps)           6471
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__306/I                                          ClkMux                         0              2607  RISE       1
I__306/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_0_LC_17_19_3/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_0_LC_17_19_3/lcout                 LogicCell40_SEQ_MODE_1000    540              3455   5343  RISE       4
I__121/I                                                  Odrv4                          0              3455   5343  RISE       1
I__121/O                                                  Odrv4                        351              3806   5343  RISE       1
I__125/I                                                  LocalMux                       0              3806   5343  RISE       1
I__125/O                                                  LocalMux                     330              4136   5343  RISE       1
I__127/I                                                  InMux                          0              4136   5343  RISE       1
I__127/O                                                  InMux                        259              4395   5343  RISE       1
I__128/I                                                  CascadeMux                     0              4395   5343  RISE       1
I__128/O                                                  CascadeMux                     0              4395   5343  RISE       1
slow_counter.un1_M_count_d_1_cry_1_c_LC_18_19_0/in2       LogicCell40_SEQ_MODE_0000      0              4395   5343  RISE       1
slow_counter.un1_M_count_d_1_cry_1_c_LC_18_19_0/carryout  LogicCell40_SEQ_MODE_0000    231              4626   5343  RISE       2
slow_counter.M_count_q_2_LC_18_19_1/carryin               LogicCell40_SEQ_MODE_1000      0              4626   5343  RISE       1
slow_counter.M_count_q_2_LC_18_19_1/carryout              LogicCell40_SEQ_MODE_1000    126              4753   5343  RISE       2
slow_counter.M_count_q_3_LC_18_19_2/carryin               LogicCell40_SEQ_MODE_1000      0              4753   5343  RISE       1
slow_counter.M_count_q_3_LC_18_19_2/carryout              LogicCell40_SEQ_MODE_1000    126              4879   5343  RISE       2
slow_counter.M_count_q_4_LC_18_19_3/carryin               LogicCell40_SEQ_MODE_1000      0              4879   5343  RISE       1
slow_counter.M_count_q_4_LC_18_19_3/carryout              LogicCell40_SEQ_MODE_1000    126              5005   5343  RISE       2
slow_counter.M_count_q_5_LC_18_19_4/carryin               LogicCell40_SEQ_MODE_1000      0              5005   5343  RISE       1
slow_counter.M_count_q_5_LC_18_19_4/carryout              LogicCell40_SEQ_MODE_1000    126              5131   5343  RISE       2
slow_counter.M_count_q_6_LC_18_19_5/carryin               LogicCell40_SEQ_MODE_1000      0              5131   5343  RISE       1
slow_counter.M_count_q_6_LC_18_19_5/carryout              LogicCell40_SEQ_MODE_1000    126              5258   5343  RISE       2
slow_counter.M_count_q_7_LC_18_19_6/carryin               LogicCell40_SEQ_MODE_1000      0              5258   5343  RISE       1
slow_counter.M_count_q_7_LC_18_19_6/carryout              LogicCell40_SEQ_MODE_1000    126              5384   5343  RISE       2
slow_counter.M_count_q_8_LC_18_19_7/carryin               LogicCell40_SEQ_MODE_1000      0              5384   5343  RISE       1
slow_counter.M_count_q_8_LC_18_19_7/carryout              LogicCell40_SEQ_MODE_1000    126              5510   5343  RISE       1
IN_MUX_bfv_18_20_0_/carryinitin                           ICE_CARRY_IN_MUX               0              5510   5343  RISE       1
IN_MUX_bfv_18_20_0_/carryinitout                          ICE_CARRY_IN_MUX             196              5707   5343  RISE       2
slow_counter.M_count_q_9_LC_18_20_0/carryin               LogicCell40_SEQ_MODE_1000      0              5707   5343  RISE       1
slow_counter.M_count_q_9_LC_18_20_0/carryout              LogicCell40_SEQ_MODE_1000    126              5833   5343  RISE       2
slow_counter.M_count_q_10_LC_18_20_1/carryin              LogicCell40_SEQ_MODE_1000      0              5833   5343  RISE       1
slow_counter.M_count_q_10_LC_18_20_1/carryout             LogicCell40_SEQ_MODE_1000    126              5959   5343  RISE       2
slow_counter.M_count_q_11_LC_18_20_2/carryin              LogicCell40_SEQ_MODE_1000      0              5959   5343  RISE       1
slow_counter.M_count_q_11_LC_18_20_2/carryout             LogicCell40_SEQ_MODE_1000    126              6085   5343  RISE       2
slow_counter.M_count_q_12_LC_18_20_3/carryin              LogicCell40_SEQ_MODE_1000      0              6085   5343  RISE       1
slow_counter.M_count_q_12_LC_18_20_3/carryout             LogicCell40_SEQ_MODE_1000    126              6211   5343  RISE       2
I__353/I                                                  InMux                          0              6211   6171  RISE       1
I__353/O                                                  InMux                        259              6471   6171  RISE       1
slow_counter.M_count_q_13_LC_18_20_4/in3                  LogicCell40_SEQ_MODE_1000      0              6471   6171  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_13_LC_18_20_4/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_5_LC_18_19_4/lcout
Path End         : slow_counter.M_count_q_0_LC_17_19_3/in3
Capture Clock    : slow_counter.M_count_q_0_LC_17_19_3/clk
Setup Constraint : 10000p
Path slack       : 6206p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2981
-------------------------------------   ---- 
End-of-path arrival time (ps)           6436
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__309/I                                          ClkMux                         0              2607  RISE       1
I__309/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_5_LC_18_19_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_5_LC_18_19_4/lcout           LogicCell40_SEQ_MODE_1000    540              3455   6009  RISE       2
I__283/I                                            LocalMux                       0              3455   6009  RISE       1
I__283/O                                            LocalMux                     330              3785   6009  RISE       1
I__285/I                                            InMux                          0              3785   6009  RISE       1
I__285/O                                            InMux                        259              4044   6009  RISE       1
slow_counter.M_count_q_RNI1Q9C_4_LC_17_19_0/in0     LogicCell40_SEQ_MODE_0000      0              4044   6009  RISE       1
slow_counter.M_count_q_RNI1Q9C_4_LC_17_19_0/ltout   LogicCell40_SEQ_MODE_0000    386              4430   6009  FALL       1
I__96/I                                             CascadeMux                     0              4430   6009  FALL       1
I__96/O                                             CascadeMux                     0              4430   6009  FALL       1
slow_counter.M_count_q_RNI330G_2_LC_17_19_1/in2     LogicCell40_SEQ_MODE_0000      0              4430   6009  FALL       1
slow_counter.M_count_q_RNI330G_2_LC_17_19_1/lcout   LogicCell40_SEQ_MODE_0000    379              4809   6009  RISE       1
I__94/I                                             LocalMux                       0              4809   6009  RISE       1
I__94/O                                             LocalMux                     330              5138   6009  RISE       1
I__95/I                                             InMux                          0              5138   6009  RISE       1
I__95/O                                             InMux                        259              5398   6009  RISE       1
slow_counter.M_count_q_RNINONP2_1_LC_17_20_6/in0    LogicCell40_SEQ_MODE_0000      0              5398   6009  RISE       1
slow_counter.M_count_q_RNINONP2_1_LC_17_20_6/lcout  LogicCell40_SEQ_MODE_0000    449              5847   6009  RISE       8
I__320/I                                            LocalMux                       0              5847   6206  RISE       1
I__320/O                                            LocalMux                     330              6176   6206  RISE       1
I__327/I                                            InMux                          0              6176   6206  RISE       1
I__327/O                                            InMux                        259              6436   6206  RISE       1
slow_counter.M_count_q_0_LC_17_19_3/in3             LogicCell40_SEQ_MODE_1000      0              6436   6206  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__306/I                                          ClkMux                         0              2607  RISE       1
I__306/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_0_LC_17_19_3/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_0_LC_17_19_3/lcout
Path End         : slow_counter.M_count_q_12_LC_18_20_3/in3
Capture Clock    : slow_counter.M_count_q_12_LC_18_20_3/clk
Setup Constraint : 10000p
Path slack       : 6297p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2890
-------------------------------------   ---- 
End-of-path arrival time (ps)           6345
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__306/I                                          ClkMux                         0              2607  RISE       1
I__306/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_0_LC_17_19_3/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_0_LC_17_19_3/lcout                 LogicCell40_SEQ_MODE_1000    540              3455   5343  RISE       4
I__121/I                                                  Odrv4                          0              3455   5343  RISE       1
I__121/O                                                  Odrv4                        351              3806   5343  RISE       1
I__125/I                                                  LocalMux                       0              3806   5343  RISE       1
I__125/O                                                  LocalMux                     330              4136   5343  RISE       1
I__127/I                                                  InMux                          0              4136   5343  RISE       1
I__127/O                                                  InMux                        259              4395   5343  RISE       1
I__128/I                                                  CascadeMux                     0              4395   5343  RISE       1
I__128/O                                                  CascadeMux                     0              4395   5343  RISE       1
slow_counter.un1_M_count_d_1_cry_1_c_LC_18_19_0/in2       LogicCell40_SEQ_MODE_0000      0              4395   5343  RISE       1
slow_counter.un1_M_count_d_1_cry_1_c_LC_18_19_0/carryout  LogicCell40_SEQ_MODE_0000    231              4626   5343  RISE       2
slow_counter.M_count_q_2_LC_18_19_1/carryin               LogicCell40_SEQ_MODE_1000      0              4626   5343  RISE       1
slow_counter.M_count_q_2_LC_18_19_1/carryout              LogicCell40_SEQ_MODE_1000    126              4753   5343  RISE       2
slow_counter.M_count_q_3_LC_18_19_2/carryin               LogicCell40_SEQ_MODE_1000      0              4753   5343  RISE       1
slow_counter.M_count_q_3_LC_18_19_2/carryout              LogicCell40_SEQ_MODE_1000    126              4879   5343  RISE       2
slow_counter.M_count_q_4_LC_18_19_3/carryin               LogicCell40_SEQ_MODE_1000      0              4879   5343  RISE       1
slow_counter.M_count_q_4_LC_18_19_3/carryout              LogicCell40_SEQ_MODE_1000    126              5005   5343  RISE       2
slow_counter.M_count_q_5_LC_18_19_4/carryin               LogicCell40_SEQ_MODE_1000      0              5005   5343  RISE       1
slow_counter.M_count_q_5_LC_18_19_4/carryout              LogicCell40_SEQ_MODE_1000    126              5131   5343  RISE       2
slow_counter.M_count_q_6_LC_18_19_5/carryin               LogicCell40_SEQ_MODE_1000      0              5131   5343  RISE       1
slow_counter.M_count_q_6_LC_18_19_5/carryout              LogicCell40_SEQ_MODE_1000    126              5258   5343  RISE       2
slow_counter.M_count_q_7_LC_18_19_6/carryin               LogicCell40_SEQ_MODE_1000      0              5258   5343  RISE       1
slow_counter.M_count_q_7_LC_18_19_6/carryout              LogicCell40_SEQ_MODE_1000    126              5384   5343  RISE       2
slow_counter.M_count_q_8_LC_18_19_7/carryin               LogicCell40_SEQ_MODE_1000      0              5384   5343  RISE       1
slow_counter.M_count_q_8_LC_18_19_7/carryout              LogicCell40_SEQ_MODE_1000    126              5510   5343  RISE       1
IN_MUX_bfv_18_20_0_/carryinitin                           ICE_CARRY_IN_MUX               0              5510   5343  RISE       1
IN_MUX_bfv_18_20_0_/carryinitout                          ICE_CARRY_IN_MUX             196              5707   5343  RISE       2
slow_counter.M_count_q_9_LC_18_20_0/carryin               LogicCell40_SEQ_MODE_1000      0              5707   5343  RISE       1
slow_counter.M_count_q_9_LC_18_20_0/carryout              LogicCell40_SEQ_MODE_1000    126              5833   5343  RISE       2
slow_counter.M_count_q_10_LC_18_20_1/carryin              LogicCell40_SEQ_MODE_1000      0              5833   5343  RISE       1
slow_counter.M_count_q_10_LC_18_20_1/carryout             LogicCell40_SEQ_MODE_1000    126              5959   5343  RISE       2
slow_counter.M_count_q_11_LC_18_20_2/carryin              LogicCell40_SEQ_MODE_1000      0              5959   5343  RISE       1
slow_counter.M_count_q_11_LC_18_20_2/carryout             LogicCell40_SEQ_MODE_1000    126              6085   5343  RISE       2
I__358/I                                                  InMux                          0              6085   6297  RISE       1
I__358/O                                                  InMux                        259              6345   6297  RISE       1
slow_counter.M_count_q_12_LC_18_20_3/in3                  LogicCell40_SEQ_MODE_1000      0              6345   6297  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_12_LC_18_20_3/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_14_5/lcout
Path End         : slow_counter.M_count_q_18_LC_18_21_1/sr
Capture Clock    : slow_counter.M_count_q_18_LC_18_21_1/clk
Setup Constraint : 10000p
Path slack       : 6346p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2911
-------------------------------------   ---- 
End-of-path arrival time (ps)           6366
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_14_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_14_5/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   6346  RISE      12
I__136/I                                                 Odrv12                         0              3455   6346  RISE       1
I__136/O                                                 Odrv12                       491              3946   6346  RISE       1
I__141/I                                                 Span12Mux_v                    0              3946   6346  RISE       1
I__141/O                                                 Span12Mux_v                  491              4437   6346  RISE       1
I__147/I                                                 Span12Mux_s1_v                 0              4437   6346  RISE       1
I__147/O                                                 Span12Mux_s1_v               105              4542   6346  RISE       1
I__151/I                                                 LocalMux                       0              4542   6346  RISE       1
I__151/O                                                 LocalMux                     330              4872   6346  RISE       1
I__156/I                                                 IoInMux                        0              4872   6346  RISE       1
I__156/O                                                 IoInMux                      259              5131   6346  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5131   6346  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              5749   6346  RISE      19
I__291/I                                                 gio2CtrlBuf                    0              5749   6346  RISE       1
I__291/O                                                 gio2CtrlBuf                    0              5749   6346  RISE       1
I__292/I                                                 GlobalMux                      0              5749   6346  RISE       1
I__292/O                                                 GlobalMux                    154              5903   6346  RISE       1
I__293/I                                                 SRMux                          0              5903   6346  RISE       1
I__293/O                                                 SRMux                        463              6366   6346  RISE       1
slow_counter.M_count_q_18_LC_18_21_1/sr                  LogicCell40_SEQ_MODE_1000      0              6366   6346  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__311/I                                          ClkMux                         0              2607  RISE       1
I__311/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_18_LC_18_21_1/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_14_5/lcout
Path End         : slow_counter.M_count_q_17_LC_18_21_0/sr
Capture Clock    : slow_counter.M_count_q_17_LC_18_21_0/clk
Setup Constraint : 10000p
Path slack       : 6346p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2911
-------------------------------------   ---- 
End-of-path arrival time (ps)           6366
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_14_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_14_5/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   6346  RISE      12
I__136/I                                                 Odrv12                         0              3455   6346  RISE       1
I__136/O                                                 Odrv12                       491              3946   6346  RISE       1
I__141/I                                                 Span12Mux_v                    0              3946   6346  RISE       1
I__141/O                                                 Span12Mux_v                  491              4437   6346  RISE       1
I__147/I                                                 Span12Mux_s1_v                 0              4437   6346  RISE       1
I__147/O                                                 Span12Mux_s1_v               105              4542   6346  RISE       1
I__151/I                                                 LocalMux                       0              4542   6346  RISE       1
I__151/O                                                 LocalMux                     330              4872   6346  RISE       1
I__156/I                                                 IoInMux                        0              4872   6346  RISE       1
I__156/O                                                 IoInMux                      259              5131   6346  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5131   6346  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              5749   6346  RISE      19
I__291/I                                                 gio2CtrlBuf                    0              5749   6346  RISE       1
I__291/O                                                 gio2CtrlBuf                    0              5749   6346  RISE       1
I__292/I                                                 GlobalMux                      0              5749   6346  RISE       1
I__292/O                                                 GlobalMux                    154              5903   6346  RISE       1
I__293/I                                                 SRMux                          0              5903   6346  RISE       1
I__293/O                                                 SRMux                        463              6366   6346  RISE       1
slow_counter.M_count_q_17_LC_18_21_0/sr                  LogicCell40_SEQ_MODE_1000      0              6366   6346  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__311/I                                          ClkMux                         0              2607  RISE       1
I__311/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_17_LC_18_21_0/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_14_5/lcout
Path End         : slow_counter.M_count_q_0_LC_17_19_3/sr
Capture Clock    : slow_counter.M_count_q_0_LC_17_19_3/clk
Setup Constraint : 10000p
Path slack       : 6346p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2911
-------------------------------------   ---- 
End-of-path arrival time (ps)           6366
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_14_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_14_5/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   6346  RISE      12
I__136/I                                                 Odrv12                         0              3455   6346  RISE       1
I__136/O                                                 Odrv12                       491              3946   6346  RISE       1
I__141/I                                                 Span12Mux_v                    0              3946   6346  RISE       1
I__141/O                                                 Span12Mux_v                  491              4437   6346  RISE       1
I__147/I                                                 Span12Mux_s1_v                 0              4437   6346  RISE       1
I__147/O                                                 Span12Mux_s1_v               105              4542   6346  RISE       1
I__151/I                                                 LocalMux                       0              4542   6346  RISE       1
I__151/O                                                 LocalMux                     330              4872   6346  RISE       1
I__156/I                                                 IoInMux                        0              4872   6346  RISE       1
I__156/O                                                 IoInMux                      259              5131   6346  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5131   6346  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              5749   6346  RISE      19
I__291/I                                                 gio2CtrlBuf                    0              5749   6346  RISE       1
I__291/O                                                 gio2CtrlBuf                    0              5749   6346  RISE       1
I__292/I                                                 GlobalMux                      0              5749   6346  RISE       1
I__292/O                                                 GlobalMux                    154              5903   6346  RISE       1
I__294/I                                                 SRMux                          0              5903   6346  RISE       1
I__294/O                                                 SRMux                        463              6366   6346  RISE       1
slow_counter.M_count_q_0_LC_17_19_3/sr                   LogicCell40_SEQ_MODE_1000      0              6366   6346  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__306/I                                          ClkMux                         0              2607  RISE       1
I__306/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_0_LC_17_19_3/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_14_5/lcout
Path End         : slow_counter.M_count_q_16_LC_18_20_7/sr
Capture Clock    : slow_counter.M_count_q_16_LC_18_20_7/clk
Setup Constraint : 10000p
Path slack       : 6346p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2911
-------------------------------------   ---- 
End-of-path arrival time (ps)           6366
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_14_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_14_5/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   6346  RISE      12
I__136/I                                                 Odrv12                         0              3455   6346  RISE       1
I__136/O                                                 Odrv12                       491              3946   6346  RISE       1
I__141/I                                                 Span12Mux_v                    0              3946   6346  RISE       1
I__141/O                                                 Span12Mux_v                  491              4437   6346  RISE       1
I__147/I                                                 Span12Mux_s1_v                 0              4437   6346  RISE       1
I__147/O                                                 Span12Mux_s1_v               105              4542   6346  RISE       1
I__151/I                                                 LocalMux                       0              4542   6346  RISE       1
I__151/O                                                 LocalMux                     330              4872   6346  RISE       1
I__156/I                                                 IoInMux                        0              4872   6346  RISE       1
I__156/O                                                 IoInMux                      259              5131   6346  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5131   6346  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              5749   6346  RISE      19
I__291/I                                                 gio2CtrlBuf                    0              5749   6346  RISE       1
I__291/O                                                 gio2CtrlBuf                    0              5749   6346  RISE       1
I__292/I                                                 GlobalMux                      0              5749   6346  RISE       1
I__292/O                                                 GlobalMux                    154              5903   6346  RISE       1
I__295/I                                                 SRMux                          0              5903   6346  RISE       1
I__295/O                                                 SRMux                        463              6366   6346  RISE       1
slow_counter.M_count_q_16_LC_18_20_7/sr                  LogicCell40_SEQ_MODE_1000      0              6366   6346  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_16_LC_18_20_7/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_14_5/lcout
Path End         : slow_counter.M_count_q_15_LC_18_20_6/sr
Capture Clock    : slow_counter.M_count_q_15_LC_18_20_6/clk
Setup Constraint : 10000p
Path slack       : 6346p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2911
-------------------------------------   ---- 
End-of-path arrival time (ps)           6366
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_14_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_14_5/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   6346  RISE      12
I__136/I                                                 Odrv12                         0              3455   6346  RISE       1
I__136/O                                                 Odrv12                       491              3946   6346  RISE       1
I__141/I                                                 Span12Mux_v                    0              3946   6346  RISE       1
I__141/O                                                 Span12Mux_v                  491              4437   6346  RISE       1
I__147/I                                                 Span12Mux_s1_v                 0              4437   6346  RISE       1
I__147/O                                                 Span12Mux_s1_v               105              4542   6346  RISE       1
I__151/I                                                 LocalMux                       0              4542   6346  RISE       1
I__151/O                                                 LocalMux                     330              4872   6346  RISE       1
I__156/I                                                 IoInMux                        0              4872   6346  RISE       1
I__156/O                                                 IoInMux                      259              5131   6346  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5131   6346  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              5749   6346  RISE      19
I__291/I                                                 gio2CtrlBuf                    0              5749   6346  RISE       1
I__291/O                                                 gio2CtrlBuf                    0              5749   6346  RISE       1
I__292/I                                                 GlobalMux                      0              5749   6346  RISE       1
I__292/O                                                 GlobalMux                    154              5903   6346  RISE       1
I__295/I                                                 SRMux                          0              5903   6346  RISE       1
I__295/O                                                 SRMux                        463              6366   6346  RISE       1
slow_counter.M_count_q_15_LC_18_20_6/sr                  LogicCell40_SEQ_MODE_1000      0              6366   6346  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_15_LC_18_20_6/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_14_5/lcout
Path End         : slow_counter.M_count_q_14_LC_18_20_5/sr
Capture Clock    : slow_counter.M_count_q_14_LC_18_20_5/clk
Setup Constraint : 10000p
Path slack       : 6346p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2911
-------------------------------------   ---- 
End-of-path arrival time (ps)           6366
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_14_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_14_5/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   6346  RISE      12
I__136/I                                                 Odrv12                         0              3455   6346  RISE       1
I__136/O                                                 Odrv12                       491              3946   6346  RISE       1
I__141/I                                                 Span12Mux_v                    0              3946   6346  RISE       1
I__141/O                                                 Span12Mux_v                  491              4437   6346  RISE       1
I__147/I                                                 Span12Mux_s1_v                 0              4437   6346  RISE       1
I__147/O                                                 Span12Mux_s1_v               105              4542   6346  RISE       1
I__151/I                                                 LocalMux                       0              4542   6346  RISE       1
I__151/O                                                 LocalMux                     330              4872   6346  RISE       1
I__156/I                                                 IoInMux                        0              4872   6346  RISE       1
I__156/O                                                 IoInMux                      259              5131   6346  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5131   6346  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              5749   6346  RISE      19
I__291/I                                                 gio2CtrlBuf                    0              5749   6346  RISE       1
I__291/O                                                 gio2CtrlBuf                    0              5749   6346  RISE       1
I__292/I                                                 GlobalMux                      0              5749   6346  RISE       1
I__292/O                                                 GlobalMux                    154              5903   6346  RISE       1
I__295/I                                                 SRMux                          0              5903   6346  RISE       1
I__295/O                                                 SRMux                        463              6366   6346  RISE       1
slow_counter.M_count_q_14_LC_18_20_5/sr                  LogicCell40_SEQ_MODE_1000      0              6366   6346  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_14_LC_18_20_5/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_14_5/lcout
Path End         : slow_counter.M_count_q_13_LC_18_20_4/sr
Capture Clock    : slow_counter.M_count_q_13_LC_18_20_4/clk
Setup Constraint : 10000p
Path slack       : 6346p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2911
-------------------------------------   ---- 
End-of-path arrival time (ps)           6366
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_14_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_14_5/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   6346  RISE      12
I__136/I                                                 Odrv12                         0              3455   6346  RISE       1
I__136/O                                                 Odrv12                       491              3946   6346  RISE       1
I__141/I                                                 Span12Mux_v                    0              3946   6346  RISE       1
I__141/O                                                 Span12Mux_v                  491              4437   6346  RISE       1
I__147/I                                                 Span12Mux_s1_v                 0              4437   6346  RISE       1
I__147/O                                                 Span12Mux_s1_v               105              4542   6346  RISE       1
I__151/I                                                 LocalMux                       0              4542   6346  RISE       1
I__151/O                                                 LocalMux                     330              4872   6346  RISE       1
I__156/I                                                 IoInMux                        0              4872   6346  RISE       1
I__156/O                                                 IoInMux                      259              5131   6346  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5131   6346  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              5749   6346  RISE      19
I__291/I                                                 gio2CtrlBuf                    0              5749   6346  RISE       1
I__291/O                                                 gio2CtrlBuf                    0              5749   6346  RISE       1
I__292/I                                                 GlobalMux                      0              5749   6346  RISE       1
I__292/O                                                 GlobalMux                    154              5903   6346  RISE       1
I__295/I                                                 SRMux                          0              5903   6346  RISE       1
I__295/O                                                 SRMux                        463              6366   6346  RISE       1
slow_counter.M_count_q_13_LC_18_20_4/sr                  LogicCell40_SEQ_MODE_1000      0              6366   6346  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_13_LC_18_20_4/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_14_5/lcout
Path End         : slow_counter.M_count_q_12_LC_18_20_3/sr
Capture Clock    : slow_counter.M_count_q_12_LC_18_20_3/clk
Setup Constraint : 10000p
Path slack       : 6346p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2911
-------------------------------------   ---- 
End-of-path arrival time (ps)           6366
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_14_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_14_5/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   6346  RISE      12
I__136/I                                                 Odrv12                         0              3455   6346  RISE       1
I__136/O                                                 Odrv12                       491              3946   6346  RISE       1
I__141/I                                                 Span12Mux_v                    0              3946   6346  RISE       1
I__141/O                                                 Span12Mux_v                  491              4437   6346  RISE       1
I__147/I                                                 Span12Mux_s1_v                 0              4437   6346  RISE       1
I__147/O                                                 Span12Mux_s1_v               105              4542   6346  RISE       1
I__151/I                                                 LocalMux                       0              4542   6346  RISE       1
I__151/O                                                 LocalMux                     330              4872   6346  RISE       1
I__156/I                                                 IoInMux                        0              4872   6346  RISE       1
I__156/O                                                 IoInMux                      259              5131   6346  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5131   6346  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              5749   6346  RISE      19
I__291/I                                                 gio2CtrlBuf                    0              5749   6346  RISE       1
I__291/O                                                 gio2CtrlBuf                    0              5749   6346  RISE       1
I__292/I                                                 GlobalMux                      0              5749   6346  RISE       1
I__292/O                                                 GlobalMux                    154              5903   6346  RISE       1
I__295/I                                                 SRMux                          0              5903   6346  RISE       1
I__295/O                                                 SRMux                        463              6366   6346  RISE       1
slow_counter.M_count_q_12_LC_18_20_3/sr                  LogicCell40_SEQ_MODE_1000      0              6366   6346  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_12_LC_18_20_3/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_14_5/lcout
Path End         : slow_counter.M_count_q_11_LC_18_20_2/sr
Capture Clock    : slow_counter.M_count_q_11_LC_18_20_2/clk
Setup Constraint : 10000p
Path slack       : 6346p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2911
-------------------------------------   ---- 
End-of-path arrival time (ps)           6366
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_14_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_14_5/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   6346  RISE      12
I__136/I                                                 Odrv12                         0              3455   6346  RISE       1
I__136/O                                                 Odrv12                       491              3946   6346  RISE       1
I__141/I                                                 Span12Mux_v                    0              3946   6346  RISE       1
I__141/O                                                 Span12Mux_v                  491              4437   6346  RISE       1
I__147/I                                                 Span12Mux_s1_v                 0              4437   6346  RISE       1
I__147/O                                                 Span12Mux_s1_v               105              4542   6346  RISE       1
I__151/I                                                 LocalMux                       0              4542   6346  RISE       1
I__151/O                                                 LocalMux                     330              4872   6346  RISE       1
I__156/I                                                 IoInMux                        0              4872   6346  RISE       1
I__156/O                                                 IoInMux                      259              5131   6346  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5131   6346  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              5749   6346  RISE      19
I__291/I                                                 gio2CtrlBuf                    0              5749   6346  RISE       1
I__291/O                                                 gio2CtrlBuf                    0              5749   6346  RISE       1
I__292/I                                                 GlobalMux                      0              5749   6346  RISE       1
I__292/O                                                 GlobalMux                    154              5903   6346  RISE       1
I__295/I                                                 SRMux                          0              5903   6346  RISE       1
I__295/O                                                 SRMux                        463              6366   6346  RISE       1
slow_counter.M_count_q_11_LC_18_20_2/sr                  LogicCell40_SEQ_MODE_1000      0              6366   6346  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_11_LC_18_20_2/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_14_5/lcout
Path End         : slow_counter.M_count_q_10_LC_18_20_1/sr
Capture Clock    : slow_counter.M_count_q_10_LC_18_20_1/clk
Setup Constraint : 10000p
Path slack       : 6346p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2911
-------------------------------------   ---- 
End-of-path arrival time (ps)           6366
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_14_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_14_5/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   6346  RISE      12
I__136/I                                                 Odrv12                         0              3455   6346  RISE       1
I__136/O                                                 Odrv12                       491              3946   6346  RISE       1
I__141/I                                                 Span12Mux_v                    0              3946   6346  RISE       1
I__141/O                                                 Span12Mux_v                  491              4437   6346  RISE       1
I__147/I                                                 Span12Mux_s1_v                 0              4437   6346  RISE       1
I__147/O                                                 Span12Mux_s1_v               105              4542   6346  RISE       1
I__151/I                                                 LocalMux                       0              4542   6346  RISE       1
I__151/O                                                 LocalMux                     330              4872   6346  RISE       1
I__156/I                                                 IoInMux                        0              4872   6346  RISE       1
I__156/O                                                 IoInMux                      259              5131   6346  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5131   6346  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              5749   6346  RISE      19
I__291/I                                                 gio2CtrlBuf                    0              5749   6346  RISE       1
I__291/O                                                 gio2CtrlBuf                    0              5749   6346  RISE       1
I__292/I                                                 GlobalMux                      0              5749   6346  RISE       1
I__292/O                                                 GlobalMux                    154              5903   6346  RISE       1
I__295/I                                                 SRMux                          0              5903   6346  RISE       1
I__295/O                                                 SRMux                        463              6366   6346  RISE       1
slow_counter.M_count_q_10_LC_18_20_1/sr                  LogicCell40_SEQ_MODE_1000      0              6366   6346  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_10_LC_18_20_1/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_14_5/lcout
Path End         : slow_counter.M_count_q_9_LC_18_20_0/sr
Capture Clock    : slow_counter.M_count_q_9_LC_18_20_0/clk
Setup Constraint : 10000p
Path slack       : 6346p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2911
-------------------------------------   ---- 
End-of-path arrival time (ps)           6366
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_14_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_14_5/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   6346  RISE      12
I__136/I                                                 Odrv12                         0              3455   6346  RISE       1
I__136/O                                                 Odrv12                       491              3946   6346  RISE       1
I__141/I                                                 Span12Mux_v                    0              3946   6346  RISE       1
I__141/O                                                 Span12Mux_v                  491              4437   6346  RISE       1
I__147/I                                                 Span12Mux_s1_v                 0              4437   6346  RISE       1
I__147/O                                                 Span12Mux_s1_v               105              4542   6346  RISE       1
I__151/I                                                 LocalMux                       0              4542   6346  RISE       1
I__151/O                                                 LocalMux                     330              4872   6346  RISE       1
I__156/I                                                 IoInMux                        0              4872   6346  RISE       1
I__156/O                                                 IoInMux                      259              5131   6346  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5131   6346  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              5749   6346  RISE      19
I__291/I                                                 gio2CtrlBuf                    0              5749   6346  RISE       1
I__291/O                                                 gio2CtrlBuf                    0              5749   6346  RISE       1
I__292/I                                                 GlobalMux                      0              5749   6346  RISE       1
I__292/O                                                 GlobalMux                    154              5903   6346  RISE       1
I__295/I                                                 SRMux                          0              5903   6346  RISE       1
I__295/O                                                 SRMux                        463              6366   6346  RISE       1
slow_counter.M_count_q_9_LC_18_20_0/sr                   LogicCell40_SEQ_MODE_1000      0              6366   6346  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_9_LC_18_20_0/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_14_5/lcout
Path End         : slow_counter.M_count_q_8_LC_18_19_7/sr
Capture Clock    : slow_counter.M_count_q_8_LC_18_19_7/clk
Setup Constraint : 10000p
Path slack       : 6346p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2911
-------------------------------------   ---- 
End-of-path arrival time (ps)           6366
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_14_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_14_5/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   6346  RISE      12
I__136/I                                                 Odrv12                         0              3455   6346  RISE       1
I__136/O                                                 Odrv12                       491              3946   6346  RISE       1
I__141/I                                                 Span12Mux_v                    0              3946   6346  RISE       1
I__141/O                                                 Span12Mux_v                  491              4437   6346  RISE       1
I__147/I                                                 Span12Mux_s1_v                 0              4437   6346  RISE       1
I__147/O                                                 Span12Mux_s1_v               105              4542   6346  RISE       1
I__151/I                                                 LocalMux                       0              4542   6346  RISE       1
I__151/O                                                 LocalMux                     330              4872   6346  RISE       1
I__156/I                                                 IoInMux                        0              4872   6346  RISE       1
I__156/O                                                 IoInMux                      259              5131   6346  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5131   6346  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              5749   6346  RISE      19
I__291/I                                                 gio2CtrlBuf                    0              5749   6346  RISE       1
I__291/O                                                 gio2CtrlBuf                    0              5749   6346  RISE       1
I__292/I                                                 GlobalMux                      0              5749   6346  RISE       1
I__292/O                                                 GlobalMux                    154              5903   6346  RISE       1
I__296/I                                                 SRMux                          0              5903   6346  RISE       1
I__296/O                                                 SRMux                        463              6366   6346  RISE       1
slow_counter.M_count_q_8_LC_18_19_7/sr                   LogicCell40_SEQ_MODE_1000      0              6366   6346  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__309/I                                          ClkMux                         0              2607  RISE       1
I__309/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_8_LC_18_19_7/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_14_5/lcout
Path End         : slow_counter.M_count_q_7_LC_18_19_6/sr
Capture Clock    : slow_counter.M_count_q_7_LC_18_19_6/clk
Setup Constraint : 10000p
Path slack       : 6346p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2911
-------------------------------------   ---- 
End-of-path arrival time (ps)           6366
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_14_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_14_5/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   6346  RISE      12
I__136/I                                                 Odrv12                         0              3455   6346  RISE       1
I__136/O                                                 Odrv12                       491              3946   6346  RISE       1
I__141/I                                                 Span12Mux_v                    0              3946   6346  RISE       1
I__141/O                                                 Span12Mux_v                  491              4437   6346  RISE       1
I__147/I                                                 Span12Mux_s1_v                 0              4437   6346  RISE       1
I__147/O                                                 Span12Mux_s1_v               105              4542   6346  RISE       1
I__151/I                                                 LocalMux                       0              4542   6346  RISE       1
I__151/O                                                 LocalMux                     330              4872   6346  RISE       1
I__156/I                                                 IoInMux                        0              4872   6346  RISE       1
I__156/O                                                 IoInMux                      259              5131   6346  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5131   6346  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              5749   6346  RISE      19
I__291/I                                                 gio2CtrlBuf                    0              5749   6346  RISE       1
I__291/O                                                 gio2CtrlBuf                    0              5749   6346  RISE       1
I__292/I                                                 GlobalMux                      0              5749   6346  RISE       1
I__292/O                                                 GlobalMux                    154              5903   6346  RISE       1
I__296/I                                                 SRMux                          0              5903   6346  RISE       1
I__296/O                                                 SRMux                        463              6366   6346  RISE       1
slow_counter.M_count_q_7_LC_18_19_6/sr                   LogicCell40_SEQ_MODE_1000      0              6366   6346  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__309/I                                          ClkMux                         0              2607  RISE       1
I__309/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_7_LC_18_19_6/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_14_5/lcout
Path End         : slow_counter.M_count_q_6_LC_18_19_5/sr
Capture Clock    : slow_counter.M_count_q_6_LC_18_19_5/clk
Setup Constraint : 10000p
Path slack       : 6346p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2911
-------------------------------------   ---- 
End-of-path arrival time (ps)           6366
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_14_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_14_5/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   6346  RISE      12
I__136/I                                                 Odrv12                         0              3455   6346  RISE       1
I__136/O                                                 Odrv12                       491              3946   6346  RISE       1
I__141/I                                                 Span12Mux_v                    0              3946   6346  RISE       1
I__141/O                                                 Span12Mux_v                  491              4437   6346  RISE       1
I__147/I                                                 Span12Mux_s1_v                 0              4437   6346  RISE       1
I__147/O                                                 Span12Mux_s1_v               105              4542   6346  RISE       1
I__151/I                                                 LocalMux                       0              4542   6346  RISE       1
I__151/O                                                 LocalMux                     330              4872   6346  RISE       1
I__156/I                                                 IoInMux                        0              4872   6346  RISE       1
I__156/O                                                 IoInMux                      259              5131   6346  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5131   6346  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              5749   6346  RISE      19
I__291/I                                                 gio2CtrlBuf                    0              5749   6346  RISE       1
I__291/O                                                 gio2CtrlBuf                    0              5749   6346  RISE       1
I__292/I                                                 GlobalMux                      0              5749   6346  RISE       1
I__292/O                                                 GlobalMux                    154              5903   6346  RISE       1
I__296/I                                                 SRMux                          0              5903   6346  RISE       1
I__296/O                                                 SRMux                        463              6366   6346  RISE       1
slow_counter.M_count_q_6_LC_18_19_5/sr                   LogicCell40_SEQ_MODE_1000      0              6366   6346  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__309/I                                          ClkMux                         0              2607  RISE       1
I__309/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_6_LC_18_19_5/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_14_5/lcout
Path End         : slow_counter.M_count_q_5_LC_18_19_4/sr
Capture Clock    : slow_counter.M_count_q_5_LC_18_19_4/clk
Setup Constraint : 10000p
Path slack       : 6346p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2911
-------------------------------------   ---- 
End-of-path arrival time (ps)           6366
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_14_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_14_5/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   6346  RISE      12
I__136/I                                                 Odrv12                         0              3455   6346  RISE       1
I__136/O                                                 Odrv12                       491              3946   6346  RISE       1
I__141/I                                                 Span12Mux_v                    0              3946   6346  RISE       1
I__141/O                                                 Span12Mux_v                  491              4437   6346  RISE       1
I__147/I                                                 Span12Mux_s1_v                 0              4437   6346  RISE       1
I__147/O                                                 Span12Mux_s1_v               105              4542   6346  RISE       1
I__151/I                                                 LocalMux                       0              4542   6346  RISE       1
I__151/O                                                 LocalMux                     330              4872   6346  RISE       1
I__156/I                                                 IoInMux                        0              4872   6346  RISE       1
I__156/O                                                 IoInMux                      259              5131   6346  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5131   6346  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              5749   6346  RISE      19
I__291/I                                                 gio2CtrlBuf                    0              5749   6346  RISE       1
I__291/O                                                 gio2CtrlBuf                    0              5749   6346  RISE       1
I__292/I                                                 GlobalMux                      0              5749   6346  RISE       1
I__292/O                                                 GlobalMux                    154              5903   6346  RISE       1
I__296/I                                                 SRMux                          0              5903   6346  RISE       1
I__296/O                                                 SRMux                        463              6366   6346  RISE       1
slow_counter.M_count_q_5_LC_18_19_4/sr                   LogicCell40_SEQ_MODE_1000      0              6366   6346  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__309/I                                          ClkMux                         0              2607  RISE       1
I__309/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_5_LC_18_19_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_14_5/lcout
Path End         : slow_counter.M_count_q_4_LC_18_19_3/sr
Capture Clock    : slow_counter.M_count_q_4_LC_18_19_3/clk
Setup Constraint : 10000p
Path slack       : 6346p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2911
-------------------------------------   ---- 
End-of-path arrival time (ps)           6366
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_14_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_14_5/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   6346  RISE      12
I__136/I                                                 Odrv12                         0              3455   6346  RISE       1
I__136/O                                                 Odrv12                       491              3946   6346  RISE       1
I__141/I                                                 Span12Mux_v                    0              3946   6346  RISE       1
I__141/O                                                 Span12Mux_v                  491              4437   6346  RISE       1
I__147/I                                                 Span12Mux_s1_v                 0              4437   6346  RISE       1
I__147/O                                                 Span12Mux_s1_v               105              4542   6346  RISE       1
I__151/I                                                 LocalMux                       0              4542   6346  RISE       1
I__151/O                                                 LocalMux                     330              4872   6346  RISE       1
I__156/I                                                 IoInMux                        0              4872   6346  RISE       1
I__156/O                                                 IoInMux                      259              5131   6346  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5131   6346  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              5749   6346  RISE      19
I__291/I                                                 gio2CtrlBuf                    0              5749   6346  RISE       1
I__291/O                                                 gio2CtrlBuf                    0              5749   6346  RISE       1
I__292/I                                                 GlobalMux                      0              5749   6346  RISE       1
I__292/O                                                 GlobalMux                    154              5903   6346  RISE       1
I__296/I                                                 SRMux                          0              5903   6346  RISE       1
I__296/O                                                 SRMux                        463              6366   6346  RISE       1
slow_counter.M_count_q_4_LC_18_19_3/sr                   LogicCell40_SEQ_MODE_1000      0              6366   6346  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__309/I                                          ClkMux                         0              2607  RISE       1
I__309/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_4_LC_18_19_3/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_14_5/lcout
Path End         : slow_counter.M_count_q_3_LC_18_19_2/sr
Capture Clock    : slow_counter.M_count_q_3_LC_18_19_2/clk
Setup Constraint : 10000p
Path slack       : 6346p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2911
-------------------------------------   ---- 
End-of-path arrival time (ps)           6366
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_14_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_14_5/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   6346  RISE      12
I__136/I                                                 Odrv12                         0              3455   6346  RISE       1
I__136/O                                                 Odrv12                       491              3946   6346  RISE       1
I__141/I                                                 Span12Mux_v                    0              3946   6346  RISE       1
I__141/O                                                 Span12Mux_v                  491              4437   6346  RISE       1
I__147/I                                                 Span12Mux_s1_v                 0              4437   6346  RISE       1
I__147/O                                                 Span12Mux_s1_v               105              4542   6346  RISE       1
I__151/I                                                 LocalMux                       0              4542   6346  RISE       1
I__151/O                                                 LocalMux                     330              4872   6346  RISE       1
I__156/I                                                 IoInMux                        0              4872   6346  RISE       1
I__156/O                                                 IoInMux                      259              5131   6346  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5131   6346  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              5749   6346  RISE      19
I__291/I                                                 gio2CtrlBuf                    0              5749   6346  RISE       1
I__291/O                                                 gio2CtrlBuf                    0              5749   6346  RISE       1
I__292/I                                                 GlobalMux                      0              5749   6346  RISE       1
I__292/O                                                 GlobalMux                    154              5903   6346  RISE       1
I__296/I                                                 SRMux                          0              5903   6346  RISE       1
I__296/O                                                 SRMux                        463              6366   6346  RISE       1
slow_counter.M_count_q_3_LC_18_19_2/sr                   LogicCell40_SEQ_MODE_1000      0              6366   6346  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__309/I                                          ClkMux                         0              2607  RISE       1
I__309/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_3_LC_18_19_2/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_14_5/lcout
Path End         : slow_counter.M_count_q_2_LC_18_19_1/sr
Capture Clock    : slow_counter.M_count_q_2_LC_18_19_1/clk
Setup Constraint : 10000p
Path slack       : 6346p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2911
-------------------------------------   ---- 
End-of-path arrival time (ps)           6366
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_14_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_14_5/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   6346  RISE      12
I__136/I                                                 Odrv12                         0              3455   6346  RISE       1
I__136/O                                                 Odrv12                       491              3946   6346  RISE       1
I__141/I                                                 Span12Mux_v                    0              3946   6346  RISE       1
I__141/O                                                 Span12Mux_v                  491              4437   6346  RISE       1
I__147/I                                                 Span12Mux_s1_v                 0              4437   6346  RISE       1
I__147/O                                                 Span12Mux_s1_v               105              4542   6346  RISE       1
I__151/I                                                 LocalMux                       0              4542   6346  RISE       1
I__151/O                                                 LocalMux                     330              4872   6346  RISE       1
I__156/I                                                 IoInMux                        0              4872   6346  RISE       1
I__156/O                                                 IoInMux                      259              5131   6346  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5131   6346  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              5749   6346  RISE      19
I__291/I                                                 gio2CtrlBuf                    0              5749   6346  RISE       1
I__291/O                                                 gio2CtrlBuf                    0              5749   6346  RISE       1
I__292/I                                                 GlobalMux                      0              5749   6346  RISE       1
I__292/O                                                 GlobalMux                    154              5903   6346  RISE       1
I__296/I                                                 SRMux                          0              5903   6346  RISE       1
I__296/O                                                 SRMux                        463              6366   6346  RISE       1
slow_counter.M_count_q_2_LC_18_19_1/sr                   LogicCell40_SEQ_MODE_1000      0              6366   6346  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__309/I                                          ClkMux                         0              2607  RISE       1
I__309/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_2_LC_18_19_1/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_14_5/lcout
Path End         : slow_counter.M_count_q_1_LC_18_18_1/sr
Capture Clock    : slow_counter.M_count_q_1_LC_18_18_1/clk
Setup Constraint : 10000p
Path slack       : 6346p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2911
-------------------------------------   ---- 
End-of-path arrival time (ps)           6366
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_14_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_14_5/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   6346  RISE      12
I__136/I                                                 Odrv12                         0              3455   6346  RISE       1
I__136/O                                                 Odrv12                       491              3946   6346  RISE       1
I__141/I                                                 Span12Mux_v                    0              3946   6346  RISE       1
I__141/O                                                 Span12Mux_v                  491              4437   6346  RISE       1
I__147/I                                                 Span12Mux_s1_v                 0              4437   6346  RISE       1
I__147/O                                                 Span12Mux_s1_v               105              4542   6346  RISE       1
I__151/I                                                 LocalMux                       0              4542   6346  RISE       1
I__151/O                                                 LocalMux                     330              4872   6346  RISE       1
I__156/I                                                 IoInMux                        0              4872   6346  RISE       1
I__156/O                                                 IoInMux                      259              5131   6346  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5131   6346  RISE       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       617              5749   6346  RISE      19
I__291/I                                                 gio2CtrlBuf                    0              5749   6346  RISE       1
I__291/O                                                 gio2CtrlBuf                    0              5749   6346  RISE       1
I__292/I                                                 GlobalMux                      0              5749   6346  RISE       1
I__292/O                                                 GlobalMux                    154              5903   6346  RISE       1
I__297/I                                                 SRMux                          0              5903   6346  RISE       1
I__297/O                                                 SRMux                        463              6366   6346  RISE       1
slow_counter.M_count_q_1_LC_18_18_1/sr                   LogicCell40_SEQ_MODE_1000      0              6366   6346  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__307/I                                          ClkMux                         0              2607  RISE       1
I__307/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_1_LC_18_18_1/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_slow_clock_value_q_LC_17_20_7/lcout
Path End         : M_position_q_esr_1_LC_17_14_5/ce
Capture Clock    : M_position_q_esr_1_LC_17_14_5/clk
Setup Constraint : 10000p
Path slack       : 6346p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           12915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3114
-------------------------------------   ---- 
End-of-path arrival time (ps)           6569
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__308/I                                          ClkMux                         0              2607  RISE       1
I__308/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_slow_clock_value_q_LC_17_20_7/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_slow_clock_value_q_LC_17_20_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5785  RISE       3
I__238/I                                            Odrv4                          0              3455   5785  RISE       1
I__238/O                                            Odrv4                        351              3806   5785  RISE       1
I__240/I                                            Span4Mux_v                     0              3806   5785  RISE       1
I__240/O                                            Span4Mux_v                   351              4157   5785  RISE       1
I__242/I                                            LocalMux                       0              4157   5785  RISE       1
I__242/O                                            LocalMux                     330              4486   5785  RISE       1
I__243/I                                            InMux                          0              4486   5785  RISE       1
I__243/O                                            InMux                        259              4746   5785  RISE       1
M_slow_counter_was_low_q_RNI4TBV_LC_17_15_4/in1     LogicCell40_SEQ_MODE_0000      0              4746   5785  RISE       1
M_slow_counter_was_low_q_RNI4TBV_LC_17_15_4/lcout   LogicCell40_SEQ_MODE_0000    400              5145   5785  RISE       8
I__159/I                                            Odrv12                         0              5145   6346  RISE       1
I__159/O                                            Odrv12                       491              5636   6346  RISE       1
I__162/I                                            LocalMux                       0              5636   6346  RISE       1
I__162/O                                            LocalMux                     330              5966   6346  RISE       1
I__165/I                                            CEMux                          0              5966   6346  RISE       1
I__165/O                                            CEMux                        603              6569   6346  RISE       1
M_position_q_esr_1_LC_17_14_5/ce                    LogicCell40_SEQ_MODE_1000      0              6569   6346  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__301/I                                          ClkMux                         0              2607  RISE       1
I__301/O                                          ClkMux                       309              2915  RISE       1
M_position_q_esr_1_LC_17_14_5/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_slow_clock_value_q_LC_17_20_7/lcout
Path End         : M_position_q_ess_0_LC_17_14_2/ce
Capture Clock    : M_position_q_ess_0_LC_17_14_2/clk
Setup Constraint : 10000p
Path slack       : 6346p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           12915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3114
-------------------------------------   ---- 
End-of-path arrival time (ps)           6569
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__308/I                                          ClkMux                         0              2607  RISE       1
I__308/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_slow_clock_value_q_LC_17_20_7/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_slow_clock_value_q_LC_17_20_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5785  RISE       3
I__238/I                                            Odrv4                          0              3455   5785  RISE       1
I__238/O                                            Odrv4                        351              3806   5785  RISE       1
I__240/I                                            Span4Mux_v                     0              3806   5785  RISE       1
I__240/O                                            Span4Mux_v                   351              4157   5785  RISE       1
I__242/I                                            LocalMux                       0              4157   5785  RISE       1
I__242/O                                            LocalMux                     330              4486   5785  RISE       1
I__243/I                                            InMux                          0              4486   5785  RISE       1
I__243/O                                            InMux                        259              4746   5785  RISE       1
M_slow_counter_was_low_q_RNI4TBV_LC_17_15_4/in1     LogicCell40_SEQ_MODE_0000      0              4746   5785  RISE       1
M_slow_counter_was_low_q_RNI4TBV_LC_17_15_4/lcout   LogicCell40_SEQ_MODE_0000    400              5145   5785  RISE       8
I__159/I                                            Odrv12                         0              5145   6346  RISE       1
I__159/O                                            Odrv12                       491              5636   6346  RISE       1
I__162/I                                            LocalMux                       0              5636   6346  RISE       1
I__162/O                                            LocalMux                     330              5966   6346  RISE       1
I__165/I                                            CEMux                          0              5966   6346  RISE       1
I__165/O                                            CEMux                        603              6569   6346  RISE       1
M_position_q_ess_0_LC_17_14_2/ce                    LogicCell40_SEQ_MODE_1001      0              6569   6346  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__301/I                                          ClkMux                         0              2607  RISE       1
I__301/O                                          ClkMux                       309              2915  RISE       1
M_position_q_ess_0_LC_17_14_2/clk                 LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_slow_clock_value_q_LC_17_20_7/lcout
Path End         : M_position_q_esr_6_LC_17_14_0/ce
Capture Clock    : M_position_q_esr_6_LC_17_14_0/clk
Setup Constraint : 10000p
Path slack       : 6346p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)           12915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       3114
-------------------------------------   ---- 
End-of-path arrival time (ps)           6569
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__308/I                                          ClkMux                         0              2607  RISE       1
I__308/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_slow_clock_value_q_LC_17_20_7/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_slow_clock_value_q_LC_17_20_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5785  RISE       3
I__238/I                                            Odrv4                          0              3455   5785  RISE       1
I__238/O                                            Odrv4                        351              3806   5785  RISE       1
I__240/I                                            Span4Mux_v                     0              3806   5785  RISE       1
I__240/O                                            Span4Mux_v                   351              4157   5785  RISE       1
I__242/I                                            LocalMux                       0              4157   5785  RISE       1
I__242/O                                            LocalMux                     330              4486   5785  RISE       1
I__243/I                                            InMux                          0              4486   5785  RISE       1
I__243/O                                            InMux                        259              4746   5785  RISE       1
M_slow_counter_was_low_q_RNI4TBV_LC_17_15_4/in1     LogicCell40_SEQ_MODE_0000      0              4746   5785  RISE       1
M_slow_counter_was_low_q_RNI4TBV_LC_17_15_4/lcout   LogicCell40_SEQ_MODE_0000    400              5145   5785  RISE       8
I__159/I                                            Odrv12                         0              5145   6346  RISE       1
I__159/O                                            Odrv12                       491              5636   6346  RISE       1
I__162/I                                            LocalMux                       0              5636   6346  RISE       1
I__162/O                                            LocalMux                     330              5966   6346  RISE       1
I__165/I                                            CEMux                          0              5966   6346  RISE       1
I__165/O                                            CEMux                        603              6569   6346  RISE       1
M_position_q_esr_6_LC_17_14_0/ce                    LogicCell40_SEQ_MODE_1000      0              6569   6346  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__301/I                                          ClkMux                         0              2607  RISE       1
I__301/O                                          ClkMux                       309              2915  RISE       1
M_position_q_esr_6_LC_17_14_0/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_0_LC_17_19_3/lcout
Path End         : slow_counter.M_count_q_11_LC_18_20_2/in3
Capture Clock    : slow_counter.M_count_q_11_LC_18_20_2/clk
Setup Constraint : 10000p
Path slack       : 6423p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2764
-------------------------------------   ---- 
End-of-path arrival time (ps)           6219
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__306/I                                          ClkMux                         0              2607  RISE       1
I__306/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_0_LC_17_19_3/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_0_LC_17_19_3/lcout                 LogicCell40_SEQ_MODE_1000    540              3455   5343  RISE       4
I__121/I                                                  Odrv4                          0              3455   5343  RISE       1
I__121/O                                                  Odrv4                        351              3806   5343  RISE       1
I__125/I                                                  LocalMux                       0              3806   5343  RISE       1
I__125/O                                                  LocalMux                     330              4136   5343  RISE       1
I__127/I                                                  InMux                          0              4136   5343  RISE       1
I__127/O                                                  InMux                        259              4395   5343  RISE       1
I__128/I                                                  CascadeMux                     0              4395   5343  RISE       1
I__128/O                                                  CascadeMux                     0              4395   5343  RISE       1
slow_counter.un1_M_count_d_1_cry_1_c_LC_18_19_0/in2       LogicCell40_SEQ_MODE_0000      0              4395   5343  RISE       1
slow_counter.un1_M_count_d_1_cry_1_c_LC_18_19_0/carryout  LogicCell40_SEQ_MODE_0000    231              4626   5343  RISE       2
slow_counter.M_count_q_2_LC_18_19_1/carryin               LogicCell40_SEQ_MODE_1000      0              4626   5343  RISE       1
slow_counter.M_count_q_2_LC_18_19_1/carryout              LogicCell40_SEQ_MODE_1000    126              4753   5343  RISE       2
slow_counter.M_count_q_3_LC_18_19_2/carryin               LogicCell40_SEQ_MODE_1000      0              4753   5343  RISE       1
slow_counter.M_count_q_3_LC_18_19_2/carryout              LogicCell40_SEQ_MODE_1000    126              4879   5343  RISE       2
slow_counter.M_count_q_4_LC_18_19_3/carryin               LogicCell40_SEQ_MODE_1000      0              4879   5343  RISE       1
slow_counter.M_count_q_4_LC_18_19_3/carryout              LogicCell40_SEQ_MODE_1000    126              5005   5343  RISE       2
slow_counter.M_count_q_5_LC_18_19_4/carryin               LogicCell40_SEQ_MODE_1000      0              5005   5343  RISE       1
slow_counter.M_count_q_5_LC_18_19_4/carryout              LogicCell40_SEQ_MODE_1000    126              5131   5343  RISE       2
slow_counter.M_count_q_6_LC_18_19_5/carryin               LogicCell40_SEQ_MODE_1000      0              5131   5343  RISE       1
slow_counter.M_count_q_6_LC_18_19_5/carryout              LogicCell40_SEQ_MODE_1000    126              5258   5343  RISE       2
slow_counter.M_count_q_7_LC_18_19_6/carryin               LogicCell40_SEQ_MODE_1000      0              5258   5343  RISE       1
slow_counter.M_count_q_7_LC_18_19_6/carryout              LogicCell40_SEQ_MODE_1000    126              5384   5343  RISE       2
slow_counter.M_count_q_8_LC_18_19_7/carryin               LogicCell40_SEQ_MODE_1000      0              5384   5343  RISE       1
slow_counter.M_count_q_8_LC_18_19_7/carryout              LogicCell40_SEQ_MODE_1000    126              5510   5343  RISE       1
IN_MUX_bfv_18_20_0_/carryinitin                           ICE_CARRY_IN_MUX               0              5510   5343  RISE       1
IN_MUX_bfv_18_20_0_/carryinitout                          ICE_CARRY_IN_MUX             196              5707   5343  RISE       2
slow_counter.M_count_q_9_LC_18_20_0/carryin               LogicCell40_SEQ_MODE_1000      0              5707   5343  RISE       1
slow_counter.M_count_q_9_LC_18_20_0/carryout              LogicCell40_SEQ_MODE_1000    126              5833   5343  RISE       2
slow_counter.M_count_q_10_LC_18_20_1/carryin              LogicCell40_SEQ_MODE_1000      0              5833   5343  RISE       1
slow_counter.M_count_q_10_LC_18_20_1/carryout             LogicCell40_SEQ_MODE_1000    126              5959   5343  RISE       2
I__249/I                                                  InMux                          0              5959   6423  RISE       1
I__249/O                                                  InMux                        259              6219   6423  RISE       1
slow_counter.M_count_q_11_LC_18_20_2/in3                  LogicCell40_SEQ_MODE_1000      0              6219   6423  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_11_LC_18_20_2/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_0_LC_17_19_3/lcout
Path End         : slow_counter.M_count_q_10_LC_18_20_1/in3
Capture Clock    : slow_counter.M_count_q_10_LC_18_20_1/clk
Setup Constraint : 10000p
Path slack       : 6550p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2637
-------------------------------------   ---- 
End-of-path arrival time (ps)           6092
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__306/I                                          ClkMux                         0              2607  RISE       1
I__306/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_0_LC_17_19_3/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_0_LC_17_19_3/lcout                 LogicCell40_SEQ_MODE_1000    540              3455   5343  RISE       4
I__121/I                                                  Odrv4                          0              3455   5343  RISE       1
I__121/O                                                  Odrv4                        351              3806   5343  RISE       1
I__125/I                                                  LocalMux                       0              3806   5343  RISE       1
I__125/O                                                  LocalMux                     330              4136   5343  RISE       1
I__127/I                                                  InMux                          0              4136   5343  RISE       1
I__127/O                                                  InMux                        259              4395   5343  RISE       1
I__128/I                                                  CascadeMux                     0              4395   5343  RISE       1
I__128/O                                                  CascadeMux                     0              4395   5343  RISE       1
slow_counter.un1_M_count_d_1_cry_1_c_LC_18_19_0/in2       LogicCell40_SEQ_MODE_0000      0              4395   5343  RISE       1
slow_counter.un1_M_count_d_1_cry_1_c_LC_18_19_0/carryout  LogicCell40_SEQ_MODE_0000    231              4626   5343  RISE       2
slow_counter.M_count_q_2_LC_18_19_1/carryin               LogicCell40_SEQ_MODE_1000      0              4626   5343  RISE       1
slow_counter.M_count_q_2_LC_18_19_1/carryout              LogicCell40_SEQ_MODE_1000    126              4753   5343  RISE       2
slow_counter.M_count_q_3_LC_18_19_2/carryin               LogicCell40_SEQ_MODE_1000      0              4753   5343  RISE       1
slow_counter.M_count_q_3_LC_18_19_2/carryout              LogicCell40_SEQ_MODE_1000    126              4879   5343  RISE       2
slow_counter.M_count_q_4_LC_18_19_3/carryin               LogicCell40_SEQ_MODE_1000      0              4879   5343  RISE       1
slow_counter.M_count_q_4_LC_18_19_3/carryout              LogicCell40_SEQ_MODE_1000    126              5005   5343  RISE       2
slow_counter.M_count_q_5_LC_18_19_4/carryin               LogicCell40_SEQ_MODE_1000      0              5005   5343  RISE       1
slow_counter.M_count_q_5_LC_18_19_4/carryout              LogicCell40_SEQ_MODE_1000    126              5131   5343  RISE       2
slow_counter.M_count_q_6_LC_18_19_5/carryin               LogicCell40_SEQ_MODE_1000      0              5131   5343  RISE       1
slow_counter.M_count_q_6_LC_18_19_5/carryout              LogicCell40_SEQ_MODE_1000    126              5258   5343  RISE       2
slow_counter.M_count_q_7_LC_18_19_6/carryin               LogicCell40_SEQ_MODE_1000      0              5258   5343  RISE       1
slow_counter.M_count_q_7_LC_18_19_6/carryout              LogicCell40_SEQ_MODE_1000    126              5384   5343  RISE       2
slow_counter.M_count_q_8_LC_18_19_7/carryin               LogicCell40_SEQ_MODE_1000      0              5384   5343  RISE       1
slow_counter.M_count_q_8_LC_18_19_7/carryout              LogicCell40_SEQ_MODE_1000    126              5510   5343  RISE       1
IN_MUX_bfv_18_20_0_/carryinitin                           ICE_CARRY_IN_MUX               0              5510   5343  RISE       1
IN_MUX_bfv_18_20_0_/carryinitout                          ICE_CARRY_IN_MUX             196              5707   5343  RISE       2
slow_counter.M_count_q_9_LC_18_20_0/carryin               LogicCell40_SEQ_MODE_1000      0              5707   5343  RISE       1
slow_counter.M_count_q_9_LC_18_20_0/carryout              LogicCell40_SEQ_MODE_1000    126              5833   5343  RISE       2
I__254/I                                                  InMux                          0              5833   6549  RISE       1
I__254/O                                                  InMux                        259              6092   6549  RISE       1
slow_counter.M_count_q_10_LC_18_20_1/in3                  LogicCell40_SEQ_MODE_1000      0              6092   6549  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_10_LC_18_20_1/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_0_LC_17_19_3/lcout
Path End         : slow_counter.M_count_q_9_LC_18_20_0/in3
Capture Clock    : slow_counter.M_count_q_9_LC_18_20_0/clk
Setup Constraint : 10000p
Path slack       : 6676p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2511
-------------------------------------   ---- 
End-of-path arrival time (ps)           5966
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__306/I                                          ClkMux                         0              2607  RISE       1
I__306/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_0_LC_17_19_3/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_0_LC_17_19_3/lcout                 LogicCell40_SEQ_MODE_1000    540              3455   5343  RISE       4
I__121/I                                                  Odrv4                          0              3455   5343  RISE       1
I__121/O                                                  Odrv4                        351              3806   5343  RISE       1
I__125/I                                                  LocalMux                       0              3806   5343  RISE       1
I__125/O                                                  LocalMux                     330              4136   5343  RISE       1
I__127/I                                                  InMux                          0              4136   5343  RISE       1
I__127/O                                                  InMux                        259              4395   5343  RISE       1
I__128/I                                                  CascadeMux                     0              4395   5343  RISE       1
I__128/O                                                  CascadeMux                     0              4395   5343  RISE       1
slow_counter.un1_M_count_d_1_cry_1_c_LC_18_19_0/in2       LogicCell40_SEQ_MODE_0000      0              4395   5343  RISE       1
slow_counter.un1_M_count_d_1_cry_1_c_LC_18_19_0/carryout  LogicCell40_SEQ_MODE_0000    231              4626   5343  RISE       2
slow_counter.M_count_q_2_LC_18_19_1/carryin               LogicCell40_SEQ_MODE_1000      0              4626   5343  RISE       1
slow_counter.M_count_q_2_LC_18_19_1/carryout              LogicCell40_SEQ_MODE_1000    126              4753   5343  RISE       2
slow_counter.M_count_q_3_LC_18_19_2/carryin               LogicCell40_SEQ_MODE_1000      0              4753   5343  RISE       1
slow_counter.M_count_q_3_LC_18_19_2/carryout              LogicCell40_SEQ_MODE_1000    126              4879   5343  RISE       2
slow_counter.M_count_q_4_LC_18_19_3/carryin               LogicCell40_SEQ_MODE_1000      0              4879   5343  RISE       1
slow_counter.M_count_q_4_LC_18_19_3/carryout              LogicCell40_SEQ_MODE_1000    126              5005   5343  RISE       2
slow_counter.M_count_q_5_LC_18_19_4/carryin               LogicCell40_SEQ_MODE_1000      0              5005   5343  RISE       1
slow_counter.M_count_q_5_LC_18_19_4/carryout              LogicCell40_SEQ_MODE_1000    126              5131   5343  RISE       2
slow_counter.M_count_q_6_LC_18_19_5/carryin               LogicCell40_SEQ_MODE_1000      0              5131   5343  RISE       1
slow_counter.M_count_q_6_LC_18_19_5/carryout              LogicCell40_SEQ_MODE_1000    126              5258   5343  RISE       2
slow_counter.M_count_q_7_LC_18_19_6/carryin               LogicCell40_SEQ_MODE_1000      0              5258   5343  RISE       1
slow_counter.M_count_q_7_LC_18_19_6/carryout              LogicCell40_SEQ_MODE_1000    126              5384   5343  RISE       2
slow_counter.M_count_q_8_LC_18_19_7/carryin               LogicCell40_SEQ_MODE_1000      0              5384   5343  RISE       1
slow_counter.M_count_q_8_LC_18_19_7/carryout              LogicCell40_SEQ_MODE_1000    126              5510   5343  RISE       1
IN_MUX_bfv_18_20_0_/carryinitin                           ICE_CARRY_IN_MUX               0              5510   5343  RISE       1
IN_MUX_bfv_18_20_0_/carryinitout                          ICE_CARRY_IN_MUX             196              5707   5343  RISE       2
I__260/I                                                  InMux                          0              5707   6676  RISE       1
I__260/O                                                  InMux                        259              5966   6676  RISE       1
slow_counter.M_count_q_9_LC_18_20_0/in3                   LogicCell40_SEQ_MODE_1000      0              5966   6676  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_9_LC_18_20_0/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_5_LC_18_19_4/lcout
Path End         : slow_counter.M_slow_clock_value_q_LC_17_20_7/in2
Capture Clock    : slow_counter.M_slow_clock_value_q_LC_17_20_7/clk
Setup Constraint : 10000p
Path slack       : 6780p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2308
-------------------------------------   ---- 
End-of-path arrival time (ps)           5763
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__309/I                                          ClkMux                         0              2607  RISE       1
I__309/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_5_LC_18_19_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_5_LC_18_19_4/lcout           LogicCell40_SEQ_MODE_1000    540              3455   6009  RISE       2
I__283/I                                            LocalMux                       0              3455   6009  RISE       1
I__283/O                                            LocalMux                     330              3785   6009  RISE       1
I__285/I                                            InMux                          0              3785   6009  RISE       1
I__285/O                                            InMux                        259              4044   6009  RISE       1
slow_counter.M_count_q_RNI1Q9C_4_LC_17_19_0/in0     LogicCell40_SEQ_MODE_0000      0              4044   6009  RISE       1
slow_counter.M_count_q_RNI1Q9C_4_LC_17_19_0/ltout   LogicCell40_SEQ_MODE_0000    386              4430   6009  FALL       1
I__96/I                                             CascadeMux                     0              4430   6009  FALL       1
I__96/O                                             CascadeMux                     0              4430   6009  FALL       1
slow_counter.M_count_q_RNI330G_2_LC_17_19_1/in2     LogicCell40_SEQ_MODE_0000      0              4430   6009  FALL       1
slow_counter.M_count_q_RNI330G_2_LC_17_19_1/lcout   LogicCell40_SEQ_MODE_0000    379              4809   6009  RISE       1
I__94/I                                             LocalMux                       0              4809   6009  RISE       1
I__94/O                                             LocalMux                     330              5138   6009  RISE       1
I__95/I                                             InMux                          0              5138   6009  RISE       1
I__95/O                                             InMux                        259              5398   6009  RISE       1
slow_counter.M_count_q_RNINONP2_1_LC_17_20_6/in0    LogicCell40_SEQ_MODE_0000      0              5398   6009  RISE       1
slow_counter.M_count_q_RNINONP2_1_LC_17_20_6/ltout  LogicCell40_SEQ_MODE_0000    365              5763   6781  RISE       1
I__246/I                                            CascadeMux                     0              5763   6781  RISE       1
I__246/O                                            CascadeMux                     0              5763   6781  RISE       1
slow_counter.M_slow_clock_value_q_LC_17_20_7/in2    LogicCell40_SEQ_MODE_1000      0              5763   6781  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__308/I                                          ClkMux                         0              2607  RISE       1
I__308/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_slow_clock_value_q_LC_17_20_7/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_0_LC_17_19_3/lcout
Path End         : slow_counter.M_count_q_8_LC_18_19_7/in3
Capture Clock    : slow_counter.M_count_q_8_LC_18_19_7/clk
Setup Constraint : 10000p
Path slack       : 6999p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2188
-------------------------------------   ---- 
End-of-path arrival time (ps)           5643
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__306/I                                          ClkMux                         0              2607  RISE       1
I__306/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_0_LC_17_19_3/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_0_LC_17_19_3/lcout                 LogicCell40_SEQ_MODE_1000    540              3455   5343  RISE       4
I__121/I                                                  Odrv4                          0              3455   5343  RISE       1
I__121/O                                                  Odrv4                        351              3806   5343  RISE       1
I__125/I                                                  LocalMux                       0              3806   5343  RISE       1
I__125/O                                                  LocalMux                     330              4136   5343  RISE       1
I__127/I                                                  InMux                          0              4136   5343  RISE       1
I__127/O                                                  InMux                        259              4395   5343  RISE       1
I__128/I                                                  CascadeMux                     0              4395   5343  RISE       1
I__128/O                                                  CascadeMux                     0              4395   5343  RISE       1
slow_counter.un1_M_count_d_1_cry_1_c_LC_18_19_0/in2       LogicCell40_SEQ_MODE_0000      0              4395   5343  RISE       1
slow_counter.un1_M_count_d_1_cry_1_c_LC_18_19_0/carryout  LogicCell40_SEQ_MODE_0000    231              4626   5343  RISE       2
slow_counter.M_count_q_2_LC_18_19_1/carryin               LogicCell40_SEQ_MODE_1000      0              4626   5343  RISE       1
slow_counter.M_count_q_2_LC_18_19_1/carryout              LogicCell40_SEQ_MODE_1000    126              4753   5343  RISE       2
slow_counter.M_count_q_3_LC_18_19_2/carryin               LogicCell40_SEQ_MODE_1000      0              4753   5343  RISE       1
slow_counter.M_count_q_3_LC_18_19_2/carryout              LogicCell40_SEQ_MODE_1000    126              4879   5343  RISE       2
slow_counter.M_count_q_4_LC_18_19_3/carryin               LogicCell40_SEQ_MODE_1000      0              4879   5343  RISE       1
slow_counter.M_count_q_4_LC_18_19_3/carryout              LogicCell40_SEQ_MODE_1000    126              5005   5343  RISE       2
slow_counter.M_count_q_5_LC_18_19_4/carryin               LogicCell40_SEQ_MODE_1000      0              5005   5343  RISE       1
slow_counter.M_count_q_5_LC_18_19_4/carryout              LogicCell40_SEQ_MODE_1000    126              5131   5343  RISE       2
slow_counter.M_count_q_6_LC_18_19_5/carryin               LogicCell40_SEQ_MODE_1000      0              5131   5343  RISE       1
slow_counter.M_count_q_6_LC_18_19_5/carryout              LogicCell40_SEQ_MODE_1000    126              5258   5343  RISE       2
slow_counter.M_count_q_7_LC_18_19_6/carryin               LogicCell40_SEQ_MODE_1000      0              5258   5343  RISE       1
slow_counter.M_count_q_7_LC_18_19_6/carryout              LogicCell40_SEQ_MODE_1000    126              5384   5343  RISE       2
I__265/I                                                  InMux                          0              5384   6998  RISE       1
I__265/O                                                  InMux                        259              5643   6998  RISE       1
slow_counter.M_count_q_8_LC_18_19_7/in3                   LogicCell40_SEQ_MODE_1000      0              5643   6998  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__309/I                                          ClkMux                         0              2607  RISE       1
I__309/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_8_LC_18_19_7/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_0_LC_17_19_3/lcout
Path End         : slow_counter.M_count_q_7_LC_18_19_6/in3
Capture Clock    : slow_counter.M_count_q_7_LC_18_19_6/clk
Setup Constraint : 10000p
Path slack       : 7125p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2062
-------------------------------------   ---- 
End-of-path arrival time (ps)           5517
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__306/I                                          ClkMux                         0              2607  RISE       1
I__306/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_0_LC_17_19_3/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_0_LC_17_19_3/lcout                 LogicCell40_SEQ_MODE_1000    540              3455   5343  RISE       4
I__121/I                                                  Odrv4                          0              3455   5343  RISE       1
I__121/O                                                  Odrv4                        351              3806   5343  RISE       1
I__125/I                                                  LocalMux                       0              3806   5343  RISE       1
I__125/O                                                  LocalMux                     330              4136   5343  RISE       1
I__127/I                                                  InMux                          0              4136   5343  RISE       1
I__127/O                                                  InMux                        259              4395   5343  RISE       1
I__128/I                                                  CascadeMux                     0              4395   5343  RISE       1
I__128/O                                                  CascadeMux                     0              4395   5343  RISE       1
slow_counter.un1_M_count_d_1_cry_1_c_LC_18_19_0/in2       LogicCell40_SEQ_MODE_0000      0              4395   5343  RISE       1
slow_counter.un1_M_count_d_1_cry_1_c_LC_18_19_0/carryout  LogicCell40_SEQ_MODE_0000    231              4626   5343  RISE       2
slow_counter.M_count_q_2_LC_18_19_1/carryin               LogicCell40_SEQ_MODE_1000      0              4626   5343  RISE       1
slow_counter.M_count_q_2_LC_18_19_1/carryout              LogicCell40_SEQ_MODE_1000    126              4753   5343  RISE       2
slow_counter.M_count_q_3_LC_18_19_2/carryin               LogicCell40_SEQ_MODE_1000      0              4753   5343  RISE       1
slow_counter.M_count_q_3_LC_18_19_2/carryout              LogicCell40_SEQ_MODE_1000    126              4879   5343  RISE       2
slow_counter.M_count_q_4_LC_18_19_3/carryin               LogicCell40_SEQ_MODE_1000      0              4879   5343  RISE       1
slow_counter.M_count_q_4_LC_18_19_3/carryout              LogicCell40_SEQ_MODE_1000    126              5005   5343  RISE       2
slow_counter.M_count_q_5_LC_18_19_4/carryin               LogicCell40_SEQ_MODE_1000      0              5005   5343  RISE       1
slow_counter.M_count_q_5_LC_18_19_4/carryout              LogicCell40_SEQ_MODE_1000    126              5131   5343  RISE       2
slow_counter.M_count_q_6_LC_18_19_5/carryin               LogicCell40_SEQ_MODE_1000      0              5131   5343  RISE       1
slow_counter.M_count_q_6_LC_18_19_5/carryout              LogicCell40_SEQ_MODE_1000    126              5258   5343  RISE       2
I__271/I                                                  InMux                          0              5258   7124  RISE       1
I__271/O                                                  InMux                        259              5517   7124  RISE       1
slow_counter.M_count_q_7_LC_18_19_6/in3                   LogicCell40_SEQ_MODE_1000      0              5517   7124  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__309/I                                          ClkMux                         0              2607  RISE       1
I__309/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_7_LC_18_19_6/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_0_LC_17_19_3/lcout
Path End         : slow_counter.M_count_q_6_LC_18_19_5/in3
Capture Clock    : slow_counter.M_count_q_6_LC_18_19_5/clk
Setup Constraint : 10000p
Path slack       : 7251p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1936
-------------------------------------   ---- 
End-of-path arrival time (ps)           5391
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__306/I                                          ClkMux                         0              2607  RISE       1
I__306/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_0_LC_17_19_3/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_0_LC_17_19_3/lcout                 LogicCell40_SEQ_MODE_1000    540              3455   5343  RISE       4
I__121/I                                                  Odrv4                          0              3455   5343  RISE       1
I__121/O                                                  Odrv4                        351              3806   5343  RISE       1
I__125/I                                                  LocalMux                       0              3806   5343  RISE       1
I__125/O                                                  LocalMux                     330              4136   5343  RISE       1
I__127/I                                                  InMux                          0              4136   5343  RISE       1
I__127/O                                                  InMux                        259              4395   5343  RISE       1
I__128/I                                                  CascadeMux                     0              4395   5343  RISE       1
I__128/O                                                  CascadeMux                     0              4395   5343  RISE       1
slow_counter.un1_M_count_d_1_cry_1_c_LC_18_19_0/in2       LogicCell40_SEQ_MODE_0000      0              4395   5343  RISE       1
slow_counter.un1_M_count_d_1_cry_1_c_LC_18_19_0/carryout  LogicCell40_SEQ_MODE_0000    231              4626   5343  RISE       2
slow_counter.M_count_q_2_LC_18_19_1/carryin               LogicCell40_SEQ_MODE_1000      0              4626   5343  RISE       1
slow_counter.M_count_q_2_LC_18_19_1/carryout              LogicCell40_SEQ_MODE_1000    126              4753   5343  RISE       2
slow_counter.M_count_q_3_LC_18_19_2/carryin               LogicCell40_SEQ_MODE_1000      0              4753   5343  RISE       1
slow_counter.M_count_q_3_LC_18_19_2/carryout              LogicCell40_SEQ_MODE_1000    126              4879   5343  RISE       2
slow_counter.M_count_q_4_LC_18_19_3/carryin               LogicCell40_SEQ_MODE_1000      0              4879   5343  RISE       1
slow_counter.M_count_q_4_LC_18_19_3/carryout              LogicCell40_SEQ_MODE_1000    126              5005   5343  RISE       2
slow_counter.M_count_q_5_LC_18_19_4/carryin               LogicCell40_SEQ_MODE_1000      0              5005   5343  RISE       1
slow_counter.M_count_q_5_LC_18_19_4/carryout              LogicCell40_SEQ_MODE_1000    126              5131   5343  RISE       2
I__276/I                                                  InMux                          0              5131   7251  RISE       1
I__276/O                                                  InMux                        259              5391   7251  RISE       1
slow_counter.M_count_q_6_LC_18_19_5/in3                   LogicCell40_SEQ_MODE_1000      0              5391   7251  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__309/I                                          ClkMux                         0              2607  RISE       1
I__309/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_6_LC_18_19_5/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_0_LC_17_19_3/lcout
Path End         : slow_counter.M_count_q_5_LC_18_19_4/in3
Capture Clock    : slow_counter.M_count_q_5_LC_18_19_4/clk
Setup Constraint : 10000p
Path slack       : 7377p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1810
-------------------------------------   ---- 
End-of-path arrival time (ps)           5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__306/I                                          ClkMux                         0              2607  RISE       1
I__306/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_0_LC_17_19_3/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_0_LC_17_19_3/lcout                 LogicCell40_SEQ_MODE_1000    540              3455   5343  RISE       4
I__121/I                                                  Odrv4                          0              3455   5343  RISE       1
I__121/O                                                  Odrv4                        351              3806   5343  RISE       1
I__125/I                                                  LocalMux                       0              3806   5343  RISE       1
I__125/O                                                  LocalMux                     330              4136   5343  RISE       1
I__127/I                                                  InMux                          0              4136   5343  RISE       1
I__127/O                                                  InMux                        259              4395   5343  RISE       1
I__128/I                                                  CascadeMux                     0              4395   5343  RISE       1
I__128/O                                                  CascadeMux                     0              4395   5343  RISE       1
slow_counter.un1_M_count_d_1_cry_1_c_LC_18_19_0/in2       LogicCell40_SEQ_MODE_0000      0              4395   5343  RISE       1
slow_counter.un1_M_count_d_1_cry_1_c_LC_18_19_0/carryout  LogicCell40_SEQ_MODE_0000    231              4626   5343  RISE       2
slow_counter.M_count_q_2_LC_18_19_1/carryin               LogicCell40_SEQ_MODE_1000      0              4626   5343  RISE       1
slow_counter.M_count_q_2_LC_18_19_1/carryout              LogicCell40_SEQ_MODE_1000    126              4753   5343  RISE       2
slow_counter.M_count_q_3_LC_18_19_2/carryin               LogicCell40_SEQ_MODE_1000      0              4753   5343  RISE       1
slow_counter.M_count_q_3_LC_18_19_2/carryout              LogicCell40_SEQ_MODE_1000    126              4879   5343  RISE       2
slow_counter.M_count_q_4_LC_18_19_3/carryin               LogicCell40_SEQ_MODE_1000      0              4879   5343  RISE       1
slow_counter.M_count_q_4_LC_18_19_3/carryout              LogicCell40_SEQ_MODE_1000    126              5005   5343  RISE       2
I__281/I                                                  InMux                          0              5005   7377  RISE       1
I__281/O                                                  InMux                        259              5265   7377  RISE       1
slow_counter.M_count_q_5_LC_18_19_4/in3                   LogicCell40_SEQ_MODE_1000      0              5265   7377  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__309/I                                          ClkMux                         0              2607  RISE       1
I__309/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_5_LC_18_19_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_14_5/lcout
Path End         : M_position_q_esr_4_LC_17_16_6/sr
Capture Clock    : M_position_q_esr_4_LC_17_16_6/clk
Setup Constraint : 10000p
Path slack       : 7461p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1796
-------------------------------------   ---- 
End-of-path arrival time (ps)           5251
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_14_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_14_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6346  RISE      12
I__140/I                                 Odrv4                          0              3455   7461  RISE       1
I__140/O                                 Odrv4                        351              3806   7461  RISE       1
I__146/I                                 Span4Mux_h                     0              3806   7461  RISE       1
I__146/O                                 Span4Mux_h                   302              4107   7461  RISE       1
I__150/I                                 Span4Mux_v                     0              4107   7461  RISE       1
I__150/O                                 Span4Mux_v                   351              4458   7461  RISE       1
I__154/I                                 LocalMux                       0              4458   7461  RISE       1
I__154/O                                 LocalMux                     330              4788   7461  RISE       1
I__157/I                                 SRMux                          0              4788   7461  RISE       1
I__157/O                                 SRMux                        463              5251   7461  RISE       1
M_position_q_esr_4_LC_17_16_6/sr         LogicCell40_SEQ_MODE_1000      0              5251   7461  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__304/I                                          ClkMux                         0              2607  RISE       1
I__304/O                                          ClkMux                       309              2915  RISE       1
M_position_q_esr_4_LC_17_16_6/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_14_5/lcout
Path End         : M_position_q_esr_3_LC_17_16_0/sr
Capture Clock    : M_position_q_esr_3_LC_17_16_0/clk
Setup Constraint : 10000p
Path slack       : 7461p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1796
-------------------------------------   ---- 
End-of-path arrival time (ps)           5251
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_14_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_14_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6346  RISE      12
I__140/I                                 Odrv4                          0              3455   7461  RISE       1
I__140/O                                 Odrv4                        351              3806   7461  RISE       1
I__146/I                                 Span4Mux_h                     0              3806   7461  RISE       1
I__146/O                                 Span4Mux_h                   302              4107   7461  RISE       1
I__150/I                                 Span4Mux_v                     0              4107   7461  RISE       1
I__150/O                                 Span4Mux_v                   351              4458   7461  RISE       1
I__154/I                                 LocalMux                       0              4458   7461  RISE       1
I__154/O                                 LocalMux                     330              4788   7461  RISE       1
I__157/I                                 SRMux                          0              4788   7461  RISE       1
I__157/O                                 SRMux                        463              5251   7461  RISE       1
M_position_q_esr_3_LC_17_16_0/sr         LogicCell40_SEQ_MODE_1000      0              5251   7461  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__304/I                                          ClkMux                         0              2607  RISE       1
I__304/O                                          ClkMux                       309              2915  RISE       1
M_position_q_esr_3_LC_17_16_0/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_14_5/lcout
Path End         : M_position_q_esr_5_LC_18_16_7/sr
Capture Clock    : M_position_q_esr_5_LC_18_16_7/clk
Setup Constraint : 10000p
Path slack       : 7461p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1796
-------------------------------------   ---- 
End-of-path arrival time (ps)           5251
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_14_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_14_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6346  RISE      12
I__140/I                                 Odrv4                          0              3455   7461  RISE       1
I__140/O                                 Odrv4                        351              3806   7461  RISE       1
I__146/I                                 Span4Mux_h                     0              3806   7461  RISE       1
I__146/O                                 Span4Mux_h                   302              4107   7461  RISE       1
I__150/I                                 Span4Mux_v                     0              4107   7461  RISE       1
I__150/O                                 Span4Mux_v                   351              4458   7461  RISE       1
I__155/I                                 LocalMux                       0              4458   7461  RISE       1
I__155/O                                 LocalMux                     330              4788   7461  RISE       1
I__158/I                                 SRMux                          0              4788   7461  RISE       1
I__158/O                                 SRMux                        463              5251   7461  RISE       1
M_position_q_esr_5_LC_18_16_7/sr         LogicCell40_SEQ_MODE_1000      0              5251   7461  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__305/I                                          ClkMux                         0              2607  RISE       1
I__305/O                                          ClkMux                       309              2915  RISE       1
M_position_q_esr_5_LC_18_16_7/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_0_LC_17_19_3/lcout
Path End         : slow_counter.M_count_q_4_LC_18_19_3/in3
Capture Clock    : slow_counter.M_count_q_4_LC_18_19_3/clk
Setup Constraint : 10000p
Path slack       : 7504p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1683
-------------------------------------   ---- 
End-of-path arrival time (ps)           5138
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__306/I                                          ClkMux                         0              2607  RISE       1
I__306/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_0_LC_17_19_3/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_0_LC_17_19_3/lcout                 LogicCell40_SEQ_MODE_1000    540              3455   5343  RISE       4
I__121/I                                                  Odrv4                          0              3455   5343  RISE       1
I__121/O                                                  Odrv4                        351              3806   5343  RISE       1
I__125/I                                                  LocalMux                       0              3806   5343  RISE       1
I__125/O                                                  LocalMux                     330              4136   5343  RISE       1
I__127/I                                                  InMux                          0              4136   5343  RISE       1
I__127/O                                                  InMux                        259              4395   5343  RISE       1
I__128/I                                                  CascadeMux                     0              4395   5343  RISE       1
I__128/O                                                  CascadeMux                     0              4395   5343  RISE       1
slow_counter.un1_M_count_d_1_cry_1_c_LC_18_19_0/in2       LogicCell40_SEQ_MODE_0000      0              4395   5343  RISE       1
slow_counter.un1_M_count_d_1_cry_1_c_LC_18_19_0/carryout  LogicCell40_SEQ_MODE_0000    231              4626   5343  RISE       2
slow_counter.M_count_q_2_LC_18_19_1/carryin               LogicCell40_SEQ_MODE_1000      0              4626   5343  RISE       1
slow_counter.M_count_q_2_LC_18_19_1/carryout              LogicCell40_SEQ_MODE_1000    126              4753   5343  RISE       2
slow_counter.M_count_q_3_LC_18_19_2/carryin               LogicCell40_SEQ_MODE_1000      0              4753   5343  RISE       1
slow_counter.M_count_q_3_LC_18_19_2/carryout              LogicCell40_SEQ_MODE_1000    126              4879   5343  RISE       2
I__286/I                                                  InMux                          0              4879   7503  RISE       1
I__286/O                                                  InMux                        259              5138   7503  RISE       1
slow_counter.M_count_q_4_LC_18_19_3/in3                   LogicCell40_SEQ_MODE_1000      0              5138   7503  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__309/I                                          ClkMux                         0              2607  RISE       1
I__309/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_4_LC_18_19_3/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_position_q_esr_4_LC_17_16_6/lcout
Path End         : M_position_q_ess_0_LC_17_14_2/in3
Capture Clock    : M_position_q_ess_0_LC_17_14_2/clk
Setup Constraint : 10000p
Path slack       : 7560p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1627
-------------------------------------   ---- 
End-of-path arrival time (ps)           5082
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__304/I                                          ClkMux                         0              2607  RISE       1
I__304/O                                          ClkMux                       309              2915  RISE       1
M_position_q_esr_4_LC_17_16_6/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_position_q_esr_4_LC_17_16_6/lcout        LogicCell40_SEQ_MODE_1000    540              3455   7559  RISE       3
I__187/I                                   LocalMux                       0              3455   7559  RISE       1
I__187/O                                   LocalMux                     330              3785   7559  RISE       1
I__190/I                                   InMux                          0              3785   7559  RISE       1
I__190/O                                   InMux                        259              4044   7559  RISE       1
M_position_q_ess_RNO_0_0_LC_17_15_0/in0    LogicCell40_SEQ_MODE_0000      0              4044   7559  RISE       1
M_position_q_ess_RNO_0_0_LC_17_15_0/lcout  LogicCell40_SEQ_MODE_0000    449              4493   7559  RISE       1
I__65/I                                    LocalMux                       0              4493   7559  RISE       1
I__65/O                                    LocalMux                     330              4823   7559  RISE       1
I__66/I                                    InMux                          0              4823   7559  RISE       1
I__66/O                                    InMux                        259              5082   7559  RISE       1
M_position_q_ess_0_LC_17_14_2/in3          LogicCell40_SEQ_MODE_1001      0              5082   7559  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__301/I                                          ClkMux                         0              2607  RISE       1
I__301/O                                          ClkMux                       309              2915  RISE       1
M_position_q_ess_0_LC_17_14_2/clk                 LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_0_LC_17_19_3/lcout
Path End         : slow_counter.M_count_q_3_LC_18_19_2/in3
Capture Clock    : slow_counter.M_count_q_3_LC_18_19_2/clk
Setup Constraint : 10000p
Path slack       : 7630p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1557
-------------------------------------   ---- 
End-of-path arrival time (ps)           5012
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__306/I                                          ClkMux                         0              2607  RISE       1
I__306/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_0_LC_17_19_3/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_0_LC_17_19_3/lcout                 LogicCell40_SEQ_MODE_1000    540              3455   5343  RISE       4
I__121/I                                                  Odrv4                          0              3455   5343  RISE       1
I__121/O                                                  Odrv4                        351              3806   5343  RISE       1
I__125/I                                                  LocalMux                       0              3806   5343  RISE       1
I__125/O                                                  LocalMux                     330              4136   5343  RISE       1
I__127/I                                                  InMux                          0              4136   5343  RISE       1
I__127/O                                                  InMux                        259              4395   5343  RISE       1
I__128/I                                                  CascadeMux                     0              4395   5343  RISE       1
I__128/O                                                  CascadeMux                     0              4395   5343  RISE       1
slow_counter.un1_M_count_d_1_cry_1_c_LC_18_19_0/in2       LogicCell40_SEQ_MODE_0000      0              4395   5343  RISE       1
slow_counter.un1_M_count_d_1_cry_1_c_LC_18_19_0/carryout  LogicCell40_SEQ_MODE_0000    231              4626   5343  RISE       2
slow_counter.M_count_q_2_LC_18_19_1/carryin               LogicCell40_SEQ_MODE_1000      0              4626   5343  RISE       1
slow_counter.M_count_q_2_LC_18_19_1/carryout              LogicCell40_SEQ_MODE_1000    126              4753   5343  RISE       2
I__110/I                                                  InMux                          0              4753   7629  RISE       1
I__110/O                                                  InMux                        259              5012   7629  RISE       1
slow_counter.M_count_q_3_LC_18_19_2/in3                   LogicCell40_SEQ_MODE_1000      0              5012   7629  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__309/I                                          ClkMux                         0              2607  RISE       1
I__309/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_3_LC_18_19_2/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_0_LC_17_19_3/lcout
Path End         : slow_counter.M_count_q_2_LC_18_19_1/in3
Capture Clock    : slow_counter.M_count_q_2_LC_18_19_1/clk
Setup Constraint : 10000p
Path slack       : 7756p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4886
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__306/I                                          ClkMux                         0              2607  RISE       1
I__306/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_0_LC_17_19_3/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_0_LC_17_19_3/lcout                 LogicCell40_SEQ_MODE_1000    540              3455   5343  RISE       4
I__121/I                                                  Odrv4                          0              3455   5343  RISE       1
I__121/O                                                  Odrv4                        351              3806   5343  RISE       1
I__125/I                                                  LocalMux                       0              3806   5343  RISE       1
I__125/O                                                  LocalMux                     330              4136   5343  RISE       1
I__127/I                                                  InMux                          0              4136   5343  RISE       1
I__127/O                                                  InMux                        259              4395   5343  RISE       1
I__128/I                                                  CascadeMux                     0              4395   5343  RISE       1
I__128/O                                                  CascadeMux                     0              4395   5343  RISE       1
slow_counter.un1_M_count_d_1_cry_1_c_LC_18_19_0/in2       LogicCell40_SEQ_MODE_0000      0              4395   5343  RISE       1
slow_counter.un1_M_count_d_1_cry_1_c_LC_18_19_0/carryout  LogicCell40_SEQ_MODE_0000    231              4626   5343  RISE       2
I__115/I                                                  InMux                          0              4626   7756  RISE       1
I__115/O                                                  InMux                        259              4886   7756  RISE       1
slow_counter.M_count_q_2_LC_18_19_1/in3                   LogicCell40_SEQ_MODE_1000      0              4886   7756  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__309/I                                          ClkMux                         0              2607  RISE       1
I__309/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_2_LC_18_19_1/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_slow_clock_value_q_LC_17_20_7/lcout
Path End         : M_slow_counter_was_low_q_LC_17_15_1/in2
Capture Clock    : M_slow_counter_was_low_q_LC_17_15_1/clk
Setup Constraint : 10000p
Path slack       : 7797p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1291
-------------------------------------   ---- 
End-of-path arrival time (ps)           4746
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__308/I                                          ClkMux                         0              2607  RISE       1
I__308/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_slow_clock_value_q_LC_17_20_7/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_slow_clock_value_q_LC_17_20_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5785  RISE       3
I__238/I                                            Odrv4                          0              3455   5785  RISE       1
I__238/O                                            Odrv4                        351              3806   5785  RISE       1
I__240/I                                            Span4Mux_v                     0              3806   5785  RISE       1
I__240/O                                            Span4Mux_v                   351              4157   5785  RISE       1
I__242/I                                            LocalMux                       0              4157   5785  RISE       1
I__242/O                                            LocalMux                     330              4486   5785  RISE       1
I__244/I                                            InMux                          0              4486   7798  RISE       1
I__244/O                                            InMux                        259              4746   7798  RISE       1
I__245/I                                            CascadeMux                     0              4746   7798  RISE       1
I__245/O                                            CascadeMux                     0              4746   7798  RISE       1
M_slow_counter_was_low_q_LC_17_15_1/in2             LogicCell40_SEQ_MODE_1000      0              4746   7798  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__302/I                                          ClkMux                         0              2607  RISE       1
I__302/O                                          ClkMux                       309              2915  RISE       1
M_slow_counter_was_low_q_LC_17_15_1/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_14_5/lcout
Path End         : M_position_q_esr_7_LC_18_14_2/sr
Capture Clock    : M_position_q_esr_7_LC_18_14_2/clk
Setup Constraint : 10000p
Path slack       : 7812p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1445
-------------------------------------   ---- 
End-of-path arrival time (ps)           4900
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_14_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_14_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6346  RISE      12
I__140/I                                 Odrv4                          0              3455   7461  RISE       1
I__140/O                                 Odrv4                        351              3806   7461  RISE       1
I__146/I                                 Span4Mux_h                     0              3806   7461  RISE       1
I__146/O                                 Span4Mux_h                   302              4107   7461  RISE       1
I__149/I                                 LocalMux                       0              4107   7812  RISE       1
I__149/O                                 LocalMux                     330              4437   7812  RISE       1
I__153/I                                 SRMux                          0              4437   7812  RISE       1
I__153/O                                 SRMux                        463              4900   7812  RISE       1
M_position_q_esr_7_LC_18_14_2/sr         LogicCell40_SEQ_MODE_1000      0              4900   7812  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__303/I                                          ClkMux                         0              2607  RISE       1
I__303/O                                          ClkMux                       309              2915  RISE       1
M_position_q_esr_7_LC_18_14_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_14_5/lcout
Path End         : M_position_q_esr_2_LC_18_14_1/sr
Capture Clock    : M_position_q_esr_2_LC_18_14_1/clk
Setup Constraint : 10000p
Path slack       : 7812p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1445
-------------------------------------   ---- 
End-of-path arrival time (ps)           4900
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_14_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_14_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6346  RISE      12
I__140/I                                 Odrv4                          0              3455   7461  RISE       1
I__140/O                                 Odrv4                        351              3806   7461  RISE       1
I__146/I                                 Span4Mux_h                     0              3806   7461  RISE       1
I__146/O                                 Span4Mux_h                   302              4107   7461  RISE       1
I__149/I                                 LocalMux                       0              4107   7812  RISE       1
I__149/O                                 LocalMux                     330              4437   7812  RISE       1
I__153/I                                 SRMux                          0              4437   7812  RISE       1
I__153/O                                 SRMux                        463              4900   7812  RISE       1
M_position_q_esr_2_LC_18_14_1/sr         LogicCell40_SEQ_MODE_1000      0              4900   7812  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__303/I                                          ClkMux                         0              2607  RISE       1
I__303/O                                          ClkMux                       309              2915  RISE       1
M_position_q_esr_2_LC_18_14_1/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_14_5/lcout
Path End         : slow_counter.M_slow_clock_value_q_LC_17_20_7/in3
Capture Clock    : slow_counter.M_slow_clock_value_q_LC_17_20_7/clk
Setup Constraint : 10000p
Path slack       : 7896p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1291
-------------------------------------   ---- 
End-of-path arrival time (ps)           4746
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_14_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_14_5/lcout           LogicCell40_SEQ_MODE_1000    540              3455   6346  RISE      12
I__138/I                                          Odrv4                          0              3455   7896  RISE       1
I__138/O                                          Odrv4                        351              3806   7896  RISE       1
I__144/I                                          Span4Mux_v                     0              3806   7896  RISE       1
I__144/O                                          Span4Mux_v                   351              4157   7896  RISE       1
I__148/I                                          LocalMux                       0              4157   7896  RISE       1
I__148/O                                          LocalMux                     330              4486   7896  RISE       1
I__152/I                                          InMux                          0              4486   7896  RISE       1
I__152/O                                          InMux                        259              4746   7896  RISE       1
slow_counter.M_slow_clock_value_q_LC_17_20_7/in3  LogicCell40_SEQ_MODE_1000      0              4746   7896  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__308/I                                          ClkMux                         0              2607  RISE       1
I__308/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_slow_clock_value_q_LC_17_20_7/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_position_q_esr_5_LC_18_16_7/lcout
Path End         : M_position_q_esr_6_LC_17_14_0/in0
Capture Clock    : M_position_q_esr_6_LC_17_14_0/clk
Setup Constraint : 10000p
Path slack       : 8050p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4395
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__305/I                                          ClkMux                         0              2607  RISE       1
I__305/O                                          ClkMux                       309              2915  RISE       1
M_position_q_esr_5_LC_18_16_7/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_position_q_esr_5_LC_18_16_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7629  RISE       3
I__175/I                             Odrv4                          0              3455   8050  RISE       1
I__175/O                             Odrv4                        351              3806   8050  RISE       1
I__178/I                             LocalMux                       0              3806   8050  RISE       1
I__178/O                             LocalMux                     330              4136   8050  RISE       1
I__181/I                             InMux                          0              4136   8050  RISE       1
I__181/O                             InMux                        259              4395   8050  RISE       1
M_position_q_esr_6_LC_17_14_0/in0    LogicCell40_SEQ_MODE_1000      0              4395   8050  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__301/I                                          ClkMux                         0              2607  RISE       1
I__301/O                                          ClkMux                       309              2915  RISE       1
M_position_q_esr_6_LC_17_14_0/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_position_q_esr_2_LC_18_14_1/lcout
Path End         : M_position_q_esr_3_LC_17_16_0/in0
Capture Clock    : M_position_q_esr_3_LC_17_16_0/clk
Setup Constraint : 10000p
Path slack       : 8050p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4395
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__303/I                                          ClkMux                         0              2607  RISE       1
I__303/O                                          ClkMux                       309              2915  RISE       1
M_position_q_esr_2_LC_18_14_1/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_position_q_esr_2_LC_18_14_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7608  RISE       3
I__216/I                             Odrv4                          0              3455   8050  RISE       1
I__216/O                             Odrv4                        351              3806   8050  RISE       1
I__219/I                             LocalMux                       0              3806   8050  RISE       1
I__219/O                             LocalMux                     330              4136   8050  RISE       1
I__221/I                             InMux                          0              4136   8050  RISE       1
I__221/O                             InMux                        259              4395   8050  RISE       1
M_position_q_esr_3_LC_17_16_0/in0    LogicCell40_SEQ_MODE_1000      0              4395   8050  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__304/I                                          ClkMux                         0              2607  RISE       1
I__304/O                                          ClkMux                       309              2915  RISE       1
M_position_q_esr_3_LC_17_16_0/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_18_LC_18_21_1/lcout
Path End         : slow_counter.M_count_q_18_LC_18_21_1/in0
Capture Clock    : slow_counter.M_count_q_18_LC_18_21_1/clk
Setup Constraint : 10000p
Path slack       : 8401p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__311/I                                          ClkMux                         0              2607  RISE       1
I__311/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_18_LC_18_21_1/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_18_LC_18_21_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6528  RISE       2
I__313/I                                    LocalMux                       0              3455   8401  RISE       1
I__313/O                                    LocalMux                     330              3785   8401  RISE       1
I__315/I                                    InMux                          0              3785   8401  RISE       1
I__315/O                                    InMux                        259              4044   8401  RISE       1
slow_counter.M_count_q_18_LC_18_21_1/in0    LogicCell40_SEQ_MODE_1000      0              4044   8401  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__311/I                                          ClkMux                         0              2607  RISE       1
I__311/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_18_LC_18_21_1/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_position_q_esr_1_LC_17_14_5/lcout
Path End         : M_position_q_ess_0_LC_17_14_2/in0
Capture Clock    : M_position_q_ess_0_LC_17_14_2/clk
Setup Constraint : 10000p
Path slack       : 8401p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__301/I                                          ClkMux                         0              2607  RISE       1
I__301/O                                          ClkMux                       309              2915  RISE       1
M_position_q_esr_1_LC_17_14_5/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_position_q_esr_1_LC_17_14_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   8401  RISE       3
I__227/I                             LocalMux                       0              3455   8401  RISE       1
I__227/O                             LocalMux                     330              3785   8401  RISE       1
I__230/I                             InMux                          0              3785   8401  RISE       1
I__230/O                             InMux                        259              4044   8401  RISE       1
M_position_q_ess_0_LC_17_14_2/in0    LogicCell40_SEQ_MODE_1001      0              4044   8401  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__301/I                                          ClkMux                         0              2607  RISE       1
I__301/O                                          ClkMux                       309              2915  RISE       1
M_position_q_ess_0_LC_17_14_2/clk                 LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_position_q_ess_0_LC_17_14_2/lcout
Path End         : M_position_q_esr_1_LC_17_14_5/in0
Capture Clock    : M_position_q_esr_1_LC_17_14_5/clk
Setup Constraint : 10000p
Path slack       : 8401p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__301/I                                          ClkMux                         0              2607  RISE       1
I__301/O                                          ClkMux                       309              2915  RISE       1
M_position_q_ess_0_LC_17_14_2/clk                 LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_position_q_ess_0_LC_17_14_2/lcout  LogicCell40_SEQ_MODE_1001    540              3455   8401  RISE       3
I__67/I                              LocalMux                       0              3455   8401  RISE       1
I__67/O                              LocalMux                     330              3785   8401  RISE       1
I__70/I                              InMux                          0              3785   8401  RISE       1
I__70/O                              InMux                        259              4044   8401  RISE       1
M_position_q_esr_1_LC_17_14_5/in0    LogicCell40_SEQ_MODE_1000      0              4044   8401  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__301/I                                          ClkMux                         0              2607  RISE       1
I__301/O                                          ClkMux                       309              2915  RISE       1
M_position_q_esr_1_LC_17_14_5/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_14_5/lcout
Path End         : M_slow_counter_was_low_q_LC_17_15_1/in0
Capture Clock    : M_slow_counter_was_low_q_LC_17_15_1/clk
Setup Constraint : 10000p
Path slack       : 8401p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_14_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_14_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6346  RISE      12
I__137/I                                 LocalMux                       0              3455   6570  RISE       1
I__137/O                                 LocalMux                     330              3785   6570  RISE       1
I__143/I                                 InMux                          0              3785   8401  RISE       1
I__143/O                                 InMux                        259              4044   8401  RISE       1
M_slow_counter_was_low_q_LC_17_15_1/in0  LogicCell40_SEQ_MODE_1000      0              4044   8401  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__302/I                                          ClkMux                         0              2607  RISE       1
I__302/O                                          ClkMux                       309              2915  RISE       1
M_slow_counter_was_low_q_LC_17_15_1/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_position_q_esr_1_LC_17_14_5/lcout
Path End         : M_position_q_esr_2_LC_18_14_1/in0
Capture Clock    : M_position_q_esr_2_LC_18_14_1/clk
Setup Constraint : 10000p
Path slack       : 8401p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           12445

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__301/I                                          ClkMux                         0              2607  RISE       1
I__301/O                                          ClkMux                       309              2915  RISE       1
M_position_q_esr_1_LC_17_14_5/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_position_q_esr_1_LC_17_14_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   8401  RISE       3
I__228/I                             LocalMux                       0              3455   8401  RISE       1
I__228/O                             LocalMux                     330              3785   8401  RISE       1
I__231/I                             InMux                          0              3785   8401  RISE       1
I__231/O                             InMux                        259              4044   8401  RISE       1
M_position_q_esr_2_LC_18_14_1/in0    LogicCell40_SEQ_MODE_1000      0              4044   8401  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__303/I                                          ClkMux                         0              2607  RISE       1
I__303/O                                          ClkMux                       309              2915  RISE       1
M_position_q_esr_2_LC_18_14_1/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_14_5/lcout
Path End         : M_position_q_esr_1_LC_17_14_5/sr
Capture Clock    : M_position_q_esr_1_LC_17_14_5/clk
Setup Constraint : 10000p
Path slack       : 8464p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        793
-------------------------------------   ---- 
End-of-path arrival time (ps)           4248
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_14_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_14_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6346  RISE      12
I__139/I                                 LocalMux                       0              3455   8464  RISE       1
I__139/O                                 LocalMux                     330              3785   8464  RISE       1
I__145/I                                 SRMux                          0              3785   8464  RISE       1
I__145/O                                 SRMux                        463              4248   8464  RISE       1
M_position_q_esr_1_LC_17_14_5/sr         LogicCell40_SEQ_MODE_1000      0              4248   8464  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__301/I                                          ClkMux                         0              2607  RISE       1
I__301/O                                          ClkMux                       309              2915  RISE       1
M_position_q_esr_1_LC_17_14_5/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_14_5/lcout
Path End         : M_position_q_ess_0_LC_17_14_2/sr
Capture Clock    : M_position_q_ess_0_LC_17_14_2/clk
Setup Constraint : 10000p
Path slack       : 8464p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        793
-------------------------------------   ---- 
End-of-path arrival time (ps)           4248
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_14_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_14_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6346  RISE      12
I__139/I                                 LocalMux                       0              3455   8464  RISE       1
I__139/O                                 LocalMux                     330              3785   8464  RISE       1
I__145/I                                 SRMux                          0              3785   8464  RISE       1
I__145/O                                 SRMux                        463              4248   8464  RISE       1
M_position_q_ess_0_LC_17_14_2/sr         LogicCell40_SEQ_MODE_1001      0              4248   8464  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__301/I                                          ClkMux                         0              2607  RISE       1
I__301/O                                          ClkMux                       309              2915  RISE       1
M_position_q_ess_0_LC_17_14_2/clk                 LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_14_5/lcout
Path End         : M_position_q_esr_6_LC_17_14_0/sr
Capture Clock    : M_position_q_esr_6_LC_17_14_0/clk
Setup Constraint : 10000p
Path slack       : 8464p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           12712

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        793
-------------------------------------   ---- 
End-of-path arrival time (ps)           4248
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_14_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_14_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6346  RISE      12
I__139/I                                 LocalMux                       0              3455   8464  RISE       1
I__139/O                                 LocalMux                     330              3785   8464  RISE       1
I__145/I                                 SRMux                          0              3785   8464  RISE       1
I__145/O                                 SRMux                        463              4248   8464  RISE       1
M_position_q_esr_6_LC_17_14_0/sr         LogicCell40_SEQ_MODE_1000      0              4248   8464  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__301/I                                          ClkMux                         0              2607  RISE       1
I__301/O                                          ClkMux                       309              2915  RISE       1
M_position_q_esr_6_LC_17_14_0/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_17_LC_18_21_0/lcout
Path End         : slow_counter.M_count_q_17_LC_18_21_0/in1
Capture Clock    : slow_counter.M_count_q_17_LC_18_21_0/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__311/I                                          ClkMux                         0              2607  RISE       1
I__311/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_17_LC_18_21_0/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_17_LC_18_21_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6458  RISE       2
I__334/I                                    LocalMux                       0              3455   8078  RISE       1
I__334/O                                    LocalMux                     330              3785   8078  RISE       1
I__336/I                                    InMux                          0              3785   8078  RISE       1
I__336/O                                    InMux                        259              4044   8078  RISE       1
slow_counter.M_count_q_17_LC_18_21_0/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__311/I                                          ClkMux                         0              2607  RISE       1
I__311/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_17_LC_18_21_0/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_16_LC_18_20_7/lcout
Path End         : slow_counter.M_count_q_16_LC_18_20_7/in1
Capture Clock    : slow_counter.M_count_q_16_LC_18_20_7/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_16_LC_18_20_7/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_16_LC_18_20_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6507  RISE       2
I__339/I                                    LocalMux                       0              3455   7756  RISE       1
I__339/O                                    LocalMux                     330              3785   7756  RISE       1
I__341/I                                    InMux                          0              3785   7756  RISE       1
I__341/O                                    InMux                        259              4044   7756  RISE       1
slow_counter.M_count_q_16_LC_18_20_7/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_16_LC_18_20_7/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_15_LC_18_20_6/lcout
Path End         : slow_counter.M_count_q_15_LC_18_20_6/in1
Capture Clock    : slow_counter.M_count_q_15_LC_18_20_6/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_15_LC_18_20_6/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_15_LC_18_20_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6591  RISE       2
I__344/I                                    LocalMux                       0              3455   7629  RISE       1
I__344/O                                    LocalMux                     330              3785   7629  RISE       1
I__346/I                                    InMux                          0              3785   7629  RISE       1
I__346/O                                    InMux                        259              4044   7629  RISE       1
slow_counter.M_count_q_15_LC_18_20_6/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_15_LC_18_20_6/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_14_LC_18_20_5/lcout
Path End         : slow_counter.M_count_q_14_LC_18_20_5/in1
Capture Clock    : slow_counter.M_count_q_14_LC_18_20_5/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_14_LC_18_20_5/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_14_LC_18_20_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7089  RISE       2
I__349/I                                    LocalMux                       0              3455   7503  RISE       1
I__349/O                                    LocalMux                     330              3785   7503  RISE       1
I__351/I                                    InMux                          0              3785   7503  RISE       1
I__351/O                                    InMux                        259              4044   7503  RISE       1
slow_counter.M_count_q_14_LC_18_20_5/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_14_LC_18_20_5/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_13_LC_18_20_4/lcout
Path End         : slow_counter.M_count_q_13_LC_18_20_4/in1
Capture Clock    : slow_counter.M_count_q_13_LC_18_20_4/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_13_LC_18_20_4/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_13_LC_18_20_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6122  RISE       2
I__355/I                                    LocalMux                       0              3455   7377  RISE       1
I__355/O                                    LocalMux                     330              3785   7377  RISE       1
I__357/I                                    InMux                          0              3785   7377  RISE       1
I__357/O                                    InMux                        259              4044   7377  RISE       1
slow_counter.M_count_q_13_LC_18_20_4/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_13_LC_18_20_4/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_12_LC_18_20_3/lcout
Path End         : slow_counter.M_count_q_12_LC_18_20_3/in1
Capture Clock    : slow_counter.M_count_q_12_LC_18_20_3/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_12_LC_18_20_3/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_12_LC_18_20_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7054  RISE       2
I__360/I                                    LocalMux                       0              3455   7251  RISE       1
I__360/O                                    LocalMux                     330              3785   7251  RISE       1
I__362/I                                    InMux                          0              3785   7251  RISE       1
I__362/O                                    InMux                        259              4044   7251  RISE       1
slow_counter.M_count_q_12_LC_18_20_3/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_12_LC_18_20_3/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_11_LC_18_20_2/lcout
Path End         : slow_counter.M_count_q_11_LC_18_20_2/in1
Capture Clock    : slow_counter.M_count_q_11_LC_18_20_2/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_11_LC_18_20_2/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_11_LC_18_20_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7047  RISE       2
I__251/I                                    LocalMux                       0              3455   7124  RISE       1
I__251/O                                    LocalMux                     330              3785   7124  RISE       1
I__253/I                                    InMux                          0              3785   7124  RISE       1
I__253/O                                    InMux                        259              4044   7124  RISE       1
slow_counter.M_count_q_11_LC_18_20_2/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_11_LC_18_20_2/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_10_LC_18_20_1/lcout
Path End         : slow_counter.M_count_q_10_LC_18_20_1/in1
Capture Clock    : slow_counter.M_count_q_10_LC_18_20_1/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_10_LC_18_20_1/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_10_LC_18_20_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6444  RISE       2
I__256/I                                    LocalMux                       0              3455   6998  RISE       1
I__256/O                                    LocalMux                     330              3785   6998  RISE       1
I__258/I                                    InMux                          0              3785   6998  RISE       1
I__258/O                                    InMux                        259              4044   6998  RISE       1
slow_counter.M_count_q_10_LC_18_20_1/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_10_LC_18_20_1/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_9_LC_18_20_0/lcout
Path End         : slow_counter.M_count_q_9_LC_18_20_0/in1
Capture Clock    : slow_counter.M_count_q_9_LC_18_20_0/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_9_LC_18_20_0/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_9_LC_18_20_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6374  RISE       2
I__262/I                                   LocalMux                       0              3455   6872  RISE       1
I__262/O                                   LocalMux                     330              3785   6872  RISE       1
I__264/I                                   InMux                          0              3785   6872  RISE       1
I__264/O                                   InMux                        259              4044   6872  RISE       1
slow_counter.M_count_q_9_LC_18_20_0/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_9_LC_18_20_0/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_8_LC_18_19_7/lcout
Path End         : slow_counter.M_count_q_8_LC_18_19_7/in1
Capture Clock    : slow_counter.M_count_q_8_LC_18_19_7/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__309/I                                          ClkMux                         0              2607  RISE       1
I__309/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_8_LC_18_19_7/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_8_LC_18_19_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6051  RISE       2
I__267/I                                   LocalMux                       0              3455   6549  RISE       1
I__267/O                                   LocalMux                     330              3785   6549  RISE       1
I__269/I                                   InMux                          0              3785   6549  RISE       1
I__269/O                                   InMux                        259              4044   6549  RISE       1
slow_counter.M_count_q_8_LC_18_19_7/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__309/I                                          ClkMux                         0              2607  RISE       1
I__309/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_8_LC_18_19_7/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_7_LC_18_19_6/lcout
Path End         : slow_counter.M_count_q_7_LC_18_19_6/in1
Capture Clock    : slow_counter.M_count_q_7_LC_18_19_6/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__309/I                                          ClkMux                         0              2607  RISE       1
I__309/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_7_LC_18_19_6/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_7_LC_18_19_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6423  RISE       2
I__273/I                                   LocalMux                       0              3455   6423  RISE       1
I__273/O                                   LocalMux                     330              3785   6423  RISE       1
I__275/I                                   InMux                          0              3785   6423  RISE       1
I__275/O                                   InMux                        259              4044   6423  RISE       1
slow_counter.M_count_q_7_LC_18_19_6/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__309/I                                          ClkMux                         0              2607  RISE       1
I__309/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_7_LC_18_19_6/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_6_LC_18_19_5/lcout
Path End         : slow_counter.M_count_q_6_LC_18_19_5/in1
Capture Clock    : slow_counter.M_count_q_6_LC_18_19_5/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__309/I                                          ClkMux                         0              2607  RISE       1
I__309/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_6_LC_18_19_5/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_6_LC_18_19_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6297  RISE       2
I__278/I                                   LocalMux                       0              3455   6297  RISE       1
I__278/O                                   LocalMux                     330              3785   6297  RISE       1
I__280/I                                   InMux                          0              3785   6297  RISE       1
I__280/O                                   InMux                        259              4044   6297  RISE       1
slow_counter.M_count_q_6_LC_18_19_5/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__309/I                                          ClkMux                         0              2607  RISE       1
I__309/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_6_LC_18_19_5/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_4_LC_18_19_3/lcout
Path End         : slow_counter.M_count_q_4_LC_18_19_3/in1
Capture Clock    : slow_counter.M_count_q_4_LC_18_19_3/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__309/I                                          ClkMux                         0              2607  RISE       1
I__309/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_4_LC_18_19_3/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_4_LC_18_19_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6016  RISE       2
I__287/I                                   LocalMux                       0              3455   6044  RISE       1
I__287/O                                   LocalMux                     330              3785   6044  RISE       1
I__289/I                                   InMux                          0              3785   6044  RISE       1
I__289/O                                   InMux                        259              4044   6044  RISE       1
slow_counter.M_count_q_4_LC_18_19_3/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__309/I                                          ClkMux                         0              2607  RISE       1
I__309/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_4_LC_18_19_3/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_3_LC_18_19_2/lcout
Path End         : slow_counter.M_count_q_3_LC_18_19_2/in1
Capture Clock    : slow_counter.M_count_q_3_LC_18_19_2/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__309/I                                          ClkMux                         0              2607  RISE       1
I__309/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_3_LC_18_19_2/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_3_LC_18_19_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5918  RISE       2
I__112/I                                   LocalMux                       0              3455   5918  RISE       1
I__112/O                                   LocalMux                     330              3785   5918  RISE       1
I__114/I                                   InMux                          0              3785   5918  RISE       1
I__114/O                                   InMux                        259              4044   5918  RISE       1
slow_counter.M_count_q_3_LC_18_19_2/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__309/I                                          ClkMux                         0              2607  RISE       1
I__309/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_3_LC_18_19_2/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_2_LC_18_19_1/lcout
Path End         : slow_counter.M_count_q_2_LC_18_19_1/in1
Capture Clock    : slow_counter.M_count_q_2_LC_18_19_1/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__309/I                                          ClkMux                         0              2607  RISE       1
I__309/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_2_LC_18_19_1/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_2_LC_18_19_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5792  RISE       2
I__117/I                                   LocalMux                       0              3455   5792  RISE       1
I__117/O                                   LocalMux                     330              3785   5792  RISE       1
I__119/I                                   InMux                          0              3785   5792  RISE       1
I__119/O                                   InMux                        259              4044   5792  RISE       1
slow_counter.M_count_q_2_LC_18_19_1/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__309/I                                          ClkMux                         0              2607  RISE       1
I__309/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_2_LC_18_19_1/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_position_q_ess_0_LC_17_14_2/lcout
Path End         : M_position_q_ess_0_LC_17_14_2/in1
Capture Clock    : M_position_q_ess_0_LC_17_14_2/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__301/I                                          ClkMux                         0              2607  RISE       1
I__301/O                                          ClkMux                       309              2915  RISE       1
M_position_q_ess_0_LC_17_14_2/clk                 LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_position_q_ess_0_LC_17_14_2/lcout  LogicCell40_SEQ_MODE_1001    540              3455   8401  RISE       3
I__67/I                              LocalMux                       0              3455   8401  RISE       1
I__67/O                              LocalMux                     330              3785   8401  RISE       1
I__69/I                              InMux                          0              3785   8471  RISE       1
I__69/O                              InMux                        259              4044   8471  RISE       1
M_position_q_ess_0_LC_17_14_2/in1    LogicCell40_SEQ_MODE_1001      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__301/I                                          ClkMux                         0              2607  RISE       1
I__301/O                                          ClkMux                       309              2915  RISE       1
M_position_q_ess_0_LC_17_14_2/clk                 LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_0_LC_17_19_3/lcout
Path End         : slow_counter.M_count_q_0_LC_17_19_3/in1
Capture Clock    : slow_counter.M_count_q_0_LC_17_19_3/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__306/I                                          ClkMux                         0              2607  RISE       1
I__306/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_0_LC_17_19_3/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_0_LC_17_19_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5343  RISE       4
I__120/I                                   LocalMux                       0              3455   6458  RISE       1
I__120/O                                   LocalMux                     330              3785   6458  RISE       1
I__124/I                                   InMux                          0              3785   8471  RISE       1
I__124/O                                   InMux                        259              4044   8471  RISE       1
slow_counter.M_count_q_0_LC_17_19_3/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__306/I                                          ClkMux                         0              2607  RISE       1
I__306/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_0_LC_17_19_3/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_0_LC_17_19_3/lcout
Path End         : slow_counter.M_count_q_1_LC_18_18_1/in1
Capture Clock    : slow_counter.M_count_q_1_LC_18_18_1/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__306/I                                          ClkMux                         0              2607  RISE       1
I__306/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_0_LC_17_19_3/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_0_LC_17_19_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5343  RISE       4
I__122/I                                   LocalMux                       0              3455   8471  RISE       1
I__122/O                                   LocalMux                     330              3785   8471  RISE       1
I__126/I                                   InMux                          0              3785   8471  RISE       1
I__126/O                                   InMux                        259              4044   8471  RISE       1
slow_counter.M_count_q_1_LC_18_18_1/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__307/I                                          ClkMux                         0              2607  RISE       1
I__307/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_1_LC_18_18_1/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_slow_clock_value_q_LC_17_20_7/lcout
Path End         : slow_counter.M_slow_clock_value_q_LC_17_20_7/in1
Capture Clock    : slow_counter.M_slow_clock_value_q_LC_17_20_7/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__308/I                                          ClkMux                         0              2607  RISE       1
I__308/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_slow_clock_value_q_LC_17_20_7/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_slow_clock_value_q_LC_17_20_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5785  RISE       3
I__239/I                                            LocalMux                       0              3455   8471  RISE       1
I__239/O                                            LocalMux                     330              3785   8471  RISE       1
I__241/I                                            InMux                          0              3785   8471  RISE       1
I__241/O                                            InMux                        259              4044   8471  RISE       1
slow_counter.M_slow_clock_value_q_LC_17_20_7/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__308/I                                          ClkMux                         0              2607  RISE       1
I__308/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_slow_clock_value_q_LC_17_20_7/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_5_LC_18_19_4/lcout
Path End         : slow_counter.M_count_q_5_LC_18_19_4/in1
Capture Clock    : slow_counter.M_count_q_5_LC_18_19_4/clk
Setup Constraint : 10000p
Path slack       : 8471p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           12515

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__309/I                                          ClkMux                         0              2607  RISE       1
I__309/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_5_LC_18_19_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_5_LC_18_19_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6009  RISE       2
I__282/I                                   LocalMux                       0              3455   6171  RISE       1
I__282/O                                   LocalMux                     330              3785   6171  RISE       1
I__284/I                                   InMux                          0              3785   6171  RISE       1
I__284/O                                   InMux                        259              4044   6171  RISE       1
slow_counter.M_count_q_5_LC_18_19_4/in1    LogicCell40_SEQ_MODE_1000      0              4044   8471  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__309/I                                          ClkMux                         0              2607  RISE       1
I__309/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_5_LC_18_19_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_position_q_esr_6_LC_17_14_0/lcout
Path End         : M_position_q_ess_0_LC_17_14_2/in2
Capture Clock    : M_position_q_ess_0_LC_17_14_2/clk
Setup Constraint : 10000p
Path slack       : 8499p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           12543

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__301/I                                          ClkMux                         0              2607  RISE       1
I__301/O                                          ClkMux                       309              2915  RISE       1
M_position_q_esr_6_LC_17_14_0/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_position_q_esr_6_LC_17_14_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   8499  RISE       3
I__203/I                             LocalMux                       0              3455   8499  RISE       1
I__203/O                             LocalMux                     330              3785   8499  RISE       1
I__206/I                             InMux                          0              3785   8499  RISE       1
I__206/O                             InMux                        259              4044   8499  RISE       1
I__209/I                             CascadeMux                     0              4044   8499  RISE       1
I__209/O                             CascadeMux                     0              4044   8499  RISE       1
M_position_q_ess_0_LC_17_14_2/in2    LogicCell40_SEQ_MODE_1001      0              4044   8499  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__301/I                                          ClkMux                         0              2607  RISE       1
I__301/O                                          ClkMux                       309              2915  RISE       1
M_position_q_ess_0_LC_17_14_2/clk                 LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_1_LC_18_18_1/lcout
Path End         : slow_counter.M_count_q_1_LC_18_18_1/in3
Capture Clock    : slow_counter.M_count_q_1_LC_18_18_1/clk
Setup Constraint : 10000p
Path slack       : 8598p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__307/I                                          ClkMux                         0              2607  RISE       1
I__307/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_1_LC_18_18_1/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_1_LC_18_18_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5666  RISE       3
I__131/I                                   LocalMux                       0              3455   8597  RISE       1
I__131/O                                   LocalMux                     330              3785   8597  RISE       1
I__134/I                                   InMux                          0              3785   8597  RISE       1
I__134/O                                   InMux                        259              4044   8597  RISE       1
slow_counter.M_count_q_1_LC_18_18_1/in3    LogicCell40_SEQ_MODE_1000      0              4044   8597  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__307/I                                          ClkMux                         0              2607  RISE       1
I__307/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_1_LC_18_18_1/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_position_q_esr_3_LC_17_16_0/lcout
Path End         : M_position_q_esr_4_LC_17_16_6/in3
Capture Clock    : M_position_q_esr_4_LC_17_16_6/clk
Setup Constraint : 10000p
Path slack       : 8598p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__304/I                                          ClkMux                         0              2607  RISE       1
I__304/O                                          ClkMux                       309              2915  RISE       1
M_position_q_esr_3_LC_17_16_0/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_position_q_esr_3_LC_17_16_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7693  RISE       3
I__98/I                              LocalMux                       0              3455   8597  RISE       1
I__98/O                              LocalMux                     330              3785   8597  RISE       1
I__101/I                             InMux                          0              3785   8597  RISE       1
I__101/O                             InMux                        259              4044   8597  RISE       1
M_position_q_esr_4_LC_17_16_6/in3    LogicCell40_SEQ_MODE_1000      0              4044   8597  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__304/I                                          ClkMux                         0              2607  RISE       1
I__304/O                                          ClkMux                       309              2915  RISE       1
M_position_q_esr_4_LC_17_16_6/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_1_LC_16_14_3/lcout
Path End         : reset_cond.M_stage_q_2_LC_16_14_2/in3
Capture Clock    : reset_cond.M_stage_q_2_LC_16_14_2/clk
Setup Constraint : 10000p
Path slack       : 8598p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_1_LC_16_14_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_1_LC_16_14_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   8597  RISE       1
I__87/I                                  LocalMux                       0              3455   8597  RISE       1
I__87/O                                  LocalMux                     330              3785   8597  RISE       1
I__88/I                                  InMux                          0              3785   8597  RISE       1
I__88/O                                  InMux                        259              4044   8597  RISE       1
reset_cond.M_stage_q_2_LC_16_14_2/in3    LogicCell40_SEQ_MODE_1000      0              4044   8597  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_2_LC_16_14_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_2_LC_16_14_2/lcout
Path End         : reset_cond.M_stage_q_3_LC_16_14_5/in3
Capture Clock    : reset_cond.M_stage_q_3_LC_16_14_5/clk
Setup Constraint : 10000p
Path slack       : 8598p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_2_LC_16_14_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_2_LC_16_14_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   8597  RISE       1
I__77/I                                  LocalMux                       0              3455   8597  RISE       1
I__77/O                                  LocalMux                     330              3785   8597  RISE       1
I__78/I                                  InMux                          0              3785   8597  RISE       1
I__78/O                                  InMux                        259              4044   8597  RISE       1
reset_cond.M_stage_q_3_LC_16_14_5/in3    LogicCell40_SEQ_MODE_1000      0              4044   8597  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_14_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_0_LC_16_14_0/lcout
Path End         : reset_cond.M_stage_q_1_LC_16_14_3/in3
Capture Clock    : reset_cond.M_stage_q_1_LC_16_14_3/clk
Setup Constraint : 10000p
Path slack       : 8598p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_0_LC_16_14_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_0_LC_16_14_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   8597  RISE       1
I__89/I                                  LocalMux                       0              3455   8597  RISE       1
I__89/O                                  LocalMux                     330              3785   8597  RISE       1
I__90/I                                  InMux                          0              3785   8597  RISE       1
I__90/O                                  InMux                        259              4044   8597  RISE       1
reset_cond.M_stage_q_1_LC_16_14_3/in3    LogicCell40_SEQ_MODE_1000      0              4044   8597  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_1_LC_16_14_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_position_q_esr_4_LC_17_16_6/lcout
Path End         : M_position_q_esr_5_LC_18_16_7/in3
Capture Clock    : M_position_q_esr_5_LC_18_16_7/clk
Setup Constraint : 10000p
Path slack       : 8598p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__304/I                                          ClkMux                         0              2607  RISE       1
I__304/O                                          ClkMux                       309              2915  RISE       1
M_position_q_esr_4_LC_17_16_6/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_position_q_esr_4_LC_17_16_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   7559  RISE       3
I__188/I                             LocalMux                       0              3455   8597  RISE       1
I__188/O                             LocalMux                     330              3785   8597  RISE       1
I__191/I                             InMux                          0              3785   8597  RISE       1
I__191/O                             InMux                        259              4044   8597  RISE       1
M_position_q_esr_5_LC_18_16_7/in3    LogicCell40_SEQ_MODE_1000      0              4044   8597  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__305/I                                          ClkMux                         0              2607  RISE       1
I__305/O                                          ClkMux                       309              2915  RISE       1
M_position_q_esr_5_LC_18_16_7/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_position_q_esr_6_LC_17_14_0/lcout
Path End         : M_position_q_esr_7_LC_18_14_2/in3
Capture Clock    : M_position_q_esr_7_LC_18_14_2/clk
Setup Constraint : 10000p
Path slack       : 8598p

Capture Clock Arrival Time (clk_0:R#2)   10000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           12642

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__301/I                                          ClkMux                         0              2607  RISE       1
I__301/O                                          ClkMux                       309              2915  RISE       1
M_position_q_esr_6_LC_17_14_0/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_position_q_esr_6_LC_17_14_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   8499  RISE       3
I__204/I                             LocalMux                       0              3455   8597  RISE       1
I__204/O                             LocalMux                     330              3785   8597  RISE       1
I__207/I                             InMux                          0              3785   8597  RISE       1
I__207/O                             InMux                        259              4044   8597  RISE       1
M_position_q_esr_7_LC_18_14_2/in3    LogicCell40_SEQ_MODE_1000      0              4044   8597  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__303/I                                          ClkMux                         0              2607  RISE       1
I__303/O                                          ClkMux                       309              2915  RISE       1
M_position_q_esr_7_LC_18_14_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_n
Path End         : reset_cond.M_stage_q_0_LC_16_14_0/in3
Capture Clock    : reset_cond.M_stage_q_0_LC_16_14_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (clk_0:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -217
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3108
---------------------------------------   ---- 
End-of-path arrival time (ps)             3108
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_n                                  cu_top_0                       0                 0   +INF  RISE       1
rst_n_ibuf_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  RISE       1
rst_n_ibuf_iopad/DOUT                  IO_PAD                       590               590   +INF  RISE       1
rst_n_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_n_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__79/I                                Odrv12                         0              1053   +INF  FALL       1
I__79/O                                Odrv12                       540              1593   +INF  FALL       1
I__80/I                                Span12Mux_v                    0              1593   +INF  FALL       1
I__80/O                                Span12Mux_v                  540              2133   +INF  FALL       1
I__81/I                                Sp12to4                        0              2133   +INF  FALL       1
I__81/O                                Sp12to4                      449              2582   +INF  FALL       1
I__82/I                                LocalMux                       0              2582   +INF  FALL       1
I__82/O                                LocalMux                     309              2890   +INF  FALL       1
I__83/I                                InMux                          0              2890   +INF  FALL       1
I__83/O                                InMux                        217              3108   +INF  FALL       1
reset_cond.M_stage_q_0_LC_16_14_0/in3  LogicCell40_SEQ_MODE_1000      0              3108   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_0_LC_16_14_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_n
Path End         : reset_cond.M_stage_q_1_LC_16_14_3/in0
Capture Clock    : reset_cond.M_stage_q_1_LC_16_14_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (clk_0:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3058
---------------------------------------   ---- 
End-of-path arrival time (ps)             3058
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_n                                  cu_top_0                       0                 0   +INF  FALL       1
rst_n_ibuf_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  FALL       1
rst_n_ibuf_iopad/DOUT                  IO_PAD                       540               540   +INF  FALL       1
rst_n_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
rst_n_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001       463              1003   +INF  FALL       1
I__79/I                                Odrv12                         0              1003   +INF  FALL       1
I__79/O                                Odrv12                       540              1543   +INF  FALL       1
I__80/I                                Span12Mux_v                    0              1543   +INF  FALL       1
I__80/O                                Span12Mux_v                  540              2083   +INF  FALL       1
I__81/I                                Sp12to4                        0              2083   +INF  FALL       1
I__81/O                                Sp12to4                      449              2532   +INF  FALL       1
I__82/I                                LocalMux                       0              2532   +INF  FALL       1
I__82/O                                LocalMux                     309              2840   +INF  FALL       1
I__84/I                                InMux                          0              2840   +INF  FALL       1
I__84/O                                InMux                        217              3058   +INF  FALL       1
reset_cond.M_stage_q_1_LC_16_14_3/in0  LogicCell40_SEQ_MODE_1000      0              3058   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_1_LC_16_14_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : usb_rx
Path End         : usb_tx
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6815
---------------------------------------   ---- 
End-of-path arrival time (ps)             6815
 
Data path
pin name                          model name              delay  cumulative delay  slack  edge  Fanout
--------------------------------  ----------------------  -----  ----------------  -----  ----  ------
usb_rx                            cu_top_0                    0                 0   +INF  RISE       1
usb_rx_ibuf_iopad/PACKAGEPIN:in   IO_PAD                      0                 0   +INF  RISE       1
usb_rx_ibuf_iopad/DOUT            IO_PAD                    590               590   +INF  RISE       1
usb_rx_ibuf_preio/PADIN           PRE_IO_PIN_TYPE_000001      0               590   +INF  RISE       1
usb_rx_ibuf_preio/DIN0            PRE_IO_PIN_TYPE_000001    463              1053   +INF  FALL       1
I__61/I                           Odrv12                      0              1053   +INF  FALL       1
I__61/O                           Odrv12                    540              1593   +INF  FALL       1
I__62/I                           Span12Mux_s0_v              0              1593   +INF  FALL       1
I__62/O                           Span12Mux_s0_v            105              1698   +INF  FALL       1
I__63/I                           LocalMux                    0              1698   +INF  FALL       1
I__63/O                           LocalMux                  309              2007   +INF  FALL       1
I__64/I                           IoInMux                     0              2007   +INF  FALL       1
I__64/O                           IoInMux                   217              2224   +INF  FALL       1
usb_tx_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001      0              2224   +INF  FALL       1
usb_tx_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001   2237              4461   +INF  FALL       1
usb_tx_obuf_iopad/DIN             IO_PAD                      0              4461   +INF  FALL       1
usb_tx_obuf_iopad/PACKAGEPIN:out  IO_PAD                   2353              6815   +INF  FALL       1
usb_tx                            cu_top_0                    0              6815   +INF  FALL       1


++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_position_q_esr_5_LC_18_16_7/lcout
Path End         : led[5]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        7256
-------------------------------------   ----- 
End-of-path arrival time (ps)           10711
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__305/I                                          ClkMux                         0              2607  RISE       1
I__305/O                                          ClkMux                       309              2915  RISE       1
M_position_q_esr_5_LC_18_16_7/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_position_q_esr_5_LC_18_16_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       3
I__176/I                             Odrv12                         0              3455   +INF  RISE       1
I__176/O                             Odrv12                       491              3946   +INF  RISE       1
I__179/I                             Span12Mux_h                    0              3946   +INF  RISE       1
I__179/O                             Span12Mux_h                  491              4437   +INF  RISE       1
I__182/I                             Span12Mux_v                    0              4437   +INF  RISE       1
I__182/O                             Span12Mux_v                  491              4928   +INF  RISE       1
I__183/I                             Sp12to4                        0              4928   +INF  RISE       1
I__183/O                             Sp12to4                      428              5356   +INF  RISE       1
I__184/I                             Span4Mux_s1_h                  0              5356   +INF  RISE       1
I__184/O                             Span4Mux_s1_h                175              5531   +INF  RISE       1
I__185/I                             LocalMux                       0              5531   +INF  RISE       1
I__185/O                             LocalMux                     330              5861   +INF  RISE       1
I__186/I                             IoInMux                        0              5861   +INF  RISE       1
I__186/O                             IoInMux                      259              6120   +INF  RISE       1
led_obuf_5_preio/DOUT0               PRE_IO_PIN_TYPE_011001         0              6120   +INF  RISE       1
led_obuf_5_preio/PADOUT              PRE_IO_PIN_TYPE_011001      2237              8358   +INF  FALL       1
led_obuf_5_iopad/DIN                 IO_PAD                         0              8358   +INF  FALL       1
led_obuf_5_iopad/PACKAGEPIN:out      IO_PAD                      2353             10711   +INF  FALL       1
led[5]                               cu_top_0                       0             10711   +INF  FALL       1


++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_position_q_esr_7_LC_18_14_2/lcout
Path End         : led[7]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       6505
-------------------------------------   ---- 
End-of-path arrival time (ps)           9960
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__303/I                                          ClkMux                         0              2607  RISE       1
I__303/O                                          ClkMux                       309              2915  RISE       1
M_position_q_esr_7_LC_18_14_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_position_q_esr_7_LC_18_14_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       1
I__198/I                             Odrv12                         0              3455   +INF  RISE       1
I__198/O                             Odrv12                       491              3946   +INF  RISE       1
I__199/I                             Span12Mux_v                    0              3946   +INF  RISE       1
I__199/O                             Span12Mux_v                  491              4437   +INF  RISE       1
I__200/I                             Span12Mux_s8_h                 0              4437   +INF  RISE       1
I__200/O                             Span12Mux_s8_h               344              4781   +INF  RISE       1
I__201/I                             LocalMux                       0              4781   +INF  RISE       1
I__201/O                             LocalMux                     330              5110   +INF  RISE       1
I__202/I                             IoInMux                        0              5110   +INF  RISE       1
I__202/O                             IoInMux                      259              5370   +INF  RISE       1
led_obuf_7_preio/DOUT0               PRE_IO_PIN_TYPE_011001         0              5370   +INF  RISE       1
led_obuf_7_preio/PADOUT              PRE_IO_PIN_TYPE_011001      2237              7607   +INF  FALL       1
led_obuf_7_iopad/DIN                 IO_PAD                         0              7607   +INF  FALL       1
led_obuf_7_iopad/PACKAGEPIN:out      IO_PAD                      2353              9960   +INF  FALL       1
led[7]                               cu_top_0                       0              9960   +INF  FALL       1


++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_position_q_esr_2_LC_18_14_1/lcout
Path End         : led[2]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        7186
-------------------------------------   ----- 
End-of-path arrival time (ps)           10641
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__303/I                                          ClkMux                         0              2607  RISE       1
I__303/O                                          ClkMux                       309              2915  RISE       1
M_position_q_esr_2_LC_18_14_1/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_position_q_esr_2_LC_18_14_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       3
I__217/I                             Odrv12                         0              3455   +INF  RISE       1
I__217/O                             Odrv12                       491              3946   +INF  RISE       1
I__220/I                             Span12Mux_h                    0              3946   +INF  RISE       1
I__220/O                             Span12Mux_h                  491              4437   +INF  RISE       1
I__222/I                             Span12Mux_s10_v                0              4437   +INF  RISE       1
I__222/O                             Span12Mux_s10_v              393              4830   +INF  RISE       1
I__223/I                             Sp12to4                        0              4830   +INF  RISE       1
I__223/O                             Sp12to4                      428              5258   +INF  RISE       1
I__224/I                             Span4Mux_s2_h                  0              5258   +INF  RISE       1
I__224/O                             Span4Mux_s2_h                203              5461   +INF  RISE       1
I__225/I                             LocalMux                       0              5461   +INF  RISE       1
I__225/O                             LocalMux                     330              5791   +INF  RISE       1
I__226/I                             IoInMux                        0              5791   +INF  RISE       1
I__226/O                             IoInMux                      259              6050   +INF  RISE       1
led_obuf_2_preio/DOUT0               PRE_IO_PIN_TYPE_011001         0              6050   +INF  RISE       1
led_obuf_2_preio/PADOUT              PRE_IO_PIN_TYPE_011001      2237              8287   +INF  FALL       1
led_obuf_2_iopad/DIN                 IO_PAD                         0              8287   +INF  FALL       1
led_obuf_2_iopad/PACKAGEPIN:out      IO_PAD                      2353             10641   +INF  FALL       1
led[2]                               cu_top_0                       0             10641   +INF  FALL       1


++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_position_q_esr_4_LC_17_16_6/lcout
Path End         : led[4]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        7200
-------------------------------------   ----- 
End-of-path arrival time (ps)           10655
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__304/I                                          ClkMux                         0              2607  RISE       1
I__304/O                                          ClkMux                       309              2915  RISE       1
M_position_q_esr_4_LC_17_16_6/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_position_q_esr_4_LC_17_16_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       3
I__189/I                             Odrv12                         0              3455   +INF  RISE       1
I__189/O                             Odrv12                       491              3946   +INF  RISE       1
I__192/I                             Span12Mux_h                    0              3946   +INF  RISE       1
I__192/O                             Span12Mux_h                  491              4437   +INF  RISE       1
I__193/I                             Span12Mux_s9_v                 0              4437   +INF  RISE       1
I__193/O                             Span12Mux_s9_v               379              4816   +INF  RISE       1
I__194/I                             Sp12to4                        0              4816   +INF  RISE       1
I__194/O                             Sp12to4                      428              5244   +INF  RISE       1
I__195/I                             Span4Mux_s3_h                  0              5244   +INF  RISE       1
I__195/O                             Span4Mux_s3_h                231              5475   +INF  RISE       1
I__196/I                             LocalMux                       0              5475   +INF  RISE       1
I__196/O                             LocalMux                     330              5805   +INF  RISE       1
I__197/I                             IoInMux                        0              5805   +INF  RISE       1
I__197/O                             IoInMux                      259              6064   +INF  RISE       1
led_obuf_4_preio/DOUT0               PRE_IO_PIN_TYPE_011001         0              6064   +INF  RISE       1
led_obuf_4_preio/PADOUT              PRE_IO_PIN_TYPE_011001      2237              8302   +INF  FALL       1
led_obuf_4_iopad/DIN                 IO_PAD                         0              8302   +INF  FALL       1
led_obuf_4_iopad/PACKAGEPIN:out      IO_PAD                      2353             10655   +INF  FALL       1
led[4]                               cu_top_0                       0             10655   +INF  FALL       1


++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_position_q_esr_3_LC_17_16_0/lcout
Path End         : led[3]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        7165
-------------------------------------   ----- 
End-of-path arrival time (ps)           10620
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__304/I                                          ClkMux                         0              2607  RISE       1
I__304/O                                          ClkMux                       309              2915  RISE       1
M_position_q_esr_3_LC_17_16_0/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_position_q_esr_3_LC_17_16_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       3
I__99/I                              Odrv12                         0              3455   +INF  RISE       1
I__99/O                              Odrv12                       491              3946   +INF  RISE       1
I__102/I                             Span12Mux_v                    0              3946   +INF  RISE       1
I__102/O                             Span12Mux_v                  491              4437   +INF  RISE       1
I__103/I                             Span12Mux_s7_h                 0              4437   +INF  RISE       1
I__103/O                             Span12Mux_s7_h               288              4725   +INF  RISE       1
I__104/I                             Sp12to4                        0              4725   +INF  RISE       1
I__104/O                             Sp12to4                      428              5152   +INF  RISE       1
I__105/I                             IoSpan4Mux                     0              5152   +INF  RISE       1
I__105/O                             IoSpan4Mux                   288              5440   +INF  RISE       1
I__106/I                             LocalMux                       0              5440   +INF  RISE       1
I__106/O                             LocalMux                     330              5770   +INF  RISE       1
I__107/I                             IoInMux                        0              5770   +INF  RISE       1
I__107/O                             IoInMux                      259              6029   +INF  RISE       1
led_obuf_3_preio/DOUT0               PRE_IO_PIN_TYPE_011001         0              6029   +INF  RISE       1
led_obuf_3_preio/PADOUT              PRE_IO_PIN_TYPE_011001      2237              8266   +INF  FALL       1
led_obuf_3_iopad/DIN                 IO_PAD                         0              8266   +INF  FALL       1
led_obuf_3_iopad/PACKAGEPIN:out      IO_PAD                      2353             10620   +INF  FALL       1
led[3]                               cu_top_0                       0             10620   +INF  FALL       1


++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_position_q_esr_1_LC_17_14_5/lcout
Path End         : led[1]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        7052
-------------------------------------   ----- 
End-of-path arrival time (ps)           10507
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__301/I                                          ClkMux                         0              2607  RISE       1
I__301/O                                          ClkMux                       309              2915  RISE       1
M_position_q_esr_1_LC_17_14_5/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_position_q_esr_1_LC_17_14_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       3
I__229/I                             Odrv12                         0              3455   +INF  RISE       1
I__229/O                             Odrv12                       491              3946   +INF  RISE       1
I__232/I                             Span12Mux_h                    0              3946   +INF  RISE       1
I__232/O                             Span12Mux_h                  491              4437   +INF  RISE       1
I__233/I                             Sp12to4                        0              4437   +INF  RISE       1
I__233/O                             Sp12to4                      428              4865   +INF  RISE       1
I__234/I                             Span4Mux_s1_h                  0              4865   +INF  RISE       1
I__234/O                             Span4Mux_s1_h                175              5040   +INF  RISE       1
I__235/I                             IoSpan4Mux                     0              5040   +INF  RISE       1
I__235/O                             IoSpan4Mux                   288              5328   +INF  RISE       1
I__236/I                             LocalMux                       0              5328   +INF  RISE       1
I__236/O                             LocalMux                     330              5657   +INF  RISE       1
I__237/I                             IoInMux                        0              5657   +INF  RISE       1
I__237/O                             IoInMux                      259              5917   +INF  RISE       1
led_obuf_1_preio/DOUT0               PRE_IO_PIN_TYPE_011001         0              5917   +INF  RISE       1
led_obuf_1_preio/PADOUT              PRE_IO_PIN_TYPE_011001      2237              8154   +INF  FALL       1
led_obuf_1_iopad/DIN                 IO_PAD                         0              8154   +INF  FALL       1
led_obuf_1_iopad/PACKAGEPIN:out      IO_PAD                      2353             10507   +INF  FALL       1
led[1]                               cu_top_0                       0             10507   +INF  FALL       1


++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_position_q_ess_0_LC_17_14_2/lcout
Path End         : led[0]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        7235
-------------------------------------   ----- 
End-of-path arrival time (ps)           10690
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__301/I                                          ClkMux                         0              2607  RISE       1
I__301/O                                          ClkMux                       309              2915  RISE       1
M_position_q_ess_0_LC_17_14_2/clk                 LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_position_q_ess_0_LC_17_14_2/lcout  LogicCell40_SEQ_MODE_1001    540              3455   +INF  RISE       3
I__68/I                              Odrv12                         0              3455   +INF  RISE       1
I__68/O                              Odrv12                       491              3946   +INF  RISE       1
I__71/I                              Span12Mux_h                    0              3946   +INF  RISE       1
I__71/O                              Span12Mux_h                  491              4437   +INF  RISE       1
I__72/I                              Span12Mux_s11_v                0              4437   +INF  RISE       1
I__72/O                              Span12Mux_s11_v              414              4851   +INF  RISE       1
I__73/I                              Sp12to4                        0              4851   +INF  RISE       1
I__73/O                              Sp12to4                      428              5279   +INF  RISE       1
I__74/I                              Span4Mux_s3_h                  0              5279   +INF  RISE       1
I__74/O                              Span4Mux_s3_h                231              5510   +INF  RISE       1
I__75/I                              LocalMux                       0              5510   +INF  RISE       1
I__75/O                              LocalMux                     330              5840   +INF  RISE       1
I__76/I                              IoInMux                        0              5840   +INF  RISE       1
I__76/O                              IoInMux                      259              6099   +INF  RISE       1
led_obuf_0_preio/DOUT0               PRE_IO_PIN_TYPE_011001         0              6099   +INF  RISE       1
led_obuf_0_preio/PADOUT              PRE_IO_PIN_TYPE_011001      2237              8337   +INF  FALL       1
led_obuf_0_iopad/DIN                 IO_PAD                         0              8337   +INF  FALL       1
led_obuf_0_iopad/PACKAGEPIN:out      IO_PAD                      2353             10690   +INF  FALL       1
led[0]                               cu_top_0                       0             10690   +INF  FALL       1


++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_position_q_esr_6_LC_17_14_0/lcout
Path End         : led[6]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        7165
-------------------------------------   ----- 
End-of-path arrival time (ps)           10620
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__301/I                                          ClkMux                         0              2607  RISE       1
I__301/O                                          ClkMux                       309              2915  RISE       1
M_position_q_esr_6_LC_17_14_0/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_position_q_esr_6_LC_17_14_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       3
I__205/I                             Odrv12                         0              3455   +INF  RISE       1
I__205/O                             Odrv12                       491              3946   +INF  RISE       1
I__208/I                             Span12Mux_v                    0              3946   +INF  RISE       1
I__208/O                             Span12Mux_v                  491              4437   +INF  RISE       1
I__210/I                             Span12Mux_s7_h                 0              4437   +INF  RISE       1
I__210/O                             Span12Mux_s7_h               288              4725   +INF  RISE       1
I__211/I                             Sp12to4                        0              4725   +INF  RISE       1
I__211/O                             Sp12to4                      428              5152   +INF  RISE       1
I__212/I                             IoSpan4Mux                     0              5152   +INF  RISE       1
I__212/O                             IoSpan4Mux                   288              5440   +INF  RISE       1
I__213/I                             LocalMux                       0              5440   +INF  RISE       1
I__213/O                             LocalMux                     330              5770   +INF  RISE       1
I__214/I                             IoInMux                        0              5770   +INF  RISE       1
I__214/O                             IoInMux                      259              6029   +INF  RISE       1
led_obuf_6_preio/DOUT0               PRE_IO_PIN_TYPE_011001         0              6029   +INF  RISE       1
led_obuf_6_preio/PADOUT              PRE_IO_PIN_TYPE_011001      2237              8266   +INF  FALL       1
led_obuf_6_iopad/DIN                 IO_PAD                         0              8266   +INF  FALL       1
led_obuf_6_iopad/PACKAGEPIN:out      IO_PAD                      2353             10620   +INF  FALL       1
led[6]                               cu_top_0                       0             10620   +INF  FALL       1


++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_n
Path End         : reset_cond.M_stage_q_2_LC_16_14_2/in1
Capture Clock    : reset_cond.M_stage_q_2_LC_16_14_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (clk_0:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -379
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3108
---------------------------------------   ---- 
End-of-path arrival time (ps)             3108
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_n                                  cu_top_0                       0                 0   +INF  RISE       1
rst_n_ibuf_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  RISE       1
rst_n_ibuf_iopad/DOUT                  IO_PAD                       590               590   +INF  RISE       1
rst_n_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_n_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__79/I                                Odrv12                         0              1053   +INF  FALL       1
I__79/O                                Odrv12                       540              1593   +INF  FALL       1
I__80/I                                Span12Mux_v                    0              1593   +INF  FALL       1
I__80/O                                Span12Mux_v                  540              2133   +INF  FALL       1
I__81/I                                Sp12to4                        0              2133   +INF  FALL       1
I__81/O                                Sp12to4                      449              2582   +INF  FALL       1
I__82/I                                LocalMux                       0              2582   +INF  FALL       1
I__82/O                                LocalMux                     309              2890   +INF  FALL       1
I__85/I                                InMux                          0              2890   +INF  FALL       1
I__85/O                                InMux                        217              3108   +INF  FALL       1
reset_cond.M_stage_q_2_LC_16_14_2/in1  LogicCell40_SEQ_MODE_1000      0              3108   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_2_LC_16_14_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_n
Path End         : reset_cond.M_stage_q_3_LC_16_14_5/in0
Capture Clock    : reset_cond.M_stage_q_3_LC_16_14_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (clk_0:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3108
---------------------------------------   ---- 
End-of-path arrival time (ps)             3108
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_n                                  cu_top_0                       0                 0   +INF  RISE       1
rst_n_ibuf_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  RISE       1
rst_n_ibuf_iopad/DOUT                  IO_PAD                       590               590   +INF  RISE       1
rst_n_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_n_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__79/I                                Odrv12                         0              1053   +INF  FALL       1
I__79/O                                Odrv12                       540              1593   +INF  FALL       1
I__80/I                                Span12Mux_v                    0              1593   +INF  FALL       1
I__80/O                                Span12Mux_v                  540              2133   +INF  FALL       1
I__81/I                                Sp12to4                        0              2133   +INF  FALL       1
I__81/O                                Sp12to4                      449              2582   +INF  FALL       1
I__82/I                                LocalMux                       0              2582   +INF  FALL       1
I__82/O                                LocalMux                     309              2890   +INF  FALL       1
I__86/I                                InMux                          0              2890   +INF  FALL       1
I__86/O                                InMux                        217              3108   +INF  FALL       1
reset_cond.M_stage_q_3_LC_16_14_5/in0  LogicCell40_SEQ_MODE_1000      0              3108   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_14_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1


===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_18_LC_18_21_1/lcout
Path End         : slow_counter.M_count_q_18_LC_18_21_1/in0
Capture Clock    : slow_counter.M_count_q_18_LC_18_21_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__311/I                                          ClkMux                         0              2607  RISE       1
I__311/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_18_LC_18_21_1/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_18_LC_18_21_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__313/I                                    LocalMux                       0              3455   1066  FALL       1
I__313/O                                    LocalMux                     309              3764   1066  FALL       1
I__315/I                                    InMux                          0              3764   1066  FALL       1
I__315/O                                    InMux                        217              3981   1066  FALL       1
slow_counter.M_count_q_18_LC_18_21_1/in0    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__311/I                                          ClkMux                         0              2607  RISE       1
I__311/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_18_LC_18_21_1/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_17_LC_18_21_0/lcout
Path End         : slow_counter.M_count_q_17_LC_18_21_0/in1
Capture Clock    : slow_counter.M_count_q_17_LC_18_21_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__311/I                                          ClkMux                         0              2607  RISE       1
I__311/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_17_LC_18_21_0/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_17_LC_18_21_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__334/I                                    LocalMux                       0              3455   1066  FALL       1
I__334/O                                    LocalMux                     309              3764   1066  FALL       1
I__336/I                                    InMux                          0              3764   1066  FALL       1
I__336/O                                    InMux                        217              3981   1066  FALL       1
slow_counter.M_count_q_17_LC_18_21_0/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__311/I                                          ClkMux                         0              2607  RISE       1
I__311/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_17_LC_18_21_0/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_16_LC_18_20_7/lcout
Path End         : slow_counter.M_count_q_16_LC_18_20_7/in1
Capture Clock    : slow_counter.M_count_q_16_LC_18_20_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_16_LC_18_20_7/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_16_LC_18_20_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__339/I                                    LocalMux                       0              3455   1066  FALL       1
I__339/O                                    LocalMux                     309              3764   1066  FALL       1
I__341/I                                    InMux                          0              3764   1066  FALL       1
I__341/O                                    InMux                        217              3981   1066  FALL       1
slow_counter.M_count_q_16_LC_18_20_7/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_16_LC_18_20_7/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_15_LC_18_20_6/lcout
Path End         : slow_counter.M_count_q_15_LC_18_20_6/in1
Capture Clock    : slow_counter.M_count_q_15_LC_18_20_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_15_LC_18_20_6/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_15_LC_18_20_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__344/I                                    LocalMux                       0              3455   1066  FALL       1
I__344/O                                    LocalMux                     309              3764   1066  FALL       1
I__346/I                                    InMux                          0              3764   1066  FALL       1
I__346/O                                    InMux                        217              3981   1066  FALL       1
slow_counter.M_count_q_15_LC_18_20_6/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_15_LC_18_20_6/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_14_LC_18_20_5/lcout
Path End         : slow_counter.M_count_q_14_LC_18_20_5/in1
Capture Clock    : slow_counter.M_count_q_14_LC_18_20_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_14_LC_18_20_5/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_14_LC_18_20_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__349/I                                    LocalMux                       0              3455   1066  FALL       1
I__349/O                                    LocalMux                     309              3764   1066  FALL       1
I__351/I                                    InMux                          0              3764   1066  FALL       1
I__351/O                                    InMux                        217              3981   1066  FALL       1
slow_counter.M_count_q_14_LC_18_20_5/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_14_LC_18_20_5/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_13_LC_18_20_4/lcout
Path End         : slow_counter.M_count_q_13_LC_18_20_4/in1
Capture Clock    : slow_counter.M_count_q_13_LC_18_20_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_13_LC_18_20_4/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_13_LC_18_20_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__355/I                                    LocalMux                       0              3455   1066  FALL       1
I__355/O                                    LocalMux                     309              3764   1066  FALL       1
I__357/I                                    InMux                          0              3764   1066  FALL       1
I__357/O                                    InMux                        217              3981   1066  FALL       1
slow_counter.M_count_q_13_LC_18_20_4/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_13_LC_18_20_4/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_12_LC_18_20_3/lcout
Path End         : slow_counter.M_count_q_12_LC_18_20_3/in1
Capture Clock    : slow_counter.M_count_q_12_LC_18_20_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_12_LC_18_20_3/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_12_LC_18_20_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__360/I                                    LocalMux                       0              3455   1066  FALL       1
I__360/O                                    LocalMux                     309              3764   1066  FALL       1
I__362/I                                    InMux                          0              3764   1066  FALL       1
I__362/O                                    InMux                        217              3981   1066  FALL       1
slow_counter.M_count_q_12_LC_18_20_3/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_12_LC_18_20_3/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_11_LC_18_20_2/lcout
Path End         : slow_counter.M_count_q_11_LC_18_20_2/in1
Capture Clock    : slow_counter.M_count_q_11_LC_18_20_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_11_LC_18_20_2/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_11_LC_18_20_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__251/I                                    LocalMux                       0              3455   1066  FALL       1
I__251/O                                    LocalMux                     309              3764   1066  FALL       1
I__253/I                                    InMux                          0              3764   1066  FALL       1
I__253/O                                    InMux                        217              3981   1066  FALL       1
slow_counter.M_count_q_11_LC_18_20_2/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_11_LC_18_20_2/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_10_LC_18_20_1/lcout
Path End         : slow_counter.M_count_q_10_LC_18_20_1/in1
Capture Clock    : slow_counter.M_count_q_10_LC_18_20_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_10_LC_18_20_1/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_10_LC_18_20_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__256/I                                    LocalMux                       0              3455   1066  FALL       1
I__256/O                                    LocalMux                     309              3764   1066  FALL       1
I__258/I                                    InMux                          0              3764   1066  FALL       1
I__258/O                                    InMux                        217              3981   1066  FALL       1
slow_counter.M_count_q_10_LC_18_20_1/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_10_LC_18_20_1/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_9_LC_18_20_0/lcout
Path End         : slow_counter.M_count_q_9_LC_18_20_0/in1
Capture Clock    : slow_counter.M_count_q_9_LC_18_20_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_9_LC_18_20_0/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_9_LC_18_20_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__262/I                                   LocalMux                       0              3455   1066  FALL       1
I__262/O                                   LocalMux                     309              3764   1066  FALL       1
I__264/I                                   InMux                          0              3764   1066  FALL       1
I__264/O                                   InMux                        217              3981   1066  FALL       1
slow_counter.M_count_q_9_LC_18_20_0/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_9_LC_18_20_0/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_8_LC_18_19_7/lcout
Path End         : slow_counter.M_count_q_8_LC_18_19_7/in1
Capture Clock    : slow_counter.M_count_q_8_LC_18_19_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__309/I                                          ClkMux                         0              2607  RISE       1
I__309/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_8_LC_18_19_7/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_8_LC_18_19_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__267/I                                   LocalMux                       0              3455   1066  FALL       1
I__267/O                                   LocalMux                     309              3764   1066  FALL       1
I__269/I                                   InMux                          0              3764   1066  FALL       1
I__269/O                                   InMux                        217              3981   1066  FALL       1
slow_counter.M_count_q_8_LC_18_19_7/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__309/I                                          ClkMux                         0              2607  RISE       1
I__309/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_8_LC_18_19_7/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_7_LC_18_19_6/lcout
Path End         : slow_counter.M_count_q_7_LC_18_19_6/in1
Capture Clock    : slow_counter.M_count_q_7_LC_18_19_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__309/I                                          ClkMux                         0              2607  RISE       1
I__309/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_7_LC_18_19_6/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_7_LC_18_19_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__273/I                                   LocalMux                       0              3455   1066  FALL       1
I__273/O                                   LocalMux                     309              3764   1066  FALL       1
I__275/I                                   InMux                          0              3764   1066  FALL       1
I__275/O                                   InMux                        217              3981   1066  FALL       1
slow_counter.M_count_q_7_LC_18_19_6/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__309/I                                          ClkMux                         0              2607  RISE       1
I__309/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_7_LC_18_19_6/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_6_LC_18_19_5/lcout
Path End         : slow_counter.M_count_q_6_LC_18_19_5/in1
Capture Clock    : slow_counter.M_count_q_6_LC_18_19_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__309/I                                          ClkMux                         0              2607  RISE       1
I__309/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_6_LC_18_19_5/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_6_LC_18_19_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__278/I                                   LocalMux                       0              3455   1066  FALL       1
I__278/O                                   LocalMux                     309              3764   1066  FALL       1
I__280/I                                   InMux                          0              3764   1066  FALL       1
I__280/O                                   InMux                        217              3981   1066  FALL       1
slow_counter.M_count_q_6_LC_18_19_5/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__309/I                                          ClkMux                         0              2607  RISE       1
I__309/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_6_LC_18_19_5/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_5_LC_18_19_4/lcout
Path End         : slow_counter.M_count_q_5_LC_18_19_4/in1
Capture Clock    : slow_counter.M_count_q_5_LC_18_19_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__309/I                                          ClkMux                         0              2607  RISE       1
I__309/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_5_LC_18_19_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_5_LC_18_19_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__282/I                                   LocalMux                       0              3455   1066  FALL       1
I__282/O                                   LocalMux                     309              3764   1066  FALL       1
I__284/I                                   InMux                          0              3764   1066  FALL       1
I__284/O                                   InMux                        217              3981   1066  FALL       1
slow_counter.M_count_q_5_LC_18_19_4/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__309/I                                          ClkMux                         0              2607  RISE       1
I__309/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_5_LC_18_19_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_4_LC_18_19_3/lcout
Path End         : slow_counter.M_count_q_4_LC_18_19_3/in1
Capture Clock    : slow_counter.M_count_q_4_LC_18_19_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__309/I                                          ClkMux                         0              2607  RISE       1
I__309/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_4_LC_18_19_3/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_4_LC_18_19_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__287/I                                   LocalMux                       0              3455   1066  FALL       1
I__287/O                                   LocalMux                     309              3764   1066  FALL       1
I__289/I                                   InMux                          0              3764   1066  FALL       1
I__289/O                                   InMux                        217              3981   1066  FALL       1
slow_counter.M_count_q_4_LC_18_19_3/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__309/I                                          ClkMux                         0              2607  RISE       1
I__309/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_4_LC_18_19_3/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_3_LC_18_19_2/lcout
Path End         : slow_counter.M_count_q_3_LC_18_19_2/in1
Capture Clock    : slow_counter.M_count_q_3_LC_18_19_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__309/I                                          ClkMux                         0              2607  RISE       1
I__309/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_3_LC_18_19_2/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_3_LC_18_19_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__112/I                                   LocalMux                       0              3455   1066  FALL       1
I__112/O                                   LocalMux                     309              3764   1066  FALL       1
I__114/I                                   InMux                          0              3764   1066  FALL       1
I__114/O                                   InMux                        217              3981   1066  FALL       1
slow_counter.M_count_q_3_LC_18_19_2/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__309/I                                          ClkMux                         0              2607  RISE       1
I__309/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_3_LC_18_19_2/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_2_LC_18_19_1/lcout
Path End         : slow_counter.M_count_q_2_LC_18_19_1/in1
Capture Clock    : slow_counter.M_count_q_2_LC_18_19_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__309/I                                          ClkMux                         0              2607  RISE       1
I__309/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_2_LC_18_19_1/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_2_LC_18_19_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__117/I                                   LocalMux                       0              3455   1066  FALL       1
I__117/O                                   LocalMux                     309              3764   1066  FALL       1
I__119/I                                   InMux                          0              3764   1066  FALL       1
I__119/O                                   InMux                        217              3981   1066  FALL       1
slow_counter.M_count_q_2_LC_18_19_1/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__309/I                                          ClkMux                         0              2607  RISE       1
I__309/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_2_LC_18_19_1/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_1_LC_18_18_1/lcout
Path End         : slow_counter.M_count_q_1_LC_18_18_1/in3
Capture Clock    : slow_counter.M_count_q_1_LC_18_18_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__307/I                                          ClkMux                         0              2607  RISE       1
I__307/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_1_LC_18_18_1/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_1_LC_18_18_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__131/I                                   LocalMux                       0              3455   1066  FALL       1
I__131/O                                   LocalMux                     309              3764   1066  FALL       1
I__134/I                                   InMux                          0              3764   1066  FALL       1
I__134/O                                   InMux                        217              3981   1066  FALL       1
slow_counter.M_count_q_1_LC_18_18_1/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__307/I                                          ClkMux                         0              2607  RISE       1
I__307/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_1_LC_18_18_1/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_slow_clock_value_q_LC_17_20_7/lcout
Path End         : slow_counter.M_slow_clock_value_q_LC_17_20_7/in1
Capture Clock    : slow_counter.M_slow_clock_value_q_LC_17_20_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__308/I                                          ClkMux                         0              2607  RISE       1
I__308/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_slow_clock_value_q_LC_17_20_7/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_slow_clock_value_q_LC_17_20_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__239/I                                            LocalMux                       0              3455   1066  FALL       1
I__239/O                                            LocalMux                     309              3764   1066  FALL       1
I__241/I                                            InMux                          0              3764   1066  FALL       1
I__241/O                                            InMux                        217              3981   1066  FALL       1
slow_counter.M_slow_clock_value_q_LC_17_20_7/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__308/I                                          ClkMux                         0              2607  RISE       1
I__308/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_slow_clock_value_q_LC_17_20_7/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_0_LC_17_19_3/lcout
Path End         : slow_counter.M_count_q_0_LC_17_19_3/in1
Capture Clock    : slow_counter.M_count_q_0_LC_17_19_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__306/I                                          ClkMux                         0              2607  RISE       1
I__306/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_0_LC_17_19_3/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_0_LC_17_19_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__120/I                                   LocalMux                       0              3455   1066  FALL       1
I__120/O                                   LocalMux                     309              3764   1066  FALL       1
I__124/I                                   InMux                          0              3764   1066  FALL       1
I__124/O                                   InMux                        217              3981   1066  FALL       1
slow_counter.M_count_q_0_LC_17_19_3/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__306/I                                          ClkMux                         0              2607  RISE       1
I__306/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_0_LC_17_19_3/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_position_q_esr_4_LC_17_16_6/lcout
Path End         : M_position_q_esr_5_LC_18_16_7/in3
Capture Clock    : M_position_q_esr_5_LC_18_16_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__304/I                                          ClkMux                         0              2607  RISE       1
I__304/O                                          ClkMux                       309              2915  RISE       1
M_position_q_esr_4_LC_17_16_6/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_position_q_esr_4_LC_17_16_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__188/I                             LocalMux                       0              3455   1066  FALL       1
I__188/O                             LocalMux                     309              3764   1066  FALL       1
I__191/I                             InMux                          0              3764   1066  FALL       1
I__191/O                             InMux                        217              3981   1066  FALL       1
M_position_q_esr_5_LC_18_16_7/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__305/I                                          ClkMux                         0              2607  RISE       1
I__305/O                                          ClkMux                       309              2915  RISE       1
M_position_q_esr_5_LC_18_16_7/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_position_q_esr_3_LC_17_16_0/lcout
Path End         : M_position_q_esr_4_LC_17_16_6/in3
Capture Clock    : M_position_q_esr_4_LC_17_16_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__304/I                                          ClkMux                         0              2607  RISE       1
I__304/O                                          ClkMux                       309              2915  RISE       1
M_position_q_esr_3_LC_17_16_0/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_position_q_esr_3_LC_17_16_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__98/I                              LocalMux                       0              3455   1066  FALL       1
I__98/O                              LocalMux                     309              3764   1066  FALL       1
I__101/I                             InMux                          0              3764   1066  FALL       1
I__101/O                             InMux                        217              3981   1066  FALL       1
M_position_q_esr_4_LC_17_16_6/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__304/I                                          ClkMux                         0              2607  RISE       1
I__304/O                                          ClkMux                       309              2915  RISE       1
M_position_q_esr_4_LC_17_16_6/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_position_q_esr_1_LC_17_14_5/lcout
Path End         : M_position_q_ess_0_LC_17_14_2/in0
Capture Clock    : M_position_q_ess_0_LC_17_14_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__301/I                                          ClkMux                         0              2607  RISE       1
I__301/O                                          ClkMux                       309              2915  RISE       1
M_position_q_esr_1_LC_17_14_5/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_position_q_esr_1_LC_17_14_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__227/I                             LocalMux                       0              3455   1066  FALL       1
I__227/O                             LocalMux                     309              3764   1066  FALL       1
I__230/I                             InMux                          0              3764   1066  FALL       1
I__230/O                             InMux                        217              3981   1066  FALL       1
M_position_q_ess_0_LC_17_14_2/in0    LogicCell40_SEQ_MODE_1001      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__301/I                                          ClkMux                         0              2607  RISE       1
I__301/O                                          ClkMux                       309              2915  RISE       1
M_position_q_ess_0_LC_17_14_2/clk                 LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_position_q_ess_0_LC_17_14_2/lcout
Path End         : M_position_q_ess_0_LC_17_14_2/in1
Capture Clock    : M_position_q_ess_0_LC_17_14_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__301/I                                          ClkMux                         0              2607  RISE       1
I__301/O                                          ClkMux                       309              2915  RISE       1
M_position_q_ess_0_LC_17_14_2/clk                 LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_position_q_ess_0_LC_17_14_2/lcout  LogicCell40_SEQ_MODE_1001    540              3455   1066  FALL       3
I__67/I                              LocalMux                       0              3455   1066  FALL       1
I__67/O                              LocalMux                     309              3764   1066  FALL       1
I__69/I                              InMux                          0              3764   1066  FALL       1
I__69/O                              InMux                        217              3981   1066  FALL       1
M_position_q_ess_0_LC_17_14_2/in1    LogicCell40_SEQ_MODE_1001      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__301/I                                          ClkMux                         0              2607  RISE       1
I__301/O                                          ClkMux                       309              2915  RISE       1
M_position_q_ess_0_LC_17_14_2/clk                 LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_position_q_esr_6_LC_17_14_0/lcout
Path End         : M_position_q_ess_0_LC_17_14_2/in2
Capture Clock    : M_position_q_ess_0_LC_17_14_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__301/I                                          ClkMux                         0              2607  RISE       1
I__301/O                                          ClkMux                       309              2915  RISE       1
M_position_q_esr_6_LC_17_14_0/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_position_q_esr_6_LC_17_14_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__203/I                             LocalMux                       0              3455   1066  FALL       1
I__203/O                             LocalMux                     309              3764   1066  FALL       1
I__206/I                             InMux                          0              3764   1066  FALL       1
I__206/O                             InMux                        217              3981   1066  FALL       1
I__209/I                             CascadeMux                     0              3981   1066  FALL       1
I__209/O                             CascadeMux                     0              3981   1066  FALL       1
M_position_q_ess_0_LC_17_14_2/in2    LogicCell40_SEQ_MODE_1001      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__301/I                                          ClkMux                         0              2607  RISE       1
I__301/O                                          ClkMux                       309              2915  RISE       1
M_position_q_ess_0_LC_17_14_2/clk                 LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_14_5/lcout
Path End         : M_slow_counter_was_low_q_LC_17_15_1/in0
Capture Clock    : M_slow_counter_was_low_q_LC_17_15_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_14_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_14_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      12
I__137/I                                 LocalMux                       0              3455   1066  FALL       1
I__137/O                                 LocalMux                     309              3764   1066  FALL       1
I__143/I                                 InMux                          0              3764   1066  FALL       1
I__143/O                                 InMux                        217              3981   1066  FALL       1
M_slow_counter_was_low_q_LC_17_15_1/in0  LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__302/I                                          ClkMux                         0              2607  RISE       1
I__302/O                                          ClkMux                       309              2915  RISE       1
M_slow_counter_was_low_q_LC_17_15_1/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_1_LC_16_14_3/lcout
Path End         : reset_cond.M_stage_q_2_LC_16_14_2/in3
Capture Clock    : reset_cond.M_stage_q_2_LC_16_14_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_1_LC_16_14_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_1_LC_16_14_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__87/I                                  LocalMux                       0              3455   1066  FALL       1
I__87/O                                  LocalMux                     309              3764   1066  FALL       1
I__88/I                                  InMux                          0              3764   1066  FALL       1
I__88/O                                  InMux                        217              3981   1066  FALL       1
reset_cond.M_stage_q_2_LC_16_14_2/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_2_LC_16_14_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_2_LC_16_14_2/lcout
Path End         : reset_cond.M_stage_q_3_LC_16_14_5/in3
Capture Clock    : reset_cond.M_stage_q_3_LC_16_14_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_2_LC_16_14_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_2_LC_16_14_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__77/I                                  LocalMux                       0              3455   1066  FALL       1
I__77/O                                  LocalMux                     309              3764   1066  FALL       1
I__78/I                                  InMux                          0              3764   1066  FALL       1
I__78/O                                  InMux                        217              3981   1066  FALL       1
reset_cond.M_stage_q_3_LC_16_14_5/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_14_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_0_LC_16_14_0/lcout
Path End         : reset_cond.M_stage_q_1_LC_16_14_3/in3
Capture Clock    : reset_cond.M_stage_q_1_LC_16_14_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_0_LC_16_14_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_0_LC_16_14_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       1
I__89/I                                  LocalMux                       0              3455   1066  FALL       1
I__89/O                                  LocalMux                     309              3764   1066  FALL       1
I__90/I                                  InMux                          0              3764   1066  FALL       1
I__90/O                                  InMux                        217              3981   1066  FALL       1
reset_cond.M_stage_q_1_LC_16_14_3/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_1_LC_16_14_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_position_q_ess_0_LC_17_14_2/lcout
Path End         : M_position_q_esr_1_LC_17_14_5/in0
Capture Clock    : M_position_q_esr_1_LC_17_14_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__301/I                                          ClkMux                         0              2607  RISE       1
I__301/O                                          ClkMux                       309              2915  RISE       1
M_position_q_ess_0_LC_17_14_2/clk                 LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_position_q_ess_0_LC_17_14_2/lcout  LogicCell40_SEQ_MODE_1001    540              3455   1066  FALL       3
I__67/I                              LocalMux                       0              3455   1066  FALL       1
I__67/O                              LocalMux                     309              3764   1066  FALL       1
I__70/I                              InMux                          0              3764   1066  FALL       1
I__70/O                              InMux                        217              3981   1066  FALL       1
M_position_q_esr_1_LC_17_14_5/in0    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__301/I                                          ClkMux                         0              2607  RISE       1
I__301/O                                          ClkMux                       309              2915  RISE       1
M_position_q_esr_1_LC_17_14_5/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_0_LC_17_19_3/lcout
Path End         : slow_counter.M_count_q_1_LC_18_18_1/in1
Capture Clock    : slow_counter.M_count_q_1_LC_18_18_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__306/I                                          ClkMux                         0              2607  RISE       1
I__306/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_0_LC_17_19_3/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_0_LC_17_19_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__122/I                                   LocalMux                       0              3455   1066  FALL       1
I__122/O                                   LocalMux                     309              3764   1066  FALL       1
I__126/I                                   InMux                          0              3764   1066  FALL       1
I__126/O                                   InMux                        217              3981   1066  FALL       1
slow_counter.M_count_q_1_LC_18_18_1/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__307/I                                          ClkMux                         0              2607  RISE       1
I__307/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_1_LC_18_18_1/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_position_q_esr_6_LC_17_14_0/lcout
Path End         : M_position_q_esr_7_LC_18_14_2/in3
Capture Clock    : M_position_q_esr_7_LC_18_14_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__301/I                                          ClkMux                         0              2607  RISE       1
I__301/O                                          ClkMux                       309              2915  RISE       1
M_position_q_esr_6_LC_17_14_0/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_position_q_esr_6_LC_17_14_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__204/I                             LocalMux                       0              3455   1066  FALL       1
I__204/O                             LocalMux                     309              3764   1066  FALL       1
I__207/I                             InMux                          0              3764   1066  FALL       1
I__207/O                             InMux                        217              3981   1066  FALL       1
M_position_q_esr_7_LC_18_14_2/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__303/I                                          ClkMux                         0              2607  RISE       1
I__303/O                                          ClkMux                       309              2915  RISE       1
M_position_q_esr_7_LC_18_14_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_position_q_esr_1_LC_17_14_5/lcout
Path End         : M_position_q_esr_2_LC_18_14_1/in0
Capture Clock    : M_position_q_esr_2_LC_18_14_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3981
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__301/I                                          ClkMux                         0              2607  RISE       1
I__301/O                                          ClkMux                       309              2915  RISE       1
M_position_q_esr_1_LC_17_14_5/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_position_q_esr_1_LC_17_14_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__228/I                             LocalMux                       0              3455   1066  FALL       1
I__228/O                             LocalMux                     309              3764   1066  FALL       1
I__231/I                             InMux                          0              3764   1066  FALL       1
I__231/O                             InMux                        217              3981   1066  FALL       1
M_position_q_esr_2_LC_18_14_1/in0    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__303/I                                          ClkMux                         0              2607  RISE       1
I__303/O                                          ClkMux                       309              2915  RISE       1
M_position_q_esr_2_LC_18_14_1/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_14_5/lcout
Path End         : M_position_q_esr_1_LC_17_14_5/sr
Capture Clock    : M_position_q_esr_1_LC_17_14_5/clk
Hold Constraint  : 0p
Path slack       : 1403p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        666
-------------------------------------   ---- 
End-of-path arrival time (ps)           4121
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_14_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_14_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      12
I__139/I                                 LocalMux                       0              3455   1404  FALL       1
I__139/O                                 LocalMux                     309              3764   1404  FALL       1
I__145/I                                 SRMux                          0              3764   1404  FALL       1
I__145/O                                 SRMux                        358              4121   1404  FALL       1
M_position_q_esr_1_LC_17_14_5/sr         LogicCell40_SEQ_MODE_1000      0              4121   1404  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__301/I                                          ClkMux                         0              2607  RISE       1
I__301/O                                          ClkMux                       309              2915  RISE       1
M_position_q_esr_1_LC_17_14_5/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_14_5/lcout
Path End         : M_position_q_ess_0_LC_17_14_2/sr
Capture Clock    : M_position_q_ess_0_LC_17_14_2/clk
Hold Constraint  : 0p
Path slack       : 1403p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        666
-------------------------------------   ---- 
End-of-path arrival time (ps)           4121
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_14_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_14_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      12
I__139/I                                 LocalMux                       0              3455   1404  FALL       1
I__139/O                                 LocalMux                     309              3764   1404  FALL       1
I__145/I                                 SRMux                          0              3764   1404  FALL       1
I__145/O                                 SRMux                        358              4121   1404  FALL       1
M_position_q_ess_0_LC_17_14_2/sr         LogicCell40_SEQ_MODE_1001      0              4121   1404  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__301/I                                          ClkMux                         0              2607  RISE       1
I__301/O                                          ClkMux                       309              2915  RISE       1
M_position_q_ess_0_LC_17_14_2/clk                 LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_14_5/lcout
Path End         : M_position_q_esr_6_LC_17_14_0/sr
Capture Clock    : M_position_q_esr_6_LC_17_14_0/clk
Hold Constraint  : 0p
Path slack       : 1403p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        666
-------------------------------------   ---- 
End-of-path arrival time (ps)           4121
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_14_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_14_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      12
I__139/I                                 LocalMux                       0              3455   1404  FALL       1
I__139/O                                 LocalMux                     309              3764   1404  FALL       1
I__145/I                                 SRMux                          0              3764   1404  FALL       1
I__145/O                                 SRMux                        358              4121   1404  FALL       1
M_position_q_esr_6_LC_17_14_0/sr         LogicCell40_SEQ_MODE_1000      0              4121   1404  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__301/I                                          ClkMux                         0              2607  RISE       1
I__301/O                                          ClkMux                       309              2915  RISE       1
M_position_q_esr_6_LC_17_14_0/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_position_q_esr_5_LC_18_16_7/lcout
Path End         : M_position_q_esr_6_LC_17_14_0/in0
Capture Clock    : M_position_q_esr_6_LC_17_14_0/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           4353
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__305/I                                          ClkMux                         0              2607  RISE       1
I__305/O                                          ClkMux                       309              2915  RISE       1
M_position_q_esr_5_LC_18_16_7/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_position_q_esr_5_LC_18_16_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1438  FALL       3
I__175/I                             Odrv4                          0              3455   1438  FALL       1
I__175/O                             Odrv4                        372              3827   1438  FALL       1
I__178/I                             LocalMux                       0              3827   1438  FALL       1
I__178/O                             LocalMux                     309              4136   1438  FALL       1
I__181/I                             InMux                          0              4136   1438  FALL       1
I__181/O                             InMux                        217              4353   1438  FALL       1
M_position_q_esr_6_LC_17_14_0/in0    LogicCell40_SEQ_MODE_1000      0              4353   1438  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__301/I                                          ClkMux                         0              2607  RISE       1
I__301/O                                          ClkMux                       309              2915  RISE       1
M_position_q_esr_6_LC_17_14_0/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_position_q_esr_2_LC_18_14_1/lcout
Path End         : M_position_q_esr_3_LC_17_16_0/in0
Capture Clock    : M_position_q_esr_3_LC_17_16_0/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           4353
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__303/I                                          ClkMux                         0              2607  RISE       1
I__303/O                                          ClkMux                       309              2915  RISE       1
M_position_q_esr_2_LC_18_14_1/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_position_q_esr_2_LC_18_14_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1438  FALL       3
I__216/I                             Odrv4                          0              3455   1438  FALL       1
I__216/O                             Odrv4                        372              3827   1438  FALL       1
I__219/I                             LocalMux                       0              3827   1438  FALL       1
I__219/O                             LocalMux                     309              4136   1438  FALL       1
I__221/I                             InMux                          0              4136   1438  FALL       1
I__221/O                             InMux                        217              4353   1438  FALL       1
M_position_q_esr_3_LC_17_16_0/in0    LogicCell40_SEQ_MODE_1000      0              4353   1438  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__304/I                                          ClkMux                         0              2607  RISE       1
I__304/O                                          ClkMux                       309              2915  RISE       1
M_position_q_esr_3_LC_17_16_0/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_1_LC_18_18_1/lcout
Path End         : slow_counter.M_count_q_2_LC_18_19_1/in3
Capture Clock    : slow_counter.M_count_q_2_LC_18_19_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__307/I                                          ClkMux                         0              2607  RISE       1
I__307/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_1_LC_18_18_1/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_1_LC_18_18_1/lcout                 LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__130/I                                                  LocalMux                       0              3455   1529  FALL       1
I__130/O                                                  LocalMux                     309              3764   1529  FALL       1
I__133/I                                                  InMux                          0              3764   1529  FALL       1
I__133/O                                                  InMux                        217              3981   1529  FALL       1
slow_counter.un1_M_count_d_1_cry_1_c_LC_18_19_0/in1       LogicCell40_SEQ_MODE_0000      0              3981   1529  FALL       1
slow_counter.un1_M_count_d_1_cry_1_c_LC_18_19_0/carryout  LogicCell40_SEQ_MODE_0000    245              4227   1529  FALL       2
I__115/I                                                  InMux                          0              4227   1529  FALL       1
I__115/O                                                  InMux                        217              4444   1529  FALL       1
slow_counter.M_count_q_2_LC_18_19_1/in3                   LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__309/I                                          ClkMux                         0              2607  RISE       1
I__309/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_2_LC_18_19_1/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_17_LC_18_21_0/lcout
Path End         : slow_counter.M_count_q_18_LC_18_21_1/in3
Capture Clock    : slow_counter.M_count_q_18_LC_18_21_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__311/I                                          ClkMux                         0              2607  RISE       1
I__311/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_17_LC_18_21_0/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_17_LC_18_21_0/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__334/I                                       LocalMux                       0              3455   1066  FALL       1
I__334/O                                       LocalMux                     309              3764   1066  FALL       1
I__336/I                                       InMux                          0              3764   1066  FALL       1
I__336/O                                       InMux                        217              3981   1066  FALL       1
slow_counter.M_count_q_17_LC_18_21_0/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
slow_counter.M_count_q_17_LC_18_21_0/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       1
I__317/I                                       InMux                          0              4227   1529  FALL       1
I__317/O                                       InMux                        217              4444   1529  FALL       1
slow_counter.M_count_q_18_LC_18_21_1/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__311/I                                          ClkMux                         0              2607  RISE       1
I__311/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_18_LC_18_21_1/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_15_LC_18_20_6/lcout
Path End         : slow_counter.M_count_q_16_LC_18_20_7/in3
Capture Clock    : slow_counter.M_count_q_16_LC_18_20_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_15_LC_18_20_6/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_15_LC_18_20_6/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__344/I                                       LocalMux                       0              3455   1066  FALL       1
I__344/O                                       LocalMux                     309              3764   1066  FALL       1
I__346/I                                       InMux                          0              3764   1066  FALL       1
I__346/O                                       InMux                        217              3981   1066  FALL       1
slow_counter.M_count_q_15_LC_18_20_6/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
slow_counter.M_count_q_15_LC_18_20_6/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__337/I                                       InMux                          0              4227   1529  FALL       1
I__337/O                                       InMux                        217              4444   1529  FALL       1
slow_counter.M_count_q_16_LC_18_20_7/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_16_LC_18_20_7/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_14_LC_18_20_5/lcout
Path End         : slow_counter.M_count_q_15_LC_18_20_6/in3
Capture Clock    : slow_counter.M_count_q_15_LC_18_20_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_14_LC_18_20_5/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_14_LC_18_20_5/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__349/I                                       LocalMux                       0              3455   1066  FALL       1
I__349/O                                       LocalMux                     309              3764   1066  FALL       1
I__351/I                                       InMux                          0              3764   1066  FALL       1
I__351/O                                       InMux                        217              3981   1066  FALL       1
slow_counter.M_count_q_14_LC_18_20_5/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
slow_counter.M_count_q_14_LC_18_20_5/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__342/I                                       InMux                          0              4227   1529  FALL       1
I__342/O                                       InMux                        217              4444   1529  FALL       1
slow_counter.M_count_q_15_LC_18_20_6/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_15_LC_18_20_6/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_13_LC_18_20_4/lcout
Path End         : slow_counter.M_count_q_14_LC_18_20_5/in3
Capture Clock    : slow_counter.M_count_q_14_LC_18_20_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_13_LC_18_20_4/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_13_LC_18_20_4/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__355/I                                       LocalMux                       0              3455   1066  FALL       1
I__355/O                                       LocalMux                     309              3764   1066  FALL       1
I__357/I                                       InMux                          0              3764   1066  FALL       1
I__357/O                                       InMux                        217              3981   1066  FALL       1
slow_counter.M_count_q_13_LC_18_20_4/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
slow_counter.M_count_q_13_LC_18_20_4/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__347/I                                       InMux                          0              4227   1529  FALL       1
I__347/O                                       InMux                        217              4444   1529  FALL       1
slow_counter.M_count_q_14_LC_18_20_5/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_14_LC_18_20_5/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_12_LC_18_20_3/lcout
Path End         : slow_counter.M_count_q_13_LC_18_20_4/in3
Capture Clock    : slow_counter.M_count_q_13_LC_18_20_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_12_LC_18_20_3/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_12_LC_18_20_3/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__360/I                                       LocalMux                       0              3455   1066  FALL       1
I__360/O                                       LocalMux                     309              3764   1066  FALL       1
I__362/I                                       InMux                          0              3764   1066  FALL       1
I__362/O                                       InMux                        217              3981   1066  FALL       1
slow_counter.M_count_q_12_LC_18_20_3/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
slow_counter.M_count_q_12_LC_18_20_3/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__353/I                                       InMux                          0              4227   1529  FALL       1
I__353/O                                       InMux                        217              4444   1529  FALL       1
slow_counter.M_count_q_13_LC_18_20_4/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_13_LC_18_20_4/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_11_LC_18_20_2/lcout
Path End         : slow_counter.M_count_q_12_LC_18_20_3/in3
Capture Clock    : slow_counter.M_count_q_12_LC_18_20_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_11_LC_18_20_2/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_11_LC_18_20_2/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__251/I                                       LocalMux                       0              3455   1066  FALL       1
I__251/O                                       LocalMux                     309              3764   1066  FALL       1
I__253/I                                       InMux                          0              3764   1066  FALL       1
I__253/O                                       InMux                        217              3981   1066  FALL       1
slow_counter.M_count_q_11_LC_18_20_2/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
slow_counter.M_count_q_11_LC_18_20_2/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__358/I                                       InMux                          0              4227   1529  FALL       1
I__358/O                                       InMux                        217              4444   1529  FALL       1
slow_counter.M_count_q_12_LC_18_20_3/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_12_LC_18_20_3/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_10_LC_18_20_1/lcout
Path End         : slow_counter.M_count_q_11_LC_18_20_2/in3
Capture Clock    : slow_counter.M_count_q_11_LC_18_20_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_10_LC_18_20_1/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_10_LC_18_20_1/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__256/I                                       LocalMux                       0              3455   1066  FALL       1
I__256/O                                       LocalMux                     309              3764   1066  FALL       1
I__258/I                                       InMux                          0              3764   1066  FALL       1
I__258/O                                       InMux                        217              3981   1066  FALL       1
slow_counter.M_count_q_10_LC_18_20_1/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
slow_counter.M_count_q_10_LC_18_20_1/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__249/I                                       InMux                          0              4227   1529  FALL       1
I__249/O                                       InMux                        217              4444   1529  FALL       1
slow_counter.M_count_q_11_LC_18_20_2/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_11_LC_18_20_2/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_9_LC_18_20_0/lcout
Path End         : slow_counter.M_count_q_10_LC_18_20_1/in3
Capture Clock    : slow_counter.M_count_q_10_LC_18_20_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_9_LC_18_20_0/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_9_LC_18_20_0/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__262/I                                      LocalMux                       0              3455   1066  FALL       1
I__262/O                                      LocalMux                     309              3764   1066  FALL       1
I__264/I                                      InMux                          0              3764   1066  FALL       1
I__264/O                                      InMux                        217              3981   1066  FALL       1
slow_counter.M_count_q_9_LC_18_20_0/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
slow_counter.M_count_q_9_LC_18_20_0/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__254/I                                      InMux                          0              4227   1529  FALL       1
I__254/O                                      InMux                        217              4444   1529  FALL       1
slow_counter.M_count_q_10_LC_18_20_1/in3      LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_10_LC_18_20_1/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_7_LC_18_19_6/lcout
Path End         : slow_counter.M_count_q_8_LC_18_19_7/in3
Capture Clock    : slow_counter.M_count_q_8_LC_18_19_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__309/I                                          ClkMux                         0              2607  RISE       1
I__309/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_7_LC_18_19_6/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_7_LC_18_19_6/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__273/I                                      LocalMux                       0              3455   1066  FALL       1
I__273/O                                      LocalMux                     309              3764   1066  FALL       1
I__275/I                                      InMux                          0              3764   1066  FALL       1
I__275/O                                      InMux                        217              3981   1066  FALL       1
slow_counter.M_count_q_7_LC_18_19_6/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
slow_counter.M_count_q_7_LC_18_19_6/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__265/I                                      InMux                          0              4227   1529  FALL       1
I__265/O                                      InMux                        217              4444   1529  FALL       1
slow_counter.M_count_q_8_LC_18_19_7/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__309/I                                          ClkMux                         0              2607  RISE       1
I__309/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_8_LC_18_19_7/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_6_LC_18_19_5/lcout
Path End         : slow_counter.M_count_q_7_LC_18_19_6/in3
Capture Clock    : slow_counter.M_count_q_7_LC_18_19_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__309/I                                          ClkMux                         0              2607  RISE       1
I__309/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_6_LC_18_19_5/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_6_LC_18_19_5/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__278/I                                      LocalMux                       0              3455   1066  FALL       1
I__278/O                                      LocalMux                     309              3764   1066  FALL       1
I__280/I                                      InMux                          0              3764   1066  FALL       1
I__280/O                                      InMux                        217              3981   1066  FALL       1
slow_counter.M_count_q_6_LC_18_19_5/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
slow_counter.M_count_q_6_LC_18_19_5/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__271/I                                      InMux                          0              4227   1529  FALL       1
I__271/O                                      InMux                        217              4444   1529  FALL       1
slow_counter.M_count_q_7_LC_18_19_6/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__309/I                                          ClkMux                         0              2607  RISE       1
I__309/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_7_LC_18_19_6/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_5_LC_18_19_4/lcout
Path End         : slow_counter.M_count_q_6_LC_18_19_5/in3
Capture Clock    : slow_counter.M_count_q_6_LC_18_19_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__309/I                                          ClkMux                         0              2607  RISE       1
I__309/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_5_LC_18_19_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_5_LC_18_19_4/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__282/I                                      LocalMux                       0              3455   1066  FALL       1
I__282/O                                      LocalMux                     309              3764   1066  FALL       1
I__284/I                                      InMux                          0              3764   1066  FALL       1
I__284/O                                      InMux                        217              3981   1066  FALL       1
slow_counter.M_count_q_5_LC_18_19_4/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
slow_counter.M_count_q_5_LC_18_19_4/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__276/I                                      InMux                          0              4227   1529  FALL       1
I__276/O                                      InMux                        217              4444   1529  FALL       1
slow_counter.M_count_q_6_LC_18_19_5/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__309/I                                          ClkMux                         0              2607  RISE       1
I__309/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_6_LC_18_19_5/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_4_LC_18_19_3/lcout
Path End         : slow_counter.M_count_q_5_LC_18_19_4/in3
Capture Clock    : slow_counter.M_count_q_5_LC_18_19_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__309/I                                          ClkMux                         0              2607  RISE       1
I__309/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_4_LC_18_19_3/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_4_LC_18_19_3/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__287/I                                      LocalMux                       0              3455   1066  FALL       1
I__287/O                                      LocalMux                     309              3764   1066  FALL       1
I__289/I                                      InMux                          0              3764   1066  FALL       1
I__289/O                                      InMux                        217              3981   1066  FALL       1
slow_counter.M_count_q_4_LC_18_19_3/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
slow_counter.M_count_q_4_LC_18_19_3/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__281/I                                      InMux                          0              4227   1529  FALL       1
I__281/O                                      InMux                        217              4444   1529  FALL       1
slow_counter.M_count_q_5_LC_18_19_4/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__309/I                                          ClkMux                         0              2607  RISE       1
I__309/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_5_LC_18_19_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_3_LC_18_19_2/lcout
Path End         : slow_counter.M_count_q_4_LC_18_19_3/in3
Capture Clock    : slow_counter.M_count_q_4_LC_18_19_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__309/I                                          ClkMux                         0              2607  RISE       1
I__309/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_3_LC_18_19_2/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_3_LC_18_19_2/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__112/I                                      LocalMux                       0              3455   1066  FALL       1
I__112/O                                      LocalMux                     309              3764   1066  FALL       1
I__114/I                                      InMux                          0              3764   1066  FALL       1
I__114/O                                      InMux                        217              3981   1066  FALL       1
slow_counter.M_count_q_3_LC_18_19_2/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
slow_counter.M_count_q_3_LC_18_19_2/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__286/I                                      InMux                          0              4227   1529  FALL       1
I__286/O                                      InMux                        217              4444   1529  FALL       1
slow_counter.M_count_q_4_LC_18_19_3/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__309/I                                          ClkMux                         0              2607  RISE       1
I__309/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_4_LC_18_19_3/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_2_LC_18_19_1/lcout
Path End         : slow_counter.M_count_q_3_LC_18_19_2/in3
Capture Clock    : slow_counter.M_count_q_3_LC_18_19_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__309/I                                          ClkMux                         0              2607  RISE       1
I__309/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_2_LC_18_19_1/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_2_LC_18_19_1/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__117/I                                      LocalMux                       0              3455   1066  FALL       1
I__117/O                                      LocalMux                     309              3764   1066  FALL       1
I__119/I                                      InMux                          0              3764   1066  FALL       1
I__119/O                                      InMux                        217              3981   1066  FALL       1
slow_counter.M_count_q_2_LC_18_19_1/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
slow_counter.M_count_q_2_LC_18_19_1/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__110/I                                      InMux                          0              4227   1529  FALL       1
I__110/O                                      InMux                        217              4444   1529  FALL       1
slow_counter.M_count_q_3_LC_18_19_2/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__309/I                                          ClkMux                         0              2607  RISE       1
I__309/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_3_LC_18_19_2/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_14_LC_18_20_5/lcout
Path End         : slow_counter.M_slow_clock_value_q_LC_17_20_7/in2
Capture Clock    : slow_counter.M_slow_clock_value_q_LC_17_20_7/clk
Hold Constraint  : 0p
Path slack       : 1683p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1143
-------------------------------------   ---- 
End-of-path arrival time (ps)           4598
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_14_LC_18_20_5/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_14_LC_18_20_5/lcout          LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__348/I                                            LocalMux                       0              3455   1683  FALL       1
I__348/O                                            LocalMux                     309              3764   1683  FALL       1
I__350/I                                            InMux                          0              3764   1683  FALL       1
I__350/O                                            InMux                        217              3981   1683  FALL       1
I__352/I                                            CascadeMux                     0              3981   1683  FALL       1
I__352/O                                            CascadeMux                     0              3981   1683  FALL       1
slow_counter.M_count_q_RNINO0R_1_LC_17_20_5/in2     LogicCell40_SEQ_MODE_0000      0              3981   1683  FALL       1
slow_counter.M_count_q_RNINO0R_1_LC_17_20_5/ltout   LogicCell40_SEQ_MODE_0000    309              4290   1683  RISE       1
I__91/I                                             CascadeMux                     0              4290   1683  RISE       1
I__91/O                                             CascadeMux                     0              4290   1683  RISE       1
slow_counter.M_count_q_RNINONP2_1_LC_17_20_6/in2    LogicCell40_SEQ_MODE_0000      0              4290   1683  RISE       1
slow_counter.M_count_q_RNINONP2_1_LC_17_20_6/ltout  LogicCell40_SEQ_MODE_0000    309              4598   1683  RISE       1
I__246/I                                            CascadeMux                     0              4598   1683  RISE       1
I__246/O                                            CascadeMux                     0              4598   1683  RISE       1
slow_counter.M_slow_clock_value_q_LC_17_20_7/in2    LogicCell40_SEQ_MODE_1000      0              4598   1683  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__308/I                                          ClkMux                         0              2607  RISE       1
I__308/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_slow_clock_value_q_LC_17_20_7/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_16_LC_18_20_7/lcout
Path End         : slow_counter.M_count_q_17_LC_18_21_0/in3
Capture Clock    : slow_counter.M_count_q_17_LC_18_21_0/clk
Hold Constraint  : 0p
Path slack       : 1704p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1164
-------------------------------------   ---- 
End-of-path arrival time (ps)           4619
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_16_LC_18_20_7/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_16_LC_18_20_7/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__339/I                                       LocalMux                       0              3455   1066  FALL       1
I__339/O                                       LocalMux                     309              3764   1066  FALL       1
I__341/I                                       InMux                          0              3764   1066  FALL       1
I__341/O                                       InMux                        217              3981   1066  FALL       1
slow_counter.M_count_q_16_LC_18_20_7/in1       LogicCell40_SEQ_MODE_1000      0              3981   1704  FALL       1
slow_counter.M_count_q_16_LC_18_20_7/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1704  FALL       1
IN_MUX_bfv_18_21_0_/carryinitin                ICE_CARRY_IN_MUX               0              4227   1704  FALL       1
IN_MUX_bfv_18_21_0_/carryinitout               ICE_CARRY_IN_MUX             175              4402   1704  FALL       2
I__332/I                                       InMux                          0              4402   1704  FALL       1
I__332/O                                       InMux                        217              4619   1704  FALL       1
slow_counter.M_count_q_17_LC_18_21_0/in3       LogicCell40_SEQ_MODE_1000      0              4619   1704  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__311/I                                          ClkMux                         0              2607  RISE       1
I__311/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_17_LC_18_21_0/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_8_LC_18_19_7/lcout
Path End         : slow_counter.M_count_q_9_LC_18_20_0/in3
Capture Clock    : slow_counter.M_count_q_9_LC_18_20_0/clk
Hold Constraint  : 0p
Path slack       : 1704p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1164
-------------------------------------   ---- 
End-of-path arrival time (ps)           4619
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__309/I                                          ClkMux                         0              2607  RISE       1
I__309/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_8_LC_18_19_7/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_8_LC_18_19_7/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__267/I                                      LocalMux                       0              3455   1066  FALL       1
I__267/O                                      LocalMux                     309              3764   1066  FALL       1
I__269/I                                      InMux                          0              3764   1066  FALL       1
I__269/O                                      InMux                        217              3981   1066  FALL       1
slow_counter.M_count_q_8_LC_18_19_7/in1       LogicCell40_SEQ_MODE_1000      0              3981   1704  FALL       1
slow_counter.M_count_q_8_LC_18_19_7/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1704  FALL       1
IN_MUX_bfv_18_20_0_/carryinitin               ICE_CARRY_IN_MUX               0              4227   1704  FALL       1
IN_MUX_bfv_18_20_0_/carryinitout              ICE_CARRY_IN_MUX             175              4402   1704  FALL       2
I__260/I                                      InMux                          0              4402   1704  FALL       1
I__260/O                                      InMux                        217              4619   1704  FALL       1
slow_counter.M_count_q_9_LC_18_20_0/in3       LogicCell40_SEQ_MODE_1000      0              4619   1704  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_9_LC_18_20_0/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_14_5/lcout
Path End         : slow_counter.M_slow_clock_value_q_LC_17_20_7/in3
Capture Clock    : slow_counter.M_slow_clock_value_q_LC_17_20_7/clk
Hold Constraint  : 0p
Path slack       : 1810p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1270
-------------------------------------   ---- 
End-of-path arrival time (ps)           4725
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_14_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_14_5/lcout           LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      12
I__138/I                                          Odrv4                          0              3455   1809  FALL       1
I__138/O                                          Odrv4                        372              3827   1809  FALL       1
I__144/I                                          Span4Mux_v                     0              3827   1809  FALL       1
I__144/O                                          Span4Mux_v                   372              4199   1809  FALL       1
I__148/I                                          LocalMux                       0              4199   1809  FALL       1
I__148/O                                          LocalMux                     309              4507   1809  FALL       1
I__152/I                                          InMux                          0              4507   1809  FALL       1
I__152/O                                          InMux                        217              4725   1809  FALL       1
slow_counter.M_slow_clock_value_q_LC_17_20_7/in3  LogicCell40_SEQ_MODE_1000      0              4725   1809  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__308/I                                          ClkMux                         0              2607  RISE       1
I__308/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_slow_clock_value_q_LC_17_20_7/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_slow_clock_value_q_LC_17_20_7/lcout
Path End         : M_slow_counter_was_low_q_LC_17_15_1/in2
Capture Clock    : M_slow_counter_was_low_q_LC_17_15_1/clk
Hold Constraint  : 0p
Path slack       : 1810p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1270
-------------------------------------   ---- 
End-of-path arrival time (ps)           4725
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__308/I                                          ClkMux                         0              2607  RISE       1
I__308/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_slow_clock_value_q_LC_17_20_7/clk  LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_slow_clock_value_q_LC_17_20_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__238/I                                            Odrv4                          0              3455   1809  FALL       1
I__238/O                                            Odrv4                        372              3827   1809  FALL       1
I__240/I                                            Span4Mux_v                     0              3827   1809  FALL       1
I__240/O                                            Span4Mux_v                   372              4199   1809  FALL       1
I__242/I                                            LocalMux                       0              4199   1809  FALL       1
I__242/O                                            LocalMux                     309              4507   1809  FALL       1
I__244/I                                            InMux                          0              4507   1809  FALL       1
I__244/O                                            InMux                        217              4725   1809  FALL       1
I__245/I                                            CascadeMux                     0              4725   1809  FALL       1
I__245/O                                            CascadeMux                     0              4725   1809  FALL       1
M_slow_counter_was_low_q_LC_17_15_1/in2             LogicCell40_SEQ_MODE_1000      0              4725   1809  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__302/I                                          ClkMux                         0              2607  RISE       1
I__302/O                                          ClkMux                       309              2915  RISE       1
M_slow_counter_was_low_q_LC_17_15_1/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_position_q_esr_3_LC_17_16_0/lcout
Path End         : M_position_q_ess_0_LC_17_14_2/in3
Capture Clock    : M_position_q_ess_0_LC_17_14_2/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__304/I                                          ClkMux                         0              2607  RISE       1
I__304/O                                          ClkMux                       309              2915  RISE       1
M_position_q_esr_3_LC_17_16_0/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_position_q_esr_3_LC_17_16_0/lcout        LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__97/I                                    LocalMux                       0              3455   1880  FALL       1
I__97/O                                    LocalMux                     309              3764   1880  FALL       1
I__100/I                                   InMux                          0              3764   1880  FALL       1
I__100/O                                   InMux                        217              3981   1880  FALL       1
M_position_q_ess_RNO_0_0_LC_17_15_0/in3    LogicCell40_SEQ_MODE_0000      0              3981   1880  FALL       1
M_position_q_ess_RNO_0_0_LC_17_15_0/lcout  LogicCell40_SEQ_MODE_0000    288              4269   1880  FALL       1
I__65/I                                    LocalMux                       0              4269   1880  FALL       1
I__65/O                                    LocalMux                     309              4577   1880  FALL       1
I__66/I                                    InMux                          0              4577   1880  FALL       1
I__66/O                                    InMux                        217              4795   1880  FALL       1
M_position_q_ess_0_LC_17_14_2/in3          LogicCell40_SEQ_MODE_1001      0              4795   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__301/I                                          ClkMux                         0              2607  RISE       1
I__301/O                                          ClkMux                       309              2915  RISE       1
M_position_q_ess_0_LC_17_14_2/clk                 LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_14_5/lcout
Path End         : M_position_q_esr_7_LC_18_14_2/sr
Capture Clock    : M_position_q_esr_7_LC_18_14_2/clk
Hold Constraint  : 0p
Path slack       : 2091p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1354
-------------------------------------   ---- 
End-of-path arrival time (ps)           4809
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_14_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_14_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      12
I__140/I                                 Odrv4                          0              3455   2091  FALL       1
I__140/O                                 Odrv4                        372              3827   2091  FALL       1
I__146/I                                 Span4Mux_h                     0              3827   2091  FALL       1
I__146/O                                 Span4Mux_h                   316              4143   2091  FALL       1
I__149/I                                 LocalMux                       0              4143   2091  FALL       1
I__149/O                                 LocalMux                     309              4451   2091  FALL       1
I__153/I                                 SRMux                          0              4451   2091  FALL       1
I__153/O                                 SRMux                        358              4809   2091  FALL       1
M_position_q_esr_7_LC_18_14_2/sr         LogicCell40_SEQ_MODE_1000      0              4809   2091  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__303/I                                          ClkMux                         0              2607  RISE       1
I__303/O                                          ClkMux                       309              2915  RISE       1
M_position_q_esr_7_LC_18_14_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_14_5/lcout
Path End         : M_position_q_esr_2_LC_18_14_1/sr
Capture Clock    : M_position_q_esr_2_LC_18_14_1/clk
Hold Constraint  : 0p
Path slack       : 2091p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1354
-------------------------------------   ---- 
End-of-path arrival time (ps)           4809
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_14_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_14_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      12
I__140/I                                 Odrv4                          0              3455   2091  FALL       1
I__140/O                                 Odrv4                        372              3827   2091  FALL       1
I__146/I                                 Span4Mux_h                     0              3827   2091  FALL       1
I__146/O                                 Span4Mux_h                   316              4143   2091  FALL       1
I__149/I                                 LocalMux                       0              4143   2091  FALL       1
I__149/O                                 LocalMux                     309              4451   2091  FALL       1
I__153/I                                 SRMux                          0              4451   2091  FALL       1
I__153/O                                 SRMux                        358              4809   2091  FALL       1
M_position_q_esr_2_LC_18_14_1/sr         LogicCell40_SEQ_MODE_1000      0              4809   2091  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__303/I                                          ClkMux                         0              2607  RISE       1
I__303/O                                          ClkMux                       309              2915  RISE       1
M_position_q_esr_2_LC_18_14_1/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_14_LC_18_20_5/lcout
Path End         : slow_counter.M_count_q_16_LC_18_20_7/in0
Capture Clock    : slow_counter.M_count_q_16_LC_18_20_7/clk
Hold Constraint  : 0p
Path slack       : 2251p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1711
-------------------------------------   ---- 
End-of-path arrival time (ps)           5166
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_14_LC_18_20_5/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_14_LC_18_20_5/lcout          LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__348/I                                            LocalMux                       0              3455   1683  FALL       1
I__348/O                                            LocalMux                     309              3764   1683  FALL       1
I__350/I                                            InMux                          0              3764   1683  FALL       1
I__350/O                                            InMux                        217              3981   1683  FALL       1
I__352/I                                            CascadeMux                     0              3981   1683  FALL       1
I__352/O                                            CascadeMux                     0              3981   1683  FALL       1
slow_counter.M_count_q_RNINO0R_1_LC_17_20_5/in2     LogicCell40_SEQ_MODE_0000      0              3981   1683  FALL       1
slow_counter.M_count_q_RNINO0R_1_LC_17_20_5/ltout   LogicCell40_SEQ_MODE_0000    309              4290   1683  RISE       1
I__91/I                                             CascadeMux                     0              4290   1683  RISE       1
I__91/O                                             CascadeMux                     0              4290   1683  RISE       1
slow_counter.M_count_q_RNINONP2_1_LC_17_20_6/in2    LogicCell40_SEQ_MODE_0000      0              4290   1683  RISE       1
slow_counter.M_count_q_RNINONP2_1_LC_17_20_6/lcout  LogicCell40_SEQ_MODE_0000    351              4640   2251  FALL       8
I__318/I                                            LocalMux                       0              4640   2251  FALL       1
I__318/O                                            LocalMux                     309              4949   2251  FALL       1
I__324/I                                            InMux                          0              4949   2251  FALL       1
I__324/O                                            InMux                        217              5166   2251  FALL       1
slow_counter.M_count_q_16_LC_18_20_7/in0            LogicCell40_SEQ_MODE_1000      0              5166   2251  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_16_LC_18_20_7/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_14_LC_18_20_5/lcout
Path End         : slow_counter.M_count_q_18_LC_18_21_1/in1
Capture Clock    : slow_counter.M_count_q_18_LC_18_21_1/clk
Hold Constraint  : 0p
Path slack       : 2251p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1711
-------------------------------------   ---- 
End-of-path arrival time (ps)           5166
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_14_LC_18_20_5/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_14_LC_18_20_5/lcout          LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__348/I                                            LocalMux                       0              3455   1683  FALL       1
I__348/O                                            LocalMux                     309              3764   1683  FALL       1
I__350/I                                            InMux                          0              3764   1683  FALL       1
I__350/O                                            InMux                        217              3981   1683  FALL       1
I__352/I                                            CascadeMux                     0              3981   1683  FALL       1
I__352/O                                            CascadeMux                     0              3981   1683  FALL       1
slow_counter.M_count_q_RNINO0R_1_LC_17_20_5/in2     LogicCell40_SEQ_MODE_0000      0              3981   1683  FALL       1
slow_counter.M_count_q_RNINO0R_1_LC_17_20_5/ltout   LogicCell40_SEQ_MODE_0000    309              4290   1683  RISE       1
I__91/I                                             CascadeMux                     0              4290   1683  RISE       1
I__91/O                                             CascadeMux                     0              4290   1683  RISE       1
slow_counter.M_count_q_RNINONP2_1_LC_17_20_6/in2    LogicCell40_SEQ_MODE_0000      0              4290   1683  RISE       1
slow_counter.M_count_q_RNINONP2_1_LC_17_20_6/lcout  LogicCell40_SEQ_MODE_0000    351              4640   2251  FALL       8
I__319/I                                            LocalMux                       0              4640   2251  FALL       1
I__319/O                                            LocalMux                     309              4949   2251  FALL       1
I__325/I                                            InMux                          0              4949   2251  FALL       1
I__325/O                                            InMux                        217              5166   2251  FALL       1
slow_counter.M_count_q_18_LC_18_21_1/in1            LogicCell40_SEQ_MODE_1000      0              5166   2251  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__311/I                                          ClkMux                         0              2607  RISE       1
I__311/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_18_LC_18_21_1/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_14_LC_18_20_5/lcout
Path End         : slow_counter.M_count_q_0_LC_17_19_3/in3
Capture Clock    : slow_counter.M_count_q_0_LC_17_19_3/clk
Hold Constraint  : 0p
Path slack       : 2251p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1711
-------------------------------------   ---- 
End-of-path arrival time (ps)           5166
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_14_LC_18_20_5/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_14_LC_18_20_5/lcout          LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__348/I                                            LocalMux                       0              3455   1683  FALL       1
I__348/O                                            LocalMux                     309              3764   1683  FALL       1
I__350/I                                            InMux                          0              3764   1683  FALL       1
I__350/O                                            InMux                        217              3981   1683  FALL       1
I__352/I                                            CascadeMux                     0              3981   1683  FALL       1
I__352/O                                            CascadeMux                     0              3981   1683  FALL       1
slow_counter.M_count_q_RNINO0R_1_LC_17_20_5/in2     LogicCell40_SEQ_MODE_0000      0              3981   1683  FALL       1
slow_counter.M_count_q_RNINO0R_1_LC_17_20_5/ltout   LogicCell40_SEQ_MODE_0000    309              4290   1683  RISE       1
I__91/I                                             CascadeMux                     0              4290   1683  RISE       1
I__91/O                                             CascadeMux                     0              4290   1683  RISE       1
slow_counter.M_count_q_RNINONP2_1_LC_17_20_6/in2    LogicCell40_SEQ_MODE_0000      0              4290   1683  RISE       1
slow_counter.M_count_q_RNINONP2_1_LC_17_20_6/lcout  LogicCell40_SEQ_MODE_0000    351              4640   2251  FALL       8
I__320/I                                            LocalMux                       0              4640   2251  FALL       1
I__320/O                                            LocalMux                     309              4949   2251  FALL       1
I__327/I                                            InMux                          0              4949   2251  FALL       1
I__327/O                                            InMux                        217              5166   2251  FALL       1
slow_counter.M_count_q_0_LC_17_19_3/in3             LogicCell40_SEQ_MODE_1000      0              5166   2251  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__306/I                                          ClkMux                         0              2607  RISE       1
I__306/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_0_LC_17_19_3/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_14_LC_18_20_5/lcout
Path End         : slow_counter.M_count_q_13_LC_18_20_4/in0
Capture Clock    : slow_counter.M_count_q_13_LC_18_20_4/clk
Hold Constraint  : 0p
Path slack       : 2251p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1711
-------------------------------------   ---- 
End-of-path arrival time (ps)           5166
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_14_LC_18_20_5/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_14_LC_18_20_5/lcout          LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__348/I                                            LocalMux                       0              3455   1683  FALL       1
I__348/O                                            LocalMux                     309              3764   1683  FALL       1
I__350/I                                            InMux                          0              3764   1683  FALL       1
I__350/O                                            InMux                        217              3981   1683  FALL       1
I__352/I                                            CascadeMux                     0              3981   1683  FALL       1
I__352/O                                            CascadeMux                     0              3981   1683  FALL       1
slow_counter.M_count_q_RNINO0R_1_LC_17_20_5/in2     LogicCell40_SEQ_MODE_0000      0              3981   1683  FALL       1
slow_counter.M_count_q_RNINO0R_1_LC_17_20_5/ltout   LogicCell40_SEQ_MODE_0000    309              4290   1683  RISE       1
I__91/I                                             CascadeMux                     0              4290   1683  RISE       1
I__91/O                                             CascadeMux                     0              4290   1683  RISE       1
slow_counter.M_count_q_RNINONP2_1_LC_17_20_6/in2    LogicCell40_SEQ_MODE_0000      0              4290   1683  RISE       1
slow_counter.M_count_q_RNINONP2_1_LC_17_20_6/lcout  LogicCell40_SEQ_MODE_0000    351              4640   2251  FALL       8
I__321/I                                            LocalMux                       0              4640   2251  FALL       1
I__321/O                                            LocalMux                     309              4949   2251  FALL       1
I__328/I                                            InMux                          0              4949   2251  FALL       1
I__328/O                                            InMux                        217              5166   2251  FALL       1
slow_counter.M_count_q_13_LC_18_20_4/in0            LogicCell40_SEQ_MODE_1000      0              5166   2251  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_13_LC_18_20_4/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_14_LC_18_20_5/lcout
Path End         : slow_counter.M_count_q_5_LC_18_19_4/in0
Capture Clock    : slow_counter.M_count_q_5_LC_18_19_4/clk
Hold Constraint  : 0p
Path slack       : 2251p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1711
-------------------------------------   ---- 
End-of-path arrival time (ps)           5166
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_14_LC_18_20_5/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_14_LC_18_20_5/lcout          LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__348/I                                            LocalMux                       0              3455   1683  FALL       1
I__348/O                                            LocalMux                     309              3764   1683  FALL       1
I__350/I                                            InMux                          0              3764   1683  FALL       1
I__350/O                                            InMux                        217              3981   1683  FALL       1
I__352/I                                            CascadeMux                     0              3981   1683  FALL       1
I__352/O                                            CascadeMux                     0              3981   1683  FALL       1
slow_counter.M_count_q_RNINO0R_1_LC_17_20_5/in2     LogicCell40_SEQ_MODE_0000      0              3981   1683  FALL       1
slow_counter.M_count_q_RNINO0R_1_LC_17_20_5/ltout   LogicCell40_SEQ_MODE_0000    309              4290   1683  RISE       1
I__91/I                                             CascadeMux                     0              4290   1683  RISE       1
I__91/O                                             CascadeMux                     0              4290   1683  RISE       1
slow_counter.M_count_q_RNINONP2_1_LC_17_20_6/in2    LogicCell40_SEQ_MODE_0000      0              4290   1683  RISE       1
slow_counter.M_count_q_RNINONP2_1_LC_17_20_6/lcout  LogicCell40_SEQ_MODE_0000    351              4640   2251  FALL       8
I__322/I                                            LocalMux                       0              4640   2251  FALL       1
I__322/O                                            LocalMux                     309              4949   2251  FALL       1
I__330/I                                            InMux                          0              4949   2251  FALL       1
I__330/O                                            InMux                        217              5166   2251  FALL       1
slow_counter.M_count_q_5_LC_18_19_4/in0             LogicCell40_SEQ_MODE_1000      0              5166   2251  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__309/I                                          ClkMux                         0              2607  RISE       1
I__309/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_5_LC_18_19_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_14_LC_18_20_5/lcout
Path End         : slow_counter.M_count_q_8_LC_18_19_7/in0
Capture Clock    : slow_counter.M_count_q_8_LC_18_19_7/clk
Hold Constraint  : 0p
Path slack       : 2251p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1711
-------------------------------------   ---- 
End-of-path arrival time (ps)           5166
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_14_LC_18_20_5/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_14_LC_18_20_5/lcout          LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__348/I                                            LocalMux                       0              3455   1683  FALL       1
I__348/O                                            LocalMux                     309              3764   1683  FALL       1
I__350/I                                            InMux                          0              3764   1683  FALL       1
I__350/O                                            InMux                        217              3981   1683  FALL       1
I__352/I                                            CascadeMux                     0              3981   1683  FALL       1
I__352/O                                            CascadeMux                     0              3981   1683  FALL       1
slow_counter.M_count_q_RNINO0R_1_LC_17_20_5/in2     LogicCell40_SEQ_MODE_0000      0              3981   1683  FALL       1
slow_counter.M_count_q_RNINO0R_1_LC_17_20_5/ltout   LogicCell40_SEQ_MODE_0000    309              4290   1683  RISE       1
I__91/I                                             CascadeMux                     0              4290   1683  RISE       1
I__91/O                                             CascadeMux                     0              4290   1683  RISE       1
slow_counter.M_count_q_RNINONP2_1_LC_17_20_6/in2    LogicCell40_SEQ_MODE_0000      0              4290   1683  RISE       1
slow_counter.M_count_q_RNINONP2_1_LC_17_20_6/lcout  LogicCell40_SEQ_MODE_0000    351              4640   2251  FALL       8
I__323/I                                            LocalMux                       0              4640   2251  FALL       1
I__323/O                                            LocalMux                     309              4949   2251  FALL       1
I__331/I                                            InMux                          0              4949   2251  FALL       1
I__331/O                                            InMux                        217              5166   2251  FALL       1
slow_counter.M_count_q_8_LC_18_19_7/in0             LogicCell40_SEQ_MODE_1000      0              5166   2251  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__309/I                                          ClkMux                         0              2607  RISE       1
I__309/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_8_LC_18_19_7/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_14_LC_18_20_5/lcout
Path End         : slow_counter.M_count_q_17_LC_18_21_0/in0
Capture Clock    : slow_counter.M_count_q_17_LC_18_21_0/clk
Hold Constraint  : 0p
Path slack       : 2251p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1711
-------------------------------------   ---- 
End-of-path arrival time (ps)           5166
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_14_LC_18_20_5/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_14_LC_18_20_5/lcout          LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__348/I                                            LocalMux                       0              3455   1683  FALL       1
I__348/O                                            LocalMux                     309              3764   1683  FALL       1
I__350/I                                            InMux                          0              3764   1683  FALL       1
I__350/O                                            InMux                        217              3981   1683  FALL       1
I__352/I                                            CascadeMux                     0              3981   1683  FALL       1
I__352/O                                            CascadeMux                     0              3981   1683  FALL       1
slow_counter.M_count_q_RNINO0R_1_LC_17_20_5/in2     LogicCell40_SEQ_MODE_0000      0              3981   1683  FALL       1
slow_counter.M_count_q_RNINO0R_1_LC_17_20_5/ltout   LogicCell40_SEQ_MODE_0000    309              4290   1683  RISE       1
I__91/I                                             CascadeMux                     0              4290   1683  RISE       1
I__91/O                                             CascadeMux                     0              4290   1683  RISE       1
slow_counter.M_count_q_RNINONP2_1_LC_17_20_6/in2    LogicCell40_SEQ_MODE_0000      0              4290   1683  RISE       1
slow_counter.M_count_q_RNINONP2_1_LC_17_20_6/lcout  LogicCell40_SEQ_MODE_0000    351              4640   2251  FALL       8
I__319/I                                            LocalMux                       0              4640   2251  FALL       1
I__319/O                                            LocalMux                     309              4949   2251  FALL       1
I__326/I                                            InMux                          0              4949   2251  FALL       1
I__326/O                                            InMux                        217              5166   2251  FALL       1
slow_counter.M_count_q_17_LC_18_21_0/in0            LogicCell40_SEQ_MODE_1000      0              5166   2251  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__311/I                                          ClkMux                         0              2607  RISE       1
I__311/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_17_LC_18_21_0/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : slow_counter.M_count_q_14_LC_18_20_5/lcout
Path End         : slow_counter.M_count_q_15_LC_18_20_6/in0
Capture Clock    : slow_counter.M_count_q_15_LC_18_20_6/clk
Hold Constraint  : 0p
Path slack       : 2251p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1711
-------------------------------------   ---- 
End-of-path arrival time (ps)           5166
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_14_LC_18_20_5/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
slow_counter.M_count_q_14_LC_18_20_5/lcout          LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__348/I                                            LocalMux                       0              3455   1683  FALL       1
I__348/O                                            LocalMux                     309              3764   1683  FALL       1
I__350/I                                            InMux                          0              3764   1683  FALL       1
I__350/O                                            InMux                        217              3981   1683  FALL       1
I__352/I                                            CascadeMux                     0              3981   1683  FALL       1
I__352/O                                            CascadeMux                     0              3981   1683  FALL       1
slow_counter.M_count_q_RNINO0R_1_LC_17_20_5/in2     LogicCell40_SEQ_MODE_0000      0              3981   1683  FALL       1
slow_counter.M_count_q_RNINO0R_1_LC_17_20_5/ltout   LogicCell40_SEQ_MODE_0000    309              4290   1683  RISE       1
I__91/I                                             CascadeMux                     0              4290   1683  RISE       1
I__91/O                                             CascadeMux                     0              4290   1683  RISE       1
slow_counter.M_count_q_RNINONP2_1_LC_17_20_6/in2    LogicCell40_SEQ_MODE_0000      0              4290   1683  RISE       1
slow_counter.M_count_q_RNINONP2_1_LC_17_20_6/lcout  LogicCell40_SEQ_MODE_0000    351              4640   2251  FALL       8
I__321/I                                            LocalMux                       0              4640   2251  FALL       1
I__321/O                                            LocalMux                     309              4949   2251  FALL       1
I__329/I                                            InMux                          0              4949   2251  FALL       1
I__329/O                                            InMux                        217              5166   2251  FALL       1
slow_counter.M_count_q_15_LC_18_20_6/in0            LogicCell40_SEQ_MODE_1000      0              5166   2251  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_15_LC_18_20_6/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_14_5/lcout
Path End         : M_position_q_esr_4_LC_17_16_6/sr
Capture Clock    : M_position_q_esr_4_LC_17_16_6/clk
Hold Constraint  : 0p
Path slack       : 2463p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1726
-------------------------------------   ---- 
End-of-path arrival time (ps)           5181
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_14_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_14_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      12
I__140/I                                 Odrv4                          0              3455   2091  FALL       1
I__140/O                                 Odrv4                        372              3827   2091  FALL       1
I__146/I                                 Span4Mux_h                     0              3827   2091  FALL       1
I__146/O                                 Span4Mux_h                   316              4143   2091  FALL       1
I__150/I                                 Span4Mux_v                     0              4143   2463  FALL       1
I__150/O                                 Span4Mux_v                   372              4514   2463  FALL       1
I__154/I                                 LocalMux                       0              4514   2463  FALL       1
I__154/O                                 LocalMux                     309              4823   2463  FALL       1
I__157/I                                 SRMux                          0              4823   2463  FALL       1
I__157/O                                 SRMux                        358              5181   2463  FALL       1
M_position_q_esr_4_LC_17_16_6/sr         LogicCell40_SEQ_MODE_1000      0              5181   2463  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__304/I                                          ClkMux                         0              2607  RISE       1
I__304/O                                          ClkMux                       309              2915  RISE       1
M_position_q_esr_4_LC_17_16_6/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_14_5/lcout
Path End         : M_position_q_esr_3_LC_17_16_0/sr
Capture Clock    : M_position_q_esr_3_LC_17_16_0/clk
Hold Constraint  : 0p
Path slack       : 2463p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1726
-------------------------------------   ---- 
End-of-path arrival time (ps)           5181
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_14_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_14_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      12
I__140/I                                 Odrv4                          0              3455   2091  FALL       1
I__140/O                                 Odrv4                        372              3827   2091  FALL       1
I__146/I                                 Span4Mux_h                     0              3827   2091  FALL       1
I__146/O                                 Span4Mux_h                   316              4143   2091  FALL       1
I__150/I                                 Span4Mux_v                     0              4143   2463  FALL       1
I__150/O                                 Span4Mux_v                   372              4514   2463  FALL       1
I__154/I                                 LocalMux                       0              4514   2463  FALL       1
I__154/O                                 LocalMux                     309              4823   2463  FALL       1
I__157/I                                 SRMux                          0              4823   2463  FALL       1
I__157/O                                 SRMux                        358              5181   2463  FALL       1
M_position_q_esr_3_LC_17_16_0/sr         LogicCell40_SEQ_MODE_1000      0              5181   2463  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__304/I                                          ClkMux                         0              2607  RISE       1
I__304/O                                          ClkMux                       309              2915  RISE       1
M_position_q_esr_3_LC_17_16_0/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_14_5/lcout
Path End         : M_position_q_esr_5_LC_18_16_7/sr
Capture Clock    : M_position_q_esr_5_LC_18_16_7/clk
Hold Constraint  : 0p
Path slack       : 2463p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       1726
-------------------------------------   ---- 
End-of-path arrival time (ps)           5181
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_14_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_14_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      12
I__140/I                                 Odrv4                          0              3455   2091  FALL       1
I__140/O                                 Odrv4                        372              3827   2091  FALL       1
I__146/I                                 Span4Mux_h                     0              3827   2091  FALL       1
I__146/O                                 Span4Mux_h                   316              4143   2091  FALL       1
I__150/I                                 Span4Mux_v                     0              4143   2463  FALL       1
I__150/O                                 Span4Mux_v                   372              4514   2463  FALL       1
I__155/I                                 LocalMux                       0              4514   2463  FALL       1
I__155/O                                 LocalMux                     309              4823   2463  FALL       1
I__158/I                                 SRMux                          0              4823   2463  FALL       1
I__158/O                                 SRMux                        358              5181   2463  FALL       1
M_position_q_esr_5_LC_18_16_7/sr         LogicCell40_SEQ_MODE_1000      0              5181   2463  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__305/I                                          ClkMux                         0              2607  RISE       1
I__305/O                                          ClkMux                       309              2915  RISE       1
M_position_q_esr_5_LC_18_16_7/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_14_5/lcout
Path End         : M_position_q_esr_1_LC_17_14_5/ce
Capture Clock    : M_position_q_esr_1_LC_17_14_5/clk
Hold Constraint  : 0p
Path slack       : 2756p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2216
-------------------------------------   ---- 
End-of-path arrival time (ps)           5671
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_14_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_14_5/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      12
I__137/I                                           LocalMux                       0              3455   1066  FALL       1
I__137/O                                           LocalMux                     309              3764   1066  FALL       1
I__142/I                                           InMux                          0              3764   2756  FALL       1
I__142/O                                           InMux                        217              3981   2756  FALL       1
M_slow_counter_was_low_q_RNI4TBV_LC_17_15_4/in3    LogicCell40_SEQ_MODE_0000      0              3981   2756  FALL       1
M_slow_counter_was_low_q_RNI4TBV_LC_17_15_4/lcout  LogicCell40_SEQ_MODE_0000    288              4269   2756  FALL       8
I__159/I                                           Odrv12                         0              4269   2756  FALL       1
I__159/O                                           Odrv12                       540              4809   2756  FALL       1
I__162/I                                           LocalMux                       0              4809   2756  FALL       1
I__162/O                                           LocalMux                     309              5117   2756  FALL       1
I__165/I                                           CEMux                          0              5117   2756  FALL       1
I__165/O                                           CEMux                        554              5671   2756  FALL       1
M_position_q_esr_1_LC_17_14_5/ce                   LogicCell40_SEQ_MODE_1000      0              5671   2756  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__301/I                                          ClkMux                         0              2607  RISE       1
I__301/O                                          ClkMux                       309              2915  RISE       1
M_position_q_esr_1_LC_17_14_5/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_14_5/lcout
Path End         : M_position_q_ess_0_LC_17_14_2/ce
Capture Clock    : M_position_q_ess_0_LC_17_14_2/clk
Hold Constraint  : 0p
Path slack       : 2756p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2216
-------------------------------------   ---- 
End-of-path arrival time (ps)           5671
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_14_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_14_5/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      12
I__137/I                                           LocalMux                       0              3455   1066  FALL       1
I__137/O                                           LocalMux                     309              3764   1066  FALL       1
I__142/I                                           InMux                          0              3764   2756  FALL       1
I__142/O                                           InMux                        217              3981   2756  FALL       1
M_slow_counter_was_low_q_RNI4TBV_LC_17_15_4/in3    LogicCell40_SEQ_MODE_0000      0              3981   2756  FALL       1
M_slow_counter_was_low_q_RNI4TBV_LC_17_15_4/lcout  LogicCell40_SEQ_MODE_0000    288              4269   2756  FALL       8
I__159/I                                           Odrv12                         0              4269   2756  FALL       1
I__159/O                                           Odrv12                       540              4809   2756  FALL       1
I__162/I                                           LocalMux                       0              4809   2756  FALL       1
I__162/O                                           LocalMux                     309              5117   2756  FALL       1
I__165/I                                           CEMux                          0              5117   2756  FALL       1
I__165/O                                           CEMux                        554              5671   2756  FALL       1
M_position_q_ess_0_LC_17_14_2/ce                   LogicCell40_SEQ_MODE_1001      0              5671   2756  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__301/I                                          ClkMux                         0              2607  RISE       1
I__301/O                                          ClkMux                       309              2915  RISE       1
M_position_q_ess_0_LC_17_14_2/clk                 LogicCell40_SEQ_MODE_1001      0              2915  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_14_5/lcout
Path End         : M_position_q_esr_6_LC_17_14_0/ce
Capture Clock    : M_position_q_esr_6_LC_17_14_0/clk
Hold Constraint  : 0p
Path slack       : 2756p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2216
-------------------------------------   ---- 
End-of-path arrival time (ps)           5671
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_14_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_14_5/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      12
I__137/I                                           LocalMux                       0              3455   1066  FALL       1
I__137/O                                           LocalMux                     309              3764   1066  FALL       1
I__142/I                                           InMux                          0              3764   2756  FALL       1
I__142/O                                           InMux                        217              3981   2756  FALL       1
M_slow_counter_was_low_q_RNI4TBV_LC_17_15_4/in3    LogicCell40_SEQ_MODE_0000      0              3981   2756  FALL       1
M_slow_counter_was_low_q_RNI4TBV_LC_17_15_4/lcout  LogicCell40_SEQ_MODE_0000    288              4269   2756  FALL       8
I__159/I                                           Odrv12                         0              4269   2756  FALL       1
I__159/O                                           Odrv12                       540              4809   2756  FALL       1
I__162/I                                           LocalMux                       0              4809   2756  FALL       1
I__162/O                                           LocalMux                     309              5117   2756  FALL       1
I__165/I                                           CEMux                          0              5117   2756  FALL       1
I__165/O                                           CEMux                        554              5671   2756  FALL       1
M_position_q_esr_6_LC_17_14_0/ce                   LogicCell40_SEQ_MODE_1000      0              5671   2756  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__301/I                                          ClkMux                         0              2607  RISE       1
I__301/O                                          ClkMux                       309              2915  RISE       1
M_position_q_esr_6_LC_17_14_0/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_14_5/lcout
Path End         : M_position_q_esr_7_LC_18_14_2/ce
Capture Clock    : M_position_q_esr_7_LC_18_14_2/clk
Hold Constraint  : 0p
Path slack       : 2960p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2420
-------------------------------------   ---- 
End-of-path arrival time (ps)           5875
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_14_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_14_5/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      12
I__137/I                                           LocalMux                       0              3455   1066  FALL       1
I__137/O                                           LocalMux                     309              3764   1066  FALL       1
I__142/I                                           InMux                          0              3764   2756  FALL       1
I__142/O                                           InMux                        217              3981   2756  FALL       1
M_slow_counter_was_low_q_RNI4TBV_LC_17_15_4/in3    LogicCell40_SEQ_MODE_0000      0              3981   2756  FALL       1
M_slow_counter_was_low_q_RNI4TBV_LC_17_15_4/lcout  LogicCell40_SEQ_MODE_0000    288              4269   2756  FALL       8
I__161/I                                           Odrv4                          0              4269   2960  FALL       1
I__161/O                                           Odrv4                        372              4640   2960  FALL       1
I__164/I                                           Span4Mux_v                     0              4640   2960  FALL       1
I__164/O                                           Span4Mux_v                   372              5012   2960  FALL       1
I__167/I                                           LocalMux                       0              5012   2960  FALL       1
I__167/O                                           LocalMux                     309              5321   2960  FALL       1
I__170/I                                           CEMux                          0              5321   2960  FALL       1
I__170/O                                           CEMux                        554              5875   2960  FALL       1
M_position_q_esr_7_LC_18_14_2/ce                   LogicCell40_SEQ_MODE_1000      0              5875   2960  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__303/I                                          ClkMux                         0              2607  RISE       1
I__303/O                                          ClkMux                       309              2915  RISE       1
M_position_q_esr_7_LC_18_14_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_14_5/lcout
Path End         : M_position_q_esr_2_LC_18_14_1/ce
Capture Clock    : M_position_q_esr_2_LC_18_14_1/clk
Hold Constraint  : 0p
Path slack       : 2960p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2420
-------------------------------------   ---- 
End-of-path arrival time (ps)           5875
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_14_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_14_5/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      12
I__137/I                                           LocalMux                       0              3455   1066  FALL       1
I__137/O                                           LocalMux                     309              3764   1066  FALL       1
I__142/I                                           InMux                          0              3764   2756  FALL       1
I__142/O                                           InMux                        217              3981   2756  FALL       1
M_slow_counter_was_low_q_RNI4TBV_LC_17_15_4/in3    LogicCell40_SEQ_MODE_0000      0              3981   2756  FALL       1
M_slow_counter_was_low_q_RNI4TBV_LC_17_15_4/lcout  LogicCell40_SEQ_MODE_0000    288              4269   2756  FALL       8
I__161/I                                           Odrv4                          0              4269   2960  FALL       1
I__161/O                                           Odrv4                        372              4640   2960  FALL       1
I__164/I                                           Span4Mux_v                     0              4640   2960  FALL       1
I__164/O                                           Span4Mux_v                   372              5012   2960  FALL       1
I__167/I                                           LocalMux                       0              5012   2960  FALL       1
I__167/O                                           LocalMux                     309              5321   2960  FALL       1
I__170/I                                           CEMux                          0              5321   2960  FALL       1
I__170/O                                           CEMux                        554              5875   2960  FALL       1
M_position_q_esr_2_LC_18_14_1/ce                   LogicCell40_SEQ_MODE_1000      0              5875   2960  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__303/I                                          ClkMux                         0              2607  RISE       1
I__303/O                                          ClkMux                       309              2915  RISE       1
M_position_q_esr_2_LC_18_14_1/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_14_5/lcout
Path End         : M_position_q_esr_4_LC_17_16_6/ce
Capture Clock    : M_position_q_esr_4_LC_17_16_6/clk
Hold Constraint  : 0p
Path slack       : 3275p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2735
-------------------------------------   ---- 
End-of-path arrival time (ps)           6190
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_14_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_14_5/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      12
I__137/I                                           LocalMux                       0              3455   1066  FALL       1
I__137/O                                           LocalMux                     309              3764   1066  FALL       1
I__142/I                                           InMux                          0              3764   2756  FALL       1
I__142/O                                           InMux                        217              3981   2756  FALL       1
M_slow_counter_was_low_q_RNI4TBV_LC_17_15_4/in3    LogicCell40_SEQ_MODE_0000      0              3981   2756  FALL       1
M_slow_counter_was_low_q_RNI4TBV_LC_17_15_4/lcout  LogicCell40_SEQ_MODE_0000    288              4269   2756  FALL       8
I__160/I                                           Odrv4                          0              4269   3275  FALL       1
I__160/O                                           Odrv4                        372              4640   3275  FALL       1
I__163/I                                           Span4Mux_h                     0              4640   3275  FALL       1
I__163/O                                           Span4Mux_h                   316              4956   3275  FALL       1
I__166/I                                           Span4Mux_v                     0              4956   3275  FALL       1
I__166/O                                           Span4Mux_v                   372              5328   3275  FALL       1
I__169/I                                           LocalMux                       0              5328   3275  FALL       1
I__169/O                                           LocalMux                     309              5636   3275  FALL       1
I__172/I                                           CEMux                          0              5636   3275  FALL       1
I__172/O                                           CEMux                        554              6190   3275  FALL       1
M_position_q_esr_4_LC_17_16_6/ce                   LogicCell40_SEQ_MODE_1000      0              6190   3275  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__304/I                                          ClkMux                         0              2607  RISE       1
I__304/O                                          ClkMux                       309              2915  RISE       1
M_position_q_esr_4_LC_17_16_6/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_14_5/lcout
Path End         : M_position_q_esr_3_LC_17_16_0/ce
Capture Clock    : M_position_q_esr_3_LC_17_16_0/clk
Hold Constraint  : 0p
Path slack       : 3275p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2735
-------------------------------------   ---- 
End-of-path arrival time (ps)           6190
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_14_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_14_5/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      12
I__137/I                                           LocalMux                       0              3455   1066  FALL       1
I__137/O                                           LocalMux                     309              3764   1066  FALL       1
I__142/I                                           InMux                          0              3764   2756  FALL       1
I__142/O                                           InMux                        217              3981   2756  FALL       1
M_slow_counter_was_low_q_RNI4TBV_LC_17_15_4/in3    LogicCell40_SEQ_MODE_0000      0              3981   2756  FALL       1
M_slow_counter_was_low_q_RNI4TBV_LC_17_15_4/lcout  LogicCell40_SEQ_MODE_0000    288              4269   2756  FALL       8
I__160/I                                           Odrv4                          0              4269   3275  FALL       1
I__160/O                                           Odrv4                        372              4640   3275  FALL       1
I__163/I                                           Span4Mux_h                     0              4640   3275  FALL       1
I__163/O                                           Span4Mux_h                   316              4956   3275  FALL       1
I__166/I                                           Span4Mux_v                     0              4956   3275  FALL       1
I__166/O                                           Span4Mux_v                   372              5328   3275  FALL       1
I__169/I                                           LocalMux                       0              5328   3275  FALL       1
I__169/O                                           LocalMux                     309              5636   3275  FALL       1
I__172/I                                           CEMux                          0              5636   3275  FALL       1
I__172/O                                           CEMux                        554              6190   3275  FALL       1
M_position_q_esr_3_LC_17_16_0/ce                   LogicCell40_SEQ_MODE_1000      0              6190   3275  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__304/I                                          ClkMux                         0              2607  RISE       1
I__304/O                                          ClkMux                       309              2915  RISE       1
M_position_q_esr_3_LC_17_16_0/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_14_5/lcout
Path End         : M_position_q_esr_5_LC_18_16_7/ce
Capture Clock    : M_position_q_esr_5_LC_18_16_7/clk
Hold Constraint  : 0p
Path slack       : 3332p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2915

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2792
-------------------------------------   ---- 
End-of-path arrival time (ps)           6247
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_14_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_14_5/lcout            LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      12
I__137/I                                           LocalMux                       0              3455   1066  FALL       1
I__137/O                                           LocalMux                     309              3764   1066  FALL       1
I__142/I                                           InMux                          0              3764   2756  FALL       1
I__142/O                                           InMux                        217              3981   2756  FALL       1
M_slow_counter_was_low_q_RNI4TBV_LC_17_15_4/in3    LogicCell40_SEQ_MODE_0000      0              3981   2756  FALL       1
M_slow_counter_was_low_q_RNI4TBV_LC_17_15_4/lcout  LogicCell40_SEQ_MODE_0000    288              4269   2756  FALL       8
I__161/I                                           Odrv4                          0              4269   2960  FALL       1
I__161/O                                           Odrv4                        372              4640   2960  FALL       1
I__164/I                                           Span4Mux_v                     0              4640   2960  FALL       1
I__164/O                                           Span4Mux_v                   372              5012   2960  FALL       1
I__168/I                                           Span4Mux_v                     0              5012   3331  FALL       1
I__168/O                                           Span4Mux_v                   372              5384   3331  FALL       1
I__171/I                                           LocalMux                       0              5384   3331  FALL       1
I__171/O                                           LocalMux                     309              5693   3331  FALL       1
I__173/I                                           CEMux                          0              5693   3331  FALL       1
I__173/O                                           CEMux                        554              6247   3331  FALL       1
M_position_q_esr_5_LC_18_16_7/ce                   LogicCell40_SEQ_MODE_1000      0              6247   3331  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__305/I                                          ClkMux                         0              2607  RISE       1
I__305/O                                          ClkMux                       309              2915  RISE       1
M_position_q_esr_5_LC_18_16_7/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_14_5/lcout
Path End         : slow_counter.M_count_q_18_LC_18_21_1/sr
Capture Clock    : slow_counter.M_count_q_18_LC_18_21_1/clk
Hold Constraint  : 0p
Path slack       : 3444p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2707
-------------------------------------   ---- 
End-of-path arrival time (ps)           6162
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_14_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_14_5/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      12
I__136/I                                                 Odrv12                         0              3455   3445  FALL       1
I__136/O                                                 Odrv12                       540              3995   3445  FALL       1
I__141/I                                                 Span12Mux_v                    0              3995   3445  FALL       1
I__141/O                                                 Span12Mux_v                  540              4535   3445  FALL       1
I__147/I                                                 Span12Mux_s1_v                 0              4535   3445  FALL       1
I__147/O                                                 Span12Mux_s1_v               105              4640   3445  FALL       1
I__151/I                                                 LocalMux                       0              4640   3445  FALL       1
I__151/O                                                 LocalMux                     309              4949   3445  FALL       1
I__156/I                                                 IoInMux                        0              4949   3445  FALL       1
I__156/O                                                 IoInMux                      217              5166   3445  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5166   3445  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              5728   3445  FALL      19
I__291/I                                                 gio2CtrlBuf                    0              5728   3445  FALL       1
I__291/O                                                 gio2CtrlBuf                    0              5728   3445  FALL       1
I__292/I                                                 GlobalMux                      0              5728   3445  FALL       1
I__292/O                                                 GlobalMux                     77              5805   3445  FALL       1
I__293/I                                                 SRMux                          0              5805   3445  FALL       1
I__293/O                                                 SRMux                        358              6162   3445  FALL       1
slow_counter.M_count_q_18_LC_18_21_1/sr                  LogicCell40_SEQ_MODE_1000      0              6162   3445  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__311/I                                          ClkMux                         0              2607  RISE       1
I__311/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_18_LC_18_21_1/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_14_5/lcout
Path End         : slow_counter.M_count_q_17_LC_18_21_0/sr
Capture Clock    : slow_counter.M_count_q_17_LC_18_21_0/clk
Hold Constraint  : 0p
Path slack       : 3444p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2707
-------------------------------------   ---- 
End-of-path arrival time (ps)           6162
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_14_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_14_5/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      12
I__136/I                                                 Odrv12                         0              3455   3445  FALL       1
I__136/O                                                 Odrv12                       540              3995   3445  FALL       1
I__141/I                                                 Span12Mux_v                    0              3995   3445  FALL       1
I__141/O                                                 Span12Mux_v                  540              4535   3445  FALL       1
I__147/I                                                 Span12Mux_s1_v                 0              4535   3445  FALL       1
I__147/O                                                 Span12Mux_s1_v               105              4640   3445  FALL       1
I__151/I                                                 LocalMux                       0              4640   3445  FALL       1
I__151/O                                                 LocalMux                     309              4949   3445  FALL       1
I__156/I                                                 IoInMux                        0              4949   3445  FALL       1
I__156/O                                                 IoInMux                      217              5166   3445  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5166   3445  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              5728   3445  FALL      19
I__291/I                                                 gio2CtrlBuf                    0              5728   3445  FALL       1
I__291/O                                                 gio2CtrlBuf                    0              5728   3445  FALL       1
I__292/I                                                 GlobalMux                      0              5728   3445  FALL       1
I__292/O                                                 GlobalMux                     77              5805   3445  FALL       1
I__293/I                                                 SRMux                          0              5805   3445  FALL       1
I__293/O                                                 SRMux                        358              6162   3445  FALL       1
slow_counter.M_count_q_17_LC_18_21_0/sr                  LogicCell40_SEQ_MODE_1000      0              6162   3445  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__311/I                                          ClkMux                         0              2607  RISE       1
I__311/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_17_LC_18_21_0/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_14_5/lcout
Path End         : slow_counter.M_count_q_0_LC_17_19_3/sr
Capture Clock    : slow_counter.M_count_q_0_LC_17_19_3/clk
Hold Constraint  : 0p
Path slack       : 3444p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2707
-------------------------------------   ---- 
End-of-path arrival time (ps)           6162
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_14_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_14_5/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      12
I__136/I                                                 Odrv12                         0              3455   3445  FALL       1
I__136/O                                                 Odrv12                       540              3995   3445  FALL       1
I__141/I                                                 Span12Mux_v                    0              3995   3445  FALL       1
I__141/O                                                 Span12Mux_v                  540              4535   3445  FALL       1
I__147/I                                                 Span12Mux_s1_v                 0              4535   3445  FALL       1
I__147/O                                                 Span12Mux_s1_v               105              4640   3445  FALL       1
I__151/I                                                 LocalMux                       0              4640   3445  FALL       1
I__151/O                                                 LocalMux                     309              4949   3445  FALL       1
I__156/I                                                 IoInMux                        0              4949   3445  FALL       1
I__156/O                                                 IoInMux                      217              5166   3445  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5166   3445  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              5728   3445  FALL      19
I__291/I                                                 gio2CtrlBuf                    0              5728   3445  FALL       1
I__291/O                                                 gio2CtrlBuf                    0              5728   3445  FALL       1
I__292/I                                                 GlobalMux                      0              5728   3445  FALL       1
I__292/O                                                 GlobalMux                     77              5805   3445  FALL       1
I__294/I                                                 SRMux                          0              5805   3445  FALL       1
I__294/O                                                 SRMux                        358              6162   3445  FALL       1
slow_counter.M_count_q_0_LC_17_19_3/sr                   LogicCell40_SEQ_MODE_1000      0              6162   3445  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__306/I                                          ClkMux                         0              2607  RISE       1
I__306/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_0_LC_17_19_3/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_14_5/lcout
Path End         : slow_counter.M_count_q_16_LC_18_20_7/sr
Capture Clock    : slow_counter.M_count_q_16_LC_18_20_7/clk
Hold Constraint  : 0p
Path slack       : 3444p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2707
-------------------------------------   ---- 
End-of-path arrival time (ps)           6162
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_14_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_14_5/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      12
I__136/I                                                 Odrv12                         0              3455   3445  FALL       1
I__136/O                                                 Odrv12                       540              3995   3445  FALL       1
I__141/I                                                 Span12Mux_v                    0              3995   3445  FALL       1
I__141/O                                                 Span12Mux_v                  540              4535   3445  FALL       1
I__147/I                                                 Span12Mux_s1_v                 0              4535   3445  FALL       1
I__147/O                                                 Span12Mux_s1_v               105              4640   3445  FALL       1
I__151/I                                                 LocalMux                       0              4640   3445  FALL       1
I__151/O                                                 LocalMux                     309              4949   3445  FALL       1
I__156/I                                                 IoInMux                        0              4949   3445  FALL       1
I__156/O                                                 IoInMux                      217              5166   3445  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5166   3445  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              5728   3445  FALL      19
I__291/I                                                 gio2CtrlBuf                    0              5728   3445  FALL       1
I__291/O                                                 gio2CtrlBuf                    0              5728   3445  FALL       1
I__292/I                                                 GlobalMux                      0              5728   3445  FALL       1
I__292/O                                                 GlobalMux                     77              5805   3445  FALL       1
I__295/I                                                 SRMux                          0              5805   3445  FALL       1
I__295/O                                                 SRMux                        358              6162   3445  FALL       1
slow_counter.M_count_q_16_LC_18_20_7/sr                  LogicCell40_SEQ_MODE_1000      0              6162   3445  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_16_LC_18_20_7/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_14_5/lcout
Path End         : slow_counter.M_count_q_15_LC_18_20_6/sr
Capture Clock    : slow_counter.M_count_q_15_LC_18_20_6/clk
Hold Constraint  : 0p
Path slack       : 3444p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2707
-------------------------------------   ---- 
End-of-path arrival time (ps)           6162
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_14_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_14_5/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      12
I__136/I                                                 Odrv12                         0              3455   3445  FALL       1
I__136/O                                                 Odrv12                       540              3995   3445  FALL       1
I__141/I                                                 Span12Mux_v                    0              3995   3445  FALL       1
I__141/O                                                 Span12Mux_v                  540              4535   3445  FALL       1
I__147/I                                                 Span12Mux_s1_v                 0              4535   3445  FALL       1
I__147/O                                                 Span12Mux_s1_v               105              4640   3445  FALL       1
I__151/I                                                 LocalMux                       0              4640   3445  FALL       1
I__151/O                                                 LocalMux                     309              4949   3445  FALL       1
I__156/I                                                 IoInMux                        0              4949   3445  FALL       1
I__156/O                                                 IoInMux                      217              5166   3445  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5166   3445  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              5728   3445  FALL      19
I__291/I                                                 gio2CtrlBuf                    0              5728   3445  FALL       1
I__291/O                                                 gio2CtrlBuf                    0              5728   3445  FALL       1
I__292/I                                                 GlobalMux                      0              5728   3445  FALL       1
I__292/O                                                 GlobalMux                     77              5805   3445  FALL       1
I__295/I                                                 SRMux                          0              5805   3445  FALL       1
I__295/O                                                 SRMux                        358              6162   3445  FALL       1
slow_counter.M_count_q_15_LC_18_20_6/sr                  LogicCell40_SEQ_MODE_1000      0              6162   3445  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_15_LC_18_20_6/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_14_5/lcout
Path End         : slow_counter.M_count_q_14_LC_18_20_5/sr
Capture Clock    : slow_counter.M_count_q_14_LC_18_20_5/clk
Hold Constraint  : 0p
Path slack       : 3444p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2707
-------------------------------------   ---- 
End-of-path arrival time (ps)           6162
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_14_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_14_5/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      12
I__136/I                                                 Odrv12                         0              3455   3445  FALL       1
I__136/O                                                 Odrv12                       540              3995   3445  FALL       1
I__141/I                                                 Span12Mux_v                    0              3995   3445  FALL       1
I__141/O                                                 Span12Mux_v                  540              4535   3445  FALL       1
I__147/I                                                 Span12Mux_s1_v                 0              4535   3445  FALL       1
I__147/O                                                 Span12Mux_s1_v               105              4640   3445  FALL       1
I__151/I                                                 LocalMux                       0              4640   3445  FALL       1
I__151/O                                                 LocalMux                     309              4949   3445  FALL       1
I__156/I                                                 IoInMux                        0              4949   3445  FALL       1
I__156/O                                                 IoInMux                      217              5166   3445  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5166   3445  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              5728   3445  FALL      19
I__291/I                                                 gio2CtrlBuf                    0              5728   3445  FALL       1
I__291/O                                                 gio2CtrlBuf                    0              5728   3445  FALL       1
I__292/I                                                 GlobalMux                      0              5728   3445  FALL       1
I__292/O                                                 GlobalMux                     77              5805   3445  FALL       1
I__295/I                                                 SRMux                          0              5805   3445  FALL       1
I__295/O                                                 SRMux                        358              6162   3445  FALL       1
slow_counter.M_count_q_14_LC_18_20_5/sr                  LogicCell40_SEQ_MODE_1000      0              6162   3445  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_14_LC_18_20_5/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_14_5/lcout
Path End         : slow_counter.M_count_q_13_LC_18_20_4/sr
Capture Clock    : slow_counter.M_count_q_13_LC_18_20_4/clk
Hold Constraint  : 0p
Path slack       : 3444p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2707
-------------------------------------   ---- 
End-of-path arrival time (ps)           6162
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_14_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_14_5/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      12
I__136/I                                                 Odrv12                         0              3455   3445  FALL       1
I__136/O                                                 Odrv12                       540              3995   3445  FALL       1
I__141/I                                                 Span12Mux_v                    0              3995   3445  FALL       1
I__141/O                                                 Span12Mux_v                  540              4535   3445  FALL       1
I__147/I                                                 Span12Mux_s1_v                 0              4535   3445  FALL       1
I__147/O                                                 Span12Mux_s1_v               105              4640   3445  FALL       1
I__151/I                                                 LocalMux                       0              4640   3445  FALL       1
I__151/O                                                 LocalMux                     309              4949   3445  FALL       1
I__156/I                                                 IoInMux                        0              4949   3445  FALL       1
I__156/O                                                 IoInMux                      217              5166   3445  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5166   3445  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              5728   3445  FALL      19
I__291/I                                                 gio2CtrlBuf                    0              5728   3445  FALL       1
I__291/O                                                 gio2CtrlBuf                    0              5728   3445  FALL       1
I__292/I                                                 GlobalMux                      0              5728   3445  FALL       1
I__292/O                                                 GlobalMux                     77              5805   3445  FALL       1
I__295/I                                                 SRMux                          0              5805   3445  FALL       1
I__295/O                                                 SRMux                        358              6162   3445  FALL       1
slow_counter.M_count_q_13_LC_18_20_4/sr                  LogicCell40_SEQ_MODE_1000      0              6162   3445  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_13_LC_18_20_4/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_14_5/lcout
Path End         : slow_counter.M_count_q_12_LC_18_20_3/sr
Capture Clock    : slow_counter.M_count_q_12_LC_18_20_3/clk
Hold Constraint  : 0p
Path slack       : 3444p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2707
-------------------------------------   ---- 
End-of-path arrival time (ps)           6162
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_14_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_14_5/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      12
I__136/I                                                 Odrv12                         0              3455   3445  FALL       1
I__136/O                                                 Odrv12                       540              3995   3445  FALL       1
I__141/I                                                 Span12Mux_v                    0              3995   3445  FALL       1
I__141/O                                                 Span12Mux_v                  540              4535   3445  FALL       1
I__147/I                                                 Span12Mux_s1_v                 0              4535   3445  FALL       1
I__147/O                                                 Span12Mux_s1_v               105              4640   3445  FALL       1
I__151/I                                                 LocalMux                       0              4640   3445  FALL       1
I__151/O                                                 LocalMux                     309              4949   3445  FALL       1
I__156/I                                                 IoInMux                        0              4949   3445  FALL       1
I__156/O                                                 IoInMux                      217              5166   3445  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5166   3445  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              5728   3445  FALL      19
I__291/I                                                 gio2CtrlBuf                    0              5728   3445  FALL       1
I__291/O                                                 gio2CtrlBuf                    0              5728   3445  FALL       1
I__292/I                                                 GlobalMux                      0              5728   3445  FALL       1
I__292/O                                                 GlobalMux                     77              5805   3445  FALL       1
I__295/I                                                 SRMux                          0              5805   3445  FALL       1
I__295/O                                                 SRMux                        358              6162   3445  FALL       1
slow_counter.M_count_q_12_LC_18_20_3/sr                  LogicCell40_SEQ_MODE_1000      0              6162   3445  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_12_LC_18_20_3/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_14_5/lcout
Path End         : slow_counter.M_count_q_11_LC_18_20_2/sr
Capture Clock    : slow_counter.M_count_q_11_LC_18_20_2/clk
Hold Constraint  : 0p
Path slack       : 3444p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2707
-------------------------------------   ---- 
End-of-path arrival time (ps)           6162
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_14_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_14_5/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      12
I__136/I                                                 Odrv12                         0              3455   3445  FALL       1
I__136/O                                                 Odrv12                       540              3995   3445  FALL       1
I__141/I                                                 Span12Mux_v                    0              3995   3445  FALL       1
I__141/O                                                 Span12Mux_v                  540              4535   3445  FALL       1
I__147/I                                                 Span12Mux_s1_v                 0              4535   3445  FALL       1
I__147/O                                                 Span12Mux_s1_v               105              4640   3445  FALL       1
I__151/I                                                 LocalMux                       0              4640   3445  FALL       1
I__151/O                                                 LocalMux                     309              4949   3445  FALL       1
I__156/I                                                 IoInMux                        0              4949   3445  FALL       1
I__156/O                                                 IoInMux                      217              5166   3445  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5166   3445  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              5728   3445  FALL      19
I__291/I                                                 gio2CtrlBuf                    0              5728   3445  FALL       1
I__291/O                                                 gio2CtrlBuf                    0              5728   3445  FALL       1
I__292/I                                                 GlobalMux                      0              5728   3445  FALL       1
I__292/O                                                 GlobalMux                     77              5805   3445  FALL       1
I__295/I                                                 SRMux                          0              5805   3445  FALL       1
I__295/O                                                 SRMux                        358              6162   3445  FALL       1
slow_counter.M_count_q_11_LC_18_20_2/sr                  LogicCell40_SEQ_MODE_1000      0              6162   3445  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_11_LC_18_20_2/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_14_5/lcout
Path End         : slow_counter.M_count_q_10_LC_18_20_1/sr
Capture Clock    : slow_counter.M_count_q_10_LC_18_20_1/clk
Hold Constraint  : 0p
Path slack       : 3444p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2707
-------------------------------------   ---- 
End-of-path arrival time (ps)           6162
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_14_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_14_5/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      12
I__136/I                                                 Odrv12                         0              3455   3445  FALL       1
I__136/O                                                 Odrv12                       540              3995   3445  FALL       1
I__141/I                                                 Span12Mux_v                    0              3995   3445  FALL       1
I__141/O                                                 Span12Mux_v                  540              4535   3445  FALL       1
I__147/I                                                 Span12Mux_s1_v                 0              4535   3445  FALL       1
I__147/O                                                 Span12Mux_s1_v               105              4640   3445  FALL       1
I__151/I                                                 LocalMux                       0              4640   3445  FALL       1
I__151/O                                                 LocalMux                     309              4949   3445  FALL       1
I__156/I                                                 IoInMux                        0              4949   3445  FALL       1
I__156/O                                                 IoInMux                      217              5166   3445  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5166   3445  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              5728   3445  FALL      19
I__291/I                                                 gio2CtrlBuf                    0              5728   3445  FALL       1
I__291/O                                                 gio2CtrlBuf                    0              5728   3445  FALL       1
I__292/I                                                 GlobalMux                      0              5728   3445  FALL       1
I__292/O                                                 GlobalMux                     77              5805   3445  FALL       1
I__295/I                                                 SRMux                          0              5805   3445  FALL       1
I__295/O                                                 SRMux                        358              6162   3445  FALL       1
slow_counter.M_count_q_10_LC_18_20_1/sr                  LogicCell40_SEQ_MODE_1000      0              6162   3445  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_10_LC_18_20_1/clk          LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_14_5/lcout
Path End         : slow_counter.M_count_q_9_LC_18_20_0/sr
Capture Clock    : slow_counter.M_count_q_9_LC_18_20_0/clk
Hold Constraint  : 0p
Path slack       : 3444p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2707
-------------------------------------   ---- 
End-of-path arrival time (ps)           6162
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_14_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_14_5/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      12
I__136/I                                                 Odrv12                         0              3455   3445  FALL       1
I__136/O                                                 Odrv12                       540              3995   3445  FALL       1
I__141/I                                                 Span12Mux_v                    0              3995   3445  FALL       1
I__141/O                                                 Span12Mux_v                  540              4535   3445  FALL       1
I__147/I                                                 Span12Mux_s1_v                 0              4535   3445  FALL       1
I__147/O                                                 Span12Mux_s1_v               105              4640   3445  FALL       1
I__151/I                                                 LocalMux                       0              4640   3445  FALL       1
I__151/O                                                 LocalMux                     309              4949   3445  FALL       1
I__156/I                                                 IoInMux                        0              4949   3445  FALL       1
I__156/O                                                 IoInMux                      217              5166   3445  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5166   3445  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              5728   3445  FALL      19
I__291/I                                                 gio2CtrlBuf                    0              5728   3445  FALL       1
I__291/O                                                 gio2CtrlBuf                    0              5728   3445  FALL       1
I__292/I                                                 GlobalMux                      0              5728   3445  FALL       1
I__292/O                                                 GlobalMux                     77              5805   3445  FALL       1
I__295/I                                                 SRMux                          0              5805   3445  FALL       1
I__295/O                                                 SRMux                        358              6162   3445  FALL       1
slow_counter.M_count_q_9_LC_18_20_0/sr                   LogicCell40_SEQ_MODE_1000      0              6162   3445  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__310/I                                          ClkMux                         0              2607  RISE       1
I__310/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_9_LC_18_20_0/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_14_5/lcout
Path End         : slow_counter.M_count_q_8_LC_18_19_7/sr
Capture Clock    : slow_counter.M_count_q_8_LC_18_19_7/clk
Hold Constraint  : 0p
Path slack       : 3444p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2707
-------------------------------------   ---- 
End-of-path arrival time (ps)           6162
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_14_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_14_5/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      12
I__136/I                                                 Odrv12                         0              3455   3445  FALL       1
I__136/O                                                 Odrv12                       540              3995   3445  FALL       1
I__141/I                                                 Span12Mux_v                    0              3995   3445  FALL       1
I__141/O                                                 Span12Mux_v                  540              4535   3445  FALL       1
I__147/I                                                 Span12Mux_s1_v                 0              4535   3445  FALL       1
I__147/O                                                 Span12Mux_s1_v               105              4640   3445  FALL       1
I__151/I                                                 LocalMux                       0              4640   3445  FALL       1
I__151/O                                                 LocalMux                     309              4949   3445  FALL       1
I__156/I                                                 IoInMux                        0              4949   3445  FALL       1
I__156/O                                                 IoInMux                      217              5166   3445  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5166   3445  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              5728   3445  FALL      19
I__291/I                                                 gio2CtrlBuf                    0              5728   3445  FALL       1
I__291/O                                                 gio2CtrlBuf                    0              5728   3445  FALL       1
I__292/I                                                 GlobalMux                      0              5728   3445  FALL       1
I__292/O                                                 GlobalMux                     77              5805   3445  FALL       1
I__296/I                                                 SRMux                          0              5805   3445  FALL       1
I__296/O                                                 SRMux                        358              6162   3445  FALL       1
slow_counter.M_count_q_8_LC_18_19_7/sr                   LogicCell40_SEQ_MODE_1000      0              6162   3445  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__309/I                                          ClkMux                         0              2607  RISE       1
I__309/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_8_LC_18_19_7/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_14_5/lcout
Path End         : slow_counter.M_count_q_7_LC_18_19_6/sr
Capture Clock    : slow_counter.M_count_q_7_LC_18_19_6/clk
Hold Constraint  : 0p
Path slack       : 3444p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2707
-------------------------------------   ---- 
End-of-path arrival time (ps)           6162
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_14_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_14_5/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      12
I__136/I                                                 Odrv12                         0              3455   3445  FALL       1
I__136/O                                                 Odrv12                       540              3995   3445  FALL       1
I__141/I                                                 Span12Mux_v                    0              3995   3445  FALL       1
I__141/O                                                 Span12Mux_v                  540              4535   3445  FALL       1
I__147/I                                                 Span12Mux_s1_v                 0              4535   3445  FALL       1
I__147/O                                                 Span12Mux_s1_v               105              4640   3445  FALL       1
I__151/I                                                 LocalMux                       0              4640   3445  FALL       1
I__151/O                                                 LocalMux                     309              4949   3445  FALL       1
I__156/I                                                 IoInMux                        0              4949   3445  FALL       1
I__156/O                                                 IoInMux                      217              5166   3445  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5166   3445  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              5728   3445  FALL      19
I__291/I                                                 gio2CtrlBuf                    0              5728   3445  FALL       1
I__291/O                                                 gio2CtrlBuf                    0              5728   3445  FALL       1
I__292/I                                                 GlobalMux                      0              5728   3445  FALL       1
I__292/O                                                 GlobalMux                     77              5805   3445  FALL       1
I__296/I                                                 SRMux                          0              5805   3445  FALL       1
I__296/O                                                 SRMux                        358              6162   3445  FALL       1
slow_counter.M_count_q_7_LC_18_19_6/sr                   LogicCell40_SEQ_MODE_1000      0              6162   3445  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__309/I                                          ClkMux                         0              2607  RISE       1
I__309/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_7_LC_18_19_6/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_14_5/lcout
Path End         : slow_counter.M_count_q_6_LC_18_19_5/sr
Capture Clock    : slow_counter.M_count_q_6_LC_18_19_5/clk
Hold Constraint  : 0p
Path slack       : 3444p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2707
-------------------------------------   ---- 
End-of-path arrival time (ps)           6162
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_14_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_14_5/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      12
I__136/I                                                 Odrv12                         0              3455   3445  FALL       1
I__136/O                                                 Odrv12                       540              3995   3445  FALL       1
I__141/I                                                 Span12Mux_v                    0              3995   3445  FALL       1
I__141/O                                                 Span12Mux_v                  540              4535   3445  FALL       1
I__147/I                                                 Span12Mux_s1_v                 0              4535   3445  FALL       1
I__147/O                                                 Span12Mux_s1_v               105              4640   3445  FALL       1
I__151/I                                                 LocalMux                       0              4640   3445  FALL       1
I__151/O                                                 LocalMux                     309              4949   3445  FALL       1
I__156/I                                                 IoInMux                        0              4949   3445  FALL       1
I__156/O                                                 IoInMux                      217              5166   3445  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5166   3445  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              5728   3445  FALL      19
I__291/I                                                 gio2CtrlBuf                    0              5728   3445  FALL       1
I__291/O                                                 gio2CtrlBuf                    0              5728   3445  FALL       1
I__292/I                                                 GlobalMux                      0              5728   3445  FALL       1
I__292/O                                                 GlobalMux                     77              5805   3445  FALL       1
I__296/I                                                 SRMux                          0              5805   3445  FALL       1
I__296/O                                                 SRMux                        358              6162   3445  FALL       1
slow_counter.M_count_q_6_LC_18_19_5/sr                   LogicCell40_SEQ_MODE_1000      0              6162   3445  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__309/I                                          ClkMux                         0              2607  RISE       1
I__309/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_6_LC_18_19_5/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_14_5/lcout
Path End         : slow_counter.M_count_q_5_LC_18_19_4/sr
Capture Clock    : slow_counter.M_count_q_5_LC_18_19_4/clk
Hold Constraint  : 0p
Path slack       : 3444p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2707
-------------------------------------   ---- 
End-of-path arrival time (ps)           6162
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_14_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_14_5/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      12
I__136/I                                                 Odrv12                         0              3455   3445  FALL       1
I__136/O                                                 Odrv12                       540              3995   3445  FALL       1
I__141/I                                                 Span12Mux_v                    0              3995   3445  FALL       1
I__141/O                                                 Span12Mux_v                  540              4535   3445  FALL       1
I__147/I                                                 Span12Mux_s1_v                 0              4535   3445  FALL       1
I__147/O                                                 Span12Mux_s1_v               105              4640   3445  FALL       1
I__151/I                                                 LocalMux                       0              4640   3445  FALL       1
I__151/O                                                 LocalMux                     309              4949   3445  FALL       1
I__156/I                                                 IoInMux                        0              4949   3445  FALL       1
I__156/O                                                 IoInMux                      217              5166   3445  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5166   3445  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              5728   3445  FALL      19
I__291/I                                                 gio2CtrlBuf                    0              5728   3445  FALL       1
I__291/O                                                 gio2CtrlBuf                    0              5728   3445  FALL       1
I__292/I                                                 GlobalMux                      0              5728   3445  FALL       1
I__292/O                                                 GlobalMux                     77              5805   3445  FALL       1
I__296/I                                                 SRMux                          0              5805   3445  FALL       1
I__296/O                                                 SRMux                        358              6162   3445  FALL       1
slow_counter.M_count_q_5_LC_18_19_4/sr                   LogicCell40_SEQ_MODE_1000      0              6162   3445  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__309/I                                          ClkMux                         0              2607  RISE       1
I__309/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_5_LC_18_19_4/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_14_5/lcout
Path End         : slow_counter.M_count_q_4_LC_18_19_3/sr
Capture Clock    : slow_counter.M_count_q_4_LC_18_19_3/clk
Hold Constraint  : 0p
Path slack       : 3444p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2707
-------------------------------------   ---- 
End-of-path arrival time (ps)           6162
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_14_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_14_5/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      12
I__136/I                                                 Odrv12                         0              3455   3445  FALL       1
I__136/O                                                 Odrv12                       540              3995   3445  FALL       1
I__141/I                                                 Span12Mux_v                    0              3995   3445  FALL       1
I__141/O                                                 Span12Mux_v                  540              4535   3445  FALL       1
I__147/I                                                 Span12Mux_s1_v                 0              4535   3445  FALL       1
I__147/O                                                 Span12Mux_s1_v               105              4640   3445  FALL       1
I__151/I                                                 LocalMux                       0              4640   3445  FALL       1
I__151/O                                                 LocalMux                     309              4949   3445  FALL       1
I__156/I                                                 IoInMux                        0              4949   3445  FALL       1
I__156/O                                                 IoInMux                      217              5166   3445  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5166   3445  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              5728   3445  FALL      19
I__291/I                                                 gio2CtrlBuf                    0              5728   3445  FALL       1
I__291/O                                                 gio2CtrlBuf                    0              5728   3445  FALL       1
I__292/I                                                 GlobalMux                      0              5728   3445  FALL       1
I__292/O                                                 GlobalMux                     77              5805   3445  FALL       1
I__296/I                                                 SRMux                          0              5805   3445  FALL       1
I__296/O                                                 SRMux                        358              6162   3445  FALL       1
slow_counter.M_count_q_4_LC_18_19_3/sr                   LogicCell40_SEQ_MODE_1000      0              6162   3445  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__309/I                                          ClkMux                         0              2607  RISE       1
I__309/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_4_LC_18_19_3/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_14_5/lcout
Path End         : slow_counter.M_count_q_3_LC_18_19_2/sr
Capture Clock    : slow_counter.M_count_q_3_LC_18_19_2/clk
Hold Constraint  : 0p
Path slack       : 3444p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2707
-------------------------------------   ---- 
End-of-path arrival time (ps)           6162
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_14_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_14_5/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      12
I__136/I                                                 Odrv12                         0              3455   3445  FALL       1
I__136/O                                                 Odrv12                       540              3995   3445  FALL       1
I__141/I                                                 Span12Mux_v                    0              3995   3445  FALL       1
I__141/O                                                 Span12Mux_v                  540              4535   3445  FALL       1
I__147/I                                                 Span12Mux_s1_v                 0              4535   3445  FALL       1
I__147/O                                                 Span12Mux_s1_v               105              4640   3445  FALL       1
I__151/I                                                 LocalMux                       0              4640   3445  FALL       1
I__151/O                                                 LocalMux                     309              4949   3445  FALL       1
I__156/I                                                 IoInMux                        0              4949   3445  FALL       1
I__156/O                                                 IoInMux                      217              5166   3445  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5166   3445  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              5728   3445  FALL      19
I__291/I                                                 gio2CtrlBuf                    0              5728   3445  FALL       1
I__291/O                                                 gio2CtrlBuf                    0              5728   3445  FALL       1
I__292/I                                                 GlobalMux                      0              5728   3445  FALL       1
I__292/O                                                 GlobalMux                     77              5805   3445  FALL       1
I__296/I                                                 SRMux                          0              5805   3445  FALL       1
I__296/O                                                 SRMux                        358              6162   3445  FALL       1
slow_counter.M_count_q_3_LC_18_19_2/sr                   LogicCell40_SEQ_MODE_1000      0              6162   3445  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__309/I                                          ClkMux                         0              2607  RISE       1
I__309/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_3_LC_18_19_2/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_14_5/lcout
Path End         : slow_counter.M_count_q_2_LC_18_19_1/sr
Capture Clock    : slow_counter.M_count_q_2_LC_18_19_1/clk
Hold Constraint  : 0p
Path slack       : 3444p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2707
-------------------------------------   ---- 
End-of-path arrival time (ps)           6162
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_14_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_14_5/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      12
I__136/I                                                 Odrv12                         0              3455   3445  FALL       1
I__136/O                                                 Odrv12                       540              3995   3445  FALL       1
I__141/I                                                 Span12Mux_v                    0              3995   3445  FALL       1
I__141/O                                                 Span12Mux_v                  540              4535   3445  FALL       1
I__147/I                                                 Span12Mux_s1_v                 0              4535   3445  FALL       1
I__147/O                                                 Span12Mux_s1_v               105              4640   3445  FALL       1
I__151/I                                                 LocalMux                       0              4640   3445  FALL       1
I__151/O                                                 LocalMux                     309              4949   3445  FALL       1
I__156/I                                                 IoInMux                        0              4949   3445  FALL       1
I__156/O                                                 IoInMux                      217              5166   3445  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5166   3445  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              5728   3445  FALL      19
I__291/I                                                 gio2CtrlBuf                    0              5728   3445  FALL       1
I__291/O                                                 gio2CtrlBuf                    0              5728   3445  FALL       1
I__292/I                                                 GlobalMux                      0              5728   3445  FALL       1
I__292/O                                                 GlobalMux                     77              5805   3445  FALL       1
I__296/I                                                 SRMux                          0              5805   3445  FALL       1
I__296/O                                                 SRMux                        358              6162   3445  FALL       1
slow_counter.M_count_q_2_LC_18_19_1/sr                   LogicCell40_SEQ_MODE_1000      0              6162   3445  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__309/I                                          ClkMux                         0              2607  RISE       1
I__309/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_2_LC_18_19_1/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset_cond.M_stage_q_3_LC_16_14_5/lcout
Path End         : slow_counter.M_count_q_1_LC_18_18_1/sr
Capture Clock    : slow_counter.M_count_q_1_LC_18_18_1/clk
Hold Constraint  : 0p
Path slack       : 3444p

Capture Clock Arrival Time (clk_0:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2915
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2718

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       2707
-------------------------------------   ---- 
End-of-path arrival time (ps)           6162
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_14_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset_cond.M_stage_q_3_LC_16_14_5/lcout                  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      12
I__136/I                                                 Odrv12                         0              3455   3445  FALL       1
I__136/O                                                 Odrv12                       540              3995   3445  FALL       1
I__141/I                                                 Span12Mux_v                    0              3995   3445  FALL       1
I__141/O                                                 Span12Mux_v                  540              4535   3445  FALL       1
I__147/I                                                 Span12Mux_s1_v                 0              4535   3445  FALL       1
I__147/O                                                 Span12Mux_s1_v               105              4640   3445  FALL       1
I__151/I                                                 LocalMux                       0              4640   3445  FALL       1
I__151/O                                                 LocalMux                     309              4949   3445  FALL       1
I__156/I                                                 IoInMux                        0              4949   3445  FALL       1
I__156/O                                                 IoInMux                      217              5166   3445  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5166   3445  FALL       1
reset_cond.M_stage_q_RNIFG9D_3/GLOBALBUFFEROUTPUT        ICE_GB                       561              5728   3445  FALL      19
I__291/I                                                 gio2CtrlBuf                    0              5728   3445  FALL       1
I__291/O                                                 gio2CtrlBuf                    0              5728   3445  FALL       1
I__292/I                                                 GlobalMux                      0              5728   3445  FALL       1
I__292/O                                                 GlobalMux                     77              5805   3445  FALL       1
I__297/I                                                 SRMux                          0              5805   3445  FALL       1
I__297/O                                                 SRMux                        358              6162   3445  FALL       1
slow_counter.M_count_q_1_LC_18_18_1/sr                   LogicCell40_SEQ_MODE_1000      0              6162   3445  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__307/I                                          ClkMux                         0              2607  RISE       1
I__307/O                                          ClkMux                       309              2915  RISE       1
slow_counter.M_count_q_1_LC_18_18_1/clk           LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_n
Path End         : reset_cond.M_stage_q_0_LC_16_14_0/in3
Capture Clock    : reset_cond.M_stage_q_0_LC_16_14_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (clk_0:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3108
---------------------------------------   ---- 
End-of-path arrival time (ps)             3108
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_n                                  cu_top_0                       0                 0   +INF  RISE       1
rst_n_ibuf_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  RISE       1
rst_n_ibuf_iopad/DOUT                  IO_PAD                       590               590   +INF  RISE       1
rst_n_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_n_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__79/I                                Odrv12                         0              1053   +INF  FALL       1
I__79/O                                Odrv12                       540              1593   +INF  FALL       1
I__80/I                                Span12Mux_v                    0              1593   +INF  FALL       1
I__80/O                                Span12Mux_v                  540              2133   +INF  FALL       1
I__81/I                                Sp12to4                        0              2133   +INF  FALL       1
I__81/O                                Sp12to4                      449              2582   +INF  FALL       1
I__82/I                                LocalMux                       0              2582   +INF  FALL       1
I__82/O                                LocalMux                     309              2890   +INF  FALL       1
I__83/I                                InMux                          0              2890   +INF  FALL       1
I__83/O                                InMux                        217              3108   +INF  FALL       1
reset_cond.M_stage_q_0_LC_16_14_0/in3  LogicCell40_SEQ_MODE_1000      0              3108   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_0_LC_16_14_0/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_n
Path End         : reset_cond.M_stage_q_1_LC_16_14_3/in0
Capture Clock    : reset_cond.M_stage_q_1_LC_16_14_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (clk_0:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3058
---------------------------------------   ---- 
End-of-path arrival time (ps)             3058
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_n                                  cu_top_0                       0                 0   +INF  FALL       1
rst_n_ibuf_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  FALL       1
rst_n_ibuf_iopad/DOUT                  IO_PAD                       540               540   +INF  FALL       1
rst_n_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
rst_n_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001       463              1003   +INF  FALL       1
I__79/I                                Odrv12                         0              1003   +INF  FALL       1
I__79/O                                Odrv12                       540              1543   +INF  FALL       1
I__80/I                                Span12Mux_v                    0              1543   +INF  FALL       1
I__80/O                                Span12Mux_v                  540              2083   +INF  FALL       1
I__81/I                                Sp12to4                        0              2083   +INF  FALL       1
I__81/O                                Sp12to4                      449              2532   +INF  FALL       1
I__82/I                                LocalMux                       0              2532   +INF  FALL       1
I__82/O                                LocalMux                     309              2840   +INF  FALL       1
I__84/I                                InMux                          0              2840   +INF  FALL       1
I__84/O                                InMux                        217              3058   +INF  FALL       1
reset_cond.M_stage_q_1_LC_16_14_3/in0  LogicCell40_SEQ_MODE_1000      0              3058   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_1_LC_16_14_3/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : usb_rx
Path End         : usb_tx
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6815
---------------------------------------   ---- 
End-of-path arrival time (ps)             6815
 
Data path
pin name                          model name              delay  cumulative delay  slack  edge  Fanout
--------------------------------  ----------------------  -----  ----------------  -----  ----  ------
usb_rx                            cu_top_0                    0                 0   +INF  RISE       1
usb_rx_ibuf_iopad/PACKAGEPIN:in   IO_PAD                      0                 0   +INF  RISE       1
usb_rx_ibuf_iopad/DOUT            IO_PAD                    590               590   +INF  RISE       1
usb_rx_ibuf_preio/PADIN           PRE_IO_PIN_TYPE_000001      0               590   +INF  RISE       1
usb_rx_ibuf_preio/DIN0            PRE_IO_PIN_TYPE_000001    463              1053   +INF  FALL       1
I__61/I                           Odrv12                      0              1053   +INF  FALL       1
I__61/O                           Odrv12                    540              1593   +INF  FALL       1
I__62/I                           Span12Mux_s0_v              0              1593   +INF  FALL       1
I__62/O                           Span12Mux_s0_v            105              1698   +INF  FALL       1
I__63/I                           LocalMux                    0              1698   +INF  FALL       1
I__63/O                           LocalMux                  309              2007   +INF  FALL       1
I__64/I                           IoInMux                     0              2007   +INF  FALL       1
I__64/O                           IoInMux                   217              2224   +INF  FALL       1
usb_tx_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001      0              2224   +INF  FALL       1
usb_tx_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001   2237              4461   +INF  FALL       1
usb_tx_obuf_iopad/DIN             IO_PAD                      0              4461   +INF  FALL       1
usb_tx_obuf_iopad/PACKAGEPIN:out  IO_PAD                   2353              6815   +INF  FALL       1
usb_tx                            cu_top_0                    0              6815   +INF  FALL       1


++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_position_q_esr_5_LC_18_16_7/lcout
Path End         : led[5]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        7256
-------------------------------------   ----- 
End-of-path arrival time (ps)           10711
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__305/I                                          ClkMux                         0              2607  RISE       1
I__305/O                                          ClkMux                       309              2915  RISE       1
M_position_q_esr_5_LC_18_16_7/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_position_q_esr_5_LC_18_16_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       3
I__176/I                             Odrv12                         0              3455   +INF  RISE       1
I__176/O                             Odrv12                       491              3946   +INF  RISE       1
I__179/I                             Span12Mux_h                    0              3946   +INF  RISE       1
I__179/O                             Span12Mux_h                  491              4437   +INF  RISE       1
I__182/I                             Span12Mux_v                    0              4437   +INF  RISE       1
I__182/O                             Span12Mux_v                  491              4928   +INF  RISE       1
I__183/I                             Sp12to4                        0              4928   +INF  RISE       1
I__183/O                             Sp12to4                      428              5356   +INF  RISE       1
I__184/I                             Span4Mux_s1_h                  0              5356   +INF  RISE       1
I__184/O                             Span4Mux_s1_h                175              5531   +INF  RISE       1
I__185/I                             LocalMux                       0              5531   +INF  RISE       1
I__185/O                             LocalMux                     330              5861   +INF  RISE       1
I__186/I                             IoInMux                        0              5861   +INF  RISE       1
I__186/O                             IoInMux                      259              6120   +INF  RISE       1
led_obuf_5_preio/DOUT0               PRE_IO_PIN_TYPE_011001         0              6120   +INF  RISE       1
led_obuf_5_preio/PADOUT              PRE_IO_PIN_TYPE_011001      2237              8358   +INF  FALL       1
led_obuf_5_iopad/DIN                 IO_PAD                         0              8358   +INF  FALL       1
led_obuf_5_iopad/PACKAGEPIN:out      IO_PAD                      2353             10711   +INF  FALL       1
led[5]                               cu_top_0                       0             10711   +INF  FALL       1


++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_position_q_esr_7_LC_18_14_2/lcout
Path End         : led[7]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk_0:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2915
+ Clock To Q                             540
+ Data Path Delay                       6505
-------------------------------------   ---- 
End-of-path arrival time (ps)           9960
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__303/I                                          ClkMux                         0              2607  RISE       1
I__303/O                                          ClkMux                       309              2915  RISE       1
M_position_q_esr_7_LC_18_14_2/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_position_q_esr_7_LC_18_14_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       1
I__198/I                             Odrv12                         0              3455   +INF  RISE       1
I__198/O                             Odrv12                       491              3946   +INF  RISE       1
I__199/I                             Span12Mux_v                    0              3946   +INF  RISE       1
I__199/O                             Span12Mux_v                  491              4437   +INF  RISE       1
I__200/I                             Span12Mux_s8_h                 0              4437   +INF  RISE       1
I__200/O                             Span12Mux_s8_h               344              4781   +INF  RISE       1
I__201/I                             LocalMux                       0              4781   +INF  RISE       1
I__201/O                             LocalMux                     330              5110   +INF  RISE       1
I__202/I                             IoInMux                        0              5110   +INF  RISE       1
I__202/O                             IoInMux                      259              5370   +INF  RISE       1
led_obuf_7_preio/DOUT0               PRE_IO_PIN_TYPE_011001         0              5370   +INF  RISE       1
led_obuf_7_preio/PADOUT              PRE_IO_PIN_TYPE_011001      2237              7607   +INF  FALL       1
led_obuf_7_iopad/DIN                 IO_PAD                         0              7607   +INF  FALL       1
led_obuf_7_iopad/PACKAGEPIN:out      IO_PAD                      2353              9960   +INF  FALL       1
led[7]                               cu_top_0                       0              9960   +INF  FALL       1


++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_position_q_esr_2_LC_18_14_1/lcout
Path End         : led[2]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        7186
-------------------------------------   ----- 
End-of-path arrival time (ps)           10641
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__303/I                                          ClkMux                         0              2607  RISE       1
I__303/O                                          ClkMux                       309              2915  RISE       1
M_position_q_esr_2_LC_18_14_1/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_position_q_esr_2_LC_18_14_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       3
I__217/I                             Odrv12                         0              3455   +INF  RISE       1
I__217/O                             Odrv12                       491              3946   +INF  RISE       1
I__220/I                             Span12Mux_h                    0              3946   +INF  RISE       1
I__220/O                             Span12Mux_h                  491              4437   +INF  RISE       1
I__222/I                             Span12Mux_s10_v                0              4437   +INF  RISE       1
I__222/O                             Span12Mux_s10_v              393              4830   +INF  RISE       1
I__223/I                             Sp12to4                        0              4830   +INF  RISE       1
I__223/O                             Sp12to4                      428              5258   +INF  RISE       1
I__224/I                             Span4Mux_s2_h                  0              5258   +INF  RISE       1
I__224/O                             Span4Mux_s2_h                203              5461   +INF  RISE       1
I__225/I                             LocalMux                       0              5461   +INF  RISE       1
I__225/O                             LocalMux                     330              5791   +INF  RISE       1
I__226/I                             IoInMux                        0              5791   +INF  RISE       1
I__226/O                             IoInMux                      259              6050   +INF  RISE       1
led_obuf_2_preio/DOUT0               PRE_IO_PIN_TYPE_011001         0              6050   +INF  RISE       1
led_obuf_2_preio/PADOUT              PRE_IO_PIN_TYPE_011001      2237              8287   +INF  FALL       1
led_obuf_2_iopad/DIN                 IO_PAD                         0              8287   +INF  FALL       1
led_obuf_2_iopad/PACKAGEPIN:out      IO_PAD                      2353             10641   +INF  FALL       1
led[2]                               cu_top_0                       0             10641   +INF  FALL       1


++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_position_q_esr_4_LC_17_16_6/lcout
Path End         : led[4]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        7200
-------------------------------------   ----- 
End-of-path arrival time (ps)           10655
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__304/I                                          ClkMux                         0              2607  RISE       1
I__304/O                                          ClkMux                       309              2915  RISE       1
M_position_q_esr_4_LC_17_16_6/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_position_q_esr_4_LC_17_16_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       3
I__189/I                             Odrv12                         0              3455   +INF  RISE       1
I__189/O                             Odrv12                       491              3946   +INF  RISE       1
I__192/I                             Span12Mux_h                    0              3946   +INF  RISE       1
I__192/O                             Span12Mux_h                  491              4437   +INF  RISE       1
I__193/I                             Span12Mux_s9_v                 0              4437   +INF  RISE       1
I__193/O                             Span12Mux_s9_v               379              4816   +INF  RISE       1
I__194/I                             Sp12to4                        0              4816   +INF  RISE       1
I__194/O                             Sp12to4                      428              5244   +INF  RISE       1
I__195/I                             Span4Mux_s3_h                  0              5244   +INF  RISE       1
I__195/O                             Span4Mux_s3_h                231              5475   +INF  RISE       1
I__196/I                             LocalMux                       0              5475   +INF  RISE       1
I__196/O                             LocalMux                     330              5805   +INF  RISE       1
I__197/I                             IoInMux                        0              5805   +INF  RISE       1
I__197/O                             IoInMux                      259              6064   +INF  RISE       1
led_obuf_4_preio/DOUT0               PRE_IO_PIN_TYPE_011001         0              6064   +INF  RISE       1
led_obuf_4_preio/PADOUT              PRE_IO_PIN_TYPE_011001      2237              8302   +INF  FALL       1
led_obuf_4_iopad/DIN                 IO_PAD                         0              8302   +INF  FALL       1
led_obuf_4_iopad/PACKAGEPIN:out      IO_PAD                      2353             10655   +INF  FALL       1
led[4]                               cu_top_0                       0             10655   +INF  FALL       1


++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_position_q_esr_3_LC_17_16_0/lcout
Path End         : led[3]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        7165
-------------------------------------   ----- 
End-of-path arrival time (ps)           10620
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__304/I                                          ClkMux                         0              2607  RISE       1
I__304/O                                          ClkMux                       309              2915  RISE       1
M_position_q_esr_3_LC_17_16_0/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_position_q_esr_3_LC_17_16_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       3
I__99/I                              Odrv12                         0              3455   +INF  RISE       1
I__99/O                              Odrv12                       491              3946   +INF  RISE       1
I__102/I                             Span12Mux_v                    0              3946   +INF  RISE       1
I__102/O                             Span12Mux_v                  491              4437   +INF  RISE       1
I__103/I                             Span12Mux_s7_h                 0              4437   +INF  RISE       1
I__103/O                             Span12Mux_s7_h               288              4725   +INF  RISE       1
I__104/I                             Sp12to4                        0              4725   +INF  RISE       1
I__104/O                             Sp12to4                      428              5152   +INF  RISE       1
I__105/I                             IoSpan4Mux                     0              5152   +INF  RISE       1
I__105/O                             IoSpan4Mux                   288              5440   +INF  RISE       1
I__106/I                             LocalMux                       0              5440   +INF  RISE       1
I__106/O                             LocalMux                     330              5770   +INF  RISE       1
I__107/I                             IoInMux                        0              5770   +INF  RISE       1
I__107/O                             IoInMux                      259              6029   +INF  RISE       1
led_obuf_3_preio/DOUT0               PRE_IO_PIN_TYPE_011001         0              6029   +INF  RISE       1
led_obuf_3_preio/PADOUT              PRE_IO_PIN_TYPE_011001      2237              8266   +INF  FALL       1
led_obuf_3_iopad/DIN                 IO_PAD                         0              8266   +INF  FALL       1
led_obuf_3_iopad/PACKAGEPIN:out      IO_PAD                      2353             10620   +INF  FALL       1
led[3]                               cu_top_0                       0             10620   +INF  FALL       1


++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_position_q_esr_1_LC_17_14_5/lcout
Path End         : led[1]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        7052
-------------------------------------   ----- 
End-of-path arrival time (ps)           10507
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__301/I                                          ClkMux                         0              2607  RISE       1
I__301/O                                          ClkMux                       309              2915  RISE       1
M_position_q_esr_1_LC_17_14_5/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_position_q_esr_1_LC_17_14_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       3
I__229/I                             Odrv12                         0              3455   +INF  RISE       1
I__229/O                             Odrv12                       491              3946   +INF  RISE       1
I__232/I                             Span12Mux_h                    0              3946   +INF  RISE       1
I__232/O                             Span12Mux_h                  491              4437   +INF  RISE       1
I__233/I                             Sp12to4                        0              4437   +INF  RISE       1
I__233/O                             Sp12to4                      428              4865   +INF  RISE       1
I__234/I                             Span4Mux_s1_h                  0              4865   +INF  RISE       1
I__234/O                             Span4Mux_s1_h                175              5040   +INF  RISE       1
I__235/I                             IoSpan4Mux                     0              5040   +INF  RISE       1
I__235/O                             IoSpan4Mux                   288              5328   +INF  RISE       1
I__236/I                             LocalMux                       0              5328   +INF  RISE       1
I__236/O                             LocalMux                     330              5657   +INF  RISE       1
I__237/I                             IoInMux                        0              5657   +INF  RISE       1
I__237/O                             IoInMux                      259              5917   +INF  RISE       1
led_obuf_1_preio/DOUT0               PRE_IO_PIN_TYPE_011001         0              5917   +INF  RISE       1
led_obuf_1_preio/PADOUT              PRE_IO_PIN_TYPE_011001      2237              8154   +INF  FALL       1
led_obuf_1_iopad/DIN                 IO_PAD                         0              8154   +INF  FALL       1
led_obuf_1_iopad/PACKAGEPIN:out      IO_PAD                      2353             10507   +INF  FALL       1
led[1]                               cu_top_0                       0             10507   +INF  FALL       1


++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_position_q_ess_0_LC_17_14_2/lcout
Path End         : led[0]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        7235
-------------------------------------   ----- 
End-of-path arrival time (ps)           10690
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__301/I                                          ClkMux                         0              2607  RISE       1
I__301/O                                          ClkMux                       309              2915  RISE       1
M_position_q_ess_0_LC_17_14_2/clk                 LogicCell40_SEQ_MODE_1001      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_position_q_ess_0_LC_17_14_2/lcout  LogicCell40_SEQ_MODE_1001    540              3455   +INF  RISE       3
I__68/I                              Odrv12                         0              3455   +INF  RISE       1
I__68/O                              Odrv12                       491              3946   +INF  RISE       1
I__71/I                              Span12Mux_h                    0              3946   +INF  RISE       1
I__71/O                              Span12Mux_h                  491              4437   +INF  RISE       1
I__72/I                              Span12Mux_s11_v                0              4437   +INF  RISE       1
I__72/O                              Span12Mux_s11_v              414              4851   +INF  RISE       1
I__73/I                              Sp12to4                        0              4851   +INF  RISE       1
I__73/O                              Sp12to4                      428              5279   +INF  RISE       1
I__74/I                              Span4Mux_s3_h                  0              5279   +INF  RISE       1
I__74/O                              Span4Mux_s3_h                231              5510   +INF  RISE       1
I__75/I                              LocalMux                       0              5510   +INF  RISE       1
I__75/O                              LocalMux                     330              5840   +INF  RISE       1
I__76/I                              IoInMux                        0              5840   +INF  RISE       1
I__76/O                              IoInMux                      259              6099   +INF  RISE       1
led_obuf_0_preio/DOUT0               PRE_IO_PIN_TYPE_011001         0              6099   +INF  RISE       1
led_obuf_0_preio/PADOUT              PRE_IO_PIN_TYPE_011001      2237              8337   +INF  FALL       1
led_obuf_0_iopad/DIN                 IO_PAD                         0              8337   +INF  FALL       1
led_obuf_0_iopad/PACKAGEPIN:out      IO_PAD                      2353             10690   +INF  FALL       1
led[0]                               cu_top_0                       0             10690   +INF  FALL       1


++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : M_position_q_esr_6_LC_17_14_0/lcout
Path End         : led[6]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (clk_0:R#1)       0
+ Launch Clock Source Latency               0
+ Launch Clock Path Delay                2915
+ Clock To Q                              540
+ Data Path Delay                        7165
-------------------------------------   ----- 
End-of-path arrival time (ps)           10620
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__301/I                                          ClkMux                         0              2607  RISE       1
I__301/O                                          ClkMux                       309              2915  RISE       1
M_position_q_esr_6_LC_17_14_0/clk                 LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
M_position_q_esr_6_LC_17_14_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE       3
I__205/I                             Odrv12                         0              3455   +INF  RISE       1
I__205/O                             Odrv12                       491              3946   +INF  RISE       1
I__208/I                             Span12Mux_v                    0              3946   +INF  RISE       1
I__208/O                             Span12Mux_v                  491              4437   +INF  RISE       1
I__210/I                             Span12Mux_s7_h                 0              4437   +INF  RISE       1
I__210/O                             Span12Mux_s7_h               288              4725   +INF  RISE       1
I__211/I                             Sp12to4                        0              4725   +INF  RISE       1
I__211/O                             Sp12to4                      428              5152   +INF  RISE       1
I__212/I                             IoSpan4Mux                     0              5152   +INF  RISE       1
I__212/O                             IoSpan4Mux                   288              5440   +INF  RISE       1
I__213/I                             LocalMux                       0              5440   +INF  RISE       1
I__213/O                             LocalMux                     330              5770   +INF  RISE       1
I__214/I                             IoInMux                        0              5770   +INF  RISE       1
I__214/O                             IoInMux                      259              6029   +INF  RISE       1
led_obuf_6_preio/DOUT0               PRE_IO_PIN_TYPE_011001         0              6029   +INF  RISE       1
led_obuf_6_preio/PADOUT              PRE_IO_PIN_TYPE_011001      2237              8266   +INF  FALL       1
led_obuf_6_iopad/DIN                 IO_PAD                         0              8266   +INF  FALL       1
led_obuf_6_iopad/PACKAGEPIN:out      IO_PAD                      2353             10620   +INF  FALL       1
led[6]                               cu_top_0                       0             10620   +INF  FALL       1


++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_n
Path End         : reset_cond.M_stage_q_2_LC_16_14_2/in1
Capture Clock    : reset_cond.M_stage_q_2_LC_16_14_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (clk_0:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3108
---------------------------------------   ---- 
End-of-path arrival time (ps)             3108
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_n                                  cu_top_0                       0                 0   +INF  RISE       1
rst_n_ibuf_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  RISE       1
rst_n_ibuf_iopad/DOUT                  IO_PAD                       590               590   +INF  RISE       1
rst_n_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_n_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__79/I                                Odrv12                         0              1053   +INF  FALL       1
I__79/O                                Odrv12                       540              1593   +INF  FALL       1
I__80/I                                Span12Mux_v                    0              1593   +INF  FALL       1
I__80/O                                Span12Mux_v                  540              2133   +INF  FALL       1
I__81/I                                Sp12to4                        0              2133   +INF  FALL       1
I__81/O                                Sp12to4                      449              2582   +INF  FALL       1
I__82/I                                LocalMux                       0              2582   +INF  FALL       1
I__82/O                                LocalMux                     309              2890   +INF  FALL       1
I__85/I                                InMux                          0              2890   +INF  FALL       1
I__85/O                                InMux                        217              3108   +INF  FALL       1
reset_cond.M_stage_q_2_LC_16_14_2/in1  LogicCell40_SEQ_MODE_1000      0              3108   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_2_LC_16_14_2/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rst_n
Path End         : reset_cond.M_stage_q_3_LC_16_14_5/in0
Capture Clock    : reset_cond.M_stage_q_3_LC_16_14_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (clk_0:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2915
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3108
---------------------------------------   ---- 
End-of-path arrival time (ps)             3108
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rst_n                                  cu_top_0                       0                 0   +INF  RISE       1
rst_n_ibuf_iopad/PACKAGEPIN:in         IO_PAD                         0                 0   +INF  RISE       1
rst_n_ibuf_iopad/DOUT                  IO_PAD                       590               590   +INF  RISE       1
rst_n_ibuf_preio/PADIN                 PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
rst_n_ibuf_preio/DIN0                  PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__79/I                                Odrv12                         0              1053   +INF  FALL       1
I__79/O                                Odrv12                       540              1593   +INF  FALL       1
I__80/I                                Span12Mux_v                    0              1593   +INF  FALL       1
I__80/O                                Span12Mux_v                  540              2133   +INF  FALL       1
I__81/I                                Sp12to4                        0              2133   +INF  FALL       1
I__81/O                                Sp12to4                      449              2582   +INF  FALL       1
I__82/I                                LocalMux                       0              2582   +INF  FALL       1
I__82/O                                LocalMux                     309              2890   +INF  FALL       1
I__86/I                                InMux                          0              2890   +INF  FALL       1
I__86/O                                InMux                        217              3108   +INF  FALL       1
reset_cond.M_stage_q_3_LC_16_14_5/in0  LogicCell40_SEQ_MODE_1000      0              3108   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               cu_top_0                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__298/I                                          gio2CtrlBuf                    0              2452  RISE       1
I__298/O                                          gio2CtrlBuf                    0              2452  RISE       1
I__299/I                                          GlobalMux                      0              2452  RISE       1
I__299/O                                          GlobalMux                    154              2607  RISE       1
I__300/I                                          ClkMux                         0              2607  RISE       1
I__300/O                                          ClkMux                       309              2915  RISE       1
reset_cond.M_stage_q_3_LC_16_14_5/clk             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1


===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

