
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                 Version T-2022.03 for linux64 - Feb 22, 2022 

                    Copyright (c) 1988 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
#======================================================
#
# Synopsys Synthesis Scripts (Design Vision dctcl mode)
#
#======================================================
#======================================================
#  Set Libraries
#======================================================
set search_path {./../01_RTL \
                   ~iclabta01/umc018/Synthesis \
                   /usr/synopsys/libraries/syn/ \
                   /usr/synthesis/dw/ }
./../01_RTL  ~iclabta01/umc018/Synthesis  /usr/synopsys/libraries/syn/  /usr/synthesis/dw/ 
set link_library {* slow.db dw_foundation.sldb standard.sldb}
* slow.db dw_foundation.sldb standard.sldb
#set synthetic_library {standard.sldb dw01.sldb dw02.sldb dw03.sldb dw04.sldb dw05.sldb}
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set target_library {slow.db}
slow.db
#======================================================
#  Global Parameters
#======================================================
set DESIGN "bridge"
bridge
set CLK_period 4.2
4.2
set IN_DLY [expr 0.5*$CLK_period]
2.1
set OUT_DLY [expr 0.5*$CLK_period]
2.1
set hdlin_ff_always_sync_set_reset true
true
#======================================================
#  Read RTL Code
#======================================================
set hdlin_auto_save_templates TRUE
TRUE
read_sverilog { Usertype_OS.sv INF.sv bridge.sv }
Loading db file '/RAID2/COURSE/iclab/iclabta01/umc018/Synthesis/slow.db'
Loading db file '/usr/cad/synopsys/synthesis/2022.03/libraries/syn/dw_foundation.sldb'
Loading db file '/usr/cad/synopsys/synthesis/2022.03/libraries/syn/standard.sldb'
Loading db file '/usr/cad/synopsys/synthesis/2022.03/libraries/syn/gtech.db'
  Loading link library 'slow'
  Loading link library 'gtech'
Loading sverilog files: '/RAID2/COURSE/iclab/iclab105/Lab09/Exercise/01_RTL/Usertype_OS.sv' '/RAID2/COURSE/iclab/iclab105/Lab09/Exercise/01_RTL/INF.sv' '/RAID2/COURSE/iclab/iclab105/Lab09/Exercise/01_RTL/bridge.sv' 
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /RAID2/COURSE/iclab/iclab105/Lab09/Exercise/01_RTL/Usertype_OS.sv
Warning:  /RAID2/COURSE/iclab/iclab105/Lab09/Exercise/01_RTL/Usertype_OS.sv:23: The package usertype has already been analyzed. It is being replaced. (VER-26)
Compiling source file /RAID2/COURSE/iclab/iclab105/Lab09/Exercise/01_RTL/INF.sv
Information:  /RAID2/COURSE/iclab/iclab105/Lab09/Exercise/01_RTL/INF.sv:20: List () of one, unnamed, port is ignored. (VER-988)
Compiling source file /RAID2/COURSE/iclab/iclab105/Lab09/Exercise/01_RTL/bridge.sv

Statistics for case statements in always block at line 21 in file
	'/RAID2/COURSE/iclab/iclab105/Lab09/Exercise/01_RTL/bridge.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            22            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine bridge line 17 in file
		'/RAID2/COURSE/iclab/iclab105/Lab09/Exercise/01_RTL/bridge.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cs_reg        | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine bridge line 43 in file
		'/RAID2/COURSE/iclab/iclab105/Lab09/Exercise/01_RTL/bridge.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    addr_reg_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine bridge line 49 in file
		'/RAID2/COURSE/iclab/iclab105/Lab09/Exercise/01_RTL/bridge.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_reg_reg     | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine bridge line 72 in file
		'/RAID2/COURSE/iclab/iclab105/Lab09/Exercise/01_RTL/bridge.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| inf.C_out_valid_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine bridge line 78 in file
		'/RAID2/COURSE/iclab/iclab105/Lab09/Exercise/01_RTL/bridge.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  inf.C_data_r_reg   | Flip-flop |  64   |  Y  | N  | Y  | N  | Y  | N  | N  |
===============================================================================
Information:  Complex logic will not be considered for set/reset inference. (ELAB-2008)
Presto compilation completed successfully.
Current design is now '/RAID2/COURSE/iclab/iclab105/Lab09/Exercise/01_RTL/bridge.db:bridge'
Loaded 1 design.
Current design is 'bridge'.
bridge
# read_verilog -rtl $DESIGN\.sv
current_design $DESIGN
Current design is 'bridge'.
{bridge}
#======================================================
#  Global Setting
#======================================================
set_wire_load_mode top
1
#======================================================
#  Set Design Constraints
#======================================================
create_clock -name "clk" -period $CLK_period clk
1
# create_clock -name "clk" -period $CLK_period inf.clk
set_ideal_net clk
Information: It is recommended to use set_ideal_network command instead of set_ideal_net. (UID-604)
Warning: Replacing set_ideal_net command with set_ideal_network -no_propagate command. (UID-605)
Warning: Transferring ideal_net attribute onto the driver pin clk of net clk. (UID-606)
1
set_input_delay $IN_DLY -clock clk [all_inputs]
1
set_input_delay 0 -clock clk clk
1
# set_input_delay $IN_DLY -clock clk reset
set_output_delay $OUT_DLY -clock clk [all_outputs]
1
set_load 0.05 [all_outputs]
1
#set hdlin_ff_always_sync_set_reset true
#======================================================
#  Optimization
#======================================================
uniquify
1
check_design > Report/$DESIGN\.check
set_fix_multiple_port_nets -all -buffer_constants
1
set_fix_hold [all_clocks]
1
current_design $DESIGN
Current design is 'bridge'.
{bridge}
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | S-2021.06-DWBB_202106.0 |     *     |
| Licensed DW Building Blocks        | S-2021.06-DWBB_202106.0 |     *     |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler WLM                                                               |
| Comand line  | compile_ultra                                                                     |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 229                                    |
| Number of User Hierarchies                              | 0                                      |
| Sequential Cell Count                                   | 140                                    |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT class                                      | 0                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch cells                              | 26                                     |
| Number of Dont Touch nets                               | 1                                      |
| Number of size only cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
----------------------------------------------------------------------------------------------------
| Variables                                               | Value                                  |
----------------------------------------------------------------------------------------------------
| set_fix_multiple_port_nets                              | -all -buffer_constants                 |
====================================================================================================
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 35 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'bridge'

Loaded alib file './alib-52/slow.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'bridge'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1' in the library 'slow' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:02   19965.1      0.00       0.0       0.0                           2638975.5000      0.00  
    0:00:02   19965.1      0.00       0.0       0.0                           2638975.5000      0.00  

  Beginning Constant Register Removal
  -----------------------------------
    0:00:02   19965.1      0.00       0.0       0.0                           2638975.5000      0.00  
    0:00:02   19965.1      0.00       0.0       0.0                           2638975.5000      0.00  

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------
    0:00:02   14103.9      0.14       9.1       0.0                           1191128.8750      0.00  
    0:00:02   14150.5      0.00       0.0       0.0                           1198373.0000      0.00  
    0:00:02   14150.5      0.00       0.0       0.0                           1198373.0000      0.00  
    0:00:02   14147.2      0.00       0.0       0.0                           1197660.6250      0.00  
    0:00:02   14147.2      0.00       0.0       0.0                           1197660.6250      0.00  
    0:00:02   14147.2      0.00       0.0       0.0                           1197660.6250      0.00  

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:02   14087.3      0.00       0.0       0.0                           1183764.8750      0.00  
    0:00:02   14087.3      0.00       0.0       0.0                           1183764.8750      0.00  
    0:00:02   14087.3      0.00       0.0       0.0                           1183764.8750      0.00  
    0:00:02   14080.7      0.00       0.0       0.0                           1177900.2500      0.00  
    0:00:02   14080.7      0.00       0.0       0.0                           1177900.2500      0.00  
    0:00:02   14080.7      0.00       0.0       0.0                           1177900.2500      0.00  
    0:00:02   14080.7      0.00       0.0       0.0                           1177900.2500      0.00  
    0:00:02   14080.7      0.00       0.0       0.0                           1177900.2500      0.00  
    0:00:02   14080.7      0.00       0.0       0.0                           1177900.2500      0.00  
    0:00:02   14080.7      0.00       0.0       0.0                           1177900.2500      0.00  
    0:00:02   14080.7      0.00       0.0       0.0                           1177900.2500      0.00  
    0:00:02   14080.7      0.00       0.0       0.0                           1177900.2500      0.00  
    0:00:02   14080.7      0.00       0.0       0.0                           1177900.2500      0.00  
    0:00:02   14080.7      0.00       0.0       0.0                           1177900.2500      0.00  
    0:00:02   14080.7      0.00       0.0       0.0                           1177900.2500      0.00  
    0:00:02   14080.7      0.00       0.0       0.0                           1177900.2500      0.00  
    0:00:02   14080.7      0.00       0.0       0.0                           1177900.2500      0.00  
    0:00:02   14080.7      0.00       0.0       0.0                           1177900.2500      0.00  
    0:00:02   14080.7      0.00       0.0       0.0                           1177900.2500      0.00  
    0:00:02   14080.7      0.00       0.0       0.0                           1177900.2500      0.00  
    0:00:02   14080.7      0.00       0.0       0.0                           1177900.2500      0.00  
    0:00:02   14080.7      0.00       0.0       0.0                           1177900.2500      0.00  
    0:00:02   14080.7      0.00       0.0       0.0                           1177900.2500      0.00  
    0:00:02   14080.7      0.00       0.0       0.0                           1177900.2500      0.00  


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:02   14080.7      0.00       0.0       0.0                           1177900.2500      0.00  
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
    0:00:03   14090.6      0.00       0.0       0.0                           1074082.5000      0.00  
    0:00:03   14090.6      0.00       0.0       0.0                           1074082.5000      0.00  
    0:00:03   14090.6      0.00       0.0       0.0                           1074082.5000      0.00  
    0:00:03   14090.6      0.00       0.0       0.0                           1074082.5000      0.00  
    0:00:03   14090.6      0.00       0.0       0.0                           1074082.5000      0.00  
    0:00:03   14090.6      0.00       0.0       0.0                           1074082.5000      0.00  
    0:00:03   14090.6      0.00       0.0       0.0                           1074082.5000      0.00  
    0:00:03   14090.6      0.00       0.0       0.0                           1074082.5000      0.00  
    0:00:03   14090.6      0.00       0.0       0.0                           1074082.5000      0.00  
    0:00:03   14090.6      0.00       0.0       0.0                           1074082.5000      0.00  
    0:00:03   14090.6      0.00       0.0       0.0                           1074082.5000      0.00  
    0:00:03   14090.6      0.00       0.0       0.0                           1074082.5000      0.00  
    0:00:03   14090.6      0.00       0.0       0.0                           1074082.5000      0.00  
    0:00:03   14090.6      0.00       0.0       0.0                           1074082.5000      0.00  
    0:00:03   14090.6      0.00       0.0       0.0                           1074082.5000      0.00  
    0:00:03   14090.6      0.00       0.0       0.0                           1074082.5000      0.00  
    0:00:03   14090.6      0.00       0.0       0.0                           1074082.5000      0.00  
    0:00:03   14090.6      0.00       0.0       0.0                           1074082.5000      0.00  
    0:00:03   14090.6      0.00       0.0       0.0                           1074082.5000      0.00  
    0:00:03   14090.6      0.00       0.0       0.0                           1074082.5000      0.00  
    0:00:03   14090.6      0.00       0.0       0.0                           1074082.5000      0.00  
    0:00:03   14090.6      0.00       0.0       0.0                           1074082.5000      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:03   14250.3      0.00       0.0       0.0                           1078041.7500      0.00  
    0:00:03   14233.7      0.00       0.0       0.0                           1077455.0000      0.00  
    0:00:03   14233.7      0.00       0.0       0.0                           1077455.0000      0.00  
    0:00:03   14233.7      0.00       0.0       0.0                           1077455.0000      0.00  
    0:00:03   14233.7      0.00       0.0       0.0                           1077455.0000      0.00  
    0:00:03   14240.3      0.00       0.0       0.0                           1077033.7500      0.00  
    0:00:03   14240.3      0.00       0.0       0.0                           1077033.7500      0.00  
    0:00:03   14240.3      0.00       0.0       0.0                           1077033.7500      0.00  
    0:00:03   14240.3      0.00       0.0       0.0                           1077033.7500      0.00  
    0:00:03   14240.3      0.00       0.0       0.0                           1077033.7500      0.00  
    0:00:03   14240.3      0.00       0.0       0.0                           1077033.7500      0.00  
Loading db file '/RAID2/COURSE/iclab/iclabta01/umc018/Synthesis/slow.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#compile
#======================================================
#  Output Reports 
#======================================================
report_timing >  Report/$DESIGN\.timing
report_area >  Report/$DESIGN\.area
report_resource >  Report/$DESIGN\.resource
#======================================================
#  Change Naming Rule
#======================================================
set bus_inference_style "%s\[%d\]"
%s[%d]
set bus_naming_style "%s\[%d\]"
%s[%d]
set hdlout_internal_busses true
true
change_names -hierarchy -rule verilog
1
define_name_rules name_rule -allowed "a-z A-Z 0-9 _" -max_length 255 -type cell
1
define_name_rules name_rule -allowed "a-z A-Z 0-9 _[]" -max_length 255 -type net
1
define_name_rules name_rule -map {{"\\*cell\\*" "cell"}}
1
change_names -hierarchy -rules name_rule
1
#======================================================
#  Output Results
#======================================================
set verilogout_higher_designs_first true
true
write -format verilog -output Netlist/$DESIGN\_SYN.v -hierarchy
Writing verilog file '/RAID2/COURSE/iclab/iclab105/Lab09/Exercise/02_SYN/Netlist/bridge_SYN.v'.
1
write -format svsim   -output Netlist/$DESIGN\_Wrapper.sv
Writing svsim file '/RAID2/COURSE/iclab/iclab105/Lab09/Exercise/02_SYN/Netlist/bridge_Wrapper.sv'.
1
write_sdf -version 3.0 -context verilog -load_delay cell Netlist/$DESIGN\_SYN.sdf
Information: Writing timing information to file '/RAID2/COURSE/iclab/iclab105/Lab09/Exercise/02_SYN/Netlist/bridge_SYN.sdf'. (WT-3)
1
#======================================================
#  Finish and Quit
#======================================================
exit
Memory usage for this session 193 Mbytes.
Memory usage for this session including child processes 193 Mbytes.
CPU usage for this session 6 seconds ( 0.00 hours ).
Elapsed time for this session 9 seconds ( 0.00 hours ).

Thank you...
