
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.087800                       # Number of seconds simulated
sim_ticks                                 87800136000                       # Number of ticks simulated
final_tick                                87800136000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 812103                       # Simulator instruction rate (inst/s)
host_op_rate                                  1338324                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1602680480                       # Simulator tick rate (ticks/s)
host_mem_usage                                 663152                       # Number of bytes of host memory used
host_seconds                                    54.78                       # Real time elapsed on the host
sim_insts                                    44489695                       # Number of instructions simulated
sim_ops                                      73317824                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  87800136000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          414592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             437120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22528                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              352                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             6478                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6830                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             256583                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            4721997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               4978580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        256583                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           256583                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            256583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           4721997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              4978580                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED  87800136000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  87800136000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    20877737                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     5816528                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           166                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           106                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  87800136000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  87800136000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    59516880                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            37                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     87800136000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        175600272                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    44489695                       # Number of instructions committed
system.cpu.committedOps                      73317824                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              72795900                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1943                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      944900                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      4232450                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     72795900                       # number of integer instructions
system.cpu.num_fp_insts                          1943                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           163691523                       # number of times the integer registers were read
system.cpu.num_int_register_writes           63586393                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3767                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1480                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             27636605                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            24933065                       # number of times the CC registers were written
system.cpu.num_mem_refs                      26694261                       # number of memory refs
system.cpu.num_load_insts                    20877733                       # Number of load instructions
system.cpu.num_store_insts                    5816528                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  175600272                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           5574734                       # Number of branches fetched
system.cpu.op_class::No_OpClass                175846      0.24%      0.24% # Class of executed instruction
system.cpu.op_class::IntAlu                  45443759     61.98%     62.22% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     62.22% # Class of executed instruction
system.cpu.op_class::IntDiv                   1002994      1.37%     63.59% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::MemRead                 20877677     28.48%     92.07% # Class of executed instruction
system.cpu.op_class::MemWrite                 5816113      7.93%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  56      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                415      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   73317824                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  87800136000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.998615                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            26694265                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             45427                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            587.629934                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            765000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   509.998615                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.996091                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996091                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          450                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53433957                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53433957                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  87800136000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     20839008                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20839008                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      5793841                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5793841                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      26632849                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         26632849                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     26632849                       # number of overall hits
system.cpu.dcache.overall_hits::total        26632849                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        38729                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         38729                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        22687                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        22687                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        61416                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          61416                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        61416                       # number of overall misses
system.cpu.dcache.overall_misses::total         61416                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    989274000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    989274000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    607462500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    607462500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   1596736500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1596736500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   1596736500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1596736500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     20877737                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20877737                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      5816528                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5816528                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     26694265                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     26694265                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     26694265                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     26694265                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001855                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001855                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.003900                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003900                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.002301                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002301                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.002301                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002301                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 25543.494539                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25543.494539                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 26775.796712                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 26775.796712                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 25998.705549                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25998.705549                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 25998.705549                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25998.705549                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        43581                       # number of writebacks
system.cpu.dcache.writebacks::total             43581                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        38729                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        38729                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        22687                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        22687                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        61416                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        61416                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        61416                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        61416                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    950545000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    950545000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    584775500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    584775500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   1535320500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1535320500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   1535320500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1535320500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001855                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001855                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.003900                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003900                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002301                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002301                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002301                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002301                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 24543.494539                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24543.494539                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 25775.796712                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 25775.796712                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 24998.705549                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24998.705549                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 24998.705549                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24998.705549                       # average overall mshr miss latency
system.cpu.dcache.replacements                  44915                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  87800136000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  87800136000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  87800136000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           279.293429                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            59516880                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               352                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          169082.045455                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            445000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   279.293429                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.545495                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.545495                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          309                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          271                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.603516                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         119034112                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        119034112                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  87800136000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     59516528                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        59516528                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      59516528                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         59516528                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     59516528                       # number of overall hits
system.cpu.icache.overall_hits::total        59516528                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          352                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           352                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          352                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            352                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          352                       # number of overall misses
system.cpu.icache.overall_misses::total           352                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     54026500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     54026500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     54026500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     54026500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     54026500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     54026500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     59516880                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     59516880                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     59516880                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     59516880                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     59516880                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     59516880                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 153484.375000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 153484.375000                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 153484.375000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 153484.375000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 153484.375000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 153484.375000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           43                       # number of writebacks
system.cpu.icache.writebacks::total                43                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          352                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          352                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          352                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          352                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          352                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          352                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     53674500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     53674500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     53674500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     53674500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     53674500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     53674500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 152484.375000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 152484.375000                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 152484.375000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 152484.375000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 152484.375000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 152484.375000                       # average overall mshr miss latency
system.cpu.icache.replacements                     43                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  87800136000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  87800136000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  87800136000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2018.685789                       # Cycle average of tags in use
system.l2.tags.total_refs                      106726                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     24180                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.413813                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    434500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        1.435686                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         11.161613                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2006.088490                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000701                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.005450                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.979535                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.985686                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           59                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1883                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    877988                       # Number of tag accesses
system.l2.tags.data_accesses                   877988                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  87800136000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        43581                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            43581                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           43                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               43                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data             15989                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                15989                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                258                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   258                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data          21364                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             21364                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                 21622                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21622                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data                21622                       # number of overall hits
system.l2.overall_hits::total                   21622                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             6440                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6440                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           352                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              352                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        17365                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           17365                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 352                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               23805                       # number of demand (read+write) misses
system.l2.demand_misses::total                  24157                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                352                       # number of overall misses
system.l2.overall_misses::cpu.data              23805                       # number of overall misses
system.l2.overall_misses::total                 24157                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    380150500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     380150500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     53142500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     53142500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data    668129500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    668129500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      53142500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    1048280000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1101422500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     53142500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   1048280000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1101422500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        43581                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        43581                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           43                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           43                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data         15989                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            15989                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           6698                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6698                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          352                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            352                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        38729                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         38729                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               352                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             45427                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                45779                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              352                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            45427                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               45779                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.961481                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.961481                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.448372                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.448372                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.524028                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.527687                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.524028                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.527687                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 59029.580745                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 59029.580745                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 150973.011364                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 150973.011364                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 38475.640656                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 38475.640656                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 150973.011364                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 44036.126864                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 45594.341185                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 150973.011364                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 44036.126864                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 45594.341185                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                21740                       # number of writebacks
system.l2.writebacks::total                     21740                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data         6440                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6440                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          352                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          352                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        17365                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        17365                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            352                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          23805                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             24157                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           352                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         23805                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            24157                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    315750500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    315750500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     49622500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     49622500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data    494479500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    494479500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     49622500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    810230000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    859852500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     49622500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    810230000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    859852500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.961481                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.961481                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.448372                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.448372                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.524028                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.527687                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.524028                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.527687                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 49029.580745                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 49029.580745                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 140973.011364                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 140973.011364                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 28475.640656                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 28475.640656                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 140973.011364                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 34036.126864                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 35594.341185                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 140973.011364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 34036.126864                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 35594.341185                       # average overall mshr miss latency
system.l2.replacements                          22132                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED  87800136000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  6330.570696                       # Cycle average of tags in use
system.l3.tags.total_refs                       45995                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                      6830                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      6.734261                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu.inst        312.363661                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data       6018.207034                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu.inst         0.019065                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.367322                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.386387                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          6829                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         6775                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.416809                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                     98820                       # Number of tag accesses
system.l3.tags.data_accesses                    98820                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED  87800136000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        21740                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            21740                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                 61                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    61                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data          17266                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total             17266                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                 17327                       # number of demand (read+write) hits
system.l3.demand_hits::total                    17327                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data                17327                       # number of overall hits
system.l3.overall_hits::total                   17327                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data             6379                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                6379                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          352                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data           99                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total             451                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 352                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data                6478                       # number of demand (read+write) misses
system.l3.demand_misses::total                   6830                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                352                       # number of overall misses
system.l3.overall_misses::cpu.data               6478                       # number of overall misses
system.l3.overall_misses::total                  6830                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data    243904000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total     243904000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     45750500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data     18575500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total     64326000                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      45750500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data     262479500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total        308230000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     45750500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data    262479500                       # number of overall miss cycles
system.l3.overall_miss_latency::total       308230000                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        21740                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        21740                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data           6440                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total              6440                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          352                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data        17365                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         17717                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               352                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data             23805                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                24157                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              352                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data            23805                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               24157                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.990528                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.990528                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.005701                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.025456                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.272128                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.282734                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.272128                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.282734                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 38235.460103                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 38235.460103                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 129973.011364                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 187631.313131                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 142629.711752                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 129973.011364                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 40518.601420                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 45128.843338                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 129973.011364                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 40518.601420                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 45128.843338                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.ReadExReq_mshr_misses::cpu.data         6379                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total           6379                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          352                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data           99                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total          451                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            352                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data           6478                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total              6830                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           352                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data          6478                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total             6830                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data    141840000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total    141840000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     40118500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data     16991500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total     57110000                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     40118500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data    158831500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total    198950000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     40118500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data    158831500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total    198950000                       # number of overall MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.990528                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.990528                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.005701                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.025456                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.272128                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.282734                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.272128                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.282734                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 22235.460103                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 22235.460103                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 113973.011364                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 171631.313131                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 126629.711752                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 113973.011364                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 24518.601420                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 29128.843338                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 113973.011364                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 24518.601420                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 29128.843338                       # average overall mshr miss latency
system.l3.replacements                              1                       # number of replacements
system.membus.snoop_filter.tot_requests          6830                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  87800136000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                451                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6379                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6379                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           451                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        13660                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        13660                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  13660                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port       437120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total       437120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  437120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6830                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6830    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6830                       # Request fanout histogram
system.membus.reqLayer2.occupancy             6835000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           34155000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       106726                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        60947                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            295                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          295                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  87800136000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             39081                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        65321                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           43                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1727                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           15989                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          15989                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6698                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6698                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           352                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        38729                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          747                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       167747                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                168494                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      5696512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5721792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           22133                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1391360                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            83901                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003516                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.059192                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  83606     99.65%     99.65% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    295      0.35%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              83901                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           96987000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            528000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          76135000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED  87800136000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp             17717                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        21740                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict              99                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq             6440                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp            6440                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        17717                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side        70152                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side      2937408                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                               1                       # Total snoops (count)
system.tol3bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples            45996                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.000022                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.004663                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                  45995    100.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::1                      1      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total              45996                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy           44737500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy          36235500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
