INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mauli/OneDrive/Desktop/DD Lab/Projects/Lab_07/Lab_07_shift_register.srcs/sources_1/new/multi6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mauli/OneDrive/Desktop/DD Lab/Projects/Lab_07/Lab_07_shift_register.srcs/sources_1/new/shifter6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mauli/OneDrive/Desktop/DD Lab/Projects/Lab_07/Lab_07_shift_register.srcs/sim_4/new/testMulti.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testMulti
