

================================================================
== Vitis HLS Report for 'channel_gen_Pipeline_VITIS_LOOP_128_6'
================================================================
* Date:           Wed Sep 14 20:24:07 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  4.496 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        6|        6|  0.120 us|  0.120 us|    6|    6|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_128_6  |        4|        4|         4|          1|          1|     2|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.97>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%lhs_V_8 = alloca i32 1"   --->   Operation 7 'alloca' 'lhs_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%lhs_V_10 = alloca i32 1"   --->   Operation 8 'alloca' 'lhs_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_V = alloca i32 1"   --->   Operation 9 'alloca' 'i_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_Result_16_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_Result_16"   --->   Operation 10 'read' 'p_Result_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_imag_2taps_V_1_2_reload_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %x_imag_2taps_V_1_2_reload"   --->   Operation 11 'read' 'x_imag_2taps_V_1_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_Result_15_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_Result_15"   --->   Operation 12 'read' 'p_Result_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_real_2taps_V_1_2_reload_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %x_real_2taps_V_1_2_reload"   --->   Operation 13 'read' 'x_real_2taps_V_1_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%n_2taps_V_0_5_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %n_2taps_V_0_5"   --->   Operation 14 'read' 'n_2taps_V_0_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%n_2taps_V_1_5_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %n_2taps_V_1_5"   --->   Operation 15 'read' 'n_2taps_V_1_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%conv_i_i_i205_le3926_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %conv_i_i_i205_le3926"   --->   Operation 16 'read' 'conv_i_i_i205_le3926_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%conv_i_i_i131_le3933_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %conv_i_i_i131_le3933"   --->   Operation 17 'read' 'conv_i_i_i131_le3933_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 0, i2 %i_V"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln0 = store i22 %conv_i_i_i131_le3933_read, i22 %lhs_V_10"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln0 = store i22 %conv_i_i_i205_le3926_read, i22 %lhs_V_8"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi44ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1714"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i_V_15 = load i2 %i_V"   --->   Operation 22 'load' 'i_V_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 23 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.44ns)   --->   "%icmp_ln1057 = icmp_eq  i2 %i_V_15, i2 2"   --->   Operation 24 'icmp' 'icmp_ln1057' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 25 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.54ns)   --->   "%add_ln870 = add i2 %i_V_15, i2 1"   --->   Operation 26 'add' 'add_ln870' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln128 = br i1 %icmp_ln1057, void %_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi44ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1714.split, void %._crit_edge3871.loopexit.exitStub" [../channel_code/channel_gen.cpp:128]   --->   Operation 27 'br' 'br_ln128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln1169 = trunc i2 %i_V_15"   --->   Operation 28 'trunc' 'trunc_ln1169' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.35ns)   --->   "%select_ln1171_3 = select i1 %trunc_ln1169, i37 17258, i37 27852"   --->   Operation 29 'select' 'select_ln1171_3' <Predicate = (!icmp_ln1057)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.34ns)   --->   "%select_ln1171 = select i1 %trunc_ln1169, i22 %n_2taps_V_1_5_read, i22 %n_2taps_V_0_5_read"   --->   Operation 30 'select' 'select_ln1171' <Predicate = (!icmp_ln1057)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln1171_3 = sext i22 %select_ln1171"   --->   Operation 31 'sext' 'sext_ln1171_3' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 32 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V = mul i37 %select_ln1171_3, i37 %sext_ln1171_3"   --->   Operation 32 'mul' 'r_V' <Predicate = (!icmp_ln1057)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln870 = store i2 %add_ln870, i2 %i_V"   --->   Operation 33 'store' 'store_ln870' <Predicate = (!icmp_ln1057)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 0.53>
ST_2 : Operation 34 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V = mul i37 %select_ln1171_3, i37 %sext_ln1171_3"   --->   Operation 34 'mul' 'r_V' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.53>
ST_3 : Operation 35 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V = mul i37 %select_ln1171_3, i37 %sext_ln1171_3"   --->   Operation 35 'mul' 'r_V' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%lhs_V_8_load = load i22 %lhs_V_8"   --->   Operation 57 'load' 'lhs_V_8_load' <Predicate = (icmp_ln1057)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%lhs_V_10_load = load i22 %lhs_V_10"   --->   Operation 58 'load' 'lhs_V_10_load' <Predicate = (icmp_ln1057)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i22P0A, i22 %lhs_V_10_out, i22 %lhs_V_10_load"   --->   Operation 59 'write' 'write_ln0' <Predicate = (icmp_ln1057)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i22P0A, i22 %lhs_V_8_out, i22 %lhs_V_8_load"   --->   Operation 60 'write' 'write_ln0' <Predicate = (icmp_ln1057)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 61 'ret' 'ret_ln0' <Predicate = (icmp_ln1057)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.49>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%lhs_V_8_load11 = load i22 %lhs_V_8"   --->   Operation 36 'load' 'lhs_V_8_load11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%lhs_V_10_load_1 = load i22 %lhs_V_10"   --->   Operation 37 'load' 'lhs_V_10_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [../channel_code/channel_gen.cpp:18]   --->   Operation 38 'specloopname' 'specloopname_ln18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V = mul i37 %select_ln1171_3, i37 %sext_ln1171_3"   --->   Operation 39 'mul' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%r_V_23 = partselect i22 @_ssdm_op_PartSelect.i22.i37.i32.i32, i37 %r_V, i32 15, i32 36"   --->   Operation 40 'partselect' 'r_V_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.34ns)   --->   "%select_ln1171_1 = select i1 %trunc_ln1169, i22 %x_real_2taps_V_1_2_reload_read, i22 %p_Result_15_read"   --->   Operation 41 'select' 'select_ln1171_1' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln1171_4 = sext i22 %r_V_23"   --->   Operation 42 'sext' 'sext_ln1171_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln1171_5 = sext i22 %select_ln1171_1"   --->   Operation 43 'sext' 'sext_ln1171_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%lhs_V_9 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i22.i15, i22 %lhs_V_8_load11, i15 0"   --->   Operation 44 'bitconcatenate' 'lhs_V_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (2.70ns)   --->   "%mul_ln1245_2 = mul i37 %sext_ln1171_4, i37 %sext_ln1171_5"   --->   Operation 45 'mul' 'mul_ln1245_2' <Predicate = true> <Delay = 2.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (1.02ns)   --->   "%ret_V = add i37 %lhs_V_9, i37 %mul_ln1245_2"   --->   Operation 46 'add' 'ret_V' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln717_3 = partselect i22 @_ssdm_op_PartSelect.i22.i37.i32.i32, i37 %ret_V, i32 15, i32 36"   --->   Operation 47 'partselect' 'trunc_ln717_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.34ns)   --->   "%select_ln1171_2 = select i1 %trunc_ln1169, i22 %x_imag_2taps_V_1_2_reload_read, i22 %p_Result_16_read"   --->   Operation 48 'select' 'select_ln1171_2' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln1171_6 = sext i22 %select_ln1171_2"   --->   Operation 49 'sext' 'sext_ln1171_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%lhs_V = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i22.i15, i22 %lhs_V_10_load_1, i15 0"   --->   Operation 50 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (2.70ns)   --->   "%mul_ln1245_3 = mul i37 %sext_ln1171_4, i37 %sext_ln1171_6"   --->   Operation 51 'mul' 'mul_ln1245_3' <Predicate = true> <Delay = 2.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (1.02ns)   --->   "%ret_V_15 = add i37 %lhs_V, i37 %mul_ln1245_3"   --->   Operation 52 'add' 'ret_V_15' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln717_4 = partselect i22 @_ssdm_op_PartSelect.i22.i37.i32.i32, i37 %ret_V_15, i32 15, i32 36"   --->   Operation 53 'partselect' 'trunc_ln717_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.42ns)   --->   "%store_ln717 = store i22 %trunc_ln717_4, i22 %lhs_V_10"   --->   Operation 54 'store' 'store_ln717' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 55 [1/1] (0.42ns)   --->   "%store_ln717 = store i22 %trunc_ln717_3, i22 %lhs_V_8"   --->   Operation 55 'store' 'store_ln717' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi44ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1714"   --->   Operation 56 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_i_i_i131_le3933]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_i_i_i205_le3926]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n_2taps_V_1_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n_2taps_V_0_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_real_2taps_V_1_2_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_Result_15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_imag_2taps_V_1_2_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_Result_16]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lhs_V_10_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ lhs_V_8_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
lhs_V_8                        (alloca           ) [ 01111]
lhs_V_10                       (alloca           ) [ 01111]
i_V                            (alloca           ) [ 01000]
p_Result_16_read               (read             ) [ 01111]
x_imag_2taps_V_1_2_reload_read (read             ) [ 01111]
p_Result_15_read               (read             ) [ 01111]
x_real_2taps_V_1_2_reload_read (read             ) [ 01111]
n_2taps_V_0_5_read             (read             ) [ 00000]
n_2taps_V_1_5_read             (read             ) [ 00000]
conv_i_i_i205_le3926_read      (read             ) [ 00000]
conv_i_i_i131_le3933_read      (read             ) [ 00000]
store_ln0                      (store            ) [ 00000]
store_ln0                      (store            ) [ 00000]
store_ln0                      (store            ) [ 00000]
br_ln0                         (br               ) [ 00000]
i_V_15                         (load             ) [ 00000]
specpipeline_ln0               (specpipeline     ) [ 00000]
icmp_ln1057                    (icmp             ) [ 01110]
empty                          (speclooptripcount) [ 00000]
add_ln870                      (add              ) [ 00000]
br_ln128                       (br               ) [ 00000]
trunc_ln1169                   (trunc            ) [ 01111]
select_ln1171_3                (select           ) [ 01111]
select_ln1171                  (select           ) [ 00000]
sext_ln1171_3                  (sext             ) [ 01111]
store_ln870                    (store            ) [ 00000]
lhs_V_8_load11                 (load             ) [ 00000]
lhs_V_10_load_1                (load             ) [ 00000]
specloopname_ln18              (specloopname     ) [ 00000]
r_V                            (mul              ) [ 00000]
r_V_23                         (partselect       ) [ 00000]
select_ln1171_1                (select           ) [ 00000]
sext_ln1171_4                  (sext             ) [ 00000]
sext_ln1171_5                  (sext             ) [ 00000]
lhs_V_9                        (bitconcatenate   ) [ 00000]
mul_ln1245_2                   (mul              ) [ 00000]
ret_V                          (add              ) [ 00000]
trunc_ln717_3                  (partselect       ) [ 00000]
select_ln1171_2                (select           ) [ 00000]
sext_ln1171_6                  (sext             ) [ 00000]
lhs_V                          (bitconcatenate   ) [ 00000]
mul_ln1245_3                   (mul              ) [ 00000]
ret_V_15                       (add              ) [ 00000]
trunc_ln717_4                  (partselect       ) [ 00000]
store_ln717                    (store            ) [ 00000]
store_ln717                    (store            ) [ 00000]
br_ln0                         (br               ) [ 00000]
lhs_V_8_load                   (load             ) [ 00000]
lhs_V_10_load                  (load             ) [ 00000]
write_ln0                      (write            ) [ 00000]
write_ln0                      (write            ) [ 00000]
ret_ln0                        (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_i_i_i131_le3933">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_i_i_i131_le3933"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_i_i_i205_le3926">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_i_i_i205_le3926"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="n_2taps_V_1_5">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_2taps_V_1_5"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="n_2taps_V_0_5">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_2taps_V_0_5"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="x_real_2taps_V_1_2_reload">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_real_2taps_V_1_2_reload"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_Result_15">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_Result_15"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="x_imag_2taps_V_1_2_reload">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_imag_2taps_V_1_2_reload"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_Result_16">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_Result_16"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="lhs_V_10_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lhs_V_10_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="lhs_V_8_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lhs_V_8_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i22"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i37.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i37.i22.i15"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i22P0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="lhs_V_8_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lhs_V_8/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="lhs_V_10_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lhs_V_10/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="i_V_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_V/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="p_Result_16_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="22" slack="0"/>
<pin id="76" dir="0" index="1" bw="22" slack="0"/>
<pin id="77" dir="1" index="2" bw="22" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_Result_16_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="x_imag_2taps_V_1_2_reload_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="22" slack="0"/>
<pin id="82" dir="0" index="1" bw="22" slack="0"/>
<pin id="83" dir="1" index="2" bw="22" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_imag_2taps_V_1_2_reload_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="p_Result_15_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="22" slack="0"/>
<pin id="88" dir="0" index="1" bw="22" slack="0"/>
<pin id="89" dir="1" index="2" bw="22" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_Result_15_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="x_real_2taps_V_1_2_reload_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="22" slack="0"/>
<pin id="94" dir="0" index="1" bw="22" slack="0"/>
<pin id="95" dir="1" index="2" bw="22" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_real_2taps_V_1_2_reload_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="n_2taps_V_0_5_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="22" slack="0"/>
<pin id="100" dir="0" index="1" bw="22" slack="0"/>
<pin id="101" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_2taps_V_0_5_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="n_2taps_V_1_5_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="22" slack="0"/>
<pin id="106" dir="0" index="1" bw="22" slack="0"/>
<pin id="107" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_2taps_V_1_5_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="conv_i_i_i205_le3926_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="22" slack="0"/>
<pin id="112" dir="0" index="1" bw="22" slack="0"/>
<pin id="113" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_i_i_i205_le3926_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="conv_i_i_i131_le3933_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="22" slack="0"/>
<pin id="118" dir="0" index="1" bw="22" slack="0"/>
<pin id="119" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_i_i_i131_le3933_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="write_ln0_write_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="22" slack="0"/>
<pin id="125" dir="0" index="2" bw="22" slack="0"/>
<pin id="126" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="write_ln0_write_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="0" slack="0"/>
<pin id="131" dir="0" index="1" bw="22" slack="0"/>
<pin id="132" dir="0" index="2" bw="22" slack="0"/>
<pin id="133" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="store_ln0_store_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="2" slack="0"/>
<pin id="139" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="store_ln0_store_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="22" slack="0"/>
<pin id="143" dir="0" index="1" bw="22" slack="0"/>
<pin id="144" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="store_ln0_store_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="22" slack="0"/>
<pin id="148" dir="0" index="1" bw="22" slack="0"/>
<pin id="149" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="i_V_15_load_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="2" slack="0"/>
<pin id="153" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_V_15/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="icmp_ln1057_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="2" slack="0"/>
<pin id="156" dir="0" index="1" bw="2" slack="0"/>
<pin id="157" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1057/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="add_ln870_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="2" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln870/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="trunc_ln1169_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="2" slack="0"/>
<pin id="168" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1169/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="select_ln1171_3_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="16" slack="0"/>
<pin id="173" dir="0" index="2" bw="16" slack="0"/>
<pin id="174" dir="1" index="3" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1171_3/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="select_ln1171_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="22" slack="0"/>
<pin id="181" dir="0" index="2" bw="22" slack="0"/>
<pin id="182" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1171/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="sext_ln1171_3_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="22" slack="0"/>
<pin id="188" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171_3/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln870_store_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="2" slack="0"/>
<pin id="192" dir="0" index="1" bw="2" slack="0"/>
<pin id="193" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln870/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="lhs_V_8_load11_load_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="22" slack="3"/>
<pin id="197" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_V_8_load11/4 "/>
</bind>
</comp>

<comp id="198" class="1004" name="lhs_V_10_load_1_load_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="22" slack="3"/>
<pin id="200" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_V_10_load_1/4 "/>
</bind>
</comp>

<comp id="201" class="1004" name="r_V_23_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="22" slack="0"/>
<pin id="203" dir="0" index="1" bw="37" slack="0"/>
<pin id="204" dir="0" index="2" bw="5" slack="0"/>
<pin id="205" dir="0" index="3" bw="7" slack="0"/>
<pin id="206" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V_23/4 "/>
</bind>
</comp>

<comp id="210" class="1004" name="select_ln1171_1_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="3"/>
<pin id="212" dir="0" index="1" bw="22" slack="3"/>
<pin id="213" dir="0" index="2" bw="22" slack="3"/>
<pin id="214" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1171_1/4 "/>
</bind>
</comp>

<comp id="215" class="1004" name="sext_ln1171_4_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="22" slack="0"/>
<pin id="217" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171_4/4 "/>
</bind>
</comp>

<comp id="219" class="1004" name="sext_ln1171_5_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="22" slack="0"/>
<pin id="221" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171_5/4 "/>
</bind>
</comp>

<comp id="223" class="1004" name="lhs_V_9_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="37" slack="0"/>
<pin id="225" dir="0" index="1" bw="22" slack="0"/>
<pin id="226" dir="0" index="2" bw="1" slack="0"/>
<pin id="227" dir="1" index="3" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_9/4 "/>
</bind>
</comp>

<comp id="231" class="1004" name="mul_ln1245_2_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="22" slack="0"/>
<pin id="233" dir="0" index="1" bw="22" slack="0"/>
<pin id="234" dir="1" index="2" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1245_2/4 "/>
</bind>
</comp>

<comp id="237" class="1004" name="ret_V_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="37" slack="0"/>
<pin id="239" dir="0" index="1" bw="37" slack="0"/>
<pin id="240" dir="1" index="2" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/4 "/>
</bind>
</comp>

<comp id="243" class="1004" name="trunc_ln717_3_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="22" slack="0"/>
<pin id="245" dir="0" index="1" bw="37" slack="0"/>
<pin id="246" dir="0" index="2" bw="5" slack="0"/>
<pin id="247" dir="0" index="3" bw="7" slack="0"/>
<pin id="248" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln717_3/4 "/>
</bind>
</comp>

<comp id="253" class="1004" name="select_ln1171_2_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="3"/>
<pin id="255" dir="0" index="1" bw="22" slack="3"/>
<pin id="256" dir="0" index="2" bw="22" slack="3"/>
<pin id="257" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1171_2/4 "/>
</bind>
</comp>

<comp id="258" class="1004" name="sext_ln1171_6_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="22" slack="0"/>
<pin id="260" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171_6/4 "/>
</bind>
</comp>

<comp id="262" class="1004" name="lhs_V_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="37" slack="0"/>
<pin id="264" dir="0" index="1" bw="22" slack="0"/>
<pin id="265" dir="0" index="2" bw="1" slack="0"/>
<pin id="266" dir="1" index="3" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/4 "/>
</bind>
</comp>

<comp id="270" class="1004" name="mul_ln1245_3_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="22" slack="0"/>
<pin id="272" dir="0" index="1" bw="22" slack="0"/>
<pin id="273" dir="1" index="2" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1245_3/4 "/>
</bind>
</comp>

<comp id="276" class="1004" name="ret_V_15_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="37" slack="0"/>
<pin id="278" dir="0" index="1" bw="37" slack="0"/>
<pin id="279" dir="1" index="2" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_15/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="trunc_ln717_4_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="22" slack="0"/>
<pin id="284" dir="0" index="1" bw="37" slack="0"/>
<pin id="285" dir="0" index="2" bw="5" slack="0"/>
<pin id="286" dir="0" index="3" bw="7" slack="0"/>
<pin id="287" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln717_4/4 "/>
</bind>
</comp>

<comp id="292" class="1004" name="store_ln717_store_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="22" slack="0"/>
<pin id="294" dir="0" index="1" bw="22" slack="3"/>
<pin id="295" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln717/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="store_ln717_store_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="22" slack="0"/>
<pin id="299" dir="0" index="1" bw="22" slack="3"/>
<pin id="300" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln717/4 "/>
</bind>
</comp>

<comp id="302" class="1004" name="lhs_V_8_load_load_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="22" slack="2"/>
<pin id="304" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_V_8_load/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="lhs_V_10_load_load_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="22" slack="2"/>
<pin id="308" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_V_10_load/3 "/>
</bind>
</comp>

<comp id="310" class="1007" name="grp_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="16" slack="0"/>
<pin id="312" dir="0" index="1" bw="22" slack="0"/>
<pin id="313" dir="1" index="2" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="317" class="1005" name="lhs_V_8_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="22" slack="0"/>
<pin id="319" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opset="lhs_V_8 "/>
</bind>
</comp>

<comp id="325" class="1005" name="lhs_V_10_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="22" slack="0"/>
<pin id="327" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opset="lhs_V_10 "/>
</bind>
</comp>

<comp id="333" class="1005" name="i_V_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="2" slack="0"/>
<pin id="335" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="340" class="1005" name="p_Result_16_read_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="22" slack="3"/>
<pin id="342" dir="1" index="1" bw="22" slack="3"/>
</pin_list>
<bind>
<opset="p_Result_16_read "/>
</bind>
</comp>

<comp id="345" class="1005" name="x_imag_2taps_V_1_2_reload_read_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="22" slack="3"/>
<pin id="347" dir="1" index="1" bw="22" slack="3"/>
</pin_list>
<bind>
<opset="x_imag_2taps_V_1_2_reload_read "/>
</bind>
</comp>

<comp id="350" class="1005" name="p_Result_15_read_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="22" slack="3"/>
<pin id="352" dir="1" index="1" bw="22" slack="3"/>
</pin_list>
<bind>
<opset="p_Result_15_read "/>
</bind>
</comp>

<comp id="355" class="1005" name="x_real_2taps_V_1_2_reload_read_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="22" slack="3"/>
<pin id="357" dir="1" index="1" bw="22" slack="3"/>
</pin_list>
<bind>
<opset="x_real_2taps_V_1_2_reload_read "/>
</bind>
</comp>

<comp id="360" class="1005" name="icmp_ln1057_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="2"/>
<pin id="362" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1057 "/>
</bind>
</comp>

<comp id="364" class="1005" name="trunc_ln1169_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="3"/>
<pin id="366" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln1169 "/>
</bind>
</comp>

<comp id="370" class="1005" name="select_ln1171_3_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="37" slack="1"/>
<pin id="372" dir="1" index="1" bw="37" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1171_3 "/>
</bind>
</comp>

<comp id="375" class="1005" name="sext_ln1171_3_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="37" slack="1"/>
<pin id="377" dir="1" index="1" bw="37" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1171_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="20" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="20" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="20" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="22" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="14" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="22" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="12" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="22" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="22" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="22" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="22" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="22" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="22" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="0" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="60" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="16" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="60" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="18" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="140"><net_src comp="24" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="145"><net_src comp="116" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="150"><net_src comp="110" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="158"><net_src comp="151" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="34" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="151" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="40" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="169"><net_src comp="151" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="175"><net_src comp="166" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="42" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="44" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="183"><net_src comp="166" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="104" pin="2"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="98" pin="2"/><net_sink comp="178" pin=2"/></net>

<net id="189"><net_src comp="178" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="194"><net_src comp="160" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="207"><net_src comp="50" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="52" pin="0"/><net_sink comp="201" pin=2"/></net>

<net id="209"><net_src comp="54" pin="0"/><net_sink comp="201" pin=3"/></net>

<net id="218"><net_src comp="201" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="210" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="228"><net_src comp="56" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="195" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="58" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="235"><net_src comp="215" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="219" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="223" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="231" pin="2"/><net_sink comp="237" pin=1"/></net>

<net id="249"><net_src comp="50" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="237" pin="2"/><net_sink comp="243" pin=1"/></net>

<net id="251"><net_src comp="52" pin="0"/><net_sink comp="243" pin=2"/></net>

<net id="252"><net_src comp="54" pin="0"/><net_sink comp="243" pin=3"/></net>

<net id="261"><net_src comp="253" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="267"><net_src comp="56" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="198" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="269"><net_src comp="58" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="274"><net_src comp="215" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="258" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="262" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="270" pin="2"/><net_sink comp="276" pin=1"/></net>

<net id="288"><net_src comp="50" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="276" pin="2"/><net_sink comp="282" pin=1"/></net>

<net id="290"><net_src comp="52" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="291"><net_src comp="54" pin="0"/><net_sink comp="282" pin=3"/></net>

<net id="296"><net_src comp="282" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="301"><net_src comp="243" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="305"><net_src comp="302" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="309"><net_src comp="306" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="314"><net_src comp="170" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="186" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="316"><net_src comp="310" pin="2"/><net_sink comp="201" pin=1"/></net>

<net id="320"><net_src comp="62" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="322"><net_src comp="317" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="323"><net_src comp="317" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="324"><net_src comp="317" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="328"><net_src comp="66" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="330"><net_src comp="325" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="331"><net_src comp="325" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="332"><net_src comp="325" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="336"><net_src comp="70" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="338"><net_src comp="333" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="339"><net_src comp="333" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="343"><net_src comp="74" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="348"><net_src comp="80" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="353"><net_src comp="86" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="358"><net_src comp="92" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="363"><net_src comp="154" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="166" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="369"><net_src comp="364" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="373"><net_src comp="170" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="378"><net_src comp="186" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="310" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: lhs_V_10_out | {3 }
	Port: lhs_V_8_out | {3 }
 - Input state : 
	Port: channel_gen_Pipeline_VITIS_LOOP_128_6 : conv_i_i_i131_le3933 | {1 }
	Port: channel_gen_Pipeline_VITIS_LOOP_128_6 : conv_i_i_i205_le3926 | {1 }
	Port: channel_gen_Pipeline_VITIS_LOOP_128_6 : n_2taps_V_1_5 | {1 }
	Port: channel_gen_Pipeline_VITIS_LOOP_128_6 : n_2taps_V_0_5 | {1 }
	Port: channel_gen_Pipeline_VITIS_LOOP_128_6 : x_real_2taps_V_1_2_reload | {1 }
	Port: channel_gen_Pipeline_VITIS_LOOP_128_6 : p_Result_15 | {1 }
	Port: channel_gen_Pipeline_VITIS_LOOP_128_6 : x_imag_2taps_V_1_2_reload | {1 }
	Port: channel_gen_Pipeline_VITIS_LOOP_128_6 : p_Result_16 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_V_15 : 1
		icmp_ln1057 : 2
		add_ln870 : 2
		br_ln128 : 3
		trunc_ln1169 : 2
		select_ln1171_3 : 3
		select_ln1171 : 3
		sext_ln1171_3 : 4
		r_V : 5
		store_ln870 : 3
	State 2
	State 3
		write_ln0 : 1
		write_ln0 : 1
	State 4
		r_V_23 : 1
		sext_ln1171_4 : 2
		sext_ln1171_5 : 1
		lhs_V_9 : 1
		mul_ln1245_2 : 3
		ret_V : 4
		trunc_ln717_3 : 5
		sext_ln1171_6 : 1
		lhs_V : 1
		mul_ln1245_3 : 3
		ret_V_15 : 4
		trunc_ln717_4 : 5
		store_ln717 : 6
		store_ln717 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------|---------|---------|---------|
| Operation|              Functional Unit              |   DSP   |    FF   |   LUT   |
|----------|-------------------------------------------|---------|---------|---------|
|          |              add_ln870_fu_160             |    0    |    0    |    9    |
|    add   |                ret_V_fu_237               |    0    |    0    |    44   |
|          |              ret_V_15_fu_276              |    0    |    0    |    44   |
|----------|-------------------------------------------|---------|---------|---------|
|          |           select_ln1171_3_fu_170          |    0    |    0    |    16   |
|  select  |            select_ln1171_fu_178           |    0    |    0    |    21   |
|          |           select_ln1171_1_fu_210          |    0    |    0    |    21   |
|          |           select_ln1171_2_fu_253          |    0    |    0    |    21   |
|----------|-------------------------------------------|---------|---------|---------|
|          |            mul_ln1245_2_fu_231            |    2    |    0    |    22   |
|    mul   |            mul_ln1245_3_fu_270            |    2    |    0    |    22   |
|          |                 grp_fu_310                |    1    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|   icmp   |             icmp_ln1057_fu_154            |    0    |    0    |    8    |
|----------|-------------------------------------------|---------|---------|---------|
|          |        p_Result_16_read_read_fu_74        |    0    |    0    |    0    |
|          | x_imag_2taps_V_1_2_reload_read_read_fu_80 |    0    |    0    |    0    |
|          |        p_Result_15_read_read_fu_86        |    0    |    0    |    0    |
|   read   | x_real_2taps_V_1_2_reload_read_read_fu_92 |    0    |    0    |    0    |
|          |       n_2taps_V_0_5_read_read_fu_98       |    0    |    0    |    0    |
|          |       n_2taps_V_1_5_read_read_fu_104      |    0    |    0    |    0    |
|          |   conv_i_i_i205_le3926_read_read_fu_110   |    0    |    0    |    0    |
|          |   conv_i_i_i131_le3933_read_read_fu_116   |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|   write  |           write_ln0_write_fu_122          |    0    |    0    |    0    |
|          |           write_ln0_write_fu_129          |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|   trunc  |            trunc_ln1169_fu_166            |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|          |            sext_ln1171_3_fu_186           |    0    |    0    |    0    |
|   sext   |            sext_ln1171_4_fu_215           |    0    |    0    |    0    |
|          |            sext_ln1171_5_fu_219           |    0    |    0    |    0    |
|          |            sext_ln1171_6_fu_258           |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|          |               r_V_23_fu_201               |    0    |    0    |    0    |
|partselect|            trunc_ln717_3_fu_243           |    0    |    0    |    0    |
|          |            trunc_ln717_4_fu_282           |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|bitconcatenate|               lhs_V_9_fu_223              |    0    |    0    |    0    |
|          |                lhs_V_fu_262               |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|   Total  |                                           |    5    |    0    |   228   |
|----------|-------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------------+--------+
|                                      |   FF   |
+--------------------------------------+--------+
|              i_V_reg_333             |    2   |
|          icmp_ln1057_reg_360         |    1   |
|           lhs_V_10_reg_325           |   22   |
|            lhs_V_8_reg_317           |   22   |
|       p_Result_15_read_reg_350       |   22   |
|       p_Result_16_read_reg_340       |   22   |
|        select_ln1171_3_reg_370       |   37   |
|         sext_ln1171_3_reg_375        |   37   |
|         trunc_ln1169_reg_364         |    1   |
|x_imag_2taps_V_1_2_reload_read_reg_345|   22   |
|x_real_2taps_V_1_2_reload_read_reg_355|   22   |
+--------------------------------------+--------+
|                 Total                |   210  |
+--------------------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_310 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_310 |  p1  |   2  |  22  |   44   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   76   ||  0.854  ||    18   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |    0   |   228  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   210  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    0   |   210  |   246  |
+-----------+--------+--------+--------+--------+
