{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1497279798442 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1497279798448 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 12 17:03:18 2017 " "Processing started: Mon Jun 12 17:03:18 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1497279798448 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497279798448 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off adc_mic_lcd -c adc_mic_lcd " "Command: quartus_map --read_settings_files=on --write_settings_files=off adc_mic_lcd -c adc_mic_lcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497279798448 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1497279799036 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1497279799037 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "8 4 " "Parallel compilation is enabled for 8 processors, but there are only 4 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Analysis & Synthesis" 0 -1 1497279799037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/conf_shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file v/conf_shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 configuarable_shift_register " "Found entity 1: configuarable_shift_register" {  } { { "V/conf_shift_register.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/conf_shift_register.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497279811736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497279811736 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shiftreg.v(29) " "Verilog HDL information at shiftreg.v(29): always construct contains both blocking and non-blocking assignments" {  } { { "V/shiftreg.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/shiftreg.v" 29 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1497279811738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/shiftreg.v 1 1 " "Found 1 design units, including 1 entities, in source file v/shiftreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 dff_chain_4 " "Found entity 1: dff_chain_4" {  } { { "V/shiftreg.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/shiftreg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497279811739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497279811739 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "config_shift_register.v(146) " "Verilog HDL Module Instantiation warning at config_shift_register.v(146): ignored dangling comma in List of Port Connections" {  } { { "V/config_shift_register.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/config_shift_register.v" 146 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1497279811740 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "config_shift_register.v(169) " "Verilog HDL Module Instantiation warning at config_shift_register.v(169): ignored dangling comma in List of Port Connections" {  } { { "V/config_shift_register.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/config_shift_register.v" 169 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1497279811741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/config_shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file v/config_shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 config_shift_register " "Found entity 1: config_shift_register" {  } { { "V/config_shift_register.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/config_shift_register.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497279811741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497279811741 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V/audiomux.v " "Can't analyze file -- file V/audiomux.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1497279811743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/pulse_width_modulation_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file v/pulse_width_modulation_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 pulse_width_modulation_gen " "Found entity 1: pulse_width_modulation_gen" {  } { { "V/pulse_width_modulation_gen.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/pulse_width_modulation_gen.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497279811745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497279811745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file v/lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "V/lfsr.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/lfsr.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497279811747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497279811747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/input_debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file v/input_debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 input_debounce " "Found entity 1: input_debounce" {  } { { "V/input_debounce.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/input_debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497279811748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497279811748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/filter.v 1 1 " "Found 1 design units, including 1 entities, in source file v/filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 filter " "Found entity 1: filter" {  } { { "V/filter.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/filter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497279811750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497279811750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/adc_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/adc_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_qsys " "Found entity 1: adc_qsys" {  } { { "adc_qsys/synthesis/adc_qsys.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/adc_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497279811752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497279811752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v 4 4 " "Found 4 design units, including 4 entities, in source file adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_qsys_altpll_sys_dffpipe_l2c " "Found entity 1: adc_qsys_altpll_sys_dffpipe_l2c" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497279811755 ""} { "Info" "ISGN_ENTITY_NAME" "2 adc_qsys_altpll_sys_stdsync_sv6 " "Found entity 2: adc_qsys_altpll_sys_stdsync_sv6" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497279811755 ""} { "Info" "ISGN_ENTITY_NAME" "3 adc_qsys_altpll_sys_altpll_3p92 " "Found entity 3: adc_qsys_altpll_sys_altpll_3p92" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497279811755 ""} { "Info" "ISGN_ENTITY_NAME" "4 adc_qsys_altpll_sys " "Found entity 4: adc_qsys_altpll_sys" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497279811755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497279811755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "V/VGA_Controller.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/VGA_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497279811758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497279811758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/spi_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file v/spi_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_ROM " "Found entity 1: SPI_ROM" {  } { { "V/SPI_ROM.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SPI_ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497279811760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497279811760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/spi_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file v/spi_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_RAM " "Found entity 1: SPI_RAM" {  } { { "V/SPI_RAM.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SPI_RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497279811762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497279811762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sound_to_mtl2.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sound_to_mtl2.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOUND_TO_MTL2 " "Found entity 1: SOUND_TO_MTL2" {  } { { "V/SOUND_TO_MTL2.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SOUND_TO_MTL2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497279811764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497279811764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/pll_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file v/pll_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_VGA " "Found entity 1: PLL_VGA" {  } { { "V/PLL_VGA.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PLL_VGA.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497279811766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497279811766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/pipo.v 1 1 " "Found 1 design units, including 1 entities, in source file v/pipo.v" { { "Info" "ISGN_ENTITY_NAME" "1 PIPO " "Found entity 1: PIPO" {  } { { "V/PIPO.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PIPO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497279811769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497279811769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/peak_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v/peak_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 PEAK_DELAY " "Found entity 1: PEAK_DELAY" {  } { { "V/PEAK_DELAY.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PEAK_DELAY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497279811771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497279811771 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SYS_CLK sys_clk MAX10_ADC.v(2) " "Verilog HDL Declaration information at MAX10_ADC.v(2): object \"SYS_CLK\" differs only in case from object \"sys_clk\" in the same scope" {  } { { "V/MAX10_ADC.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1497279811772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/max10_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file v/max10_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAX10_ADC " "Found entity 1: MAX10_ADC" {  } { { "V/MAX10_ADC.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497279811773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497279811773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/led_meter.v 1 1 " "Found 1 design units, including 1 entities, in source file v/led_meter.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED_METER " "Found entity 1: LED_METER" {  } { { "V/LED_METER.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/LED_METER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497279811775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497279811775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2s_assess.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2s_assess.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2S_ASSESS " "Found entity 1: I2S_ASSESS" {  } { { "V/I2S_ASSESS.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/I2S_ASSESS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497279811777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497279811777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/dac16.v 1 1 " "Found 1 design units, including 1 entities, in source file v/dac16.v" { { "Info" "ISGN_ENTITY_NAME" "1 DAC16 " "Found entity 1: DAC16" {  } { { "V/DAC16.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/DAC16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497279811779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497279811779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/audio_srce.v 1 1 " "Found 1 design units, including 1 entities, in source file v/audio_srce.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_SRCE " "Found entity 1: AUDIO_SRCE" {  } { { "V/AUDIO_SRCE.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_SRCE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497279811780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497279811780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/audio_spi_ctl_rd.v 1 1 " "Found 1 design units, including 1 entities, in source file v/audio_spi_ctl_rd.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_SPI_CTL_RD " "Found entity 1: AUDIO_SPI_CTL_RD" {  } { { "V/AUDIO_SPI_CTL_RD.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_SPI_CTL_RD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497279811782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497279811782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file v/audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_PLL " "Found entity 1: AUDIO_PLL" {  } { { "V/AUDIO_PLL.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497279811785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497279811785 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM0 mem0 adc_mic_lcd.v(82) " "Verilog HDL Declaration information at adc_mic_lcd.v(82): object \"MEM0\" differs only in case from object \"mem0\" in the same scope" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 82 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1497279811787 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM1 mem1 adc_mic_lcd.v(83) " "Verilog HDL Declaration information at adc_mic_lcd.v(83): object \"MEM1\" differs only in case from object \"mem1\" in the same scope" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 83 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1497279811787 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM2 mem2 adc_mic_lcd.v(84) " "Verilog HDL Declaration information at adc_mic_lcd.v(84): object \"MEM2\" differs only in case from object \"mem2\" in the same scope" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 84 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1497279811787 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM3 mem3 adc_mic_lcd.v(85) " "Verilog HDL Declaration information at adc_mic_lcd.v(85): object \"MEM3\" differs only in case from object \"mem3\" in the same scope" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 85 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1497279811787 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LED led adc_mic_lcd.v(110) " "Verilog HDL Declaration information at adc_mic_lcd.v(110): object \"LED\" differs only in case from object \"led\" in the same scope" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 110 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1497279811788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_mic_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_mic_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_mic_lcd " "Found entity 1: adc_mic_lcd" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497279811788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497279811788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "varcnt.v 1 1 " "Found 1 design units, including 1 entities, in source file varcnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 varcnt " "Found entity 1: varcnt" {  } { { "varcnt.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/varcnt.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497279811790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497279811790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_4096_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_4096_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_4096_32bit " "Found entity 1: ram_4096_32bit" {  } { { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497279811792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497279811792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reverbcnt.v 1 1 " "Found 1 design units, including 1 entities, in source file reverbcnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 reverbcnt " "Found entity 1: reverbcnt" {  } { { "reverbcnt.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/reverbcnt.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497279811794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497279811794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reverb_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file reverb_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 reverb_ram " "Found entity 1: reverb_ram" {  } { { "reverb_ram.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/reverb_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497279811796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497279811796 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "reverb_inst.v(81) " "Verilog HDL Module Instantiation warning at reverb_inst.v(81): ignored dangling comma in List of Port Connections" {  } { { "V/reverb_inst.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/reverb_inst.v" 81 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1497279811797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/reverb_inst.v 1 1 " "Found 1 design units, including 1 entities, in source file v/reverb_inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 reverb_inst " "Found entity 1: reverb_inst" {  } { { "V/reverb_inst.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/reverb_inst.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497279811798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497279811798 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dfilter reverb_inst.v(80) " "Verilog HDL Implicit Net warning at reverb_inst.v(80): created implicit net for \"dfilter\"" {  } { { "V/reverb_inst.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/reverb_inst.v" 80 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497279811798 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "adc_mic_lcd " "Elaborating entity \"adc_mic_lcd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1497279811912 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MEM2 adc_mic_lcd.v(133) " "Verilog HDL Always Construct warning at adc_mic_lcd.v(133): variable \"MEM2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 133 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1497279811916 "|adc_mic_lcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MEM3 adc_mic_lcd.v(133) " "Verilog HDL Always Construct warning at adc_mic_lcd.v(133): variable \"MEM3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 133 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1497279811916 "|adc_mic_lcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MEM0 adc_mic_lcd.v(133) " "Verilog HDL Always Construct warning at adc_mic_lcd.v(133): variable \"MEM0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 133 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1497279811916 "|adc_mic_lcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MEM1 adc_mic_lcd.v(133) " "Verilog HDL Always Construct warning at adc_mic_lcd.v(133): variable \"MEM1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 133 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1497279811916 "|adc_mic_lcd"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 adc_mic_lcd.v(29) " "Output port \"HEX1\" at adc_mic_lcd.v(29) has no driver" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1497279811916 "|adc_mic_lcd"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO adc_mic_lcd.v(71) " "Output port \"GPIO\" at adc_mic_lcd.v(71) has no driver" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 71 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1497279811916 "|adc_mic_lcd"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MTL2_I2C_SCL adc_mic_lcd.v(56) " "Output port \"MTL2_I2C_SCL\" at adc_mic_lcd.v(56) has no driver" {  } { { "adc_mic_lcd.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 56 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1497279811916 "|adc_mic_lcd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse_width_modulation_gen pulse_width_modulation_gen:pwm1 " "Elaborating entity \"pulse_width_modulation_gen\" for hierarchy \"pulse_width_modulation_gen:pwm1\"" {  } { { "adc_mic_lcd.v" "pwm1" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497279811918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "config_shift_register config_shift_register:mem0 " "Elaborating entity \"config_shift_register\" for hierarchy \"config_shift_register:mem0\"" {  } { { "adc_mic_lcd.v" "mem0" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497279811921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_debounce config_shift_register:mem0\|input_debounce:mem_db " "Elaborating entity \"input_debounce\" for hierarchy \"config_shift_register:mem0\|input_debounce:mem_db\"" {  } { { "V/config_shift_register.v" "mem_db" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/config_shift_register.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497279811928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "varcnt config_shift_register:mem0\|varcnt:mem_cnt " "Elaborating entity \"varcnt\" for hierarchy \"config_shift_register:mem0\|varcnt:mem_cnt\"" {  } { { "V/config_shift_register.v" "mem_cnt" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/config_shift_register.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497279811938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter config_shift_register:mem0\|varcnt:mem_cnt\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"config_shift_register:mem0\|varcnt:mem_cnt\|lpm_counter:LPM_COUNTER_component\"" {  } { { "varcnt.v" "LPM_COUNTER_component" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/varcnt.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497279811972 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "config_shift_register:mem0\|varcnt:mem_cnt\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"config_shift_register:mem0\|varcnt:mem_cnt\|lpm_counter:LPM_COUNTER_component\"" {  } { { "varcnt.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/varcnt.v" 67 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497279811973 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "config_shift_register:mem0\|varcnt:mem_cnt\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"config_shift_register:mem0\|varcnt:mem_cnt\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279811973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279811973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279811973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Parameter \"lpm_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279811973 ""}  } { { "varcnt.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/varcnt.v" 67 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1497279811973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2kh " "Found entity 1: cntr_2kh" {  } { { "db/cntr_2kh.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/cntr_2kh.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497279812025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497279812025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2kh config_shift_register:mem0\|varcnt:mem_cnt\|lpm_counter:LPM_COUNTER_component\|cntr_2kh:auto_generated " "Elaborating entity \"cntr_2kh\" for hierarchy \"config_shift_register:mem0\|varcnt:mem_cnt\|lpm_counter:LPM_COUNTER_component\|cntr_2kh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497279812026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_4096_32bit config_shift_register:mem0\|ram_4096_32bit:shift_reg_ram " "Elaborating entity \"ram_4096_32bit\" for hierarchy \"config_shift_register:mem0\|ram_4096_32bit:shift_reg_ram\"" {  } { { "V/config_shift_register.v" "shift_reg_ram" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/config_shift_register.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497279812037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram config_shift_register:mem0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"config_shift_register:mem0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\"" {  } { { "ram_4096_32bit.v" "altsyncram_component" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497279812073 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "config_shift_register:mem0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"config_shift_register:mem0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\"" {  } { { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497279812074 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "config_shift_register:mem0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"config_shift_register:mem0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR0 " "Parameter \"address_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812075 ""}  } { { "ram_4096_32bit.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/ram_4096_32bit.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1497279812075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1fr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1fr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1fr1 " "Found entity 1: altsyncram_1fr1" {  } { { "db/altsyncram_1fr1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_1fr1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497279812132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497279812132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1fr1 config_shift_register:mem0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_1fr1:auto_generated " "Elaborating entity \"altsyncram_1fr1\" for hierarchy \"config_shift_register:mem0\|ram_4096_32bit:shift_reg_ram\|altsyncram:altsyncram_component\|altsyncram_1fr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497279812132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "filter config_shift_register:mem0\|filter:filt0 " "Elaborating entity \"filter\" for hierarchy \"config_shift_register:mem0\|filter:filt0\"" {  } { { "V/config_shift_register.v" "filt0" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/config_shift_register.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497279812136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr config_shift_register:mem0\|lfsr:noise " "Elaborating entity \"lfsr\" for hierarchy \"config_shift_register:mem0\|lfsr:noise\"" {  } { { "V/config_shift_register.v" "noise" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/config_shift_register.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497279812142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reverb_inst reverb_inst:reverb1 " "Elaborating entity \"reverb_inst\" for hierarchy \"reverb_inst:reverb1\"" {  } { { "adc_mic_lcd.v" "reverb1" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497279812247 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "trig_state reverb_inst.v(15) " "Verilog HDL or VHDL warning at reverb_inst.v(15): object \"trig_state\" assigned a value but never read" {  } { { "V/reverb_inst.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/reverb_inst.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1497279812248 "|adc_mic_lcd|reverb_inst:reverb1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rden reverb_inst.v(17) " "Verilog HDL or VHDL warning at reverb_inst.v(17): object \"rden\" assigned a value but never read" {  } { { "V/reverb_inst.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/reverb_inst.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1497279812248 "|adc_mic_lcd|reverb_inst:reverb1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decay_reg reverb_inst.v(42) " "Verilog HDL or VHDL warning at reverb_inst.v(42): object \"decay_reg\" assigned a value but never read" {  } { { "V/reverb_inst.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/reverb_inst.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1497279812248 "|adc_mic_lcd|reverb_inst:reverb1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reverbcnt reverb_inst:reverb1\|reverbcnt:verb_cnt " "Elaborating entity \"reverbcnt\" for hierarchy \"reverb_inst:reverb1\|reverbcnt:verb_cnt\"" {  } { { "V/reverb_inst.v" "verb_cnt" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/reverb_inst.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497279812257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter reverb_inst:reverb1\|reverbcnt:verb_cnt\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"reverb_inst:reverb1\|reverbcnt:verb_cnt\|lpm_counter:LPM_COUNTER_component\"" {  } { { "reverbcnt.v" "LPM_COUNTER_component" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/reverbcnt.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497279812262 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "reverb_inst:reverb1\|reverbcnt:verb_cnt\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"reverb_inst:reverb1\|reverbcnt:verb_cnt\|lpm_counter:LPM_COUNTER_component\"" {  } { { "reverbcnt.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/reverbcnt.v" 67 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497279812262 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reverb_inst:reverb1\|reverbcnt:verb_cnt\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"reverb_inst:reverb1\|reverbcnt:verb_cnt\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 15 " "Parameter \"lpm_width\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812263 ""}  } { { "reverbcnt.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/reverbcnt.v" 67 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1497279812263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6kh " "Found entity 1: cntr_6kh" {  } { { "db/cntr_6kh.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/cntr_6kh.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497279812312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497279812312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_6kh reverb_inst:reverb1\|reverbcnt:verb_cnt\|lpm_counter:LPM_COUNTER_component\|cntr_6kh:auto_generated " "Elaborating entity \"cntr_6kh\" for hierarchy \"reverb_inst:reverb1\|reverbcnt:verb_cnt\|lpm_counter:LPM_COUNTER_component\|cntr_6kh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497279812313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reverb_ram reverb_inst:reverb1\|reverb_ram:verb_ram " "Elaborating entity \"reverb_ram\" for hierarchy \"reverb_inst:reverb1\|reverb_ram:verb_ram\"" {  } { { "V/reverb_inst.v" "verb_ram" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/reverb_inst.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497279812325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram reverb_inst:reverb1\|reverb_ram:verb_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"reverb_inst:reverb1\|reverb_ram:verb_ram\|altsyncram:altsyncram_component\"" {  } { { "reverb_ram.v" "altsyncram_component" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/reverb_ram.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497279812334 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "reverb_inst:reverb1\|reverb_ram:verb_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"reverb_inst:reverb1\|reverb_ram:verb_ram\|altsyncram:altsyncram_component\"" {  } { { "reverb_ram.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/reverb_ram.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497279812335 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reverb_inst:reverb1\|reverb_ram:verb_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"reverb_inst:reverb1\|reverb_ram:verb_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR0 " "Parameter \"address_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 65536 " "Parameter \"numwords_b\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812335 ""}  } { { "reverb_ram.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/reverb_ram.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1497279812335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9oq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9oq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9oq1 " "Found entity 1: altsyncram_9oq1" {  } { { "db/altsyncram_9oq1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_9oq1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497279812438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497279812438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9oq1 reverb_inst:reverb1\|reverb_ram:verb_ram\|altsyncram:altsyncram_component\|altsyncram_9oq1:auto_generated " "Elaborating entity \"altsyncram_9oq1\" for hierarchy \"reverb_inst:reverb1\|reverb_ram:verb_ram\|altsyncram:altsyncram_component\|altsyncram_9oq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497279812438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_h7a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_h7a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_h7a " "Found entity 1: decode_h7a" {  } { { "db/decode_h7a.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/decode_h7a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497279812495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497279812495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_h7a reverb_inst:reverb1\|reverb_ram:verb_ram\|altsyncram:altsyncram_component\|altsyncram_9oq1:auto_generated\|decode_h7a:decode2 " "Elaborating entity \"decode_h7a\" for hierarchy \"reverb_inst:reverb1\|reverb_ram:verb_ram\|altsyncram:altsyncram_component\|altsyncram_9oq1:auto_generated\|decode_h7a:decode2\"" {  } { { "db/altsyncram_9oq1.tdf" "decode2" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_9oq1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497279812495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_e3b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_e3b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_e3b " "Found entity 1: mux_e3b" {  } { { "db/mux_e3b.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/mux_e3b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497279812551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497279812551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_e3b reverb_inst:reverb1\|reverb_ram:verb_ram\|altsyncram:altsyncram_component\|altsyncram_9oq1:auto_generated\|mux_e3b:mux3 " "Elaborating entity \"mux_e3b\" for hierarchy \"reverb_inst:reverb1\|reverb_ram:verb_ram\|altsyncram:altsyncram_component\|altsyncram_9oq1:auto_generated\|mux_e3b:mux3\"" {  } { { "db/altsyncram_9oq1.tdf" "mux3" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_9oq1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497279812552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2S_ASSESS I2S_ASSESS:i2s " "Elaborating entity \"I2S_ASSESS\" for hierarchy \"I2S_ASSESS:i2s\"" {  } { { "adc_mic_lcd.v" "i2s" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497279812558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO_SRCE I2S_ASSESS:i2s\|AUDIO_SRCE:audi2 " "Elaborating entity \"AUDIO_SRCE\" for hierarchy \"I2S_ASSESS:i2s\|AUDIO_SRCE:audi2\"" {  } { { "V/I2S_ASSESS.v" "audi2" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/I2S_ASSESS.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497279812560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAX10_ADC MAX10_ADC:madc " "Elaborating entity \"MAX10_ADC\" for hierarchy \"MAX10_ADC:madc\"" {  } { { "adc_mic_lcd.v" "madc" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497279812562 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 MAX10_ADC.v(67) " "Verilog HDL assignment warning at MAX10_ADC.v(67): truncated value with size 32 to match size of target (12)" {  } { { "V/MAX10_ADC.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1497279812563 "|adc_mic_lcd|MAX10_ADC:madc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys MAX10_ADC:madc\|adc_qsys:u0 " "Elaborating entity \"adc_qsys\" for hierarchy \"MAX10_ADC:madc\|adc_qsys:u0\"" {  } { { "V/MAX10_ADC.v" "u0" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497279812564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_altpll_sys MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys " "Elaborating entity \"adc_qsys_altpll_sys\" for hierarchy \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\"" {  } { { "adc_qsys/synthesis/adc_qsys.v" "altpll_sys" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/adc_qsys.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497279812566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_altpll_sys_stdsync_sv6 MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_stdsync_sv6:stdsync2 " "Elaborating entity \"adc_qsys_altpll_sys_stdsync_sv6\" for hierarchy \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_stdsync_sv6:stdsync2\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "stdsync2" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497279812567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_altpll_sys_dffpipe_l2c MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_stdsync_sv6:stdsync2\|adc_qsys_altpll_sys_dffpipe_l2c:dffpipe3 " "Elaborating entity \"adc_qsys_altpll_sys_dffpipe_l2c\" for hierarchy \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_stdsync_sv6:stdsync2\|adc_qsys_altpll_sys_dffpipe_l2c:dffpipe3\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "dffpipe3" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497279812568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_altpll_sys_altpll_3p92 MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_altpll_3p92:sd1 " "Elaborating entity \"adc_qsys_altpll_sys_altpll_3p92\" for hierarchy \"MAX10_ADC:madc\|adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_altpll_3p92:sd1\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "sd1" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497279812570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DAC16 DAC16:dac1 " "Elaborating entity \"DAC16\" for hierarchy \"DAC16:dac1\"" {  } { { "adc_mic_lcd.v" "dac1" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497279812596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO_PLL AUDIO_PLL:pll " "Elaborating entity \"AUDIO_PLL\" for hierarchy \"AUDIO_PLL:pll\"" {  } { { "adc_mic_lcd.v" "pll" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497279812599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll AUDIO_PLL:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"AUDIO_PLL:pll\|altpll:altpll_component\"" {  } { { "V/AUDIO_PLL.v" "altpll_component" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_PLL.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497279812629 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AUDIO_PLL:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"AUDIO_PLL:pll\|altpll:altpll_component\"" {  } { { "V/AUDIO_PLL.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_PLL.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497279812630 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AUDIO_PLL:pll\|altpll:altpll_component " "Instantiated megafunction \"AUDIO_PLL:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 3125 " "Parameter \"clk0_divide_by\" = \"3125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 3072 " "Parameter \"clk0_multiply_by\" = \"3072\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 3125 " "Parameter \"clk1_divide_by\" = \"3125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 6144 " "Parameter \"clk1_multiply_by\" = \"6144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 50 " "Parameter \"clk2_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 31 " "Parameter \"clk2_multiply_by\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=AUDIO_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=AUDIO_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812631 ""}  } { { "V/AUDIO_PLL.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_PLL.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1497279812631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/audio_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/audio_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_PLL_altpll " "Found entity 1: AUDIO_PLL_altpll" {  } { { "db/audio_pll_altpll.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/audio_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497279812687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497279812687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO_PLL_altpll AUDIO_PLL:pll\|altpll:altpll_component\|AUDIO_PLL_altpll:auto_generated " "Elaborating entity \"AUDIO_PLL_altpll\" for hierarchy \"AUDIO_PLL:pll\|altpll:altpll_component\|AUDIO_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497279812688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO_SPI_CTL_RD AUDIO_SPI_CTL_RD:u1 " "Elaborating entity \"AUDIO_SPI_CTL_RD\" for hierarchy \"AUDIO_SPI_CTL_RD:u1\"" {  } { { "adc_mic_lcd.v" "u1" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497279812691 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ST_RESET AUDIO_SPI_CTL_RD.v(68) " "Verilog HDL or VHDL warning at AUDIO_SPI_CTL_RD.v(68): object \"ST_RESET\" assigned a value but never read" {  } { { "V/AUDIO_SPI_CTL_RD.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_SPI_CTL_RD.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1497279812693 "|adc_mic_lcd|AUDIO_SPI_CTL_RD:u1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oDATA8 AUDIO_SPI_CTL_RD.v(8) " "Output port \"oDATA8\" at AUDIO_SPI_CTL_RD.v(8) has no driver" {  } { { "V/AUDIO_SPI_CTL_RD.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_SPI_CTL_RD.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1497279812694 "|adc_mic_lcd|AUDIO_SPI_CTL_RD:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_RAM AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R " "Elaborating entity \"SPI_RAM\" for hierarchy \"AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\"" {  } { { "V/AUDIO_SPI_CTL_RD.v" "R" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/AUDIO_SPI_CTL_RD.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497279812694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\"" {  } { { "V/SPI_RAM.v" "altsyncram_component" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SPI_RAM.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497279812701 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\"" {  } { { "V/SPI_RAM.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SPI_RAM.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497279812702 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component " "Instantiated megafunction \"AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file LOOP.hex " "Parameter \"init_file\" = \"LOOP.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 FPGA " "Parameter \"intended_device_family\" = \"MAX 10 FPGA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=SPIR " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=SPIR\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279812702 ""}  } { { "V/SPI_RAM.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SPI_RAM.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1497279812702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iej1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_iej1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iej1 " "Found entity 1: altsyncram_iej1" {  } { { "db/altsyncram_iej1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_iej1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497279812752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497279812752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_iej1 AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated " "Elaborating entity \"altsyncram_iej1\" for hierarchy \"AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497279812753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uk92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uk92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uk92 " "Found entity 1: altsyncram_uk92" {  } { { "db/altsyncram_uk92.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_uk92.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497279812808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497279812808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uk92 AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated\|altsyncram_uk92:altsyncram1 " "Elaborating entity \"altsyncram_uk92\" for hierarchy \"AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated\|altsyncram_uk92:altsyncram1\"" {  } { { "db/altsyncram_iej1.tdf" "altsyncram1" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_iej1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497279812809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_iej1.tdf" "mgl_prim2" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_iej1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497279813557 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_iej1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_iej1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497279813559 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279813559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279813559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279813559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1397770578 " "Parameter \"NODE_NAME\" = \"1397770578\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279813559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 128 " "Parameter \"NUMWORDS\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279813559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279813559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279813559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 7 " "Parameter \"WIDTHAD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279813559 ""}  } { { "db/altsyncram_iej1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_iej1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1497279813559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497279813751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497279813915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"AUDIO_SPI_CTL_RD:u1\|SPI_RAM:R\|altsyncram:altsyncram_component\|altsyncram_iej1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497279814075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_METER LED_METER:led " "Elaborating entity \"LED_METER\" for hierarchy \"LED_METER:led\"" {  } { { "adc_mic_lcd.v" "led" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497279814122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_VGA PLL_VGA:PP " "Elaborating entity \"PLL_VGA\" for hierarchy \"PLL_VGA:PP\"" {  } { { "adc_mic_lcd.v" "PP" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497279814124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL_VGA:PP\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL_VGA:PP\|altpll:altpll_component\"" {  } { { "V/PLL_VGA.v" "altpll_component" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PLL_VGA.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497279814134 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_VGA:PP\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL_VGA:PP\|altpll:altpll_component\"" {  } { { "V/PLL_VGA.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PLL_VGA.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497279814136 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_VGA:PP\|altpll:altpll_component " "Instantiated megafunction \"PLL_VGA:PP\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279814136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50 " "Parameter \"clk0_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279814136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279814136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 33 " "Parameter \"clk0_multiply_by\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279814136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279814136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279814136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279814136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279814136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL_VGA " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL_VGA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279814136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279814136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279814136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279814136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279814136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279814136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279814136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279814136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279814136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279814136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279814136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279814136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279814136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279814136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279814136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279814136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279814136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279814136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279814136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279814136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279814136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279814136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279814136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279814136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279814136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279814136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279814136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279814136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279814136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279814136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279814136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279814136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279814136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279814136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279814136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279814136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279814136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279814136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279814136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279814136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279814136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279814136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279814136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279814136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279814136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279814136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279814136 ""}  } { { "V/PLL_VGA.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PLL_VGA.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1497279814136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_vga_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_vga_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_VGA_altpll " "Found entity 1: PLL_VGA_altpll" {  } { { "db/pll_vga_altpll.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/pll_vga_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497279814194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497279814194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_VGA_altpll PLL_VGA:PP\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated " "Elaborating entity \"PLL_VGA_altpll\" for hierarchy \"PLL_VGA:PP\|altpll:altpll_component\|PLL_VGA_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497279814194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOUND_TO_MTL2 SOUND_TO_MTL2:sm " "Elaborating entity \"SOUND_TO_MTL2\" for hierarchy \"SOUND_TO_MTL2:sm\"" {  } { { "adc_mic_lcd.v" "sm" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_mic_lcd.v" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497279814196 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 SOUND_TO_MTL2.v(58) " "Verilog HDL assignment warning at SOUND_TO_MTL2.v(58): truncated value with size 32 to match size of target (24)" {  } { { "V/SOUND_TO_MTL2.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SOUND_TO_MTL2.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1497279814198 "|adc_mic_lcd|SOUND_TO_MTL2:sm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller SOUND_TO_MTL2:sm\|VGA_Controller:vc " "Elaborating entity \"VGA_Controller\" for hierarchy \"SOUND_TO_MTL2:sm\|VGA_Controller:vc\"" {  } { { "V/SOUND_TO_MTL2.v" "vc" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SOUND_TO_MTL2.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497279814198 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(55) " "Verilog HDL assignment warning at VGA_Controller.v(55): truncated value with size 32 to match size of target (10)" {  } { { "V/VGA_Controller.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/VGA_Controller.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1497279814199 "|adc_mic_lcd|SOUND_TO_MTL2:sm|VGA_Controller:vc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(58) " "Verilog HDL assignment warning at VGA_Controller.v(58): truncated value with size 32 to match size of target (10)" {  } { { "V/VGA_Controller.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/VGA_Controller.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1497279814200 "|adc_mic_lcd|SOUND_TO_MTL2:sm|VGA_Controller:vc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(61) " "Verilog HDL assignment warning at VGA_Controller.v(61): truncated value with size 32 to match size of target (10)" {  } { { "V/VGA_Controller.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/VGA_Controller.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1497279814200 "|adc_mic_lcd|SOUND_TO_MTL2:sm|VGA_Controller:vc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PIPO SOUND_TO_MTL2:sm\|PIPO:P1 " "Elaborating entity \"PIPO\" for hierarchy \"SOUND_TO_MTL2:sm\|PIPO:P1\"" {  } { { "V/SOUND_TO_MTL2.v" "P1" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/SOUND_TO_MTL2.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497279814200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SOUND_TO_MTL2:sm\|PIPO:P1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"SOUND_TO_MTL2:sm\|PIPO:P1\|altsyncram:altsyncram_component\"" {  } { { "V/PIPO.v" "altsyncram_component" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PIPO.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497279814208 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SOUND_TO_MTL2:sm\|PIPO:P1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"SOUND_TO_MTL2:sm\|PIPO:P1\|altsyncram:altsyncram_component\"" {  } { { "V/PIPO.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PIPO.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497279814209 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SOUND_TO_MTL2:sm\|PIPO:P1\|altsyncram:altsyncram_component " "Instantiated megafunction \"SOUND_TO_MTL2:sm\|PIPO:P1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279814209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279814209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279814209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279814209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279814209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279814209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279814209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 3200 " "Parameter \"numwords_a\" = \"3200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279814209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 3200 " "Parameter \"numwords_b\" = \"3200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279814209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279814209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279814209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279814209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279814209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279814209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279814209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279814209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279814209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497279814209 ""}  } { { "V/PIPO.v" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/V/PIPO.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1497279814209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_soj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_soj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_soj1 " "Found entity 1: altsyncram_soj1" {  } { { "db/altsyncram_soj1.tdf" "" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/db/altsyncram_soj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497279814265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497279814265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_soj1 SOUND_TO_MTL2:sm\|PIPO:P1\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated " "Elaborating entity \"altsyncram_soj1\" for hierarchy \"SOUND_TO_MTL2:sm\|PIPO:P1\|altsyncram:altsyncram_component\|altsyncram_soj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497279814265 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "modular_adc_0 adc_qsys_modular_adc_0 " "Node instance \"modular_adc_0\" instantiates undefined entity \"adc_qsys_modular_adc_0\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "adc_qsys/synthesis/adc_qsys.v" "modular_adc_0" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/adc_qsys.v" 68 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1497279814277 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "rst_controller altera_reset_controller " "Node instance \"rst_controller\" instantiates undefined entity \"altera_reset_controller\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "adc_qsys/synthesis/adc_qsys.v" "rst_controller" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/adc_qsys.v" 131 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1497279814277 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "rst_controller_001 altera_reset_controller " "Node instance \"rst_controller_001\" instantiates undefined entity \"altera_reset_controller\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "adc_qsys/synthesis/adc_qsys.v" "rst_controller_001" { Text "C:/Users/ben/Documents/GitHub/KPCDASS2017/adc_qsys/synthesis/adc_qsys.v" 194 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1497279814277 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ben/Documents/GitHub/KPCDASS2017/output_files/adc_mic_lcd.map.smsg " "Generated suppressed messages file C:/Users/ben/Documents/GitHub/KPCDASS2017/output_files/adc_mic_lcd.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497279814534 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 24 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "730 " "Peak virtual memory: 730 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1497279815208 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun 12 17:03:35 2017 " "Processing ended: Mon Jun 12 17:03:35 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1497279815208 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1497279815208 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1497279815208 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1497279815208 ""}
