This project is deployed according to the ASIC design flow using opensource tools:
ICarus, Gtkwave, Yosys, OpenSTA, OpenLane, Magic, Klayout

The testbenchs and RTL designs are all in the Testbenchs folder
