#ifndef __TRACKER_CMIF_H__
#define __TRACKER_CMIF_H__

#include "reg_access.h"
#include "base_addr_cmif.h"

#define CMIF_TRACKER_REG_BASE                                         (CMIF_RAKE_TRACKER_OFFSET)
#define CMIF_TRK_PARAM_CFG_H(i)                                       (CMIF_TRACKER_REG_BASE + 0x0000 + ((i) * 0x4))
#define CMIF_TRK_PARAM_CFG_L                                          (CMIF_TRACKER_REG_BASE + 0x000C)
#define CMIF_TRK_ACC_DRIFT_C0(i)                                      (CMIF_TRACKER_REG_BASE + 0x0010 + ((i) * 0x4))
#define CMIF_TRK_ACC_DRIFT_L                                          (CMIF_TRACKER_REG_BASE + 0x0018)
#define CMIF_TRK_ACC_DRIFT_C1(i)                                      (CMIF_TRACKER_REG_BASE + 0x001C + ((i) * 0x4))
#define CMIF_TRK_ACC_DRIFT_C2(i)                                      (CMIF_TRACKER_REG_BASE + 0x0024 + ((i) * 0x4))
#define CMIF_TRK_DRIFT_UPDATED_C0(i)                                  (CMIF_TRACKER_REG_BASE + 0x002C + ((i) * 0x4))
#define CMIF_TRK_DRIFT_UPDATED_L                                      (CMIF_TRACKER_REG_BASE + 0x0034)
#define CMIF_TRK_DRIFT_UPDATED_C1(i)                                  (CMIF_TRACKER_REG_BASE + 0x0038 + ((i) * 0x4))
#define CMIF_TRK_DRIFT_UPDATED_C2(i)                                  (CMIF_TRACKER_REG_BASE + 0x0040 + ((i) * 0x4))
#define CMIF_TRK_FNG_MIC_PWR_C0(i)                                    (CMIF_TRACKER_REG_BASE + 0x0048 + ((i) * 0x4))
#define CMIF_TRK_FNG_MIC_PWR_L(i)                                     (CMIF_TRACKER_REG_BASE + 0x0058 + ((i) * 0x4))
#define CMIF_TRK_FNG_MIC_PWR_C1(i)                                    (CMIF_TRACKER_REG_BASE + 0x0060 + ((i) * 0x4))
#define CMIF_TRK_FNG_MIC_PWR_C2(i)                                    (CMIF_TRACKER_REG_BASE + 0x0070 + ((i) * 0x4))
#define CMIF_TRK_INIT_FNG_MIC_PWR_C0(i)                               (CMIF_TRACKER_REG_BASE + 0x007C + ((i) * 0x4))
#define CMIF_TRK_INIT_FNG_MIC_PWR_L(i)                                (CMIF_TRACKER_REG_BASE + 0x008C + ((i) * 0x4))
#define CMIF_TRK_INIT_FNG_MIC_PWR_C1(i)                               (CMIF_TRACKER_REG_BASE + 0x0094 + ((i) * 0x4))
#define CMIF_TRK_INIT_FNG_MIC_PWR_C2(i)                               (CMIF_TRACKER_REG_BASE + 0x00A4 + ((i) * 0x4))
#define CMIF_TRK_PARAM_CFG_SIM2_H                                     (CMIF_TRACKER_REG_BASE + 0x00B0)
#define CMIF_TRK_ACC_DRIFT_SIM2_C0(i)                                 (CMIF_TRACKER_REG_BASE + 0x00B4 + ((i) * 0x4))
#define CMIF_TRK_DRIFT_UPDATED_SIM2_C0(i)                             (CMIF_TRACKER_REG_BASE + 0x00BC + ((i) * 0x4))
#define CMIF_TRK_FNG_MIC_PWR_SIM2_C0(i)                               (CMIF_TRACKER_REG_BASE + 0x00C4 + ((i) * 0x4))
#define CMIF_TRK_INIT_FNG_MIC_PWR_SIM2_C0(i)                          (CMIF_TRACKER_REG_BASE + 0x00D4 + ((i) * 0x4))

#define M_CMIF_TRK_PARAM_CFG_H_RD(i)                                  REG_READ(CMIF_TRK_PARAM_CFG_H(i))
#define M_CMIF_TRK_PARAM_CFG_L_RD()                                   REG_READ(CMIF_TRK_PARAM_CFG_L)
#define M_CMIF_TRK_ACC_DRIFT_C0_RD(i)                                 REG_READ(CMIF_TRK_ACC_DRIFT_C0(i))
#define M_CMIF_TRK_ACC_DRIFT_L_RD()                                   REG_READ(CMIF_TRK_ACC_DRIFT_L)
#define M_CMIF_TRK_ACC_DRIFT_C1_RD(i)                                 REG_READ(CMIF_TRK_ACC_DRIFT_C1(i))
#define M_CMIF_TRK_ACC_DRIFT_C2_RD(i)                                 REG_READ(CMIF_TRK_ACC_DRIFT_C2(i))
#define M_CMIF_TRK_DRIFT_UPDATED_C0_RD(i)                             REG_READ(CMIF_TRK_DRIFT_UPDATED_C0(i))
#define M_CMIF_TRK_DRIFT_UPDATED_L_RD()                               REG_READ(CMIF_TRK_DRIFT_UPDATED_L)
#define M_CMIF_TRK_DRIFT_UPDATED_C1_RD(i)                             REG_READ(CMIF_TRK_DRIFT_UPDATED_C1(i))
#define M_CMIF_TRK_DRIFT_UPDATED_C2_RD(i)                             REG_READ(CMIF_TRK_DRIFT_UPDATED_C2(i))
#define M_CMIF_TRK_FNG_MIC_PWR_C0_RD(i)                               REG_READ(CMIF_TRK_FNG_MIC_PWR_C0(i))
#define M_CMIF_TRK_FNG_MIC_PWR_L_RD(i)                                REG_READ(CMIF_TRK_FNG_MIC_PWR_L(i))
#define M_CMIF_TRK_FNG_MIC_PWR_C1_RD(i)                               REG_READ(CMIF_TRK_FNG_MIC_PWR_C1(i))
#define M_CMIF_TRK_FNG_MIC_PWR_C2_RD(i)                               REG_READ(CMIF_TRK_FNG_MIC_PWR_C2(i))
#define M_CMIF_TRK_INIT_FNG_MIC_PWR_C0_RD(i)                          REG_READ(CMIF_TRK_INIT_FNG_MIC_PWR_C0(i))
#define M_CMIF_TRK_INIT_FNG_MIC_PWR_L_RD(i)                           REG_READ(CMIF_TRK_INIT_FNG_MIC_PWR_L(i))
#define M_CMIF_TRK_INIT_FNG_MIC_PWR_C1_RD(i)                          REG_READ(CMIF_TRK_INIT_FNG_MIC_PWR_C1(i))
#define M_CMIF_TRK_INIT_FNG_MIC_PWR_C2_RD(i)                          REG_READ(CMIF_TRK_INIT_FNG_MIC_PWR_C2(i))
#define M_CMIF_TRK_PARAM_CFG_SIM2_H_RD()                              REG_READ(CMIF_TRK_PARAM_CFG_SIM2_H)
#define M_CMIF_TRK_ACC_DRIFT_SIM2_C0_RD(i)                            REG_READ(CMIF_TRK_ACC_DRIFT_SIM2_C0(i))
#define M_CMIF_TRK_DRIFT_UPDATED_SIM2_C0_RD(i)                        REG_READ(CMIF_TRK_DRIFT_UPDATED_SIM2_C0(i))
#define M_CMIF_TRK_FNG_MIC_PWR_SIM2_C0_RD(i)                          REG_READ(CMIF_TRK_FNG_MIC_PWR_SIM2_C0(i))
#define M_CMIF_TRK_INIT_FNG_MIC_PWR_SIM2_C0_RD(i)                     REG_READ(CMIF_TRK_INIT_FNG_MIC_PWR_SIM2_C0(i))

#define M_CMIF_TRK_PARAM_CFG_H_WR(i, reg)                             REG_WRITE(CMIF_TRK_PARAM_CFG_H(i), reg)
#define M_CMIF_TRK_PARAM_CFG_L_WR(reg)                                REG_WRITE(CMIF_TRK_PARAM_CFG_L, reg)
#define M_CMIF_TRK_ACC_DRIFT_C0_WR(i, reg)                            REG_WRITE(CMIF_TRK_ACC_DRIFT_C0(i), reg)
#define M_CMIF_TRK_ACC_DRIFT_L_WR(reg)                                REG_WRITE(CMIF_TRK_ACC_DRIFT_L, reg)
#define M_CMIF_TRK_ACC_DRIFT_C1_WR(i, reg)                            REG_WRITE(CMIF_TRK_ACC_DRIFT_C1(i), reg)
#define M_CMIF_TRK_ACC_DRIFT_C2_WR(i, reg)                            REG_WRITE(CMIF_TRK_ACC_DRIFT_C2(i), reg)
#define M_CMIF_TRK_DRIFT_UPDATED_C0_WR(i, reg)                        REG_WRITE(CMIF_TRK_DRIFT_UPDATED_C0(i), reg)
#define M_CMIF_TRK_DRIFT_UPDATED_L_WR(reg)                            REG_WRITE(CMIF_TRK_DRIFT_UPDATED_L, reg)
#define M_CMIF_TRK_DRIFT_UPDATED_C1_WR(i, reg)                        REG_WRITE(CMIF_TRK_DRIFT_UPDATED_C1(i), reg)
#define M_CMIF_TRK_DRIFT_UPDATED_C2_WR(i, reg)                        REG_WRITE(CMIF_TRK_DRIFT_UPDATED_C2(i), reg)
#define M_CMIF_TRK_FNG_MIC_PWR_C0_WR(i, reg)                          REG_WRITE(CMIF_TRK_FNG_MIC_PWR_C0(i), reg)
#define M_CMIF_TRK_FNG_MIC_PWR_L_WR(i, reg)                           REG_WRITE(CMIF_TRK_FNG_MIC_PWR_L(i), reg)
#define M_CMIF_TRK_FNG_MIC_PWR_C1_WR(i, reg)                          REG_WRITE(CMIF_TRK_FNG_MIC_PWR_C1(i), reg)
#define M_CMIF_TRK_FNG_MIC_PWR_C2_WR(i, reg)                          REG_WRITE(CMIF_TRK_FNG_MIC_PWR_C2(i), reg)
#define M_CMIF_TRK_INIT_FNG_MIC_PWR_C0_WR(i, reg)                     REG_WRITE(CMIF_TRK_INIT_FNG_MIC_PWR_C0(i), reg)
#define M_CMIF_TRK_INIT_FNG_MIC_PWR_L_WR(i, reg)                      REG_WRITE(CMIF_TRK_INIT_FNG_MIC_PWR_L(i), reg)
#define M_CMIF_TRK_INIT_FNG_MIC_PWR_C1_WR(i, reg)                     REG_WRITE(CMIF_TRK_INIT_FNG_MIC_PWR_C1(i), reg)
#define M_CMIF_TRK_INIT_FNG_MIC_PWR_C2_WR(i, reg)                     REG_WRITE(CMIF_TRK_INIT_FNG_MIC_PWR_C2(i), reg)
#define M_CMIF_TRK_PARAM_CFG_SIM2_H_WR(reg)                           REG_WRITE(CMIF_TRK_PARAM_CFG_SIM2_H, reg)
#define M_CMIF_TRK_ACC_DRIFT_SIM2_C0_WR(i, reg)                       REG_WRITE(CMIF_TRK_ACC_DRIFT_SIM2_C0(i), reg)
#define M_CMIF_TRK_DRIFT_UPDATED_SIM2_C0_WR(i, reg)                   REG_WRITE(CMIF_TRK_DRIFT_UPDATED_SIM2_C0(i), reg)
#define M_CMIF_TRK_FNG_MIC_PWR_SIM2_C0_WR(i, reg)                     REG_WRITE(CMIF_TRK_FNG_MIC_PWR_SIM2_C0(i), reg)
#define M_CMIF_TRK_INIT_FNG_MIC_PWR_SIM2_C0_WR(i, reg)                REG_WRITE(CMIF_TRK_INIT_FNG_MIC_PWR_SIM2_C0(i), reg)

#define CMIF_TRK_PARAM_CFG_H_PWR_TSHD_O2A_H_BIT_LSB                   (16)
#define CMIF_TRK_PARAM_CFG_H_PWR_TSHD_O2A_H_BIT_WIDTH                 (16)
#define CMIF_TRK_PARAM_CFG_H_PWR_TSHD_O2A_H_BIT_MASK                  ((UINT32) (((1<<CMIF_TRK_PARAM_CFG_H_PWR_TSHD_O2A_H_BIT_WIDTH)-1) << CMIF_TRK_PARAM_CFG_H_PWR_TSHD_O2A_H_BIT_LSB) )
#define CMIF_TRK_PARAM_CFG_H_PWR_TSHD_O2A_H_FLD_WR(reg, val)          (reg |= (val) << CMIF_TRK_PARAM_CFG_H_PWR_TSHD_O2A_H_BIT_LSB)
#define CMIF_TRK_PARAM_CFG_H_PWR_TSHD_O2A_H_FLD_RD(i)                 ((M_CMIF_TRK_PARAM_CFG_H_RD(i) & CMIF_TRK_PARAM_CFG_H_PWR_TSHD_O2A_H_BIT_MASK) >> CMIF_TRK_PARAM_CFG_H_PWR_TSHD_O2A_H_BIT_LSB)

#define CMIF_TRK_PARAM_CFG_H_PWR_TSHD_A2O_H_BIT_LSB                   (0)
#define CMIF_TRK_PARAM_CFG_H_PWR_TSHD_A2O_H_BIT_WIDTH                 (16)
#define CMIF_TRK_PARAM_CFG_H_PWR_TSHD_A2O_H_BIT_MASK                  ((UINT32) (((1<<CMIF_TRK_PARAM_CFG_H_PWR_TSHD_A2O_H_BIT_WIDTH)-1) << CMIF_TRK_PARAM_CFG_H_PWR_TSHD_A2O_H_BIT_LSB) )
#define CMIF_TRK_PARAM_CFG_H_PWR_TSHD_A2O_H_FLD_WR(reg, val)          (reg |= (val) << CMIF_TRK_PARAM_CFG_H_PWR_TSHD_A2O_H_BIT_LSB)
#define CMIF_TRK_PARAM_CFG_H_PWR_TSHD_A2O_H_FLD_RD(i)                 ((M_CMIF_TRK_PARAM_CFG_H_RD(i) & CMIF_TRK_PARAM_CFG_H_PWR_TSHD_A2O_H_BIT_MASK) >> CMIF_TRK_PARAM_CFG_H_PWR_TSHD_A2O_H_BIT_LSB)

#define CMIF_TRK_PARAM_CFG_L_PWR_TSHD_O2A_L_BIT_LSB                   (16)
#define CMIF_TRK_PARAM_CFG_L_PWR_TSHD_O2A_L_BIT_WIDTH                 (16)
#define CMIF_TRK_PARAM_CFG_L_PWR_TSHD_O2A_L_BIT_MASK                  ((UINT32) (((1<<CMIF_TRK_PARAM_CFG_L_PWR_TSHD_O2A_L_BIT_WIDTH)-1) << CMIF_TRK_PARAM_CFG_L_PWR_TSHD_O2A_L_BIT_LSB) )
#define CMIF_TRK_PARAM_CFG_L_PWR_TSHD_O2A_L_FLD_WR(reg, val)          (reg |= (val) << CMIF_TRK_PARAM_CFG_L_PWR_TSHD_O2A_L_BIT_LSB)
#define CMIF_TRK_PARAM_CFG_L_PWR_TSHD_O2A_L_FLD_RD()                  ((M_CMIF_TRK_PARAM_CFG_L_RD() & CMIF_TRK_PARAM_CFG_L_PWR_TSHD_O2A_L_BIT_MASK) >> CMIF_TRK_PARAM_CFG_L_PWR_TSHD_O2A_L_BIT_LSB)

#define CMIF_TRK_PARAM_CFG_L_PWR_TSHD_A2O_L_BIT_LSB                   (0)
#define CMIF_TRK_PARAM_CFG_L_PWR_TSHD_A2O_L_BIT_WIDTH                 (16)
#define CMIF_TRK_PARAM_CFG_L_PWR_TSHD_A2O_L_BIT_MASK                  ((UINT32) (((1<<CMIF_TRK_PARAM_CFG_L_PWR_TSHD_A2O_L_BIT_WIDTH)-1) << CMIF_TRK_PARAM_CFG_L_PWR_TSHD_A2O_L_BIT_LSB) )
#define CMIF_TRK_PARAM_CFG_L_PWR_TSHD_A2O_L_FLD_WR(reg, val)          (reg |= (val) << CMIF_TRK_PARAM_CFG_L_PWR_TSHD_A2O_L_BIT_LSB)
#define CMIF_TRK_PARAM_CFG_L_PWR_TSHD_A2O_L_FLD_RD()                  ((M_CMIF_TRK_PARAM_CFG_L_RD() & CMIF_TRK_PARAM_CFG_L_PWR_TSHD_A2O_L_BIT_MASK) >> CMIF_TRK_PARAM_CFG_L_PWR_TSHD_A2O_L_BIT_LSB)

#define CMIF_TRK_ACC_DRIFT_C0_ACC_DRIFT_FNG_4N_3_BIT_LSB              (24)
#define CMIF_TRK_ACC_DRIFT_C0_ACC_DRIFT_FNG_4N_3_BIT_WIDTH            (8)
#define CMIF_TRK_ACC_DRIFT_C0_ACC_DRIFT_FNG_4N_3_BIT_MASK             ((UINT32) (((1<<CMIF_TRK_ACC_DRIFT_C0_ACC_DRIFT_FNG_4N_3_BIT_WIDTH)-1) << CMIF_TRK_ACC_DRIFT_C0_ACC_DRIFT_FNG_4N_3_BIT_LSB) )
#define CMIF_TRK_ACC_DRIFT_C0_ACC_DRIFT_FNG_4N_3_FLD_WR(reg, val)     (reg |= (val) << CMIF_TRK_ACC_DRIFT_C0_ACC_DRIFT_FNG_4N_3_BIT_LSB)
#define CMIF_TRK_ACC_DRIFT_C0_ACC_DRIFT_FNG_4N_3_FLD_RD(i)            ((M_CMIF_TRK_ACC_DRIFT_C0_RD(i) & CMIF_TRK_ACC_DRIFT_C0_ACC_DRIFT_FNG_4N_3_BIT_MASK) >> CMIF_TRK_ACC_DRIFT_C0_ACC_DRIFT_FNG_4N_3_BIT_LSB)

#define CMIF_TRK_ACC_DRIFT_C0_ACC_DRIFT_FNG_4N_2_BIT_LSB              (16)
#define CMIF_TRK_ACC_DRIFT_C0_ACC_DRIFT_FNG_4N_2_BIT_WIDTH            (8)
#define CMIF_TRK_ACC_DRIFT_C0_ACC_DRIFT_FNG_4N_2_BIT_MASK             ((UINT32) (((1<<CMIF_TRK_ACC_DRIFT_C0_ACC_DRIFT_FNG_4N_2_BIT_WIDTH)-1) << CMIF_TRK_ACC_DRIFT_C0_ACC_DRIFT_FNG_4N_2_BIT_LSB) )
#define CMIF_TRK_ACC_DRIFT_C0_ACC_DRIFT_FNG_4N_2_FLD_WR(reg, val)     (reg |= (val) << CMIF_TRK_ACC_DRIFT_C0_ACC_DRIFT_FNG_4N_2_BIT_LSB)
#define CMIF_TRK_ACC_DRIFT_C0_ACC_DRIFT_FNG_4N_2_FLD_RD(i)            ((M_CMIF_TRK_ACC_DRIFT_C0_RD(i) & CMIF_TRK_ACC_DRIFT_C0_ACC_DRIFT_FNG_4N_2_BIT_MASK) >> CMIF_TRK_ACC_DRIFT_C0_ACC_DRIFT_FNG_4N_2_BIT_LSB)

#define CMIF_TRK_ACC_DRIFT_C0_ACC_DRIFT_FNG_4N_1_BIT_LSB              (8)
#define CMIF_TRK_ACC_DRIFT_C0_ACC_DRIFT_FNG_4N_1_BIT_WIDTH            (8)
#define CMIF_TRK_ACC_DRIFT_C0_ACC_DRIFT_FNG_4N_1_BIT_MASK             ((UINT32) (((1<<CMIF_TRK_ACC_DRIFT_C0_ACC_DRIFT_FNG_4N_1_BIT_WIDTH)-1) << CMIF_TRK_ACC_DRIFT_C0_ACC_DRIFT_FNG_4N_1_BIT_LSB) )
#define CMIF_TRK_ACC_DRIFT_C0_ACC_DRIFT_FNG_4N_1_FLD_WR(reg, val)     (reg |= (val) << CMIF_TRK_ACC_DRIFT_C0_ACC_DRIFT_FNG_4N_1_BIT_LSB)
#define CMIF_TRK_ACC_DRIFT_C0_ACC_DRIFT_FNG_4N_1_FLD_RD(i)            ((M_CMIF_TRK_ACC_DRIFT_C0_RD(i) & CMIF_TRK_ACC_DRIFT_C0_ACC_DRIFT_FNG_4N_1_BIT_MASK) >> CMIF_TRK_ACC_DRIFT_C0_ACC_DRIFT_FNG_4N_1_BIT_LSB)

#define CMIF_TRK_ACC_DRIFT_C0_ACC_DRIFT_FNG_4N_0_BIT_LSB              (0)
#define CMIF_TRK_ACC_DRIFT_C0_ACC_DRIFT_FNG_4N_0_BIT_WIDTH            (8)
#define CMIF_TRK_ACC_DRIFT_C0_ACC_DRIFT_FNG_4N_0_BIT_MASK             ((UINT32) (((1<<CMIF_TRK_ACC_DRIFT_C0_ACC_DRIFT_FNG_4N_0_BIT_WIDTH)-1) << CMIF_TRK_ACC_DRIFT_C0_ACC_DRIFT_FNG_4N_0_BIT_LSB) )
#define CMIF_TRK_ACC_DRIFT_C0_ACC_DRIFT_FNG_4N_0_FLD_WR(reg, val)     (reg |= (val) << CMIF_TRK_ACC_DRIFT_C0_ACC_DRIFT_FNG_4N_0_BIT_LSB)
#define CMIF_TRK_ACC_DRIFT_C0_ACC_DRIFT_FNG_4N_0_FLD_RD(i)            ((M_CMIF_TRK_ACC_DRIFT_C0_RD(i) & CMIF_TRK_ACC_DRIFT_C0_ACC_DRIFT_FNG_4N_0_BIT_MASK) >> CMIF_TRK_ACC_DRIFT_C0_ACC_DRIFT_FNG_4N_0_BIT_LSB)

#define CMIF_TRK_ACC_DRIFT_L_ACC_DRIFT_FNG_3_BIT_LSB                  (24)
#define CMIF_TRK_ACC_DRIFT_L_ACC_DRIFT_FNG_3_BIT_WIDTH                (8)
#define CMIF_TRK_ACC_DRIFT_L_ACC_DRIFT_FNG_3_BIT_MASK                 ((UINT32) (((1<<CMIF_TRK_ACC_DRIFT_L_ACC_DRIFT_FNG_3_BIT_WIDTH)-1) << CMIF_TRK_ACC_DRIFT_L_ACC_DRIFT_FNG_3_BIT_LSB) )
#define CMIF_TRK_ACC_DRIFT_L_ACC_DRIFT_FNG_3_FLD_WR(reg, val)         (reg |= (val) << CMIF_TRK_ACC_DRIFT_L_ACC_DRIFT_FNG_3_BIT_LSB)
#define CMIF_TRK_ACC_DRIFT_L_ACC_DRIFT_FNG_3_FLD_RD()                 ((M_CMIF_TRK_ACC_DRIFT_L_RD() & CMIF_TRK_ACC_DRIFT_L_ACC_DRIFT_FNG_3_BIT_MASK) >> CMIF_TRK_ACC_DRIFT_L_ACC_DRIFT_FNG_3_BIT_LSB)

#define CMIF_TRK_ACC_DRIFT_L_ACC_DRIFT_FNG_2_BIT_LSB                  (16)
#define CMIF_TRK_ACC_DRIFT_L_ACC_DRIFT_FNG_2_BIT_WIDTH                (8)
#define CMIF_TRK_ACC_DRIFT_L_ACC_DRIFT_FNG_2_BIT_MASK                 ((UINT32) (((1<<CMIF_TRK_ACC_DRIFT_L_ACC_DRIFT_FNG_2_BIT_WIDTH)-1) << CMIF_TRK_ACC_DRIFT_L_ACC_DRIFT_FNG_2_BIT_LSB) )
#define CMIF_TRK_ACC_DRIFT_L_ACC_DRIFT_FNG_2_FLD_WR(reg, val)         (reg |= (val) << CMIF_TRK_ACC_DRIFT_L_ACC_DRIFT_FNG_2_BIT_LSB)
#define CMIF_TRK_ACC_DRIFT_L_ACC_DRIFT_FNG_2_FLD_RD()                 ((M_CMIF_TRK_ACC_DRIFT_L_RD() & CMIF_TRK_ACC_DRIFT_L_ACC_DRIFT_FNG_2_BIT_MASK) >> CMIF_TRK_ACC_DRIFT_L_ACC_DRIFT_FNG_2_BIT_LSB)

#define CMIF_TRK_ACC_DRIFT_L_ACC_DRIFT_FNG_1_BIT_LSB                  (8)
#define CMIF_TRK_ACC_DRIFT_L_ACC_DRIFT_FNG_1_BIT_WIDTH                (8)
#define CMIF_TRK_ACC_DRIFT_L_ACC_DRIFT_FNG_1_BIT_MASK                 ((UINT32) (((1<<CMIF_TRK_ACC_DRIFT_L_ACC_DRIFT_FNG_1_BIT_WIDTH)-1) << CMIF_TRK_ACC_DRIFT_L_ACC_DRIFT_FNG_1_BIT_LSB) )
#define CMIF_TRK_ACC_DRIFT_L_ACC_DRIFT_FNG_1_FLD_WR(reg, val)         (reg |= (val) << CMIF_TRK_ACC_DRIFT_L_ACC_DRIFT_FNG_1_BIT_LSB)
#define CMIF_TRK_ACC_DRIFT_L_ACC_DRIFT_FNG_1_FLD_RD()                 ((M_CMIF_TRK_ACC_DRIFT_L_RD() & CMIF_TRK_ACC_DRIFT_L_ACC_DRIFT_FNG_1_BIT_MASK) >> CMIF_TRK_ACC_DRIFT_L_ACC_DRIFT_FNG_1_BIT_LSB)

#define CMIF_TRK_ACC_DRIFT_L_ACC_DRIFT_FNG_0_BIT_LSB                  (0)
#define CMIF_TRK_ACC_DRIFT_L_ACC_DRIFT_FNG_0_BIT_WIDTH                (8)
#define CMIF_TRK_ACC_DRIFT_L_ACC_DRIFT_FNG_0_BIT_MASK                 ((UINT32) (((1<<CMIF_TRK_ACC_DRIFT_L_ACC_DRIFT_FNG_0_BIT_WIDTH)-1) << CMIF_TRK_ACC_DRIFT_L_ACC_DRIFT_FNG_0_BIT_LSB) )
#define CMIF_TRK_ACC_DRIFT_L_ACC_DRIFT_FNG_0_FLD_WR(reg, val)         (reg |= (val) << CMIF_TRK_ACC_DRIFT_L_ACC_DRIFT_FNG_0_BIT_LSB)
#define CMIF_TRK_ACC_DRIFT_L_ACC_DRIFT_FNG_0_FLD_RD()                 ((M_CMIF_TRK_ACC_DRIFT_L_RD() & CMIF_TRK_ACC_DRIFT_L_ACC_DRIFT_FNG_0_BIT_MASK) >> CMIF_TRK_ACC_DRIFT_L_ACC_DRIFT_FNG_0_BIT_LSB)

#define CMIF_TRK_ACC_DRIFT_C1_ACC_DRIFT_FNG_4N_3_BIT_LSB              (24)
#define CMIF_TRK_ACC_DRIFT_C1_ACC_DRIFT_FNG_4N_3_BIT_WIDTH            (8)
#define CMIF_TRK_ACC_DRIFT_C1_ACC_DRIFT_FNG_4N_3_BIT_MASK             ((UINT32) (((1<<CMIF_TRK_ACC_DRIFT_C1_ACC_DRIFT_FNG_4N_3_BIT_WIDTH)-1) << CMIF_TRK_ACC_DRIFT_C1_ACC_DRIFT_FNG_4N_3_BIT_LSB) )
#define CMIF_TRK_ACC_DRIFT_C1_ACC_DRIFT_FNG_4N_3_FLD_WR(reg, val)     (reg |= (val) << CMIF_TRK_ACC_DRIFT_C1_ACC_DRIFT_FNG_4N_3_BIT_LSB)
#define CMIF_TRK_ACC_DRIFT_C1_ACC_DRIFT_FNG_4N_3_FLD_RD(i)            ((M_CMIF_TRK_ACC_DRIFT_C1_RD(i) & CMIF_TRK_ACC_DRIFT_C1_ACC_DRIFT_FNG_4N_3_BIT_MASK) >> CMIF_TRK_ACC_DRIFT_C1_ACC_DRIFT_FNG_4N_3_BIT_LSB)

#define CMIF_TRK_ACC_DRIFT_C1_ACC_DRIFT_FNG_4N_2_BIT_LSB              (16)
#define CMIF_TRK_ACC_DRIFT_C1_ACC_DRIFT_FNG_4N_2_BIT_WIDTH            (8)
#define CMIF_TRK_ACC_DRIFT_C1_ACC_DRIFT_FNG_4N_2_BIT_MASK             ((UINT32) (((1<<CMIF_TRK_ACC_DRIFT_C1_ACC_DRIFT_FNG_4N_2_BIT_WIDTH)-1) << CMIF_TRK_ACC_DRIFT_C1_ACC_DRIFT_FNG_4N_2_BIT_LSB) )
#define CMIF_TRK_ACC_DRIFT_C1_ACC_DRIFT_FNG_4N_2_FLD_WR(reg, val)     (reg |= (val) << CMIF_TRK_ACC_DRIFT_C1_ACC_DRIFT_FNG_4N_2_BIT_LSB)
#define CMIF_TRK_ACC_DRIFT_C1_ACC_DRIFT_FNG_4N_2_FLD_RD(i)            ((M_CMIF_TRK_ACC_DRIFT_C1_RD(i) & CMIF_TRK_ACC_DRIFT_C1_ACC_DRIFT_FNG_4N_2_BIT_MASK) >> CMIF_TRK_ACC_DRIFT_C1_ACC_DRIFT_FNG_4N_2_BIT_LSB)

#define CMIF_TRK_ACC_DRIFT_C1_ACC_DRIFT_FNG_4N_1_BIT_LSB              (8)
#define CMIF_TRK_ACC_DRIFT_C1_ACC_DRIFT_FNG_4N_1_BIT_WIDTH            (8)
#define CMIF_TRK_ACC_DRIFT_C1_ACC_DRIFT_FNG_4N_1_BIT_MASK             ((UINT32) (((1<<CMIF_TRK_ACC_DRIFT_C1_ACC_DRIFT_FNG_4N_1_BIT_WIDTH)-1) << CMIF_TRK_ACC_DRIFT_C1_ACC_DRIFT_FNG_4N_1_BIT_LSB) )
#define CMIF_TRK_ACC_DRIFT_C1_ACC_DRIFT_FNG_4N_1_FLD_WR(reg, val)     (reg |= (val) << CMIF_TRK_ACC_DRIFT_C1_ACC_DRIFT_FNG_4N_1_BIT_LSB)
#define CMIF_TRK_ACC_DRIFT_C1_ACC_DRIFT_FNG_4N_1_FLD_RD(i)            ((M_CMIF_TRK_ACC_DRIFT_C1_RD(i) & CMIF_TRK_ACC_DRIFT_C1_ACC_DRIFT_FNG_4N_1_BIT_MASK) >> CMIF_TRK_ACC_DRIFT_C1_ACC_DRIFT_FNG_4N_1_BIT_LSB)

#define CMIF_TRK_ACC_DRIFT_C1_ACC_DRIFT_FNG_4N_0_BIT_LSB              (0)
#define CMIF_TRK_ACC_DRIFT_C1_ACC_DRIFT_FNG_4N_0_BIT_WIDTH            (8)
#define CMIF_TRK_ACC_DRIFT_C1_ACC_DRIFT_FNG_4N_0_BIT_MASK             ((UINT32) (((1<<CMIF_TRK_ACC_DRIFT_C1_ACC_DRIFT_FNG_4N_0_BIT_WIDTH)-1) << CMIF_TRK_ACC_DRIFT_C1_ACC_DRIFT_FNG_4N_0_BIT_LSB) )
#define CMIF_TRK_ACC_DRIFT_C1_ACC_DRIFT_FNG_4N_0_FLD_WR(reg, val)     (reg |= (val) << CMIF_TRK_ACC_DRIFT_C1_ACC_DRIFT_FNG_4N_0_BIT_LSB)
#define CMIF_TRK_ACC_DRIFT_C1_ACC_DRIFT_FNG_4N_0_FLD_RD(i)            ((M_CMIF_TRK_ACC_DRIFT_C1_RD(i) & CMIF_TRK_ACC_DRIFT_C1_ACC_DRIFT_FNG_4N_0_BIT_MASK) >> CMIF_TRK_ACC_DRIFT_C1_ACC_DRIFT_FNG_4N_0_BIT_LSB)

#define CMIF_TRK_ACC_DRIFT_C2_ACC_DRIFT_FNG_4N_3_BIT_LSB              (24)
#define CMIF_TRK_ACC_DRIFT_C2_ACC_DRIFT_FNG_4N_3_BIT_WIDTH            (8)
#define CMIF_TRK_ACC_DRIFT_C2_ACC_DRIFT_FNG_4N_3_BIT_MASK             ((UINT32) (((1<<CMIF_TRK_ACC_DRIFT_C2_ACC_DRIFT_FNG_4N_3_BIT_WIDTH)-1) << CMIF_TRK_ACC_DRIFT_C2_ACC_DRIFT_FNG_4N_3_BIT_LSB) )
#define CMIF_TRK_ACC_DRIFT_C2_ACC_DRIFT_FNG_4N_3_FLD_WR(reg, val)     (reg |= (val) << CMIF_TRK_ACC_DRIFT_C2_ACC_DRIFT_FNG_4N_3_BIT_LSB)
#define CMIF_TRK_ACC_DRIFT_C2_ACC_DRIFT_FNG_4N_3_FLD_RD(i)            ((M_CMIF_TRK_ACC_DRIFT_C2_RD(i) & CMIF_TRK_ACC_DRIFT_C2_ACC_DRIFT_FNG_4N_3_BIT_MASK) >> CMIF_TRK_ACC_DRIFT_C2_ACC_DRIFT_FNG_4N_3_BIT_LSB)

#define CMIF_TRK_ACC_DRIFT_C2_ACC_DRIFT_FNG_4N_2_BIT_LSB              (16)
#define CMIF_TRK_ACC_DRIFT_C2_ACC_DRIFT_FNG_4N_2_BIT_WIDTH            (8)
#define CMIF_TRK_ACC_DRIFT_C2_ACC_DRIFT_FNG_4N_2_BIT_MASK             ((UINT32) (((1<<CMIF_TRK_ACC_DRIFT_C2_ACC_DRIFT_FNG_4N_2_BIT_WIDTH)-1) << CMIF_TRK_ACC_DRIFT_C2_ACC_DRIFT_FNG_4N_2_BIT_LSB) )
#define CMIF_TRK_ACC_DRIFT_C2_ACC_DRIFT_FNG_4N_2_FLD_WR(reg, val)     (reg |= (val) << CMIF_TRK_ACC_DRIFT_C2_ACC_DRIFT_FNG_4N_2_BIT_LSB)
#define CMIF_TRK_ACC_DRIFT_C2_ACC_DRIFT_FNG_4N_2_FLD_RD(i)            ((M_CMIF_TRK_ACC_DRIFT_C2_RD(i) & CMIF_TRK_ACC_DRIFT_C2_ACC_DRIFT_FNG_4N_2_BIT_MASK) >> CMIF_TRK_ACC_DRIFT_C2_ACC_DRIFT_FNG_4N_2_BIT_LSB)

#define CMIF_TRK_ACC_DRIFT_C2_ACC_DRIFT_FNG_4N_1_BIT_LSB              (8)
#define CMIF_TRK_ACC_DRIFT_C2_ACC_DRIFT_FNG_4N_1_BIT_WIDTH            (8)
#define CMIF_TRK_ACC_DRIFT_C2_ACC_DRIFT_FNG_4N_1_BIT_MASK             ((UINT32) (((1<<CMIF_TRK_ACC_DRIFT_C2_ACC_DRIFT_FNG_4N_1_BIT_WIDTH)-1) << CMIF_TRK_ACC_DRIFT_C2_ACC_DRIFT_FNG_4N_1_BIT_LSB) )
#define CMIF_TRK_ACC_DRIFT_C2_ACC_DRIFT_FNG_4N_1_FLD_WR(reg, val)     (reg |= (val) << CMIF_TRK_ACC_DRIFT_C2_ACC_DRIFT_FNG_4N_1_BIT_LSB)
#define CMIF_TRK_ACC_DRIFT_C2_ACC_DRIFT_FNG_4N_1_FLD_RD(i)            ((M_CMIF_TRK_ACC_DRIFT_C2_RD(i) & CMIF_TRK_ACC_DRIFT_C2_ACC_DRIFT_FNG_4N_1_BIT_MASK) >> CMIF_TRK_ACC_DRIFT_C2_ACC_DRIFT_FNG_4N_1_BIT_LSB)

#define CMIF_TRK_ACC_DRIFT_C2_ACC_DRIFT_FNG_4N_0_BIT_LSB              (0)
#define CMIF_TRK_ACC_DRIFT_C2_ACC_DRIFT_FNG_4N_0_BIT_WIDTH            (8)
#define CMIF_TRK_ACC_DRIFT_C2_ACC_DRIFT_FNG_4N_0_BIT_MASK             ((UINT32) (((1<<CMIF_TRK_ACC_DRIFT_C2_ACC_DRIFT_FNG_4N_0_BIT_WIDTH)-1) << CMIF_TRK_ACC_DRIFT_C2_ACC_DRIFT_FNG_4N_0_BIT_LSB) )
#define CMIF_TRK_ACC_DRIFT_C2_ACC_DRIFT_FNG_4N_0_FLD_WR(reg, val)     (reg |= (val) << CMIF_TRK_ACC_DRIFT_C2_ACC_DRIFT_FNG_4N_0_BIT_LSB)
#define CMIF_TRK_ACC_DRIFT_C2_ACC_DRIFT_FNG_4N_0_FLD_RD(i)            ((M_CMIF_TRK_ACC_DRIFT_C2_RD(i) & CMIF_TRK_ACC_DRIFT_C2_ACC_DRIFT_FNG_4N_0_BIT_MASK) >> CMIF_TRK_ACC_DRIFT_C2_ACC_DRIFT_FNG_4N_0_BIT_LSB)

#define CMIF_TRK_DRIFT_UPDATED_C0_DRIFT_UPDATED_FNG_4N_3_BIT_LSB      (24)
#define CMIF_TRK_DRIFT_UPDATED_C0_DRIFT_UPDATED_FNG_4N_3_BIT_WIDTH    (8)
#define CMIF_TRK_DRIFT_UPDATED_C0_DRIFT_UPDATED_FNG_4N_3_BIT_MASK     ((UINT32) (((1<<CMIF_TRK_DRIFT_UPDATED_C0_DRIFT_UPDATED_FNG_4N_3_BIT_WIDTH)-1) << CMIF_TRK_DRIFT_UPDATED_C0_DRIFT_UPDATED_FNG_4N_3_BIT_LSB) )
#define CMIF_TRK_DRIFT_UPDATED_C0_DRIFT_UPDATED_FNG_4N_3_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_DRIFT_UPDATED_C0_DRIFT_UPDATED_FNG_4N_3_BIT_LSB)
#define CMIF_TRK_DRIFT_UPDATED_C0_DRIFT_UPDATED_FNG_4N_3_FLD_RD(i)    ((M_CMIF_TRK_DRIFT_UPDATED_C0_RD(i) & CMIF_TRK_DRIFT_UPDATED_C0_DRIFT_UPDATED_FNG_4N_3_BIT_MASK) >> CMIF_TRK_DRIFT_UPDATED_C0_DRIFT_UPDATED_FNG_4N_3_BIT_LSB)

#define CMIF_TRK_DRIFT_UPDATED_C0_DRIFT_UPDATED_FNG_4N_2_BIT_LSB      (16)
#define CMIF_TRK_DRIFT_UPDATED_C0_DRIFT_UPDATED_FNG_4N_2_BIT_WIDTH    (8)
#define CMIF_TRK_DRIFT_UPDATED_C0_DRIFT_UPDATED_FNG_4N_2_BIT_MASK     ((UINT32) (((1<<CMIF_TRK_DRIFT_UPDATED_C0_DRIFT_UPDATED_FNG_4N_2_BIT_WIDTH)-1) << CMIF_TRK_DRIFT_UPDATED_C0_DRIFT_UPDATED_FNG_4N_2_BIT_LSB) )
#define CMIF_TRK_DRIFT_UPDATED_C0_DRIFT_UPDATED_FNG_4N_2_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_DRIFT_UPDATED_C0_DRIFT_UPDATED_FNG_4N_2_BIT_LSB)
#define CMIF_TRK_DRIFT_UPDATED_C0_DRIFT_UPDATED_FNG_4N_2_FLD_RD(i)    ((M_CMIF_TRK_DRIFT_UPDATED_C0_RD(i) & CMIF_TRK_DRIFT_UPDATED_C0_DRIFT_UPDATED_FNG_4N_2_BIT_MASK) >> CMIF_TRK_DRIFT_UPDATED_C0_DRIFT_UPDATED_FNG_4N_2_BIT_LSB)

#define CMIF_TRK_DRIFT_UPDATED_C0_DRIFT_UPDATED_FNG_4N_1_BIT_LSB      (8)
#define CMIF_TRK_DRIFT_UPDATED_C0_DRIFT_UPDATED_FNG_4N_1_BIT_WIDTH    (8)
#define CMIF_TRK_DRIFT_UPDATED_C0_DRIFT_UPDATED_FNG_4N_1_BIT_MASK     ((UINT32) (((1<<CMIF_TRK_DRIFT_UPDATED_C0_DRIFT_UPDATED_FNG_4N_1_BIT_WIDTH)-1) << CMIF_TRK_DRIFT_UPDATED_C0_DRIFT_UPDATED_FNG_4N_1_BIT_LSB) )
#define CMIF_TRK_DRIFT_UPDATED_C0_DRIFT_UPDATED_FNG_4N_1_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_DRIFT_UPDATED_C0_DRIFT_UPDATED_FNG_4N_1_BIT_LSB)
#define CMIF_TRK_DRIFT_UPDATED_C0_DRIFT_UPDATED_FNG_4N_1_FLD_RD(i)    ((M_CMIF_TRK_DRIFT_UPDATED_C0_RD(i) & CMIF_TRK_DRIFT_UPDATED_C0_DRIFT_UPDATED_FNG_4N_1_BIT_MASK) >> CMIF_TRK_DRIFT_UPDATED_C0_DRIFT_UPDATED_FNG_4N_1_BIT_LSB)

#define CMIF_TRK_DRIFT_UPDATED_C0_DRIFT_UPDATED_FNG_4N_0_BIT_LSB      (0)
#define CMIF_TRK_DRIFT_UPDATED_C0_DRIFT_UPDATED_FNG_4N_0_BIT_WIDTH    (8)
#define CMIF_TRK_DRIFT_UPDATED_C0_DRIFT_UPDATED_FNG_4N_0_BIT_MASK     ((UINT32) (((1<<CMIF_TRK_DRIFT_UPDATED_C0_DRIFT_UPDATED_FNG_4N_0_BIT_WIDTH)-1) << CMIF_TRK_DRIFT_UPDATED_C0_DRIFT_UPDATED_FNG_4N_0_BIT_LSB) )
#define CMIF_TRK_DRIFT_UPDATED_C0_DRIFT_UPDATED_FNG_4N_0_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_DRIFT_UPDATED_C0_DRIFT_UPDATED_FNG_4N_0_BIT_LSB)
#define CMIF_TRK_DRIFT_UPDATED_C0_DRIFT_UPDATED_FNG_4N_0_FLD_RD(i)    ((M_CMIF_TRK_DRIFT_UPDATED_C0_RD(i) & CMIF_TRK_DRIFT_UPDATED_C0_DRIFT_UPDATED_FNG_4N_0_BIT_MASK) >> CMIF_TRK_DRIFT_UPDATED_C0_DRIFT_UPDATED_FNG_4N_0_BIT_LSB)

#define CMIF_TRK_DRIFT_UPDATED_L_DRIFT_UPDATED_FNG_3_BIT_LSB          (24)
#define CMIF_TRK_DRIFT_UPDATED_L_DRIFT_UPDATED_FNG_3_BIT_WIDTH        (8)
#define CMIF_TRK_DRIFT_UPDATED_L_DRIFT_UPDATED_FNG_3_BIT_MASK         ((UINT32) (((1<<CMIF_TRK_DRIFT_UPDATED_L_DRIFT_UPDATED_FNG_3_BIT_WIDTH)-1) << CMIF_TRK_DRIFT_UPDATED_L_DRIFT_UPDATED_FNG_3_BIT_LSB) )
#define CMIF_TRK_DRIFT_UPDATED_L_DRIFT_UPDATED_FNG_3_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_DRIFT_UPDATED_L_DRIFT_UPDATED_FNG_3_BIT_LSB)
#define CMIF_TRK_DRIFT_UPDATED_L_DRIFT_UPDATED_FNG_3_FLD_RD()         ((M_CMIF_TRK_DRIFT_UPDATED_L_RD() & CMIF_TRK_DRIFT_UPDATED_L_DRIFT_UPDATED_FNG_3_BIT_MASK) >> CMIF_TRK_DRIFT_UPDATED_L_DRIFT_UPDATED_FNG_3_BIT_LSB)

#define CMIF_TRK_DRIFT_UPDATED_L_DRIFT_UPDATED_FNG_2_BIT_LSB          (16)
#define CMIF_TRK_DRIFT_UPDATED_L_DRIFT_UPDATED_FNG_2_BIT_WIDTH        (8)
#define CMIF_TRK_DRIFT_UPDATED_L_DRIFT_UPDATED_FNG_2_BIT_MASK         ((UINT32) (((1<<CMIF_TRK_DRIFT_UPDATED_L_DRIFT_UPDATED_FNG_2_BIT_WIDTH)-1) << CMIF_TRK_DRIFT_UPDATED_L_DRIFT_UPDATED_FNG_2_BIT_LSB) )
#define CMIF_TRK_DRIFT_UPDATED_L_DRIFT_UPDATED_FNG_2_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_DRIFT_UPDATED_L_DRIFT_UPDATED_FNG_2_BIT_LSB)
#define CMIF_TRK_DRIFT_UPDATED_L_DRIFT_UPDATED_FNG_2_FLD_RD()         ((M_CMIF_TRK_DRIFT_UPDATED_L_RD() & CMIF_TRK_DRIFT_UPDATED_L_DRIFT_UPDATED_FNG_2_BIT_MASK) >> CMIF_TRK_DRIFT_UPDATED_L_DRIFT_UPDATED_FNG_2_BIT_LSB)

#define CMIF_TRK_DRIFT_UPDATED_L_DRIFT_UPDATED_FNG_1_BIT_LSB          (8)
#define CMIF_TRK_DRIFT_UPDATED_L_DRIFT_UPDATED_FNG_1_BIT_WIDTH        (8)
#define CMIF_TRK_DRIFT_UPDATED_L_DRIFT_UPDATED_FNG_1_BIT_MASK         ((UINT32) (((1<<CMIF_TRK_DRIFT_UPDATED_L_DRIFT_UPDATED_FNG_1_BIT_WIDTH)-1) << CMIF_TRK_DRIFT_UPDATED_L_DRIFT_UPDATED_FNG_1_BIT_LSB) )
#define CMIF_TRK_DRIFT_UPDATED_L_DRIFT_UPDATED_FNG_1_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_DRIFT_UPDATED_L_DRIFT_UPDATED_FNG_1_BIT_LSB)
#define CMIF_TRK_DRIFT_UPDATED_L_DRIFT_UPDATED_FNG_1_FLD_RD()         ((M_CMIF_TRK_DRIFT_UPDATED_L_RD() & CMIF_TRK_DRIFT_UPDATED_L_DRIFT_UPDATED_FNG_1_BIT_MASK) >> CMIF_TRK_DRIFT_UPDATED_L_DRIFT_UPDATED_FNG_1_BIT_LSB)

#define CMIF_TRK_DRIFT_UPDATED_L_DRIFT_UPDATED_FNG_0_BIT_LSB          (0)
#define CMIF_TRK_DRIFT_UPDATED_L_DRIFT_UPDATED_FNG_0_BIT_WIDTH        (8)
#define CMIF_TRK_DRIFT_UPDATED_L_DRIFT_UPDATED_FNG_0_BIT_MASK         ((UINT32) (((1<<CMIF_TRK_DRIFT_UPDATED_L_DRIFT_UPDATED_FNG_0_BIT_WIDTH)-1) << CMIF_TRK_DRIFT_UPDATED_L_DRIFT_UPDATED_FNG_0_BIT_LSB) )
#define CMIF_TRK_DRIFT_UPDATED_L_DRIFT_UPDATED_FNG_0_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_DRIFT_UPDATED_L_DRIFT_UPDATED_FNG_0_BIT_LSB)
#define CMIF_TRK_DRIFT_UPDATED_L_DRIFT_UPDATED_FNG_0_FLD_RD()         ((M_CMIF_TRK_DRIFT_UPDATED_L_RD() & CMIF_TRK_DRIFT_UPDATED_L_DRIFT_UPDATED_FNG_0_BIT_MASK) >> CMIF_TRK_DRIFT_UPDATED_L_DRIFT_UPDATED_FNG_0_BIT_LSB)

#define CMIF_TRK_DRIFT_UPDATED_C1_DRIFT_UPDATED_FNG_4N_3_BIT_LSB      (24)
#define CMIF_TRK_DRIFT_UPDATED_C1_DRIFT_UPDATED_FNG_4N_3_BIT_WIDTH    (8)
#define CMIF_TRK_DRIFT_UPDATED_C1_DRIFT_UPDATED_FNG_4N_3_BIT_MASK     ((UINT32) (((1<<CMIF_TRK_DRIFT_UPDATED_C1_DRIFT_UPDATED_FNG_4N_3_BIT_WIDTH)-1) << CMIF_TRK_DRIFT_UPDATED_C1_DRIFT_UPDATED_FNG_4N_3_BIT_LSB) )
#define CMIF_TRK_DRIFT_UPDATED_C1_DRIFT_UPDATED_FNG_4N_3_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_DRIFT_UPDATED_C1_DRIFT_UPDATED_FNG_4N_3_BIT_LSB)
#define CMIF_TRK_DRIFT_UPDATED_C1_DRIFT_UPDATED_FNG_4N_3_FLD_RD(i)    ((M_CMIF_TRK_DRIFT_UPDATED_C1_RD(i) & CMIF_TRK_DRIFT_UPDATED_C1_DRIFT_UPDATED_FNG_4N_3_BIT_MASK) >> CMIF_TRK_DRIFT_UPDATED_C1_DRIFT_UPDATED_FNG_4N_3_BIT_LSB)

#define CMIF_TRK_DRIFT_UPDATED_C1_DRIFT_UPDATED_FNG_4N_2_BIT_LSB      (16)
#define CMIF_TRK_DRIFT_UPDATED_C1_DRIFT_UPDATED_FNG_4N_2_BIT_WIDTH    (8)
#define CMIF_TRK_DRIFT_UPDATED_C1_DRIFT_UPDATED_FNG_4N_2_BIT_MASK     ((UINT32) (((1<<CMIF_TRK_DRIFT_UPDATED_C1_DRIFT_UPDATED_FNG_4N_2_BIT_WIDTH)-1) << CMIF_TRK_DRIFT_UPDATED_C1_DRIFT_UPDATED_FNG_4N_2_BIT_LSB) )
#define CMIF_TRK_DRIFT_UPDATED_C1_DRIFT_UPDATED_FNG_4N_2_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_DRIFT_UPDATED_C1_DRIFT_UPDATED_FNG_4N_2_BIT_LSB)
#define CMIF_TRK_DRIFT_UPDATED_C1_DRIFT_UPDATED_FNG_4N_2_FLD_RD(i)    ((M_CMIF_TRK_DRIFT_UPDATED_C1_RD(i) & CMIF_TRK_DRIFT_UPDATED_C1_DRIFT_UPDATED_FNG_4N_2_BIT_MASK) >> CMIF_TRK_DRIFT_UPDATED_C1_DRIFT_UPDATED_FNG_4N_2_BIT_LSB)

#define CMIF_TRK_DRIFT_UPDATED_C1_DRIFT_UPDATED_FNG_4N_1_BIT_LSB      (8)
#define CMIF_TRK_DRIFT_UPDATED_C1_DRIFT_UPDATED_FNG_4N_1_BIT_WIDTH    (8)
#define CMIF_TRK_DRIFT_UPDATED_C1_DRIFT_UPDATED_FNG_4N_1_BIT_MASK     ((UINT32) (((1<<CMIF_TRK_DRIFT_UPDATED_C1_DRIFT_UPDATED_FNG_4N_1_BIT_WIDTH)-1) << CMIF_TRK_DRIFT_UPDATED_C1_DRIFT_UPDATED_FNG_4N_1_BIT_LSB) )
#define CMIF_TRK_DRIFT_UPDATED_C1_DRIFT_UPDATED_FNG_4N_1_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_DRIFT_UPDATED_C1_DRIFT_UPDATED_FNG_4N_1_BIT_LSB)
#define CMIF_TRK_DRIFT_UPDATED_C1_DRIFT_UPDATED_FNG_4N_1_FLD_RD(i)    ((M_CMIF_TRK_DRIFT_UPDATED_C1_RD(i) & CMIF_TRK_DRIFT_UPDATED_C1_DRIFT_UPDATED_FNG_4N_1_BIT_MASK) >> CMIF_TRK_DRIFT_UPDATED_C1_DRIFT_UPDATED_FNG_4N_1_BIT_LSB)

#define CMIF_TRK_DRIFT_UPDATED_C1_DRIFT_UPDATED_FNG_4N_0_BIT_LSB      (0)
#define CMIF_TRK_DRIFT_UPDATED_C1_DRIFT_UPDATED_FNG_4N_0_BIT_WIDTH    (8)
#define CMIF_TRK_DRIFT_UPDATED_C1_DRIFT_UPDATED_FNG_4N_0_BIT_MASK     ((UINT32) (((1<<CMIF_TRK_DRIFT_UPDATED_C1_DRIFT_UPDATED_FNG_4N_0_BIT_WIDTH)-1) << CMIF_TRK_DRIFT_UPDATED_C1_DRIFT_UPDATED_FNG_4N_0_BIT_LSB) )
#define CMIF_TRK_DRIFT_UPDATED_C1_DRIFT_UPDATED_FNG_4N_0_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_DRIFT_UPDATED_C1_DRIFT_UPDATED_FNG_4N_0_BIT_LSB)
#define CMIF_TRK_DRIFT_UPDATED_C1_DRIFT_UPDATED_FNG_4N_0_FLD_RD(i)    ((M_CMIF_TRK_DRIFT_UPDATED_C1_RD(i) & CMIF_TRK_DRIFT_UPDATED_C1_DRIFT_UPDATED_FNG_4N_0_BIT_MASK) >> CMIF_TRK_DRIFT_UPDATED_C1_DRIFT_UPDATED_FNG_4N_0_BIT_LSB)

#define CMIF_TRK_DRIFT_UPDATED_C2_DRIFT_UPDATED_FNG_4N_3_BIT_LSB      (24)
#define CMIF_TRK_DRIFT_UPDATED_C2_DRIFT_UPDATED_FNG_4N_3_BIT_WIDTH    (8)
#define CMIF_TRK_DRIFT_UPDATED_C2_DRIFT_UPDATED_FNG_4N_3_BIT_MASK     ((UINT32) (((1<<CMIF_TRK_DRIFT_UPDATED_C2_DRIFT_UPDATED_FNG_4N_3_BIT_WIDTH)-1) << CMIF_TRK_DRIFT_UPDATED_C2_DRIFT_UPDATED_FNG_4N_3_BIT_LSB) )
#define CMIF_TRK_DRIFT_UPDATED_C2_DRIFT_UPDATED_FNG_4N_3_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_DRIFT_UPDATED_C2_DRIFT_UPDATED_FNG_4N_3_BIT_LSB)
#define CMIF_TRK_DRIFT_UPDATED_C2_DRIFT_UPDATED_FNG_4N_3_FLD_RD(i)    ((M_CMIF_TRK_DRIFT_UPDATED_C2_RD(i) & CMIF_TRK_DRIFT_UPDATED_C2_DRIFT_UPDATED_FNG_4N_3_BIT_MASK) >> CMIF_TRK_DRIFT_UPDATED_C2_DRIFT_UPDATED_FNG_4N_3_BIT_LSB)

#define CMIF_TRK_DRIFT_UPDATED_C2_DRIFT_UPDATED_FNG_4N_2_BIT_LSB      (16)
#define CMIF_TRK_DRIFT_UPDATED_C2_DRIFT_UPDATED_FNG_4N_2_BIT_WIDTH    (8)
#define CMIF_TRK_DRIFT_UPDATED_C2_DRIFT_UPDATED_FNG_4N_2_BIT_MASK     ((UINT32) (((1<<CMIF_TRK_DRIFT_UPDATED_C2_DRIFT_UPDATED_FNG_4N_2_BIT_WIDTH)-1) << CMIF_TRK_DRIFT_UPDATED_C2_DRIFT_UPDATED_FNG_4N_2_BIT_LSB) )
#define CMIF_TRK_DRIFT_UPDATED_C2_DRIFT_UPDATED_FNG_4N_2_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_DRIFT_UPDATED_C2_DRIFT_UPDATED_FNG_4N_2_BIT_LSB)
#define CMIF_TRK_DRIFT_UPDATED_C2_DRIFT_UPDATED_FNG_4N_2_FLD_RD(i)    ((M_CMIF_TRK_DRIFT_UPDATED_C2_RD(i) & CMIF_TRK_DRIFT_UPDATED_C2_DRIFT_UPDATED_FNG_4N_2_BIT_MASK) >> CMIF_TRK_DRIFT_UPDATED_C2_DRIFT_UPDATED_FNG_4N_2_BIT_LSB)

#define CMIF_TRK_DRIFT_UPDATED_C2_DRIFT_UPDATED_FNG_4N_1_BIT_LSB      (8)
#define CMIF_TRK_DRIFT_UPDATED_C2_DRIFT_UPDATED_FNG_4N_1_BIT_WIDTH    (8)
#define CMIF_TRK_DRIFT_UPDATED_C2_DRIFT_UPDATED_FNG_4N_1_BIT_MASK     ((UINT32) (((1<<CMIF_TRK_DRIFT_UPDATED_C2_DRIFT_UPDATED_FNG_4N_1_BIT_WIDTH)-1) << CMIF_TRK_DRIFT_UPDATED_C2_DRIFT_UPDATED_FNG_4N_1_BIT_LSB) )
#define CMIF_TRK_DRIFT_UPDATED_C2_DRIFT_UPDATED_FNG_4N_1_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_DRIFT_UPDATED_C2_DRIFT_UPDATED_FNG_4N_1_BIT_LSB)
#define CMIF_TRK_DRIFT_UPDATED_C2_DRIFT_UPDATED_FNG_4N_1_FLD_RD(i)    ((M_CMIF_TRK_DRIFT_UPDATED_C2_RD(i) & CMIF_TRK_DRIFT_UPDATED_C2_DRIFT_UPDATED_FNG_4N_1_BIT_MASK) >> CMIF_TRK_DRIFT_UPDATED_C2_DRIFT_UPDATED_FNG_4N_1_BIT_LSB)

#define CMIF_TRK_DRIFT_UPDATED_C2_DRIFT_UPDATED_FNG_4N_0_BIT_LSB      (0)
#define CMIF_TRK_DRIFT_UPDATED_C2_DRIFT_UPDATED_FNG_4N_0_BIT_WIDTH    (8)
#define CMIF_TRK_DRIFT_UPDATED_C2_DRIFT_UPDATED_FNG_4N_0_BIT_MASK     ((UINT32) (((1<<CMIF_TRK_DRIFT_UPDATED_C2_DRIFT_UPDATED_FNG_4N_0_BIT_WIDTH)-1) << CMIF_TRK_DRIFT_UPDATED_C2_DRIFT_UPDATED_FNG_4N_0_BIT_LSB) )
#define CMIF_TRK_DRIFT_UPDATED_C2_DRIFT_UPDATED_FNG_4N_0_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_DRIFT_UPDATED_C2_DRIFT_UPDATED_FNG_4N_0_BIT_LSB)
#define CMIF_TRK_DRIFT_UPDATED_C2_DRIFT_UPDATED_FNG_4N_0_FLD_RD(i)    ((M_CMIF_TRK_DRIFT_UPDATED_C2_RD(i) & CMIF_TRK_DRIFT_UPDATED_C2_DRIFT_UPDATED_FNG_4N_0_BIT_MASK) >> CMIF_TRK_DRIFT_UPDATED_C2_DRIFT_UPDATED_FNG_4N_0_BIT_LSB)

#define CMIF_TRK_FNG_MIC_PWR_C0_FNG_MIC_PWR_2N_1_BIT_LSB              (16)
#define CMIF_TRK_FNG_MIC_PWR_C0_FNG_MIC_PWR_2N_1_BIT_WIDTH            (16)
#define CMIF_TRK_FNG_MIC_PWR_C0_FNG_MIC_PWR_2N_1_BIT_MASK             ((UINT32) (((1<<CMIF_TRK_FNG_MIC_PWR_C0_FNG_MIC_PWR_2N_1_BIT_WIDTH)-1) << CMIF_TRK_FNG_MIC_PWR_C0_FNG_MIC_PWR_2N_1_BIT_LSB) )
#define CMIF_TRK_FNG_MIC_PWR_C0_FNG_MIC_PWR_2N_1_FLD_WR(reg, val)     (reg |= (val) << CMIF_TRK_FNG_MIC_PWR_C0_FNG_MIC_PWR_2N_1_BIT_LSB)
#define CMIF_TRK_FNG_MIC_PWR_C0_FNG_MIC_PWR_2N_1_FLD_RD(i)            ((M_CMIF_TRK_FNG_MIC_PWR_C0_RD(i) & CMIF_TRK_FNG_MIC_PWR_C0_FNG_MIC_PWR_2N_1_BIT_MASK) >> CMIF_TRK_FNG_MIC_PWR_C0_FNG_MIC_PWR_2N_1_BIT_LSB)

#define CMIF_TRK_FNG_MIC_PWR_C0_FNG_MIC_PWR_2N_0_BIT_LSB              (0)
#define CMIF_TRK_FNG_MIC_PWR_C0_FNG_MIC_PWR_2N_0_BIT_WIDTH            (16)
#define CMIF_TRK_FNG_MIC_PWR_C0_FNG_MIC_PWR_2N_0_BIT_MASK             ((UINT32) (((1<<CMIF_TRK_FNG_MIC_PWR_C0_FNG_MIC_PWR_2N_0_BIT_WIDTH)-1) << CMIF_TRK_FNG_MIC_PWR_C0_FNG_MIC_PWR_2N_0_BIT_LSB) )
#define CMIF_TRK_FNG_MIC_PWR_C0_FNG_MIC_PWR_2N_0_FLD_WR(reg, val)     (reg |= (val) << CMIF_TRK_FNG_MIC_PWR_C0_FNG_MIC_PWR_2N_0_BIT_LSB)
#define CMIF_TRK_FNG_MIC_PWR_C0_FNG_MIC_PWR_2N_0_FLD_RD(i)            ((M_CMIF_TRK_FNG_MIC_PWR_C0_RD(i) & CMIF_TRK_FNG_MIC_PWR_C0_FNG_MIC_PWR_2N_0_BIT_MASK) >> CMIF_TRK_FNG_MIC_PWR_C0_FNG_MIC_PWR_2N_0_BIT_LSB)

#define CMIF_TRK_FNG_MIC_PWR_L_FNG_MIC_PWR_2N_1_BIT_LSB               (16)
#define CMIF_TRK_FNG_MIC_PWR_L_FNG_MIC_PWR_2N_1_BIT_WIDTH             (16)
#define CMIF_TRK_FNG_MIC_PWR_L_FNG_MIC_PWR_2N_1_BIT_MASK              ((UINT32) (((1<<CMIF_TRK_FNG_MIC_PWR_L_FNG_MIC_PWR_2N_1_BIT_WIDTH)-1) << CMIF_TRK_FNG_MIC_PWR_L_FNG_MIC_PWR_2N_1_BIT_LSB) )
#define CMIF_TRK_FNG_MIC_PWR_L_FNG_MIC_PWR_2N_1_FLD_WR(reg, val)      (reg |= (val) << CMIF_TRK_FNG_MIC_PWR_L_FNG_MIC_PWR_2N_1_BIT_LSB)
#define CMIF_TRK_FNG_MIC_PWR_L_FNG_MIC_PWR_2N_1_FLD_RD(i)             ((M_CMIF_TRK_FNG_MIC_PWR_L_RD(i) & CMIF_TRK_FNG_MIC_PWR_L_FNG_MIC_PWR_2N_1_BIT_MASK) >> CMIF_TRK_FNG_MIC_PWR_L_FNG_MIC_PWR_2N_1_BIT_LSB)

#define CMIF_TRK_FNG_MIC_PWR_L_FNG_MIC_PWR_2N_0_BIT_LSB               (0)
#define CMIF_TRK_FNG_MIC_PWR_L_FNG_MIC_PWR_2N_0_BIT_WIDTH             (16)
#define CMIF_TRK_FNG_MIC_PWR_L_FNG_MIC_PWR_2N_0_BIT_MASK              ((UINT32) (((1<<CMIF_TRK_FNG_MIC_PWR_L_FNG_MIC_PWR_2N_0_BIT_WIDTH)-1) << CMIF_TRK_FNG_MIC_PWR_L_FNG_MIC_PWR_2N_0_BIT_LSB) )
#define CMIF_TRK_FNG_MIC_PWR_L_FNG_MIC_PWR_2N_0_FLD_WR(reg, val)      (reg |= (val) << CMIF_TRK_FNG_MIC_PWR_L_FNG_MIC_PWR_2N_0_BIT_LSB)
#define CMIF_TRK_FNG_MIC_PWR_L_FNG_MIC_PWR_2N_0_FLD_RD(i)             ((M_CMIF_TRK_FNG_MIC_PWR_L_RD(i) & CMIF_TRK_FNG_MIC_PWR_L_FNG_MIC_PWR_2N_0_BIT_MASK) >> CMIF_TRK_FNG_MIC_PWR_L_FNG_MIC_PWR_2N_0_BIT_LSB)

#define CMIF_TRK_FNG_MIC_PWR_C1_FNG_MIC_PWR_2N_1_BIT_LSB              (16)
#define CMIF_TRK_FNG_MIC_PWR_C1_FNG_MIC_PWR_2N_1_BIT_WIDTH            (16)
#define CMIF_TRK_FNG_MIC_PWR_C1_FNG_MIC_PWR_2N_1_BIT_MASK             ((UINT32) (((1<<CMIF_TRK_FNG_MIC_PWR_C1_FNG_MIC_PWR_2N_1_BIT_WIDTH)-1) << CMIF_TRK_FNG_MIC_PWR_C1_FNG_MIC_PWR_2N_1_BIT_LSB) )
#define CMIF_TRK_FNG_MIC_PWR_C1_FNG_MIC_PWR_2N_1_FLD_WR(reg, val)     (reg |= (val) << CMIF_TRK_FNG_MIC_PWR_C1_FNG_MIC_PWR_2N_1_BIT_LSB)
#define CMIF_TRK_FNG_MIC_PWR_C1_FNG_MIC_PWR_2N_1_FLD_RD(i)            ((M_CMIF_TRK_FNG_MIC_PWR_C1_RD(i) & CMIF_TRK_FNG_MIC_PWR_C1_FNG_MIC_PWR_2N_1_BIT_MASK) >> CMIF_TRK_FNG_MIC_PWR_C1_FNG_MIC_PWR_2N_1_BIT_LSB)

#define CMIF_TRK_FNG_MIC_PWR_C1_FNG_MIC_PWR_2N_0_BIT_LSB              (0)
#define CMIF_TRK_FNG_MIC_PWR_C1_FNG_MIC_PWR_2N_0_BIT_WIDTH            (16)
#define CMIF_TRK_FNG_MIC_PWR_C1_FNG_MIC_PWR_2N_0_BIT_MASK             ((UINT32) (((1<<CMIF_TRK_FNG_MIC_PWR_C1_FNG_MIC_PWR_2N_0_BIT_WIDTH)-1) << CMIF_TRK_FNG_MIC_PWR_C1_FNG_MIC_PWR_2N_0_BIT_LSB) )
#define CMIF_TRK_FNG_MIC_PWR_C1_FNG_MIC_PWR_2N_0_FLD_WR(reg, val)     (reg |= (val) << CMIF_TRK_FNG_MIC_PWR_C1_FNG_MIC_PWR_2N_0_BIT_LSB)
#define CMIF_TRK_FNG_MIC_PWR_C1_FNG_MIC_PWR_2N_0_FLD_RD(i)            ((M_CMIF_TRK_FNG_MIC_PWR_C1_RD(i) & CMIF_TRK_FNG_MIC_PWR_C1_FNG_MIC_PWR_2N_0_BIT_MASK) >> CMIF_TRK_FNG_MIC_PWR_C1_FNG_MIC_PWR_2N_0_BIT_LSB)

#define CMIF_TRK_FNG_MIC_PWR_C2_FNG_MIC_PWR_2N_1_BIT_LSB              (16)
#define CMIF_TRK_FNG_MIC_PWR_C2_FNG_MIC_PWR_2N_1_BIT_WIDTH            (16)
#define CMIF_TRK_FNG_MIC_PWR_C2_FNG_MIC_PWR_2N_1_BIT_MASK             ((UINT32) (((1<<CMIF_TRK_FNG_MIC_PWR_C2_FNG_MIC_PWR_2N_1_BIT_WIDTH)-1) << CMIF_TRK_FNG_MIC_PWR_C2_FNG_MIC_PWR_2N_1_BIT_LSB) )
#define CMIF_TRK_FNG_MIC_PWR_C2_FNG_MIC_PWR_2N_1_FLD_WR(reg, val)     (reg |= (val) << CMIF_TRK_FNG_MIC_PWR_C2_FNG_MIC_PWR_2N_1_BIT_LSB)
#define CMIF_TRK_FNG_MIC_PWR_C2_FNG_MIC_PWR_2N_1_FLD_RD(i)            ((M_CMIF_TRK_FNG_MIC_PWR_C2_RD(i) & CMIF_TRK_FNG_MIC_PWR_C2_FNG_MIC_PWR_2N_1_BIT_MASK) >> CMIF_TRK_FNG_MIC_PWR_C2_FNG_MIC_PWR_2N_1_BIT_LSB)

#define CMIF_TRK_FNG_MIC_PWR_C2_FNG_MIC_PWR_2N_0_BIT_LSB              (0)
#define CMIF_TRK_FNG_MIC_PWR_C2_FNG_MIC_PWR_2N_0_BIT_WIDTH            (16)
#define CMIF_TRK_FNG_MIC_PWR_C2_FNG_MIC_PWR_2N_0_BIT_MASK             ((UINT32) (((1<<CMIF_TRK_FNG_MIC_PWR_C2_FNG_MIC_PWR_2N_0_BIT_WIDTH)-1) << CMIF_TRK_FNG_MIC_PWR_C2_FNG_MIC_PWR_2N_0_BIT_LSB) )
#define CMIF_TRK_FNG_MIC_PWR_C2_FNG_MIC_PWR_2N_0_FLD_WR(reg, val)     (reg |= (val) << CMIF_TRK_FNG_MIC_PWR_C2_FNG_MIC_PWR_2N_0_BIT_LSB)
#define CMIF_TRK_FNG_MIC_PWR_C2_FNG_MIC_PWR_2N_0_FLD_RD(i)            ((M_CMIF_TRK_FNG_MIC_PWR_C2_RD(i) & CMIF_TRK_FNG_MIC_PWR_C2_FNG_MIC_PWR_2N_0_BIT_MASK) >> CMIF_TRK_FNG_MIC_PWR_C2_FNG_MIC_PWR_2N_0_BIT_LSB)

#define CMIF_TRK_INIT_FNG_MIC_PWR_C0_INIT_FNG_MIC_PWR_2N_1_BIT_LSB    (16)
#define CMIF_TRK_INIT_FNG_MIC_PWR_C0_INIT_FNG_MIC_PWR_2N_1_BIT_WIDTH  (16)
#define CMIF_TRK_INIT_FNG_MIC_PWR_C0_INIT_FNG_MIC_PWR_2N_1_BIT_MASK   ((UINT32) (((1<<CMIF_TRK_INIT_FNG_MIC_PWR_C0_INIT_FNG_MIC_PWR_2N_1_BIT_WIDTH)-1) << CMIF_TRK_INIT_FNG_MIC_PWR_C0_INIT_FNG_MIC_PWR_2N_1_BIT_LSB) )
#define CMIF_TRK_INIT_FNG_MIC_PWR_C0_INIT_FNG_MIC_PWR_2N_1_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_INIT_FNG_MIC_PWR_C0_INIT_FNG_MIC_PWR_2N_1_BIT_LSB)
#define CMIF_TRK_INIT_FNG_MIC_PWR_C0_INIT_FNG_MIC_PWR_2N_1_FLD_RD(i)  ((M_CMIF_TRK_INIT_FNG_MIC_PWR_C0_RD(i) & CMIF_TRK_INIT_FNG_MIC_PWR_C0_INIT_FNG_MIC_PWR_2N_1_BIT_MASK) >> CMIF_TRK_INIT_FNG_MIC_PWR_C0_INIT_FNG_MIC_PWR_2N_1_BIT_LSB)

#define CMIF_TRK_INIT_FNG_MIC_PWR_C0_INIT_FNG_MIC_PWR_2N_0_BIT_LSB    (0)
#define CMIF_TRK_INIT_FNG_MIC_PWR_C0_INIT_FNG_MIC_PWR_2N_0_BIT_WIDTH  (16)
#define CMIF_TRK_INIT_FNG_MIC_PWR_C0_INIT_FNG_MIC_PWR_2N_0_BIT_MASK   ((UINT32) (((1<<CMIF_TRK_INIT_FNG_MIC_PWR_C0_INIT_FNG_MIC_PWR_2N_0_BIT_WIDTH)-1) << CMIF_TRK_INIT_FNG_MIC_PWR_C0_INIT_FNG_MIC_PWR_2N_0_BIT_LSB) )
#define CMIF_TRK_INIT_FNG_MIC_PWR_C0_INIT_FNG_MIC_PWR_2N_0_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_INIT_FNG_MIC_PWR_C0_INIT_FNG_MIC_PWR_2N_0_BIT_LSB)
#define CMIF_TRK_INIT_FNG_MIC_PWR_C0_INIT_FNG_MIC_PWR_2N_0_FLD_RD(i)  ((M_CMIF_TRK_INIT_FNG_MIC_PWR_C0_RD(i) & CMIF_TRK_INIT_FNG_MIC_PWR_C0_INIT_FNG_MIC_PWR_2N_0_BIT_MASK) >> CMIF_TRK_INIT_FNG_MIC_PWR_C0_INIT_FNG_MIC_PWR_2N_0_BIT_LSB)

#define CMIF_TRK_INIT_FNG_MIC_PWR_L_INIT_FNG_MIC_PWR_2N_1_BIT_LSB     (16)
#define CMIF_TRK_INIT_FNG_MIC_PWR_L_INIT_FNG_MIC_PWR_2N_1_BIT_WIDTH   (16)
#define CMIF_TRK_INIT_FNG_MIC_PWR_L_INIT_FNG_MIC_PWR_2N_1_BIT_MASK    ((UINT32) (((1<<CMIF_TRK_INIT_FNG_MIC_PWR_L_INIT_FNG_MIC_PWR_2N_1_BIT_WIDTH)-1) << CMIF_TRK_INIT_FNG_MIC_PWR_L_INIT_FNG_MIC_PWR_2N_1_BIT_LSB) )
#define CMIF_TRK_INIT_FNG_MIC_PWR_L_INIT_FNG_MIC_PWR_2N_1_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_INIT_FNG_MIC_PWR_L_INIT_FNG_MIC_PWR_2N_1_BIT_LSB)
#define CMIF_TRK_INIT_FNG_MIC_PWR_L_INIT_FNG_MIC_PWR_2N_1_FLD_RD(i)   ((M_CMIF_TRK_INIT_FNG_MIC_PWR_L_RD(i) & CMIF_TRK_INIT_FNG_MIC_PWR_L_INIT_FNG_MIC_PWR_2N_1_BIT_MASK) >> CMIF_TRK_INIT_FNG_MIC_PWR_L_INIT_FNG_MIC_PWR_2N_1_BIT_LSB)

#define CMIF_TRK_INIT_FNG_MIC_PWR_L_INIT_FNG_MIC_PWR_2N_0_BIT_LSB     (0)
#define CMIF_TRK_INIT_FNG_MIC_PWR_L_INIT_FNG_MIC_PWR_2N_0_BIT_WIDTH   (16)
#define CMIF_TRK_INIT_FNG_MIC_PWR_L_INIT_FNG_MIC_PWR_2N_0_BIT_MASK    ((UINT32) (((1<<CMIF_TRK_INIT_FNG_MIC_PWR_L_INIT_FNG_MIC_PWR_2N_0_BIT_WIDTH)-1) << CMIF_TRK_INIT_FNG_MIC_PWR_L_INIT_FNG_MIC_PWR_2N_0_BIT_LSB) )
#define CMIF_TRK_INIT_FNG_MIC_PWR_L_INIT_FNG_MIC_PWR_2N_0_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_INIT_FNG_MIC_PWR_L_INIT_FNG_MIC_PWR_2N_0_BIT_LSB)
#define CMIF_TRK_INIT_FNG_MIC_PWR_L_INIT_FNG_MIC_PWR_2N_0_FLD_RD(i)   ((M_CMIF_TRK_INIT_FNG_MIC_PWR_L_RD(i) & CMIF_TRK_INIT_FNG_MIC_PWR_L_INIT_FNG_MIC_PWR_2N_0_BIT_MASK) >> CMIF_TRK_INIT_FNG_MIC_PWR_L_INIT_FNG_MIC_PWR_2N_0_BIT_LSB)

#define CMIF_TRK_INIT_FNG_MIC_PWR_C1_INIT_FNG_MIC_PWR_2N_1_BIT_LSB    (16)
#define CMIF_TRK_INIT_FNG_MIC_PWR_C1_INIT_FNG_MIC_PWR_2N_1_BIT_WIDTH  (16)
#define CMIF_TRK_INIT_FNG_MIC_PWR_C1_INIT_FNG_MIC_PWR_2N_1_BIT_MASK   ((UINT32) (((1<<CMIF_TRK_INIT_FNG_MIC_PWR_C1_INIT_FNG_MIC_PWR_2N_1_BIT_WIDTH)-1) << CMIF_TRK_INIT_FNG_MIC_PWR_C1_INIT_FNG_MIC_PWR_2N_1_BIT_LSB) )
#define CMIF_TRK_INIT_FNG_MIC_PWR_C1_INIT_FNG_MIC_PWR_2N_1_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_INIT_FNG_MIC_PWR_C1_INIT_FNG_MIC_PWR_2N_1_BIT_LSB)
#define CMIF_TRK_INIT_FNG_MIC_PWR_C1_INIT_FNG_MIC_PWR_2N_1_FLD_RD(i)  ((M_CMIF_TRK_INIT_FNG_MIC_PWR_C1_RD(i) & CMIF_TRK_INIT_FNG_MIC_PWR_C1_INIT_FNG_MIC_PWR_2N_1_BIT_MASK) >> CMIF_TRK_INIT_FNG_MIC_PWR_C1_INIT_FNG_MIC_PWR_2N_1_BIT_LSB)

#define CMIF_TRK_INIT_FNG_MIC_PWR_C1_INIT_FNG_MIC_PWR_2N_0_BIT_LSB    (0)
#define CMIF_TRK_INIT_FNG_MIC_PWR_C1_INIT_FNG_MIC_PWR_2N_0_BIT_WIDTH  (16)
#define CMIF_TRK_INIT_FNG_MIC_PWR_C1_INIT_FNG_MIC_PWR_2N_0_BIT_MASK   ((UINT32) (((1<<CMIF_TRK_INIT_FNG_MIC_PWR_C1_INIT_FNG_MIC_PWR_2N_0_BIT_WIDTH)-1) << CMIF_TRK_INIT_FNG_MIC_PWR_C1_INIT_FNG_MIC_PWR_2N_0_BIT_LSB) )
#define CMIF_TRK_INIT_FNG_MIC_PWR_C1_INIT_FNG_MIC_PWR_2N_0_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_INIT_FNG_MIC_PWR_C1_INIT_FNG_MIC_PWR_2N_0_BIT_LSB)
#define CMIF_TRK_INIT_FNG_MIC_PWR_C1_INIT_FNG_MIC_PWR_2N_0_FLD_RD(i)  ((M_CMIF_TRK_INIT_FNG_MIC_PWR_C1_RD(i) & CMIF_TRK_INIT_FNG_MIC_PWR_C1_INIT_FNG_MIC_PWR_2N_0_BIT_MASK) >> CMIF_TRK_INIT_FNG_MIC_PWR_C1_INIT_FNG_MIC_PWR_2N_0_BIT_LSB)

#define CMIF_TRK_INIT_FNG_MIC_PWR_C2_INIT_FNG_MIC_PWR_2N_1_BIT_LSB    (16)
#define CMIF_TRK_INIT_FNG_MIC_PWR_C2_INIT_FNG_MIC_PWR_2N_1_BIT_WIDTH  (16)
#define CMIF_TRK_INIT_FNG_MIC_PWR_C2_INIT_FNG_MIC_PWR_2N_1_BIT_MASK   ((UINT32) (((1<<CMIF_TRK_INIT_FNG_MIC_PWR_C2_INIT_FNG_MIC_PWR_2N_1_BIT_WIDTH)-1) << CMIF_TRK_INIT_FNG_MIC_PWR_C2_INIT_FNG_MIC_PWR_2N_1_BIT_LSB) )
#define CMIF_TRK_INIT_FNG_MIC_PWR_C2_INIT_FNG_MIC_PWR_2N_1_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_INIT_FNG_MIC_PWR_C2_INIT_FNG_MIC_PWR_2N_1_BIT_LSB)
#define CMIF_TRK_INIT_FNG_MIC_PWR_C2_INIT_FNG_MIC_PWR_2N_1_FLD_RD(i)  ((M_CMIF_TRK_INIT_FNG_MIC_PWR_C2_RD(i) & CMIF_TRK_INIT_FNG_MIC_PWR_C2_INIT_FNG_MIC_PWR_2N_1_BIT_MASK) >> CMIF_TRK_INIT_FNG_MIC_PWR_C2_INIT_FNG_MIC_PWR_2N_1_BIT_LSB)

#define CMIF_TRK_INIT_FNG_MIC_PWR_C2_INIT_FNG_MIC_PWR_2N_0_BIT_LSB    (0)
#define CMIF_TRK_INIT_FNG_MIC_PWR_C2_INIT_FNG_MIC_PWR_2N_0_BIT_WIDTH  (16)
#define CMIF_TRK_INIT_FNG_MIC_PWR_C2_INIT_FNG_MIC_PWR_2N_0_BIT_MASK   ((UINT32) (((1<<CMIF_TRK_INIT_FNG_MIC_PWR_C2_INIT_FNG_MIC_PWR_2N_0_BIT_WIDTH)-1) << CMIF_TRK_INIT_FNG_MIC_PWR_C2_INIT_FNG_MIC_PWR_2N_0_BIT_LSB) )
#define CMIF_TRK_INIT_FNG_MIC_PWR_C2_INIT_FNG_MIC_PWR_2N_0_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_INIT_FNG_MIC_PWR_C2_INIT_FNG_MIC_PWR_2N_0_BIT_LSB)
#define CMIF_TRK_INIT_FNG_MIC_PWR_C2_INIT_FNG_MIC_PWR_2N_0_FLD_RD(i)  ((M_CMIF_TRK_INIT_FNG_MIC_PWR_C2_RD(i) & CMIF_TRK_INIT_FNG_MIC_PWR_C2_INIT_FNG_MIC_PWR_2N_0_BIT_MASK) >> CMIF_TRK_INIT_FNG_MIC_PWR_C2_INIT_FNG_MIC_PWR_2N_0_BIT_LSB)

#define CMIF_TRK_PARAM_CFG_SIM2_H_PWR_TSHD_O2A_H_BIT_LSB              (16)
#define CMIF_TRK_PARAM_CFG_SIM2_H_PWR_TSHD_O2A_H_BIT_WIDTH            (16)
#define CMIF_TRK_PARAM_CFG_SIM2_H_PWR_TSHD_O2A_H_BIT_MASK             ((UINT32) (((1<<CMIF_TRK_PARAM_CFG_SIM2_H_PWR_TSHD_O2A_H_BIT_WIDTH)-1) << CMIF_TRK_PARAM_CFG_SIM2_H_PWR_TSHD_O2A_H_BIT_LSB) )
#define CMIF_TRK_PARAM_CFG_SIM2_H_PWR_TSHD_O2A_H_FLD_WR(reg, val)     (reg |= (val) << CMIF_TRK_PARAM_CFG_SIM2_H_PWR_TSHD_O2A_H_BIT_LSB)
#define CMIF_TRK_PARAM_CFG_SIM2_H_PWR_TSHD_O2A_H_FLD_RD()             ((M_CMIF_TRK_PARAM_CFG_SIM2_H_RD() & CMIF_TRK_PARAM_CFG_SIM2_H_PWR_TSHD_O2A_H_BIT_MASK) >> CMIF_TRK_PARAM_CFG_SIM2_H_PWR_TSHD_O2A_H_BIT_LSB)

#define CMIF_TRK_PARAM_CFG_SIM2_H_PWR_TSHD_A2O_H_BIT_LSB              (0)
#define CMIF_TRK_PARAM_CFG_SIM2_H_PWR_TSHD_A2O_H_BIT_WIDTH            (16)
#define CMIF_TRK_PARAM_CFG_SIM2_H_PWR_TSHD_A2O_H_BIT_MASK             ((UINT32) (((1<<CMIF_TRK_PARAM_CFG_SIM2_H_PWR_TSHD_A2O_H_BIT_WIDTH)-1) << CMIF_TRK_PARAM_CFG_SIM2_H_PWR_TSHD_A2O_H_BIT_LSB) )
#define CMIF_TRK_PARAM_CFG_SIM2_H_PWR_TSHD_A2O_H_FLD_WR(reg, val)     (reg |= (val) << CMIF_TRK_PARAM_CFG_SIM2_H_PWR_TSHD_A2O_H_BIT_LSB)
#define CMIF_TRK_PARAM_CFG_SIM2_H_PWR_TSHD_A2O_H_FLD_RD()             ((M_CMIF_TRK_PARAM_CFG_SIM2_H_RD() & CMIF_TRK_PARAM_CFG_SIM2_H_PWR_TSHD_A2O_H_BIT_MASK) >> CMIF_TRK_PARAM_CFG_SIM2_H_PWR_TSHD_A2O_H_BIT_LSB)

#define CMIF_TRK_ACC_DRIFT_SIM2_C0_ACC_DRIFT_FNG_4N_3_BIT_LSB         (24)
#define CMIF_TRK_ACC_DRIFT_SIM2_C0_ACC_DRIFT_FNG_4N_3_BIT_WIDTH       (8)
#define CMIF_TRK_ACC_DRIFT_SIM2_C0_ACC_DRIFT_FNG_4N_3_BIT_MASK        ((UINT32) (((1<<CMIF_TRK_ACC_DRIFT_SIM2_C0_ACC_DRIFT_FNG_4N_3_BIT_WIDTH)-1) << CMIF_TRK_ACC_DRIFT_SIM2_C0_ACC_DRIFT_FNG_4N_3_BIT_LSB) )
#define CMIF_TRK_ACC_DRIFT_SIM2_C0_ACC_DRIFT_FNG_4N_3_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_ACC_DRIFT_SIM2_C0_ACC_DRIFT_FNG_4N_3_BIT_LSB)
#define CMIF_TRK_ACC_DRIFT_SIM2_C0_ACC_DRIFT_FNG_4N_3_FLD_RD(i)       ((M_CMIF_TRK_ACC_DRIFT_SIM2_C0_RD(i) & CMIF_TRK_ACC_DRIFT_SIM2_C0_ACC_DRIFT_FNG_4N_3_BIT_MASK) >> CMIF_TRK_ACC_DRIFT_SIM2_C0_ACC_DRIFT_FNG_4N_3_BIT_LSB)

#define CMIF_TRK_ACC_DRIFT_SIM2_C0_ACC_DRIFT_FNG_4N_2_BIT_LSB         (16)
#define CMIF_TRK_ACC_DRIFT_SIM2_C0_ACC_DRIFT_FNG_4N_2_BIT_WIDTH       (8)
#define CMIF_TRK_ACC_DRIFT_SIM2_C0_ACC_DRIFT_FNG_4N_2_BIT_MASK        ((UINT32) (((1<<CMIF_TRK_ACC_DRIFT_SIM2_C0_ACC_DRIFT_FNG_4N_2_BIT_WIDTH)-1) << CMIF_TRK_ACC_DRIFT_SIM2_C0_ACC_DRIFT_FNG_4N_2_BIT_LSB) )
#define CMIF_TRK_ACC_DRIFT_SIM2_C0_ACC_DRIFT_FNG_4N_2_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_ACC_DRIFT_SIM2_C0_ACC_DRIFT_FNG_4N_2_BIT_LSB)
#define CMIF_TRK_ACC_DRIFT_SIM2_C0_ACC_DRIFT_FNG_4N_2_FLD_RD(i)       ((M_CMIF_TRK_ACC_DRIFT_SIM2_C0_RD(i) & CMIF_TRK_ACC_DRIFT_SIM2_C0_ACC_DRIFT_FNG_4N_2_BIT_MASK) >> CMIF_TRK_ACC_DRIFT_SIM2_C0_ACC_DRIFT_FNG_4N_2_BIT_LSB)

#define CMIF_TRK_ACC_DRIFT_SIM2_C0_ACC_DRIFT_FNG_4N_1_BIT_LSB         (8)
#define CMIF_TRK_ACC_DRIFT_SIM2_C0_ACC_DRIFT_FNG_4N_1_BIT_WIDTH       (8)
#define CMIF_TRK_ACC_DRIFT_SIM2_C0_ACC_DRIFT_FNG_4N_1_BIT_MASK        ((UINT32) (((1<<CMIF_TRK_ACC_DRIFT_SIM2_C0_ACC_DRIFT_FNG_4N_1_BIT_WIDTH)-1) << CMIF_TRK_ACC_DRIFT_SIM2_C0_ACC_DRIFT_FNG_4N_1_BIT_LSB) )
#define CMIF_TRK_ACC_DRIFT_SIM2_C0_ACC_DRIFT_FNG_4N_1_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_ACC_DRIFT_SIM2_C0_ACC_DRIFT_FNG_4N_1_BIT_LSB)
#define CMIF_TRK_ACC_DRIFT_SIM2_C0_ACC_DRIFT_FNG_4N_1_FLD_RD(i)       ((M_CMIF_TRK_ACC_DRIFT_SIM2_C0_RD(i) & CMIF_TRK_ACC_DRIFT_SIM2_C0_ACC_DRIFT_FNG_4N_1_BIT_MASK) >> CMIF_TRK_ACC_DRIFT_SIM2_C0_ACC_DRIFT_FNG_4N_1_BIT_LSB)

#define CMIF_TRK_ACC_DRIFT_SIM2_C0_ACC_DRIFT_FNG_4N_0_BIT_LSB         (0)
#define CMIF_TRK_ACC_DRIFT_SIM2_C0_ACC_DRIFT_FNG_4N_0_BIT_WIDTH       (8)
#define CMIF_TRK_ACC_DRIFT_SIM2_C0_ACC_DRIFT_FNG_4N_0_BIT_MASK        ((UINT32) (((1<<CMIF_TRK_ACC_DRIFT_SIM2_C0_ACC_DRIFT_FNG_4N_0_BIT_WIDTH)-1) << CMIF_TRK_ACC_DRIFT_SIM2_C0_ACC_DRIFT_FNG_4N_0_BIT_LSB) )
#define CMIF_TRK_ACC_DRIFT_SIM2_C0_ACC_DRIFT_FNG_4N_0_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_ACC_DRIFT_SIM2_C0_ACC_DRIFT_FNG_4N_0_BIT_LSB)
#define CMIF_TRK_ACC_DRIFT_SIM2_C0_ACC_DRIFT_FNG_4N_0_FLD_RD(i)       ((M_CMIF_TRK_ACC_DRIFT_SIM2_C0_RD(i) & CMIF_TRK_ACC_DRIFT_SIM2_C0_ACC_DRIFT_FNG_4N_0_BIT_MASK) >> CMIF_TRK_ACC_DRIFT_SIM2_C0_ACC_DRIFT_FNG_4N_0_BIT_LSB)

#define CMIF_TRK_DRIFT_UPDATED_SIM2_C0_DRIFT_UPDATED_FNG_4N_3_BIT_LSB (24)
#define CMIF_TRK_DRIFT_UPDATED_SIM2_C0_DRIFT_UPDATED_FNG_4N_3_BIT_WIDTH (8)
#define CMIF_TRK_DRIFT_UPDATED_SIM2_C0_DRIFT_UPDATED_FNG_4N_3_BIT_MASK ((UINT32) (((1<<CMIF_TRK_DRIFT_UPDATED_SIM2_C0_DRIFT_UPDATED_FNG_4N_3_BIT_WIDTH)-1) << CMIF_TRK_DRIFT_UPDATED_SIM2_C0_DRIFT_UPDATED_FNG_4N_3_BIT_LSB) )
#define CMIF_TRK_DRIFT_UPDATED_SIM2_C0_DRIFT_UPDATED_FNG_4N_3_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_DRIFT_UPDATED_SIM2_C0_DRIFT_UPDATED_FNG_4N_3_BIT_LSB)
#define CMIF_TRK_DRIFT_UPDATED_SIM2_C0_DRIFT_UPDATED_FNG_4N_3_FLD_RD(i) ((M_CMIF_TRK_DRIFT_UPDATED_SIM2_C0_RD(i) & CMIF_TRK_DRIFT_UPDATED_SIM2_C0_DRIFT_UPDATED_FNG_4N_3_BIT_MASK) >> CMIF_TRK_DRIFT_UPDATED_SIM2_C0_DRIFT_UPDATED_FNG_4N_3_BIT_LSB)

#define CMIF_TRK_DRIFT_UPDATED_SIM2_C0_DRIFT_UPDATED_FNG_4N_2_BIT_LSB (16)
#define CMIF_TRK_DRIFT_UPDATED_SIM2_C0_DRIFT_UPDATED_FNG_4N_2_BIT_WIDTH (8)
#define CMIF_TRK_DRIFT_UPDATED_SIM2_C0_DRIFT_UPDATED_FNG_4N_2_BIT_MASK ((UINT32) (((1<<CMIF_TRK_DRIFT_UPDATED_SIM2_C0_DRIFT_UPDATED_FNG_4N_2_BIT_WIDTH)-1) << CMIF_TRK_DRIFT_UPDATED_SIM2_C0_DRIFT_UPDATED_FNG_4N_2_BIT_LSB) )
#define CMIF_TRK_DRIFT_UPDATED_SIM2_C0_DRIFT_UPDATED_FNG_4N_2_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_DRIFT_UPDATED_SIM2_C0_DRIFT_UPDATED_FNG_4N_2_BIT_LSB)
#define CMIF_TRK_DRIFT_UPDATED_SIM2_C0_DRIFT_UPDATED_FNG_4N_2_FLD_RD(i) ((M_CMIF_TRK_DRIFT_UPDATED_SIM2_C0_RD(i) & CMIF_TRK_DRIFT_UPDATED_SIM2_C0_DRIFT_UPDATED_FNG_4N_2_BIT_MASK) >> CMIF_TRK_DRIFT_UPDATED_SIM2_C0_DRIFT_UPDATED_FNG_4N_2_BIT_LSB)

#define CMIF_TRK_DRIFT_UPDATED_SIM2_C0_DRIFT_UPDATED_FNG_4N_1_BIT_LSB (8)
#define CMIF_TRK_DRIFT_UPDATED_SIM2_C0_DRIFT_UPDATED_FNG_4N_1_BIT_WIDTH (8)
#define CMIF_TRK_DRIFT_UPDATED_SIM2_C0_DRIFT_UPDATED_FNG_4N_1_BIT_MASK ((UINT32) (((1<<CMIF_TRK_DRIFT_UPDATED_SIM2_C0_DRIFT_UPDATED_FNG_4N_1_BIT_WIDTH)-1) << CMIF_TRK_DRIFT_UPDATED_SIM2_C0_DRIFT_UPDATED_FNG_4N_1_BIT_LSB) )
#define CMIF_TRK_DRIFT_UPDATED_SIM2_C0_DRIFT_UPDATED_FNG_4N_1_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_DRIFT_UPDATED_SIM2_C0_DRIFT_UPDATED_FNG_4N_1_BIT_LSB)
#define CMIF_TRK_DRIFT_UPDATED_SIM2_C0_DRIFT_UPDATED_FNG_4N_1_FLD_RD(i) ((M_CMIF_TRK_DRIFT_UPDATED_SIM2_C0_RD(i) & CMIF_TRK_DRIFT_UPDATED_SIM2_C0_DRIFT_UPDATED_FNG_4N_1_BIT_MASK) >> CMIF_TRK_DRIFT_UPDATED_SIM2_C0_DRIFT_UPDATED_FNG_4N_1_BIT_LSB)

#define CMIF_TRK_DRIFT_UPDATED_SIM2_C0_DRIFT_UPDATED_FNG_4N_0_BIT_LSB (0)
#define CMIF_TRK_DRIFT_UPDATED_SIM2_C0_DRIFT_UPDATED_FNG_4N_0_BIT_WIDTH (8)
#define CMIF_TRK_DRIFT_UPDATED_SIM2_C0_DRIFT_UPDATED_FNG_4N_0_BIT_MASK ((UINT32) (((1<<CMIF_TRK_DRIFT_UPDATED_SIM2_C0_DRIFT_UPDATED_FNG_4N_0_BIT_WIDTH)-1) << CMIF_TRK_DRIFT_UPDATED_SIM2_C0_DRIFT_UPDATED_FNG_4N_0_BIT_LSB) )
#define CMIF_TRK_DRIFT_UPDATED_SIM2_C0_DRIFT_UPDATED_FNG_4N_0_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_DRIFT_UPDATED_SIM2_C0_DRIFT_UPDATED_FNG_4N_0_BIT_LSB)
#define CMIF_TRK_DRIFT_UPDATED_SIM2_C0_DRIFT_UPDATED_FNG_4N_0_FLD_RD(i) ((M_CMIF_TRK_DRIFT_UPDATED_SIM2_C0_RD(i) & CMIF_TRK_DRIFT_UPDATED_SIM2_C0_DRIFT_UPDATED_FNG_4N_0_BIT_MASK) >> CMIF_TRK_DRIFT_UPDATED_SIM2_C0_DRIFT_UPDATED_FNG_4N_0_BIT_LSB)

#define CMIF_TRK_FNG_MIC_PWR_SIM2_C0_FNG_MIC_PWR_2N_1_BIT_LSB         (16)
#define CMIF_TRK_FNG_MIC_PWR_SIM2_C0_FNG_MIC_PWR_2N_1_BIT_WIDTH       (16)
#define CMIF_TRK_FNG_MIC_PWR_SIM2_C0_FNG_MIC_PWR_2N_1_BIT_MASK        ((UINT32) (((1<<CMIF_TRK_FNG_MIC_PWR_SIM2_C0_FNG_MIC_PWR_2N_1_BIT_WIDTH)-1) << CMIF_TRK_FNG_MIC_PWR_SIM2_C0_FNG_MIC_PWR_2N_1_BIT_LSB) )
#define CMIF_TRK_FNG_MIC_PWR_SIM2_C0_FNG_MIC_PWR_2N_1_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_FNG_MIC_PWR_SIM2_C0_FNG_MIC_PWR_2N_1_BIT_LSB)
#define CMIF_TRK_FNG_MIC_PWR_SIM2_C0_FNG_MIC_PWR_2N_1_FLD_RD(i)       ((M_CMIF_TRK_FNG_MIC_PWR_SIM2_C0_RD(i) & CMIF_TRK_FNG_MIC_PWR_SIM2_C0_FNG_MIC_PWR_2N_1_BIT_MASK) >> CMIF_TRK_FNG_MIC_PWR_SIM2_C0_FNG_MIC_PWR_2N_1_BIT_LSB)

#define CMIF_TRK_FNG_MIC_PWR_SIM2_C0_FNG_MIC_PWR_2N_0_BIT_LSB         (0)
#define CMIF_TRK_FNG_MIC_PWR_SIM2_C0_FNG_MIC_PWR_2N_0_BIT_WIDTH       (16)
#define CMIF_TRK_FNG_MIC_PWR_SIM2_C0_FNG_MIC_PWR_2N_0_BIT_MASK        ((UINT32) (((1<<CMIF_TRK_FNG_MIC_PWR_SIM2_C0_FNG_MIC_PWR_2N_0_BIT_WIDTH)-1) << CMIF_TRK_FNG_MIC_PWR_SIM2_C0_FNG_MIC_PWR_2N_0_BIT_LSB) )
#define CMIF_TRK_FNG_MIC_PWR_SIM2_C0_FNG_MIC_PWR_2N_0_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_FNG_MIC_PWR_SIM2_C0_FNG_MIC_PWR_2N_0_BIT_LSB)
#define CMIF_TRK_FNG_MIC_PWR_SIM2_C0_FNG_MIC_PWR_2N_0_FLD_RD(i)       ((M_CMIF_TRK_FNG_MIC_PWR_SIM2_C0_RD(i) & CMIF_TRK_FNG_MIC_PWR_SIM2_C0_FNG_MIC_PWR_2N_0_BIT_MASK) >> CMIF_TRK_FNG_MIC_PWR_SIM2_C0_FNG_MIC_PWR_2N_0_BIT_LSB)

#define CMIF_TRK_INIT_FNG_MIC_PWR_SIM2_C0_INIT_FNG_MIC_PWR_2N_1_BIT_LSB (16)
#define CMIF_TRK_INIT_FNG_MIC_PWR_SIM2_C0_INIT_FNG_MIC_PWR_2N_1_BIT_WIDTH (16)
#define CMIF_TRK_INIT_FNG_MIC_PWR_SIM2_C0_INIT_FNG_MIC_PWR_2N_1_BIT_MASK ((UINT32) (((1<<CMIF_TRK_INIT_FNG_MIC_PWR_SIM2_C0_INIT_FNG_MIC_PWR_2N_1_BIT_WIDTH)-1) << CMIF_TRK_INIT_FNG_MIC_PWR_SIM2_C0_INIT_FNG_MIC_PWR_2N_1_BIT_LSB) )
#define CMIF_TRK_INIT_FNG_MIC_PWR_SIM2_C0_INIT_FNG_MIC_PWR_2N_1_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_INIT_FNG_MIC_PWR_SIM2_C0_INIT_FNG_MIC_PWR_2N_1_BIT_LSB)
#define CMIF_TRK_INIT_FNG_MIC_PWR_SIM2_C0_INIT_FNG_MIC_PWR_2N_1_FLD_RD(i) ((M_CMIF_TRK_INIT_FNG_MIC_PWR_SIM2_C0_RD(i) & CMIF_TRK_INIT_FNG_MIC_PWR_SIM2_C0_INIT_FNG_MIC_PWR_2N_1_BIT_MASK) >> CMIF_TRK_INIT_FNG_MIC_PWR_SIM2_C0_INIT_FNG_MIC_PWR_2N_1_BIT_LSB)

#define CMIF_TRK_INIT_FNG_MIC_PWR_SIM2_C0_INIT_FNG_MIC_PWR_2N_0_BIT_LSB (0)
#define CMIF_TRK_INIT_FNG_MIC_PWR_SIM2_C0_INIT_FNG_MIC_PWR_2N_0_BIT_WIDTH (16)
#define CMIF_TRK_INIT_FNG_MIC_PWR_SIM2_C0_INIT_FNG_MIC_PWR_2N_0_BIT_MASK ((UINT32) (((1<<CMIF_TRK_INIT_FNG_MIC_PWR_SIM2_C0_INIT_FNG_MIC_PWR_2N_0_BIT_WIDTH)-1) << CMIF_TRK_INIT_FNG_MIC_PWR_SIM2_C0_INIT_FNG_MIC_PWR_2N_0_BIT_LSB) )
#define CMIF_TRK_INIT_FNG_MIC_PWR_SIM2_C0_INIT_FNG_MIC_PWR_2N_0_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_INIT_FNG_MIC_PWR_SIM2_C0_INIT_FNG_MIC_PWR_2N_0_BIT_LSB)
#define CMIF_TRK_INIT_FNG_MIC_PWR_SIM2_C0_INIT_FNG_MIC_PWR_2N_0_FLD_RD(i) ((M_CMIF_TRK_INIT_FNG_MIC_PWR_SIM2_C0_RD(i) & CMIF_TRK_INIT_FNG_MIC_PWR_SIM2_C0_INIT_FNG_MIC_PWR_2N_0_BIT_MASK) >> CMIF_TRK_INIT_FNG_MIC_PWR_SIM2_C0_INIT_FNG_MIC_PWR_2N_0_BIT_LSB)

#endif /* __TRACKER_CMIF_H__ */
