
---------- Begin Simulation Statistics ----------
simSeconds                                   0.000292                       # Number of seconds simulated (Second)
simTicks                                    292356000                       # Number of ticks simulated (Tick)
finalTick                                   292356000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.66                       # Real time elapsed on the host (Second)
hostTickRate                                439807866                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     645992                       # Number of bytes of host memory used (Byte)
simInsts                                        94409                       # Number of instructions simulated (Count)
simOps                                         147357                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   142000                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     221635                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                           292357                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                          159687                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        1                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                         156784                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     41                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                12317                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             14220                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   1                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples              270895                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.578763                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.162226                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                    188850     69.71%     69.71% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     46507     17.17%     86.88% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                     15425      5.69%     92.58% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                     11543      4.26%     96.84% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                      3114      1.15%     97.99% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                      1445      0.53%     98.52% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                      3237      1.19%     99.71% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                       497      0.18%     99.90% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                       277      0.10%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                270895                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                     247     77.43%     77.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     77.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     77.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     77.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     77.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     77.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     77.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     77.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     77.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     77.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     77.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     77.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     77.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     11      3.45%     80.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     80.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      1      0.31%     81.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     2      0.63%     81.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     81.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     81.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     81.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     81.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     81.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     81.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     81.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     81.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     81.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     81.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     81.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     81.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     81.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     81.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     81.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     81.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     81.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     81.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     81.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     81.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     81.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     81.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     81.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     81.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     81.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     81.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     81.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     81.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     81.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                     26      8.15%     89.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                    19      5.96%     95.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 6      1.88%     97.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                7      2.19%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          628      0.40%      0.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu        142267     90.74%     91.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            6      0.00%     91.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            29      0.02%     91.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd          136      0.09%     91.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     91.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     91.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     91.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     91.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     91.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     91.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     91.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     91.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     91.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu          156      0.10%     91.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     91.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt           48      0.03%     91.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc          218      0.14%     91.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     91.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     91.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     91.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     91.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     91.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     91.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     91.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     91.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     91.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     91.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     91.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     91.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     91.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     91.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     91.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     91.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     91.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     91.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     91.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     91.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     91.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     91.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     91.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     91.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     91.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     91.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     91.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     91.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     91.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead         6864      4.38%     95.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite         5817      3.71%     99.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead           86      0.05%     99.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite          529      0.34%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total         156784                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.536276                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                 319                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.002035                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                   582163                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                  170485                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses          153893                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                      2654                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                     1529                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses             1277                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                      155135                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                         1340                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                           600                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                          12592                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                         1432                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                     159688                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                      135                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                         7183                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                        6675                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         1                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                            55                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                         1218                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                 10                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                 53                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect             637                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                      690                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                            155896                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                          6789                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       882                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                              13050                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                           6496                       # Number of branches executed (Count)
system.cpu.numStoreInsts                         6261                       # Number of stores executed (Count)
system.cpu.numRate                           0.533238                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                       155565                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                      155170                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                        128497                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                        236031                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            0.530755                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.544407                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                             300                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           21462                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                       94409                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                        147357                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               3.096707                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          3.096707                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.322924                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.322924                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                     242317                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                    141448                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                        1527                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                        714                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                       80567                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                     146481                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                     27027                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads           7183                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores          6675                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads           24                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores            4                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                    8115                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted              6930                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               678                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                 5953                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                    5250                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.881908                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     271                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             310                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 20                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              290                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           89                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts           12135                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.branchMispredicts               580                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       268935                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.547928                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.234815                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0          194847     72.45%     72.45% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1           40873     15.20%     87.65% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           17752      6.60%     94.25% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3            7671      2.85%     97.10% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4            1431      0.53%     97.63% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5             336      0.12%     97.76% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6            3771      1.40%     99.16% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7              95      0.04%     99.20% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8            2159      0.80%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       268935                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted                94409                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                 147357                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                       11378                       # Number of memory references committed (Count)
system.cpu.commit.loads                          5646                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                       5840                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                       1149                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                      146608                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                   150                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass          194      0.13%      0.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu       135269     91.80%     91.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            5      0.00%     91.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv           21      0.01%     91.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd          135      0.09%     92.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     92.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     92.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     92.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     92.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     92.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     92.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     92.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     92.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     92.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu           94      0.06%     92.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     92.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt           46      0.03%     92.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc          215      0.15%     92.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     92.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     92.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     92.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     92.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     92.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     92.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     92.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     92.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     92.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     92.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     92.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     92.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     92.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     92.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     92.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     92.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     92.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     92.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     92.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     92.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     92.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     92.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     92.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     92.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     92.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     92.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     92.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     92.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     92.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead         5592      3.79%     96.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite         5266      3.57%     99.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead           54      0.04%     99.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite          466      0.32%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total       147357                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples          2159                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data           3919                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total              3919                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data          3919                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total             3919                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data         5716                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total            5716                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data         5716                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total           5716                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data    353318000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total    353318000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data    353318000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total    353318000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data         9635                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total          9635                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data         9635                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total         9635                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.593254                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.593254                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.593254                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.593254                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 61812.106368                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 61812.106368                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 61812.106368                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 61812.106368                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs          358                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           13                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      27.538462                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks         5267                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total              5267                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data          182                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total           182                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data          182                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total          182                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data         5534                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total         5534                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data         5534                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total         5534                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data    329287000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total    329287000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data    329287000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total    329287000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.574364                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.574364                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.574364                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.574364                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 59502.529816                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 59502.529816                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 59502.529816                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 59502.529816                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements                   5267                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data         2264                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total            2264                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data         1638                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total          1638                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data     98896000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total     98896000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data         3902                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total         3902                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.419785                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.419785                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 60376.068376                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 60376.068376                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data          180                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total          180                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data         1458                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total         1458                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data     83021000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total     83021000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.373655                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.373655                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 56941.700960                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 56941.700960                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data         1655                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total           1655                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         4078                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         4078                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    254422000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    254422000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data         5733                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total         5733                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.711320                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.711320                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 62388.916135                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 62388.916135                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data            2                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total            2                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         4076                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         4076                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    246266000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    246266000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.710972                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.710972                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 60418.547596                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 60418.547596                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    292356000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           205.546615                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs                 9455                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs               5506                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               1.717218                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              226000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   205.546615                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.200729                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.200729                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          239                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           20                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          219                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024     0.233398                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses              24776                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses             24776                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    292356000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                    21294                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                227467                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                     12482                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                  9052                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    600                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                 5393                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   228                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                 163383                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  1151                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles              26072                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                         105184                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                        8115                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches               5541                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        243085                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    1636                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  134                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles           771                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles            4                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                     10672                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   352                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples             270895                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.617852                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.000289                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   244776     90.36%     90.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                      247      0.09%     90.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                      200      0.07%     90.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                     4450      1.64%     92.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                      571      0.21%     92.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                     4434      1.64%     94.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                      270      0.10%     94.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                      274      0.10%     94.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                    15673      5.79%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total               270895                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.027757                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.359779                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst          10042                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total             10042                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst         10042                       # number of overall hits (Count)
system.cpu.icache.overallHits::total            10042                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          630                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             630                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          630                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            630                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     63394000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     63394000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     63394000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     63394000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst        10672                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total         10672                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst        10672                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total        10672                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.059033                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.059033                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.059033                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.059033                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 100625.396825                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 100625.396825                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 100625.396825                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 100625.396825                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs           78                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            3                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs             26                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst          147                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           147                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          147                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          147                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          483                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          483                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          483                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          483                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     51173000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     51173000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     51173000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     51173000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.045259                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.045259                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.045259                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.045259                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 105948.240166                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 105948.240166                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 105948.240166                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 105948.240166                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                    237                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst        10042                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total           10042                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          630                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           630                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     63394000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     63394000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst        10672                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total        10672                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.059033                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.059033                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 100625.396825                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 100625.396825                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          147                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          147                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          483                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          483                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     51173000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     51173000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.045259                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.045259                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 105948.240166                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 105948.240166                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    292356000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           227.362599                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                10525                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                483                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs              21.790890                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              109000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   227.362599                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.888135                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.888135                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          246                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           39                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2          207                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.960938                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses              21827                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses             21827                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    292356000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                        2784                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    1537                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    2                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  10                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    943                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    1                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      9                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples               5646                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             17.710414                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            29.079834                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                   4131     73.17%     73.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                    9      0.16%     73.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                  399      7.07%     80.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                    7      0.12%     80.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  117      2.07%     82.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  114      2.02%     84.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  649     11.49%     96.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                   83      1.47%     97.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                    6      0.11%     97.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   20      0.35%     98.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                 24      0.43%     98.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 23      0.41%     98.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                 40      0.71%     99.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                  5      0.09%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                  4      0.07%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 10      0.18%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                  4      0.07%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                  1      0.02%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              210                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total                 5646                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                    6753                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                    6262                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                        90                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                        40                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    292356000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                   10809                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       179                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    292356000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON    292356000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    600                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                    25688                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                   15390                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles             35                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                     17080                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                212102                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                 162175                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                    14                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                   4472                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                      1                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                 204476                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands              296115                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                      370679                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                   253554                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                      1565                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps                280217                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    15884                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       4                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   4                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                     55515                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                           426112                       # The number of ROB reads (Count)
system.cpu.rob.writes                          320971                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                    94409                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                     147357                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    10                       # Number of system calls (Count)
system.l2_victimbus.transDist::ReadResp          1501                       # Transaction distribution (Count)
system.l2_victimbus.transDist::WritebackDirty         6101                       # Transaction distribution (Count)
system.l2_victimbus.transDist::WritebackClean         6117                       # Transaction distribution (Count)
system.l2_victimbus.transDist::CleanEvict          237                       # Transaction distribution (Count)
system.l2_victimbus.transDist::UpgradeReq           31                       # Transaction distribution (Count)
system.l2_victimbus.transDist::UpgradeResp           31                       # Transaction distribution (Count)
system.l2_victimbus.transDist::ReadExReq         3319                       # Transaction distribution (Count)
system.l2_victimbus.transDist::ReadExResp         3319                       # Transaction distribution (Count)
system.l2_victimbus.transDist::ReadCleanReq         1501                       # Transaction distribution (Count)
system.l2_victimbus.pktCount_system.l2cache.mem_side_port::system.l2_victimcache.cpu_side_port        14029                       # Packet count per connected requestor and responder (Count)
system.l2_victimbus.pktSize_system.l2cache.mem_side_port::system.l2_victimcache.cpu_side_port       570240                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2_victimbus.snoops                       8128                       # Total snoops (Count)
system.l2_victimbus.snoopTraffic               520192                       # Total snoop traffic (Byte)
system.l2_victimbus.snoopFanout::samples        12979                       # Request fanout histogram (Count)
system.l2_victimbus.snoopFanout::mean        0.345481                       # Request fanout histogram (Count)
system.l2_victimbus.snoopFanout::stdev       0.475543                       # Request fanout histogram (Count)
system.l2_victimbus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.l2_victimbus.snoopFanout::0               8495     65.45%     65.45% # Request fanout histogram (Count)
system.l2_victimbus.snoopFanout::1               4484     34.55%    100.00% # Request fanout histogram (Count)
system.l2_victimbus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.l2_victimbus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.l2_victimbus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.l2_victimbus.snoopFanout::total          12979                       # Request fanout histogram (Count)
system.l2_victimbus.power_state.pwrStateResidencyTicks::UNDEFINED    292356000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2_victimbus.reqLayer0.occupancy      13268000                       # Layer occupancy (ticks) (Tick)
system.l2_victimbus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.l2_victimbus.respLayer0.occupancy     14473193                       # Layer occupancy (ticks) (Tick)
system.l2_victimbus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.l2_victimbus.snoop_filter.totRequests         9178                       # Total number of requests made to the snoop filter. (Count)
system.l2_victimbus.snoop_filter.hitSingleRequests         4358                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2_victimbus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2_victimbus.snoop_filter.totSnoops         4484                       # Total number of snoops made to the snoop filter. (Count)
system.l2_victimbus.snoop_filter.hitSingleSnoops         4484                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2_victimbus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2_victimcache.demandHits::cpu.data          440                       # number of demand (read+write) hits (Count)
system.l2_victimcache.demandHits::total           440                       # number of demand (read+write) hits (Count)
system.l2_victimcache.overallHits::cpu.data          440                       # number of overall hits (Count)
system.l2_victimcache.overallHits::total          440                       # number of overall hits (Count)
system.l2_victimcache.demandMisses::cpu.inst          483                       # number of demand (read+write) misses (Count)
system.l2_victimcache.demandMisses::cpu.data         3897                       # number of demand (read+write) misses (Count)
system.l2_victimcache.demandMisses::total         4380                       # number of demand (read+write) misses (Count)
system.l2_victimcache.overallMisses::cpu.inst          483                       # number of overall misses (Count)
system.l2_victimcache.overallMisses::cpu.data         3897                       # number of overall misses (Count)
system.l2_victimcache.overallMisses::total         4380                       # number of overall misses (Count)
system.l2_victimcache.demandMissLatency::cpu.inst     29433000                       # number of demand (read+write) miss ticks (Tick)
system.l2_victimcache.demandMissLatency::cpu.data     96085000                       # number of demand (read+write) miss ticks (Tick)
system.l2_victimcache.demandMissLatency::total    125518000                       # number of demand (read+write) miss ticks (Tick)
system.l2_victimcache.overallMissLatency::cpu.inst     29433000                       # number of overall miss ticks (Tick)
system.l2_victimcache.overallMissLatency::cpu.data     96085000                       # number of overall miss ticks (Tick)
system.l2_victimcache.overallMissLatency::total    125518000                       # number of overall miss ticks (Tick)
system.l2_victimcache.demandAccesses::cpu.inst          483                       # number of demand (read+write) accesses (Count)
system.l2_victimcache.demandAccesses::cpu.data         4337                       # number of demand (read+write) accesses (Count)
system.l2_victimcache.demandAccesses::total         4820                       # number of demand (read+write) accesses (Count)
system.l2_victimcache.overallAccesses::cpu.inst          483                       # number of overall (read+write) accesses (Count)
system.l2_victimcache.overallAccesses::cpu.data         4337                       # number of overall (read+write) accesses (Count)
system.l2_victimcache.overallAccesses::total         4820                       # number of overall (read+write) accesses (Count)
system.l2_victimcache.demandMissRate::cpu.inst            1                       # miss rate for demand accesses (Ratio)
system.l2_victimcache.demandMissRate::cpu.data     0.898547                       # miss rate for demand accesses (Ratio)
system.l2_victimcache.demandMissRate::total     0.908714                       # miss rate for demand accesses (Ratio)
system.l2_victimcache.overallMissRate::cpu.inst            1                       # miss rate for overall accesses (Ratio)
system.l2_victimcache.overallMissRate::cpu.data     0.898547                       # miss rate for overall accesses (Ratio)
system.l2_victimcache.overallMissRate::total     0.908714                       # miss rate for overall accesses (Ratio)
system.l2_victimcache.demandAvgMissLatency::cpu.inst 60937.888199                       # average overall miss latency ((Cycle/Count))
system.l2_victimcache.demandAvgMissLatency::cpu.data 24656.145753                       # average overall miss latency ((Cycle/Count))
system.l2_victimcache.demandAvgMissLatency::total 28657.077626                       # average overall miss latency ((Cycle/Count))
system.l2_victimcache.overallAvgMissLatency::cpu.inst 60937.888199                       # average overall miss latency ((Cycle/Count))
system.l2_victimcache.overallAvgMissLatency::cpu.data 24656.145753                       # average overall miss latency ((Cycle/Count))
system.l2_victimcache.overallAvgMissLatency::total 28657.077626                       # average overall miss latency ((Cycle/Count))
system.l2_victimcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.l2_victimcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2_victimcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.l2_victimcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2_victimcache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2_victimcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2_victimcache.writebacks::writebacks         8128                       # number of writebacks (Count)
system.l2_victimcache.writebacks::total          8128                       # number of writebacks (Count)
system.l2_victimcache.demandMshrMisses::cpu.inst          483                       # number of demand (read+write) MSHR misses (Count)
system.l2_victimcache.demandMshrMisses::cpu.data         3897                       # number of demand (read+write) MSHR misses (Count)
system.l2_victimcache.demandMshrMisses::total         4380                       # number of demand (read+write) MSHR misses (Count)
system.l2_victimcache.overallMshrMisses::cpu.inst          483                       # number of overall MSHR misses (Count)
system.l2_victimcache.overallMshrMisses::cpu.data         3897                       # number of overall MSHR misses (Count)
system.l2_victimcache.overallMshrMisses::total         4380                       # number of overall MSHR misses (Count)
system.l2_victimcache.demandMshrMissLatency::cpu.inst     29433000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2_victimcache.demandMshrMissLatency::cpu.data     96084996                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2_victimcache.demandMshrMissLatency::total    125517996                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2_victimcache.overallMshrMissLatency::cpu.inst     29433000                       # number of overall MSHR miss ticks (Tick)
system.l2_victimcache.overallMshrMissLatency::cpu.data     96084996                       # number of overall MSHR miss ticks (Tick)
system.l2_victimcache.overallMshrMissLatency::total    125517996                       # number of overall MSHR miss ticks (Tick)
system.l2_victimcache.demandMshrMissRate::cpu.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2_victimcache.demandMshrMissRate::cpu.data     0.898547                       # mshr miss ratio for demand accesses (Ratio)
system.l2_victimcache.demandMshrMissRate::total     0.908714                       # mshr miss ratio for demand accesses (Ratio)
system.l2_victimcache.overallMshrMissRate::cpu.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2_victimcache.overallMshrMissRate::cpu.data     0.898547                       # mshr miss ratio for overall accesses (Ratio)
system.l2_victimcache.overallMshrMissRate::total     0.908714                       # mshr miss ratio for overall accesses (Ratio)
system.l2_victimcache.demandAvgMshrMissLatency::cpu.inst 60937.888199                       # average overall mshr miss latency ((Cycle/Count))
system.l2_victimcache.demandAvgMshrMissLatency::cpu.data 24656.144727                       # average overall mshr miss latency ((Cycle/Count))
system.l2_victimcache.demandAvgMshrMissLatency::total 28657.076712                       # average overall mshr miss latency ((Cycle/Count))
system.l2_victimcache.overallAvgMshrMissLatency::cpu.inst 60937.888199                       # average overall mshr miss latency ((Cycle/Count))
system.l2_victimcache.overallAvgMshrMissLatency::cpu.data 24656.144727                       # average overall mshr miss latency ((Cycle/Count))
system.l2_victimcache.overallAvgMshrMissLatency::total 28657.076712                       # average overall mshr miss latency ((Cycle/Count))
system.l2_victimcache.replacements               3752                       # number of replacements (Count)
system.l2_victimcache.CleanEvict.mshrMisses::writebacks          237                       # number of CleanEvict MSHR misses (Count)
system.l2_victimcache.CleanEvict.mshrMisses::total          237                       # number of CleanEvict MSHR misses (Count)
system.l2_victimcache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2_victimcache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2_victimcache.ReadCleanReq.hits::cpu.data          151                       # number of ReadCleanReq hits (Count)
system.l2_victimcache.ReadCleanReq.hits::total          151                       # number of ReadCleanReq hits (Count)
system.l2_victimcache.ReadCleanReq.misses::cpu.inst          483                       # number of ReadCleanReq misses (Count)
system.l2_victimcache.ReadCleanReq.misses::cpu.data          867                       # number of ReadCleanReq misses (Count)
system.l2_victimcache.ReadCleanReq.misses::total         1350                       # number of ReadCleanReq misses (Count)
system.l2_victimcache.ReadCleanReq.missLatency::cpu.inst     29433000                       # number of ReadCleanReq miss ticks (Tick)
system.l2_victimcache.ReadCleanReq.missLatency::cpu.data     25335000                       # number of ReadCleanReq miss ticks (Tick)
system.l2_victimcache.ReadCleanReq.missLatency::total     54768000                       # number of ReadCleanReq miss ticks (Tick)
system.l2_victimcache.ReadCleanReq.accesses::cpu.inst          483                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2_victimcache.ReadCleanReq.accesses::cpu.data         1018                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2_victimcache.ReadCleanReq.accesses::total         1501                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2_victimcache.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2_victimcache.ReadCleanReq.missRate::cpu.data     0.851670                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2_victimcache.ReadCleanReq.missRate::total     0.899400                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2_victimcache.ReadCleanReq.avgMissLatency::cpu.inst 60937.888199                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2_victimcache.ReadCleanReq.avgMissLatency::cpu.data 29221.453287                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2_victimcache.ReadCleanReq.avgMissLatency::total 40568.888889                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2_victimcache.ReadCleanReq.mshrMisses::cpu.inst          483                       # number of ReadCleanReq MSHR misses (Count)
system.l2_victimcache.ReadCleanReq.mshrMisses::cpu.data          867                       # number of ReadCleanReq MSHR misses (Count)
system.l2_victimcache.ReadCleanReq.mshrMisses::total         1350                       # number of ReadCleanReq MSHR misses (Count)
system.l2_victimcache.ReadCleanReq.mshrMissLatency::cpu.inst     29433000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2_victimcache.ReadCleanReq.mshrMissLatency::cpu.data     25335000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2_victimcache.ReadCleanReq.mshrMissLatency::total     54768000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2_victimcache.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2_victimcache.ReadCleanReq.mshrMissRate::cpu.data     0.851670                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2_victimcache.ReadCleanReq.mshrMissRate::total     0.899400                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2_victimcache.ReadCleanReq.avgMshrMissLatency::cpu.inst 60937.888199                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2_victimcache.ReadCleanReq.avgMshrMissLatency::cpu.data 29221.453287                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2_victimcache.ReadCleanReq.avgMshrMissLatency::total 40568.888889                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2_victimcache.ReadExReq.hits::cpu.data          289                       # number of ReadExReq hits (Count)
system.l2_victimcache.ReadExReq.hits::total          289                       # number of ReadExReq hits (Count)
system.l2_victimcache.ReadExReq.misses::cpu.data         3030                       # number of ReadExReq misses (Count)
system.l2_victimcache.ReadExReq.misses::total         3030                       # number of ReadExReq misses (Count)
system.l2_victimcache.ReadExReq.missLatency::cpu.data     70750000                       # number of ReadExReq miss ticks (Tick)
system.l2_victimcache.ReadExReq.missLatency::total     70750000                       # number of ReadExReq miss ticks (Tick)
system.l2_victimcache.ReadExReq.accesses::cpu.data         3319                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2_victimcache.ReadExReq.accesses::total         3319                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2_victimcache.ReadExReq.missRate::cpu.data     0.912926                       # miss rate for ReadExReq accesses (Ratio)
system.l2_victimcache.ReadExReq.missRate::total     0.912926                       # miss rate for ReadExReq accesses (Ratio)
system.l2_victimcache.ReadExReq.avgMissLatency::cpu.data 23349.834983                       # average ReadExReq miss latency ((Tick/Count))
system.l2_victimcache.ReadExReq.avgMissLatency::total 23349.834983                       # average ReadExReq miss latency ((Tick/Count))
system.l2_victimcache.ReadExReq.mshrMisses::cpu.data         3030                       # number of ReadExReq MSHR misses (Count)
system.l2_victimcache.ReadExReq.mshrMisses::total         3030                       # number of ReadExReq MSHR misses (Count)
system.l2_victimcache.ReadExReq.mshrMissLatency::cpu.data     70749996                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2_victimcache.ReadExReq.mshrMissLatency::total     70749996                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2_victimcache.ReadExReq.mshrMissRate::cpu.data     0.912926                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2_victimcache.ReadExReq.mshrMissRate::total     0.912926                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2_victimcache.ReadExReq.avgMshrMissLatency::cpu.data 23349.833663                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2_victimcache.ReadExReq.avgMshrMissLatency::total 23349.833663                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2_victimcache.UpgradeReq.misses::cpu.data           31                       # number of UpgradeReq misses (Count)
system.l2_victimcache.UpgradeReq.misses::total           31                       # number of UpgradeReq misses (Count)
system.l2_victimcache.UpgradeReq.accesses::cpu.data           31                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2_victimcache.UpgradeReq.accesses::total           31                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2_victimcache.UpgradeReq.missRate::cpu.data            1                       # miss rate for UpgradeReq accesses (Ratio)
system.l2_victimcache.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
system.l2_victimcache.UpgradeReq.mshrMisses::cpu.data           31                       # number of UpgradeReq MSHR misses (Count)
system.l2_victimcache.UpgradeReq.mshrMisses::total           31                       # number of UpgradeReq MSHR misses (Count)
system.l2_victimcache.UpgradeReq.mshrMissLatency::cpu.data       307971                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2_victimcache.UpgradeReq.mshrMissLatency::total       307971                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2_victimcache.UpgradeReq.mshrMissRate::cpu.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2_victimcache.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2_victimcache.UpgradeReq.avgMshrMissLatency::cpu.data  9934.548387                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2_victimcache.UpgradeReq.avgMshrMissLatency::total  9934.548387                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2_victimcache.WritebackClean.hits::writebacks          894                       # number of WritebackClean hits (Count)
system.l2_victimcache.WritebackClean.hits::total          894                       # number of WritebackClean hits (Count)
system.l2_victimcache.WritebackClean.accesses::writebacks          894                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2_victimcache.WritebackClean.accesses::total          894                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2_victimcache.WritebackDirty.hits::writebacks         3196                       # number of WritebackDirty hits (Count)
system.l2_victimcache.WritebackDirty.hits::total         3196                       # number of WritebackDirty hits (Count)
system.l2_victimcache.WritebackDirty.accesses::writebacks         3196                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2_victimcache.WritebackDirty.accesses::total         3196                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2_victimcache.power_state.pwrStateResidencyTicks::UNDEFINED    292356000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2_victimcache.tags.tagsInUse         1.626168                       # Average ticks per tags in use ((Tick/Count))
system.l2_victimcache.tags.totalRefs             4534                       # Total number of references to valid blocks. (Count)
system.l2_victimcache.tags.sampledRefs           4090                       # Sample count of references to valid blocks. (Count)
system.l2_victimcache.tags.avgRefs           1.108557                       # Average number of references to valid blocks. ((Count/Count))
system.l2_victimcache.tags.warmupTick        49744000                       # The tick when the warmup percentage was hit. (Tick)
system.l2_victimcache.tags.occupancies::writebacks     1.626168                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2_victimcache.tags.avgOccs::writebacks     0.813084                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2_victimcache.tags.avgOccs::total     0.813084                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2_victimcache.tags.occupanciesTaskId::1024            2                       # Occupied blocks per task id (Count)
system.l2_victimcache.tags.ageTaskId_1024::0            2                       # Occupied blocks per task id, per block age (Count)
system.l2_victimcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2_victimcache.tags.tagAccesses          22446                       # Number of tag accesses (Count)
system.l2_victimcache.tags.dataAccesses         22446                       # Number of data accesses (Count)
system.l2_victimcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    292356000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.transDist::ReadResp                 1941                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty           7516                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackClean           6769                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict                237                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeReq                 30                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeResp                30                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq                4048                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp               4048                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq            1941                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port         1203                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port        16339                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                    17542                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port        30912                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port       689472                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                    720384                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                              9018                       # Total snoops (Count)
system.l2bus.snoopTraffic                      577152                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples               15037                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.326328                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.468885                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                     10130     67.37%     67.37% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                      4907     32.63%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total                 15037                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED    292356000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy             22057000                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.1                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             1449000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy            16548000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.1                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests           11523                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests         5534                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops              4907                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops         4907                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.data              1168                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total                 1168                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.data             1168                       # number of overall hits (Count)
system.l2cache.overallHits::total                1168                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst             483                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data            4338                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total               4821                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst            483                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data           4338                       # number of overall misses (Count)
system.l2cache.overallMisses::total              4821                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst     49719000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data    278592000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total     328311000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst     49719000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data    278592000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total    328311000                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst           483                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data          5506                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total             5989                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst          483                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data         5506                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total            5989                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst             1                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.787868                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.804976                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst            1                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.787868                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.804976                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 102937.888199                       # average overall miss latency ((Cycle/Count))
system.l2cache.demandAvgMissLatency::cpu.data 64221.300138                       # average overall miss latency ((Cycle/Count))
system.l2cache.demandAvgMissLatency::total 68100.186683                       # average overall miss latency ((Cycle/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 102937.888199                       # average overall miss latency ((Cycle/Count))
system.l2cache.overallAvgMissLatency::cpu.data 64221.300138                       # average overall miss latency ((Cycle/Count))
system.l2cache.overallAvgMissLatency::total 68100.186683                       # average overall miss latency ((Cycle/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks            8910                       # number of writebacks (Count)
system.l2cache.writebacks::total                 8910                       # number of writebacks (Count)
system.l2cache.demandMshrMisses::cpu.inst          483                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data         4338                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total           4821                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst          483                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data         4338                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total          4821                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     40059000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data    191816016                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total    231875016                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     40059000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data    191816016                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total    231875016                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.787868                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.804976                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.787868                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.804976                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 82937.888199                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 44217.615491                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.demandAvgMshrMissLatency::total 48096.871189                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 82937.888199                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 44217.615491                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.overallAvgMshrMissLatency::total 48096.871189                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.replacements                      4090                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks          237                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total          237                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.ReadExReq.hits::cpu.data           728                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total              728                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data         3320                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total           3320                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data    210409000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total    210409000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data         4048                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total         4048                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.820158                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.820158                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 63376.204819                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 63376.204819                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data         3320                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total         3320                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data    143996013                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total    143996013                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.820158                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.820158                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 43372.293072                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 43372.293072                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.data          440                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total          440                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst          483                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data         1018                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total         1501                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst     49719000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data     68183000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total    117902000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst          483                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data         1458                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total         1941                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.698217                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.773313                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 102937.888199                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 66977.406680                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 78548.967355                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst          483                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data         1018                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total         1501                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst     40059000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data     47820003                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total     87879003                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.698217                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.773313                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 82937.888199                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 46974.462672                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 58546.970686                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.UpgradeReq.misses::cpu.data           30                       # number of UpgradeReq misses (Count)
system.l2cache.UpgradeReq.misses::total            30                       # number of UpgradeReq misses (Count)
system.l2cache.UpgradeReq.accesses::cpu.data           30                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.UpgradeReq.accesses::total           30                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.UpgradeReq.missRate::cpu.data            1                       # miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.mshrMisses::cpu.data           30                       # number of UpgradeReq MSHR misses (Count)
system.l2cache.UpgradeReq.mshrMisses::total           30                       # number of UpgradeReq MSHR misses (Count)
system.l2cache.UpgradeReq.mshrMissLatency::cpu.data       930028                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2cache.UpgradeReq.mshrMissLatency::total       930028                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2cache.UpgradeReq.mshrMissRate::cpu.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.avgMshrMissLatency::cpu.data 31000.933333                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2cache.UpgradeReq.avgMshrMissLatency::total 31000.933333                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackClean.hits::writebacks         1051                       # number of WritebackClean hits (Count)
system.l2cache.WritebackClean.hits::total         1051                       # number of WritebackClean hits (Count)
system.l2cache.WritebackClean.accesses::writebacks         1051                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2cache.WritebackClean.accesses::total         1051                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.hits::writebacks         4216                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total         4216                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks         4216                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total         4216                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED    292356000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse                6.552665                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                    6436                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                  5266                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  1.222180                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick               48957000                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks     6.552665                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.001600                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.001600                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024            8                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0               8                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024     0.001953                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses                 97450                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses                97450                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    292356000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples        48.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples       483.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples       283.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000014076000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds             1                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds             1                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                 5297                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                  15                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                         4376                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                        3748                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       4376                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                      3748                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                    3610                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                   3700                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.10                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.33                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                   4376                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                  3748                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                      507                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                      196                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                       53                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                       10                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples            1                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean             696                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean     696.000000                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev            nan                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::672-703            1    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total              1                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples            1                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean              16                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.000000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev            nan                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                 1    100.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total              1                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                   231040                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   280064                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                239872                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               957955369.48104358                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               820479141.86813331                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                      292234000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       35971.69                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        30912                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data        18112                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks         1024                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 105734104.995279714465                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 61951866.901996195316                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 3502579.047462682240                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst          483                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data         3893                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks         3748                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     14294252                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data     11116517                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks    102246000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     29594.72                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data      2855.51                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks     27280.15                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        30912                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data       249152                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          280064                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        30912                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        30912                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks       185920                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total       185920                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst           483                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data          3893                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total             4376                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks         2905                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total            2905                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst       105734105                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       852221264                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          957955369                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst    105734105                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total      105734105                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks    635937008                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         635937008                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks    635937008                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst      105734105                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      852221264                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1593892378                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                   766                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                   16                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0            36                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1            71                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           114                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           100                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4           135                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5            33                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6            39                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7             6                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8            10                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9            81                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10           33                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11           22                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12           12                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13            9                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14           16                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15           49                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4            16                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                 11048269                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat                3830000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat            25410769                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 14423.33                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            33173.33                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                  519                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                   1                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             67.75                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate             6.25                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples          252                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   188.698413                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   120.440703                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   233.683181                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          137     54.37%     54.37% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255           61     24.21%     78.57% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383           19      7.54%     86.11% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511           10      3.97%     90.08% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639            5      1.98%     92.06% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767            5      1.98%     94.05% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895            3      1.19%     95.24% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023            3      1.19%     96.43% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151            9      3.57%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total          252                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                  49024                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten                1024                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               167.685972                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 3.502579                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     1.34                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 1.31                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.03                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                66.50                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED    292356000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy          1513680                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy           789360                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy         3812760                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy          83520                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 22741680.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy     32257440                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy     85100640                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      146299080                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    500.414153                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    220582003                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF      9620000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT     62153997                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy           357000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy           166980                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy         1656480                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 22741680.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy     26075790                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy     90306240                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      141304170                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    483.329126                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    234546508                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF      9620000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT     48189492                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED    292356000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                1350                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          2905                       # Transaction distribution (Count)
system.membus.transDist::WritebackClean           843                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               237                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                35                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               3026                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              3026                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq            1350                       # Transaction distribution (Count)
system.membus.pktCount_system.l2_victimcache.mem_side_port::system.mem_ctrl.port        12772                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2_victimcache.mem_side_port::total        12772                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   12772                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2_victimcache.mem_side_port::system.mem_ctrl.port       519936                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2_victimcache.mem_side_port::total       519936                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   519936                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               4411                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     4411    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 4411                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    292356000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy            31575804                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy           22136745                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           8396                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         4020                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
