vcs -full64 -l fa\_comp.log -sverilog +v2k +vcs+lic+wait +vcs+flush+all -debug_access+all -kdb -debug_report -top fa_tb -o fa\_simv -ntb_opts uvm-ieee-2020-2.0 +define+UVM_OBJECT_MUST_HAVE_CONSTRUCTOR -file /home/user17/qylim/repo/own/work/w3.1/uvm_labs/lab19/design/fa.f -timescale=1ns/1ps -cm line+tgl+cond+fsm+branch+assert -assert enable_diag
fa\_simv -l fa\_sim.log +UVM_NO_RELNOTES -cm line+tgl+cond+fsm+branch+assert -assert summary +UVM_TESTNAME=fa_test_r
