[{"name":"高得畬","email":"kao_deyu@yahoo.com","latestUpdate":"2015-08-23 13:20:52","objective":"*Memories\n    -Sequential Machines\n    -Memory devices: Latch &amp; FF\n    -RAM &amp; ROM\n    -DFT, MEM BIST\n    -State assignment\n*Packaging\n*ALU design\n    -Adders\n    -Multiplier\n*Backend Design\n    -APR\n    -Special Net\n    -Misc.\n*Architecture\n*Examples","schedule":"01. 09/17/15 Chapter 5 (Memory types, Set-up &amp; hold time)\n02. 09/24/15 Chapter 5 (Memory devices: Latch, FF, &amp; ROM)\n03. 10/01/15 Chapter 5 (Memory devices: RAM , Clock skew) \n04. 10/08/15 Chapter 5 (Memory timing and clock, Testing)\n05. 10/15/15 Chapter 5 (Sequential machine, State graph)\n06. 10/22/15 (QZ1) Packaging (Packaging flow)\n07. 10/29/15 Packaging (Relibility)\n08. 11/05/15 Midterm Examination \n09. 11/12/15 Exam review , Chapter 6 (ALU, adder)\n10. 11/19/15 Chapter 6 (Multiplier)\n11. 11/26/15 Chapter 7 (Placement)\n12. 12/03/15 Chapter 7 (Routing, Special nets)\n13. 12/10/15 Chapter 7 (Misc before TO)\n14. 12/17/15 Chapter 8 (Architecture)\n15. 12/24/15 (QZ2) Chapter 8 (Architecture)\n16. 12/31/16 Chapter 9  (Example)\n17. 01/07/16 Final Examination\n18. 01/14/16 Exam review, What’s Next?","scorePolicy":"Two quizzes 30% (15% for each)\nMidterm 35%\nFinal 35%","materials":"Textbook: \nModern VLSI Design \nSystem-on-Chip Design, \nThird edition, Prentice Hall, \nby: Wayne Wolf\n\nReferences:\nEmbedded Systems Design: A Unified Hardware / Software Introduction, \n Vahid / Givargis \n\nRabaey’s Digital Integrated Circuits, J. Rabaey et al.]\n\nClass Notes:\nhttp://www.cc.ntut.edu.tw/~dkao/","foreignLanguageTextbooks":false}]
