{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1632067746390 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632067746390 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 19 09:09:05 2021 " "Processing started: Sun Sep 19 09:09:05 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632067746390 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1632067746390 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta bts_ddr3_x32 -c bts_ddr3_x32 " "Command: quartus_sta bts_ddr3_x32 -c bts_ddr3_x32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1632067746390 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1632067746530 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1632067755863 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1632067755863 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632067755903 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632067755903 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632067761799 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632067761799 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632067761799 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632067761799 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632067761799 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632067761799 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632067761799 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632067761799 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632067761799 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632067761799 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632067761799 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632067761799 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632067761799 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632067761799 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632067761799 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632067761799 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632067761799 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632067761799 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632067761799 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632067761799 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632067761799 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632067761799 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632067761799 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632067761799 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632067761799 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632067761799 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1632067761799 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632067761799 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1632067761799 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_2mu1 " "Entity dcfifo_2mu1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe8\|dffe9a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632067761799 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632067761799 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1632067761799 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_h802 " "Entity dcfifo_h802" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632067761799 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632067761799 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1632067761799 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_ocu1 " "Entity dcfifo_ocu1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ve9:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ve9:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632067761799 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632067761799 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1632067761799 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_q302 " "Entity dcfifo_q302" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1f9:dffpipe13\|dffe14a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1f9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632067761799 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_0f9:dffpipe10\|dffe11a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_0f9:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632067761799 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1632067761799 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632067761799 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632067761799 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1632067761799 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1632067761799 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1632067761799 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 *ws_dgrp\|dffpipe_se9:dffpipe8\|dffe9a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): *ws_dgrp\|dffpipe_se9:dffpipe8\|dffe9a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1632067762483 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "C:/intelFPGA/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1632067762484 ""}  } { { "C:/intelFPGA/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1632067762484 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 *rs_dgwp\|dffpipe_re9:dffpipe5\|dffe6a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): *rs_dgwp\|dffpipe_re9:dffpipe5\|dffe6a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1632067762489 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "C:/intelFPGA/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1632067762489 ""}  } { { "C:/intelFPGA/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1632067762489 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1632067762493 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "C:/intelFPGA/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1632067762493 ""}  } { { "C:/intelFPGA/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1632067762493 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1632067762498 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "C:/intelFPGA/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1632067762498 ""}  } { { "C:/intelFPGA/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1632067762498 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 *ws_dgrp\|dffpipe_ve9:dffpipe9\|dffe10a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): *ws_dgrp\|dffpipe_ve9:dffpipe9\|dffe10a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1632067762502 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "C:/intelFPGA/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1632067762503 ""}  } { { "C:/intelFPGA/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1632067762503 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 *rs_dgwp\|dffpipe_ue9:dffpipe6\|dffe7a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): *rs_dgwp\|dffpipe_ue9:dffpipe6\|dffe7a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1632067762507 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "C:/intelFPGA/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1632067762507 ""}  } { { "C:/intelFPGA/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA/18.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1632067762507 ""}
{ "Info" "ISTA_SDC_FOUND" "bts_ddr3_x32.out.sdc " "Reading SDC File: 'bts_ddr3_x32.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1632067762508 ""}
{ "Info" "ISTA_SDC_FOUND" "q_sys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'q_sys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1632067762518 ""}
{ "Info" "ISTA_SDC_FOUND" "q_sys/synthesis/submodules/q_sys_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'q_sys/synthesis/submodules/q_sys_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1632067762733 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clkintop_100_p " "Node: clkintop_100_p was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register q_sys:inst9\|q_sys_out_port_ctrl:out_port_ctrl\|data_out\[6\] clkintop_100_p " "Register q_sys:inst9\|q_sys_out_port_ctrl:out_port_ctrl\|data_out\[6\] is being clocked by clkintop_100_p" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1632067763052 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1632067763052 "|Nios_ddr3_ver1|clkintop_100_p"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "q_sys:inst9\|q_sys_out_port_ctrl:out_port_ctrl\|data_out\[0\] " "Node: q_sys:inst9\|q_sys_out_port_ctrl:out_port_ctrl\|data_out\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ec_prod_sum_test10:inst\|fifo_ec_correct_digits:b2v_inst5\|twoclksync:inst1\|a_trig_ff q_sys:inst9\|q_sys_out_port_ctrl:out_port_ctrl\|data_out\[0\] " "Register ec_prod_sum_test10:inst\|fifo_ec_correct_digits:b2v_inst5\|twoclksync:inst1\|a_trig_ff is being clocked by q_sys:inst9\|q_sys_out_port_ctrl:out_port_ctrl\|data_out\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1632067763052 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1632067763052 "|Nios_ddr3_ver1|q_sys:inst9|q_sys_out_port_ctrl:out_port_ctrl|data_out[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "q_sys:inst9\|q_sys_out_port_ctrl:out_port_ctrl\|data_out\[3\] " "Node: q_sys:inst9\|q_sys_out_port_ctrl:out_port_ctrl\|data_out\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ec_prod_sum_test10:inst\|Ram2port_64_32_2048:b2v_inst16\|altsyncram:altsyncram_component\|altsyncram_dnp1:auto_generated\|ram_block1a17~porta_datain_reg6 q_sys:inst9\|q_sys_out_port_ctrl:out_port_ctrl\|data_out\[3\] " "Register ec_prod_sum_test10:inst\|Ram2port_64_32_2048:b2v_inst16\|altsyncram:altsyncram_component\|altsyncram_dnp1:auto_generated\|ram_block1a17~porta_datain_reg6 is being clocked by q_sys:inst9\|q_sys_out_port_ctrl:out_port_ctrl\|data_out\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1632067763052 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1632067763052 "|Nios_ddr3_ver1|q_sys:inst9|q_sys_out_port_ctrl:out_port_ctrl|data_out[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HSM_CLKIN " "Node: HSM_CLKIN was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register freq_cnt_5:inst5\|freq_cnt_ff\[7\]~DUPLICATE HSM_CLKIN " "Register freq_cnt_5:inst5\|freq_cnt_ff\[7\]~DUPLICATE is being clocked by HSM_CLKIN" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1632067763052 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1632067763052 "|Nios_ddr3_ver1|HSM_CLKIN"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst6\|pll_50_to_375b_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_50_to_375B:inst6\|pll_50_to_375B_0002:pll_50_to_375b_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: inst6\|pll_50_to_375b_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_50_to_375B:inst6\|pll_50_to_375B_0002:pll_50_to_375b_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1632067763258 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1632067763258 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1632067764085 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1632067764085 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst9\|pll_0_50\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: inst9\|pll_0_50\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1632067764133 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst6\|pll_50_to_375b_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst6\|pll_50_to_375b_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1632067764133 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst13\|pll_5_to_300_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 200.000 " "Node: inst13\|pll_5_to_300_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 200.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1632067764133 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1632067764133 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "s_clk (Rise) s_clk (Rise) hold " "From s_clk (Rise) to s_clk (Rise) (hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1632067764133 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1632067764133 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1632067764136 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1632067764272 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1632067765519 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1632067765519 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.768 " "Worst-case setup slack is -1.768" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067765521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067765521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.768             -42.347 f_clk  " "   -1.768             -42.347 f_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067765521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.264               0.000 s_clk  " "    3.264               0.000 s_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067765521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.295               0.000 altera_reserved_tck  " "   11.295               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067765521 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632067765521 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.207 " "Worst-case hold slack is 0.207" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067765794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067765794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.207               0.000 altera_reserved_tck  " "    0.207               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067765794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.220               0.000 s_clk  " "    0.220               0.000 s_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067765794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.266               0.000 f_clk  " "    0.266               0.000 f_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067765794 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632067765794 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.259 " "Worst-case recovery slack is -2.259" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067765928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067765928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.259           -1186.775 f_clk  " "   -2.259           -1186.775 f_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067765928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.106               0.000 s_clk  " "    3.106               0.000 s_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067765928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.691               0.000 altera_reserved_tck  " "   14.691               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067765928 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632067765928 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.496 " "Worst-case removal slack is 0.496" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067766045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067766045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.496               0.000 s_clk  " "    0.496               0.000 s_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067766045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.514               0.000 altera_reserved_tck  " "    0.514               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067766045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.983               0.000 f_clk  " "    4.983               0.000 f_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067766045 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632067766045 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.501 " "Worst-case minimum pulse width slack is 1.501" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067766094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067766094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.501               0.000 f_clk  " "    1.501               0.000 f_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067766094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.013               0.000 s_clk  " "    3.013               0.000 s_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067766094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.357               0.000 altera_reserved_tck  " "   15.357               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067766094 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632067766094 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1632067766095 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 22 synchronizer chains. " "Report Metastability: Found 22 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632067766797 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632067766797 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 22 " "Number of Synchronizer Chains Found: 22" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632067766797 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632067766797 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632067766797 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 17.244 ns " "Worst Case Available Settling Time: 17.244 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632067766797 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632067766797 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632067766797 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 24.1 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 24.1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632067766797 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632067766797 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 330.5 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 330.5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632067766797 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1632067766797 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1632067766827 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1632067766987 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1632067778188 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clkintop_100_p " "Node: clkintop_100_p was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register q_sys:inst9\|q_sys_out_port_ctrl:out_port_ctrl\|data_out\[6\] clkintop_100_p " "Register q_sys:inst9\|q_sys_out_port_ctrl:out_port_ctrl\|data_out\[6\] is being clocked by clkintop_100_p" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1632067781889 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1632067781889 "|Nios_ddr3_ver1|clkintop_100_p"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "q_sys:inst9\|q_sys_out_port_ctrl:out_port_ctrl\|data_out\[0\] " "Node: q_sys:inst9\|q_sys_out_port_ctrl:out_port_ctrl\|data_out\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ec_prod_sum_test10:inst\|fifo_ec_correct_digits:b2v_inst5\|twoclksync:inst1\|a_trig_ff q_sys:inst9\|q_sys_out_port_ctrl:out_port_ctrl\|data_out\[0\] " "Register ec_prod_sum_test10:inst\|fifo_ec_correct_digits:b2v_inst5\|twoclksync:inst1\|a_trig_ff is being clocked by q_sys:inst9\|q_sys_out_port_ctrl:out_port_ctrl\|data_out\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1632067781889 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1632067781889 "|Nios_ddr3_ver1|q_sys:inst9|q_sys_out_port_ctrl:out_port_ctrl|data_out[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "q_sys:inst9\|q_sys_out_port_ctrl:out_port_ctrl\|data_out\[3\] " "Node: q_sys:inst9\|q_sys_out_port_ctrl:out_port_ctrl\|data_out\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ec_prod_sum_test10:inst\|Ram2port_64_32_2048:b2v_inst16\|altsyncram:altsyncram_component\|altsyncram_dnp1:auto_generated\|ram_block1a17~porta_datain_reg6 q_sys:inst9\|q_sys_out_port_ctrl:out_port_ctrl\|data_out\[3\] " "Register ec_prod_sum_test10:inst\|Ram2port_64_32_2048:b2v_inst16\|altsyncram:altsyncram_component\|altsyncram_dnp1:auto_generated\|ram_block1a17~porta_datain_reg6 is being clocked by q_sys:inst9\|q_sys_out_port_ctrl:out_port_ctrl\|data_out\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1632067781889 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1632067781889 "|Nios_ddr3_ver1|q_sys:inst9|q_sys_out_port_ctrl:out_port_ctrl|data_out[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HSM_CLKIN " "Node: HSM_CLKIN was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register freq_cnt_5:inst5\|freq_cnt_ff\[7\]~DUPLICATE HSM_CLKIN " "Register freq_cnt_5:inst5\|freq_cnt_ff\[7\]~DUPLICATE is being clocked by HSM_CLKIN" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1632067781889 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1632067781889 "|Nios_ddr3_ver1|HSM_CLKIN"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst6\|pll_50_to_375b_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_50_to_375B:inst6\|pll_50_to_375B_0002:pll_50_to_375b_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: inst6\|pll_50_to_375b_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_50_to_375B:inst6\|pll_50_to_375B_0002:pll_50_to_375b_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1632067782092 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1632067782092 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1632067782092 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1632067782092 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst9\|pll_0_50\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: inst9\|pll_0_50\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1632067782139 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst6\|pll_50_to_375b_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst6\|pll_50_to_375b_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1632067782139 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst13\|pll_5_to_300_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 200.000 " "Node: inst13\|pll_5_to_300_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 200.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1632067782139 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1632067782139 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "s_clk (Rise) s_clk (Rise) hold " "From s_clk (Rise) to s_clk (Rise) (hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1632067782139 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1632067782139 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1632067782889 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1632067782889 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.557 " "Worst-case setup slack is -1.557" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067782889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067782889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.557             -37.555 f_clk  " "   -1.557             -37.555 f_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067782889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.303               0.000 s_clk  " "    3.303               0.000 s_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067782889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.590               0.000 altera_reserved_tck  " "   11.590               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067782889 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632067782889 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.055 " "Worst-case hold slack is 0.055" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067783154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067783154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.055               0.000 s_clk  " "    0.055               0.000 s_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067783154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 altera_reserved_tck  " "    0.187               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067783154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.248               0.000 f_clk  " "    0.248               0.000 f_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067783154 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632067783154 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.106 " "Worst-case recovery slack is -2.106" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067783233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067783233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.106           -1046.276 f_clk  " "   -2.106           -1046.276 f_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067783233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.229               0.000 s_clk  " "    3.229               0.000 s_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067783233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.898               0.000 altera_reserved_tck  " "   14.898               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067783233 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632067783233 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.388 " "Worst-case removal slack is 0.388" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067783311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067783311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388               0.000 s_clk  " "    0.388               0.000 s_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067783311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.468               0.000 altera_reserved_tck  " "    0.468               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067783311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.926               0.000 f_clk  " "    4.926               0.000 f_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067783311 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632067783311 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.476 " "Worst-case minimum pulse width slack is 1.476" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067783373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067783373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.476               0.000 f_clk  " "    1.476               0.000 f_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067783373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.070               0.000 s_clk  " "    3.070               0.000 s_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067783373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.284               0.000 altera_reserved_tck  " "   15.284               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067783373 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632067783373 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1632067783373 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 22 synchronizer chains. " "Report Metastability: Found 22 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632067783857 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632067783857 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 22 " "Number of Synchronizer Chains Found: 22" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632067783857 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632067783857 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632067783857 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 17.229 ns " "Worst Case Available Settling Time: 17.229 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632067783857 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632067783857 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632067783857 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.6 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.6" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632067783857 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632067783857 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 330.5 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 330.5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632067783857 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1632067783857 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1632067783889 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1632067784279 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1632067792215 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clkintop_100_p " "Node: clkintop_100_p was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register q_sys:inst9\|q_sys_out_port_ctrl:out_port_ctrl\|data_out\[6\] clkintop_100_p " "Register q_sys:inst9\|q_sys_out_port_ctrl:out_port_ctrl\|data_out\[6\] is being clocked by clkintop_100_p" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1632067795579 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1632067795579 "|Nios_ddr3_ver1|clkintop_100_p"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "q_sys:inst9\|q_sys_out_port_ctrl:out_port_ctrl\|data_out\[0\] " "Node: q_sys:inst9\|q_sys_out_port_ctrl:out_port_ctrl\|data_out\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ec_prod_sum_test10:inst\|fifo_ec_correct_digits:b2v_inst5\|twoclksync:inst1\|a_trig_ff q_sys:inst9\|q_sys_out_port_ctrl:out_port_ctrl\|data_out\[0\] " "Register ec_prod_sum_test10:inst\|fifo_ec_correct_digits:b2v_inst5\|twoclksync:inst1\|a_trig_ff is being clocked by q_sys:inst9\|q_sys_out_port_ctrl:out_port_ctrl\|data_out\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1632067795579 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1632067795579 "|Nios_ddr3_ver1|q_sys:inst9|q_sys_out_port_ctrl:out_port_ctrl|data_out[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "q_sys:inst9\|q_sys_out_port_ctrl:out_port_ctrl\|data_out\[3\] " "Node: q_sys:inst9\|q_sys_out_port_ctrl:out_port_ctrl\|data_out\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ec_prod_sum_test10:inst\|Ram2port_64_32_2048:b2v_inst16\|altsyncram:altsyncram_component\|altsyncram_dnp1:auto_generated\|ram_block1a17~porta_datain_reg6 q_sys:inst9\|q_sys_out_port_ctrl:out_port_ctrl\|data_out\[3\] " "Register ec_prod_sum_test10:inst\|Ram2port_64_32_2048:b2v_inst16\|altsyncram:altsyncram_component\|altsyncram_dnp1:auto_generated\|ram_block1a17~porta_datain_reg6 is being clocked by q_sys:inst9\|q_sys_out_port_ctrl:out_port_ctrl\|data_out\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1632067795579 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1632067795579 "|Nios_ddr3_ver1|q_sys:inst9|q_sys_out_port_ctrl:out_port_ctrl|data_out[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HSM_CLKIN " "Node: HSM_CLKIN was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register freq_cnt_5:inst5\|freq_cnt_ff\[7\]~DUPLICATE HSM_CLKIN " "Register freq_cnt_5:inst5\|freq_cnt_ff\[7\]~DUPLICATE is being clocked by HSM_CLKIN" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1632067795579 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1632067795579 "|Nios_ddr3_ver1|HSM_CLKIN"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst6\|pll_50_to_375b_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_50_to_375B:inst6\|pll_50_to_375B_0002:pll_50_to_375b_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: inst6\|pll_50_to_375b_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_50_to_375B:inst6\|pll_50_to_375B_0002:pll_50_to_375b_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1632067795782 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1632067795782 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1632067795782 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1632067795782 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst9\|pll_0_50\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: inst9\|pll_0_50\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1632067795829 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst6\|pll_50_to_375b_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst6\|pll_50_to_375b_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1632067795829 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst13\|pll_5_to_300_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 200.000 " "Node: inst13\|pll_5_to_300_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 200.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1632067795829 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1632067795829 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "s_clk (Rise) s_clk (Rise) hold " "From s_clk (Rise) to s_clk (Rise) (hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1632067795829 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1632067795829 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.434 " "Worst-case setup slack is 0.434" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067796079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067796079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.434               0.000 f_clk  " "    0.434               0.000 f_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067796079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.777               0.000 s_clk  " "    2.777               0.000 s_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067796079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.805               0.000 altera_reserved_tck  " "   13.805               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067796079 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632067796079 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.088 " "Worst-case hold slack is 0.088" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067796360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067796360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.088               0.000 altera_reserved_tck  " "    0.088               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067796360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.157               0.000 s_clk  " "    0.157               0.000 s_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067796360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164               0.000 f_clk  " "    0.164               0.000 f_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067796360 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632067796360 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1632067796438 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1632067796438 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.211 " "Worst-case recovery slack is -0.211" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067796438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067796438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.211              -1.493 f_clk  " "   -0.211              -1.493 f_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067796438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.772               0.000 s_clk  " "    2.772               0.000 s_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067796438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.878               0.000 altera_reserved_tck  " "   15.878               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067796438 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632067796438 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.208 " "Worst-case removal slack is 0.208" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067796532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067796532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 altera_reserved_tck  " "    0.208               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067796532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.279               0.000 s_clk  " "    0.279               0.000 s_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067796532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.774               0.000 f_clk  " "    3.774               0.000 f_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067796532 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632067796532 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.688 " "Worst-case minimum pulse width slack is 1.688" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067796579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067796579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.688               0.000 f_clk  " "    1.688               0.000 f_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067796579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.165               0.000 s_clk  " "    3.165               0.000 s_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067796579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.978               0.000 altera_reserved_tck  " "   14.978               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067796579 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632067796579 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1632067796579 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 22 synchronizer chains. " "Report Metastability: Found 22 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632067797079 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632067797079 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 22 " "Number of Synchronizer Chains Found: 22" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632067797079 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632067797079 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632067797079 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.542 ns " "Worst Case Available Settling Time: 18.542 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632067797079 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632067797079 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632067797079 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 24.1 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 24.1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632067797079 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632067797079 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 330.5 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 330.5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632067797079 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1632067797079 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1632067797110 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clkintop_100_p " "Node: clkintop_100_p was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register q_sys:inst9\|q_sys_out_port_ctrl:out_port_ctrl\|data_out\[6\] clkintop_100_p " "Register q_sys:inst9\|q_sys_out_port_ctrl:out_port_ctrl\|data_out\[6\] is being clocked by clkintop_100_p" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1632067799389 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1632067799389 "|Nios_ddr3_ver1|clkintop_100_p"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "q_sys:inst9\|q_sys_out_port_ctrl:out_port_ctrl\|data_out\[0\] " "Node: q_sys:inst9\|q_sys_out_port_ctrl:out_port_ctrl\|data_out\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ec_prod_sum_test10:inst\|fifo_ec_correct_digits:b2v_inst5\|twoclksync:inst1\|a_trig_ff q_sys:inst9\|q_sys_out_port_ctrl:out_port_ctrl\|data_out\[0\] " "Register ec_prod_sum_test10:inst\|fifo_ec_correct_digits:b2v_inst5\|twoclksync:inst1\|a_trig_ff is being clocked by q_sys:inst9\|q_sys_out_port_ctrl:out_port_ctrl\|data_out\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1632067799389 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1632067799389 "|Nios_ddr3_ver1|q_sys:inst9|q_sys_out_port_ctrl:out_port_ctrl|data_out[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "q_sys:inst9\|q_sys_out_port_ctrl:out_port_ctrl\|data_out\[3\] " "Node: q_sys:inst9\|q_sys_out_port_ctrl:out_port_ctrl\|data_out\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ec_prod_sum_test10:inst\|Ram2port_64_32_2048:b2v_inst16\|altsyncram:altsyncram_component\|altsyncram_dnp1:auto_generated\|ram_block1a17~porta_datain_reg6 q_sys:inst9\|q_sys_out_port_ctrl:out_port_ctrl\|data_out\[3\] " "Register ec_prod_sum_test10:inst\|Ram2port_64_32_2048:b2v_inst16\|altsyncram:altsyncram_component\|altsyncram_dnp1:auto_generated\|ram_block1a17~porta_datain_reg6 is being clocked by q_sys:inst9\|q_sys_out_port_ctrl:out_port_ctrl\|data_out\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1632067799389 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1632067799389 "|Nios_ddr3_ver1|q_sys:inst9|q_sys_out_port_ctrl:out_port_ctrl|data_out[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HSM_CLKIN " "Node: HSM_CLKIN was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register freq_cnt_5:inst5\|freq_cnt_ff\[7\]~DUPLICATE HSM_CLKIN " "Register freq_cnt_5:inst5\|freq_cnt_ff\[7\]~DUPLICATE is being clocked by HSM_CLKIN" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1632067799389 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1632067799389 "|Nios_ddr3_ver1|HSM_CLKIN"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst6\|pll_50_to_375b_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_50_to_375B:inst6\|pll_50_to_375B_0002:pll_50_to_375b_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: inst6\|pll_50_to_375b_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: pll_50_to_375B:inst6\|pll_50_to_375B_0002:pll_50_to_375b_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1632067799577 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1632067799577 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1632067799592 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1632067799592 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst9\|pll_0_50\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: inst9\|pll_0_50\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1632067799623 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst6\|pll_50_to_375b_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst6\|pll_50_to_375b_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1632067799623 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst13\|pll_5_to_300_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 200.000 " "Node: inst13\|pll_5_to_300_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 200.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1632067799623 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1632067799623 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "s_clk (Rise) s_clk (Rise) hold " "From s_clk (Rise) to s_clk (Rise) (hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1632067799623 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1632067799623 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.532 " "Worst-case setup slack is 0.532" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067799889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067799889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.532               0.000 f_clk  " "    0.532               0.000 f_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067799889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.821               0.000 s_clk  " "    2.821               0.000 s_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067799889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.137               0.000 altera_reserved_tck  " "   14.137               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067799889 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632067799889 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.071 " "Worst-case hold slack is 0.071" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067800155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067800155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.071               0.000 altera_reserved_tck  " "    0.071               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067800155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.103               0.000 s_clk  " "    0.103               0.000 s_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067800155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 f_clk  " "    0.144               0.000 f_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067800155 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632067800155 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1632067800248 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1632067800248 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.016 " "Worst-case recovery slack is -0.016" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067800248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067800248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.016              -0.072 f_clk  " "   -0.016              -0.072 f_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067800248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.830               0.000 s_clk  " "    2.830               0.000 s_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067800248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.024               0.000 altera_reserved_tck  " "   16.024               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067800248 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632067800248 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.190 " "Worst-case removal slack is 0.190" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067800342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067800342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.190               0.000 altera_reserved_tck  " "    0.190               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067800342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.217               0.000 s_clk  " "    0.217               0.000 s_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067800342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.719               0.000 f_clk  " "    3.719               0.000 f_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067800342 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632067800342 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.670 " "Worst-case minimum pulse width slack is 1.670" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067800389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067800389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.670               0.000 f_clk  " "    1.670               0.000 f_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067800389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.188               0.000 s_clk  " "    3.188               0.000 s_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067800389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.026               0.000 altera_reserved_tck  " "   15.026               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632067800389 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632067800389 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1632067800389 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 22 synchronizer chains. " "Report Metastability: Found 22 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632067800873 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632067800873 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 22 " "Number of Synchronizer Chains Found: 22" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632067800873 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632067800873 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632067800873 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.598 ns " "Worst Case Available Settling Time: 18.598 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632067800873 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632067800873 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632067800873 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.6 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.6" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632067800873 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632067800873 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 330.5 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 330.5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1632067800873 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1632067800873 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1632067801810 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1632067801826 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 61 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7097 " "Peak virtual memory: 7097 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632067802513 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 19 09:10:02 2021 " "Processing ended: Sun Sep 19 09:10:02 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632067802513 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:57 " "Elapsed time: 00:00:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632067802513 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:35 " "Total CPU time (on all processors): 00:01:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632067802513 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1632067802513 ""}
