// Seed: 3267185060
module module_0 (
    output uwire id_0,
    output supply1 id_1,
    input uwire id_2,
    input tri id_3,
    output wand id_4,
    output supply1 id_5,
    input wand id_6
    , id_26,
    inout wire id_7,
    output wand id_8,
    output tri1 id_9,
    input tri1 id_10,
    output supply0 id_11,
    output uwire id_12,
    input wand id_13,
    output tri1 id_14,
    input tri1 id_15,
    input wor module_0,
    output wor id_17,
    input uwire id_18,
    input tri1 id_19,
    output supply0 id_20,
    input supply1 id_21,
    output wire id_22,
    input supply1 id_23,
    input supply0 id_24
);
  wire id_27, id_28;
  wire id_29;
  wire id_30;
  wire id_31, id_32;
endmodule
module module_1 (
    input wire id_0,
    output wire id_1,
    input tri id_2,
    input wand id_3,
    inout wand id_4,
    input wand id_5,
    inout supply0 id_6,
    output supply1 id_7,
    input tri id_8,
    output tri0 id_9,
    output tri1 id_10,
    input tri1 id_11,
    output tri0 id_12,
    output wand id_13,
    output supply1 id_14,
    output tri id_15,
    input wire id_16
);
  assign id_15 = 1'b0;
  module_0(
      id_6,
      id_14,
      id_3,
      id_5,
      id_1,
      id_4,
      id_8,
      id_4,
      id_1,
      id_7,
      id_16,
      id_9,
      id_10,
      id_0,
      id_1,
      id_2,
      id_2,
      id_7,
      id_5,
      id_4,
      id_12,
      id_16,
      id_15,
      id_6,
      id_0
  );
endmodule
