$date
	Sun Apr 21 06:44:57 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module DOUBLE_THE_NUMBER_tb $end
$scope module DUT $end
$var wire 1 ! clk $end
$var wire 8 " in0 [7:0] $end
$var wire 8 # out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 #
b0 "
0!
$end
#2
b10 #
b1 "
#4
b1010 #
b101 "
#6
b11111110 #
b11111111 "
#8
