v 20070708 1
C 7200 800 1 0 0 ad7799.sym
{
T 10000 4100 5 10 1 1 0 0 1
refdes=U1
T 7700 4100 5 10 1 1 0 0 1
device=AD7798/9
}
C 4300 7500 1 180 0 hmc1051.sym
{
T 2700 4200 5 10 1 1 180 0 1
refdes=U2
T 3900 4200 5 10 1 1 180 0 1
device=HMC1051
}
C 1500 800 1 0 0 hmc1052.sym
{
T 4400 2900 5 10 1 1 0 0 1
refdes=U3
T 2000 2900 5 10 1 1 0 0 1
device=HMC1052
}
N 5000 1400 6500 1400 4
N 6500 1400 6500 1000 4
N 6500 1000 7200 1000 4
N 1500 2200 900 2200 4
N 900 2200 900 400 4
N 900 400 7000 400 4
N 7000 400 7000 1400 4
N 7000 1400 7200 1400 4
N 5000 2600 6600 2600 4
N 6600 2600 6600 1800 4
N 6600 1800 7200 1800 4
N 1500 1400 1100 1400 4
N 1100 1400 1100 600 4
N 1100 600 6800 600 4
N 6800 600 6800 2200 4
N 6800 2200 7200 2200 4
N 4300 7300 7000 7300 4
N 7000 7300 7000 2600 4
N 7000 2600 7200 2600 4
N 4300 4900 6500 4900 4
N 6500 4900 6500 3000 4
N 6500 3000 7200 3000 4
N 1500 2600 1300 2600 4
N 1300 1800 1500 1800 4
N 1300 1800 1300 3500 4
N 1300 3500 5500 3500 4
N 5000 1000 5700 1000 4
N 5700 6500 4300 6500 4
C 13000 1700 1 90 0 resistor-1.sym
{
T 12700 1900 5 10 1 1 90 0 1
refdes=R1
T 13100 2000 5 10 1 1 0 0 1
value=100K
T 13000 1700 5 10 0 0 0 0 1
footprint=603
}
C 13000 700 1 90 0 resistor-1.sym
{
T 12700 900 5 10 1 1 90 0 1
refdes=R2
T 13100 1000 5 10 1 1 0 0 1
value=10k
T 13000 700 5 10 0 0 0 0 1
footprint=603
}
N 10700 2600 12900 2600 4
N 12900 1700 12900 1600 4
N 12400 1600 12400 1000 4
N 12400 1000 10700 1000 4
N 10700 2200 11100 2200 4
N 11100 1400 11100 2200 4
N 10700 1800 10900 1800 4
N 10900 1800 10900 5700 4
C 16200 2900 1 0 0 ATmega644.sym
{
T 19000 7600 5 10 1 1 0 6 1
refdes=U4
}
C 8100 7700 1 0 0 sca3000.sym
{
T 10900 11500 5 10 1 1 0 0 1
refdes=U5
T 8600 11500 5 10 1 1 0 0 1
device=SCA3000
}
N 11600 8700 16300 8700 4
N 16300 9100 11600 9100 4
N 16300 8300 11600 8300 4
N 7200 3800 7200 4700 4
N 7200 4700 12600 4700 4
N 12600 4700 12600 8300 4
N 10700 3400 12900 3400 4
N 12900 3400 12900 8700 4
N 10700 3800 13200 3800 4
N 13200 3800 13200 9100 4
N 6600 12000 6600 8300 4
N 6600 8300 8100 8300 4
N 11600 10300 12100 10300 4
N 12100 9900 11600 9900 4
N 8100 9900 7800 9900 4
N 7800 9900 7800 9500 4
N 7800 9500 8100 9500 4
C 12000 9600 1 0 0 gnd-1.sym
C 7700 9200 1 0 0 gnd-1.sym
C 11000 1100 1 0 0 gnd-1.sym
C 14700 6800 1 0 0 gnd-1.sym
N 11600 9500 13400 9500 4
N 8100 9100 8100 8700 4
C 3200 9700 1 0 0 irf7509.sym
{
T 5200 11400 5 10 1 1 0 0 1
refdes=U6
T 3600 11400 5 10 1 1 0 0 1
device=IRF7509
}
C 2200 10800 1 0 0 gnd-1.sym
C 5900 8600 1 90 0 capacitor-1.sym
{
T 5400 8800 5 10 1 1 90 0 1
refdes=C1
T 5000 8800 5 10 0 0 90 0 1
symversion=0.1
T 5900 8600 5 10 1 1 90 0 1
value=.1uF
T 5900 8600 5 10 0 0 0 0 1
footprint=603
}
C 4900 1500 1 0 0 gnd-1.sym
C 4400 6600 1 0 0 gnd-1.sym
N 8100 10300 7800 10300 4
N 7800 10300 7800 12200 4
C 1200 10000 1 0 0 vcc-1.sym
C 2900 10200 1 90 0 capacitor-1.sym
{
T 2500 10400 5 10 1 1 90 0 1
refdes=C2
T 2000 10400 5 10 0 0 90 0 1
symversion=0.1
T 3100 10500 5 10 1 1 180 0 1
value=1uF
T 2900 10200 5 10 0 0 0 0 1
footprint=603
}
C 2700 10100 1 180 0 resistor-1.sym
{
T 2300 9900 5 10 1 1 180 0 1
refdes=R3
T 2400 10300 5 10 1 1 180 0 1
value=200
T 2700 10100 5 10 0 1 90 0 1
footprint=603
}
N 5700 1000 5700 8600 4
N 5700 11100 5700 9500 4
N 3200 11100 2300 11100 4
N 1800 10000 1400 10000 4
N 2700 10000 2700 10200 4
N 2700 10200 3200 10200 4
N 3200 10200 3200 10300 4
N 3200 10700 3100 10700 4
N 3100 9900 3200 9900 4
N 3100 9900 3100 12400 4
N 12300 11800 12300 6500 4
N 12300 6500 6800 6500 4
N 6800 3400 6800 6500 4
N 6800 3400 7200 3400 4
N 7800 12200 17800 12200 4
N 17800 12200 17800 11600 4
N 6600 12000 18600 12000 4
N 15800 7500 16300 7500 4
C 7400 8700 1 90 0 capacitor-1.sym
{
T 6900 8900 5 10 1 1 90 0 1
refdes=C3
T 6500 8900 5 10 0 0 90 0 1
symversion=0.1
T 7400 8800 5 10 1 1 90 0 1
value=1uF
T 7400 8700 5 10 0 0 0 0 1
footprint=603
}
C 13000 9600 1 90 0 capacitor-1.sym
{
T 12500 9800 5 10 1 1 90 0 1
refdes=C4
T 12100 9800 5 10 0 0 90 0 1
symversion=0.1
T 13000 9600 5 10 1 1 90 0 1
value=1uF
T 13000 9600 5 10 0 0 0 0 1
footprint=603
}
N 7200 9600 7800 9600 4
N 7200 8700 8100 8700 4
N 12100 10500 12800 10500 4
C 15800 4700 1 0 0 gnd-1.sym
N 14500 9800 14500 9100 4
N 4300 6900 4500 6900 4
N 4300 5700 10900 5700 4
N 5000 2200 5500 2200 4
N 5500 2200 5500 5700 4
C 12800 300 1 0 0 gnd-1.sym
N 10700 1400 12100 1400 4
N 12900 600 12900 700 4
C 11900 3000 1 0 0 vcc-1.sym
C 4400 5300 1 0 0 vcc-1.sym
C 1200 1000 1 0 0 vcc-1.sym
N 1400 1000 1500 1000 4
N 4600 5300 4300 5300 4
N 10700 3000 12100 3000 4
N 21700 6700 22300 6700 4
C 14100 9300 1 0 0 gnd-1.sym
N 14200 9600 14200 9800 4
N 12800 9600 12800 9500 4
N 12100 9900 12100 10500 4
N 18600 11600 18600 12000 4
C 17900 1200 1 90 0 input-2.sym
{
T 17700 1200 5 10 0 0 90 0 1
net=charge:1
T 17800 1600 5 10 1 1 90 7 1
value=Charge
}
C 7600 8700 1 0 0 vcc-1.sym
N 14800 7100 16300 7100 4
C 16200 6200 1 90 0 crystal-1.sym
{
T 15700 6400 5 10 0 0 90 0 1
device=CRYSTAL
T 15900 6400 5 10 1 1 90 0 1
refdes=U7
T 15500 6400 5 10 0 0 90 0 1
symversion=0.1
T 16200 6200 5 10 0 0 0 0 1
footprint=crystal
}
C 15100 6700 1 0 0 capacitor-1.sym
{
T 15300 7400 5 10 0 0 0 0 1
device=CAPACITOR
T 15300 7200 5 10 1 1 0 0 1
refdes=C5
T 15300 7600 5 10 0 0 0 0 1
footprint=603
T 15300 7600 5 10 0 0 0 0 1
symversion=0.1
}
C 15100 6000 1 0 0 capacitor-1.sym
{
T 15300 6700 5 10 0 0 0 0 1
device=CAPACITOR
T 15300 6500 5 10 1 1 0 0 1
refdes=C6
T 15300 6900 5 10 0 0 0 0 1
footprint=603
T 15300 6900 5 10 0 0 0 0 1
symversion=0.1
}
N 16000 6900 16300 6900 4
N 16300 6900 16300 6700 4
N 16000 6200 16300 6200 4
N 16300 6200 16300 6300 4
N 15100 6200 15100 7100 4
C 13200 9500 1 0 0 vcc-1.sym
C 15600 7500 1 0 0 vcc-1.sym
N 16300 5100 16300 2600 4
N 17400 2600 17400 3000 4
N 3100 12400 17400 12400 4
N 18200 11600 18200 11800 4
N 12300 11800 18200 11800 4
C 22000 7800 1 0 0 io-1.sym
{
T 22900 8000 5 10 0 0 0 0 1
net=LCDD7:1
T 22900 7900 5 10 1 1 0 1 1
value=LCDD7
}
C 18100 2600 1 270 0 output-2.sym
{
T 18300 1700 5 10 0 0 270 0 1
net=LCDVO:1
T 18200 1700 5 10 1 1 270 1 1
value=LCDVO
}
C 22000 8200 1 0 0 io-1.sym
{
T 22900 8400 5 10 0 0 0 0 1
net=LCDD6:1
T 22900 8300 5 10 1 1 0 1 1
value=LCDD6
}
C 22000 8600 1 0 0 io-1.sym
{
T 22900 8800 5 10 0 0 0 0 1
net=LCDD5:1
T 22900 8700 5 10 1 1 0 1 1
value=LCDD5
}
C 22000 9000 1 0 0 io-1.sym
{
T 22900 9200 5 10 0 0 0 0 1
net=LCDD4:1
T 22900 9100 5 10 1 1 0 1 1
value=LCDD4
}
N 21700 9100 22000 9100 4
N 21700 8700 22000 8700 4
N 21700 8300 22000 8300 4
N 21700 7900 22000 7900 4
C 22000 5400 1 0 0 output-2.sym
{
T 22900 5600 5 10 0 0 0 0 1
net=LCDR/W:1
T 22900 5500 5 10 1 1 0 1 1
value=LCDR/W
}
C 22000 5000 1 0 0 output-2.sym
{
T 22900 5200 5 10 0 0 0 0 1
net=LCDRS:1
T 22900 5100 5 10 1 1 0 1 1
value=LCDRS
}
C 21000 11800 1 0 0 output-2.sym
{
T 21900 12000 5 10 0 0 0 0 1
net=LCDE:1
T 21900 11900 5 10 1 1 0 1 1
value=LCDE
}
N 21700 5500 22000 5500 4
N 21700 5100 22000 5100 4
C 14000 6100 1 180 1 connector4-1.sym
{
T 14000 4700 5 10 1 1 180 6 1
refdes=CONN1
T 14000 6100 5 10 0 0 180 6 1
footprint=CONNECTOR 4 1
}
C 15700 5300 1 0 0 vcc-1.sym
N 15700 5900 16300 5900 4
N 15900 5300 15700 5300 4
N 15700 5000 15900 5000 4
N 15700 5600 16300 5600 4
N 16300 5600 16300 5500 4
N 21000 11900 21000 11600 4
C 11900 2300 1 270 0 capacitor-1.sym
{
T 11700 2000 5 10 1 1 0 0 1
refdes=C7
T 12800 2100 5 10 0 0 270 0 1
symversion=0.1
T 11800 1600 5 10 1 1 0 0 1
value=1uF
T 11900 2300 5 10 0 0 0 0 1
footprint=603
}
N 12100 2300 12100 2600 4
N 12100 2600 12100 3000 4
C 16900 2600 1 270 0 output-2.sym
{
T 17100 1700 5 10 0 0 270 0 1
net=USBDETECT:1
T 17600 2400 5 10 0 0 270 0 1
device=none
T 17000 600 5 10 1 1 90 1 1
value=USB detect
}
N 17000 3000 17000 2600 4
C 22300 5800 1 90 0 crystal-1.sym
{
T 21800 6000 5 10 0 0 90 0 1
device=CRYSTAL
T 22000 6000 5 10 1 1 90 0 1
refdes=U8
T 21600 6000 5 10 0 0 90 0 1
symversion=0.1
T 22300 5800 5 10 0 0 0 0 1
footprint=xtal
}
N 21700 5900 21700 5800 4
N 21700 5800 22200 5800 4
N 21700 6300 21700 6500 4
N 21700 6500 22200 6500 4
N 17800 2600 17800 3000 4
N 14800 9800 14800 8700 4
N 15100 9800 15100 8300 4
N 15400 9800 15400 7900 4
N 15400 7900 16300 7900 4
C 15600 11500 1 90 1 connector5-1.sym
{
T 14100 9700 5 10 0 0 90 6 1
device=CONNECTOR_5
T 13900 11400 5 10 1 1 90 6 1
refdes=CONN2
T 15600 11500 5 10 0 0 0 0 1
footprint=CONNECTOR 5 1
}
N 18200 2600 18200 3000 4
N 17400 11600 17400 12400 4
C 23700 6800 1 180 0 input-2.sym
{
T 23700 6600 5 10 0 0 180 0 1
net=BATT+:1
T 23200 6700 5 10 1 1 180 7 1
value=Batt+
}
C 19600 11800 1 0 0 vcc-1.sym
N 19800 11800 19800 11600 4
C 22300 13100 1 180 0 connector2-1.sym
{
T 22100 12100 5 10 0 0 180 0 1
device=CONNECTOR_2
T 22300 12300 5 10 1 1 180 0 1
refdes=CONN3
T 22300 13100 5 10 0 0 0 0 1
footprint=CONNECTOR 2 1
}
N 20600 12600 20600 11600 4
C 20400 13100 1 0 0 vcc-1.sym
N 20600 12900 20600 13100 4
C 20100 13200 1 270 0 input-2.sym
{
T 20300 13200 5 10 0 0 270 0 1
net=BATT+:1
T 20200 12700 5 10 1 1 270 7 1
value=Batt+
}
N 20200 11600 20200 11800 4
N 12400 1600 12900 1600 4
C 17300 2600 1 270 0 io-1.sym
{
T 17500 1700 5 10 0 0 270 0 1
net=D-:1
T 17400 1700 5 10 1 1 270 1 1
value=D-
}
C 16200 2600 1 270 0 io-1.sym
{
T 16400 1700 5 10 0 0 270 0 1
net=D+:1
T 16300 1700 5 10 1 1 270 1 1
value=D+
}
C 21900 700 1 90 0 connector10-1.sym
{
T 18900 2600 5 10 0 0 90 0 1
footprint=CONNECTOR 5 2
T 18700 800 5 10 1 1 90 0 1
refdes=CONN4
}
N 19000 2400 19000 2600 4
N 19600 2600 19600 2400 4
N 19000 2600 21400 2600 4
N 20200 2600 20200 2400 4
N 20800 2400 20800 2600 4
N 21400 2400 21400 2600 4
N 18600 3000 18600 2800 4
N 18600 2800 19300 2800 4
N 19300 2800 19300 2400 4
N 19900 2400 19900 2800 4
N 19900 2800 19800 2800 4
N 19800 2800 19800 3000 4
N 20200 3000 20200 2800 4
N 20200 2800 20500 2800 4
N 20500 2800 20500 2400 4
N 20600 3000 20600 2800 4
N 20600 2800 21100 2800 4
N 21100 2800 21100 2400 4
N 21000 3000 21700 3000 4
N 21700 3000 21700 2400 4
N 19400 2600 19400 3000 4
