// Seed: 3299737341
module module_0 (
    output tri1 id_0,
    output wor id_1,
    output tri1 id_2,
    input wand id_3,
    input tri id_4,
    input wand id_5,
    input wand id_6,
    output supply1 id_7,
    input tri1 id_8,
    output supply1 id_9,
    input supply1 id_10
);
  wire id_12 = 1;
  assign module_1.id_8 = 0;
  assign id_9 = 1;
  wire id_13 = id_10;
endmodule
module module_1 #(
    parameter id_1  = 32'd98,
    parameter id_15 = 32'd5
) (
    input supply0 id_0,
    input tri0 _id_1,
    input wire id_2,
    output wire id_3,
    output tri id_4,
    input tri id_5,
    input tri id_6,
    input supply1 id_7,
    input wor id_8,
    input wand id_9,
    input uwire id_10,
    input uwire id_11,
    output tri id_12,
    output supply0 id_13,
    output tri0 id_14,
    input tri1 _id_15,
    input tri0 id_16
);
  logic [id_1 : ~  -1] id_18;
  static logic id_19;
  wire id_20;
  module_0 modCall_1 (
      id_4,
      id_12,
      id_4,
      id_16,
      id_8,
      id_5,
      id_6,
      id_14,
      id_6,
      id_14,
      id_5
  );
  parameter id_21 = 1;
  wire [-1 : id_15] id_22;
  wire id_23;
endmodule
