<sld_project_info>
  <project>
    <hash md5_digest_80b="321ce82a4b869f7afafe"/>
  </project>
  <file_info>
    <file device="EP4CE6E22C6" path="FPGA_TOP_MIV.sof" usercode="0xFFFFFFFF"/>
  </file_info>
</sld_project_info>
