 -a -ls -r  -mg mega_x86 8 mega.elb mega.dbg mega.itf mega.cli mega.rep mega.ext -lc "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg" -w rld3_pl_phy_v1_0_0 -b rld3_pl_phy_v1_0_0  -b rld3_pl_phy_v1_0_0 -i "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\.cxl.ip/incl" -O2 -o "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\rld3_pl_phy_v1_0_0" -p "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\rld3_pl_phy_v1_0_0" -tmp "C:\Users\lucas\AppData\Local\Temp\33324_1816285953" "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/rld3_pl_phy_v1_0/hdl/xphy_bank/rld3_pl_phy_v1_0_xphy_bank.sv" "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/rld3_pl_phy_v1_0/hdl/xphy_bank/rld3_pl_phy_v1_0_xphy_bank_wrapper.sv" "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/rld3_pl_phy_v1_0/hdl/clocking/rld3_pl_phy_v1_0_pll.sv"   -sv2k12  -u "C:\Aldec\Active-HDL-Student-Edition\bin/systf" 