/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Wed Feb 11 10:13:57 2015
 *                 Full Compile MD5 Checksum  f7f4bd55341805fcfe958ba5e47e65f4
 *                     (minus title and desc)
 *                 MD5 Checksum               95b679a9655597a92593cae55222c397
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15653
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_RF4CE_CPU_WDG_H__
#define BCHP_RF4CE_CPU_WDG_H__

/***************************************************************************
 *RF4CE_CPU_WDG - CPU Watchdog Registers
 ***************************************************************************/
#define BCHP_RF4CE_CPU_WDG_WDOGLOAD              0x01453000 /* [RW] Watchdog Load */
#define BCHP_RF4CE_CPU_WDG_WDOGVALUE             0x01453004 /* [RO] Watchdog Value */
#define BCHP_RF4CE_CPU_WDG_WDOGCONTROL           0x01453008 /* [RW] Watchdog Control */
#define BCHP_RF4CE_CPU_WDG_WDOGINTCLR            0x0145300c /* [WO] Watchdog Clear Interrupt */
#define BCHP_RF4CE_CPU_WDG_WDOGRIS               0x01453010 /* [RO] Watchdog Raw Interrupt Status */
#define BCHP_RF4CE_CPU_WDG_WDOGMIS               0x01453014 /* [RO] Watchdog Interrupt Status */
#define BCHP_RF4CE_CPU_WDG_WDOGLOCK              0x01453c00 /* [RW] Watchdog Lock */
#define BCHP_RF4CE_CPU_WDG_WDOGITCR              0x01453f00 /* [RW] Watchdog Integration Test Control */
#define BCHP_RF4CE_CPU_WDG_WDOGITOP              0x01453f04 /* [WO] Watchdog Integration Test Output Set */
#define BCHP_RF4CE_CPU_WDG_WDOGPERIPHID0         0x01453fe0 /* [RO] Peripheral Identification Register */
#define BCHP_RF4CE_CPU_WDG_WDOGPERIPHID1         0x01453fe4 /* [RO] Peripheral Identification Register */
#define BCHP_RF4CE_CPU_WDG_WDOGPERIPHID2         0x01453fe8 /* [RO] Peripheral Identification Register */
#define BCHP_RF4CE_CPU_WDG_WDOGPERIPHID3         0x01453fec /* [RO] Peripheral Identification Register */
#define BCHP_RF4CE_CPU_WDG_WDOGPCELLID0          0x01453ff0 /* [RO] PrimeCell Identification Register */
#define BCHP_RF4CE_CPU_WDG_WDOGPCELLID1          0x01453ff4 /* [RO] PrimeCell Identification Register */
#define BCHP_RF4CE_CPU_WDG_WDOGPCELLID2          0x01453ff8 /* [RO] PrimeCell Identification Register */
#define BCHP_RF4CE_CPU_WDG_WDOGPCELLID3          0x01453ffc /* [RO] PrimeCell Identification Register */

/***************************************************************************
 *WDOGLOAD - Watchdog Load
 ***************************************************************************/
/* RF4CE_CPU_WDG :: WDOGLOAD :: WDOGLOAD [31:00] */
#define BCHP_RF4CE_CPU_WDG_WDOGLOAD_WDOGLOAD_MASK                  0xffffffff
#define BCHP_RF4CE_CPU_WDG_WDOGLOAD_WDOGLOAD_SHIFT                 0
#define BCHP_RF4CE_CPU_WDG_WDOGLOAD_WDOGLOAD_DEFAULT               0xffffffff

/***************************************************************************
 *WDOGVALUE - Watchdog Value
 ***************************************************************************/
/* RF4CE_CPU_WDG :: WDOGVALUE :: WDOGVALUE [31:00] */
#define BCHP_RF4CE_CPU_WDG_WDOGVALUE_WDOGVALUE_MASK                0xffffffff
#define BCHP_RF4CE_CPU_WDG_WDOGVALUE_WDOGVALUE_SHIFT               0
#define BCHP_RF4CE_CPU_WDG_WDOGVALUE_WDOGVALUE_DEFAULT             0xffffffff

/***************************************************************************
 *WDOGCONTROL - Watchdog Control
 ***************************************************************************/
/* RF4CE_CPU_WDG :: WDOGCONTROL :: reserved0 [31:02] */
#define BCHP_RF4CE_CPU_WDG_WDOGCONTROL_reserved0_MASK              0xfffffffc
#define BCHP_RF4CE_CPU_WDG_WDOGCONTROL_reserved0_SHIFT             2

/* RF4CE_CPU_WDG :: WDOGCONTROL :: WDOGCONTROL [01:00] */
#define BCHP_RF4CE_CPU_WDG_WDOGCONTROL_WDOGCONTROL_MASK            0x00000003
#define BCHP_RF4CE_CPU_WDG_WDOGCONTROL_WDOGCONTROL_SHIFT           0
#define BCHP_RF4CE_CPU_WDG_WDOGCONTROL_WDOGCONTROL_DEFAULT         0x00000000

/***************************************************************************
 *WDOGINTCLR - Watchdog Clear Interrupt
 ***************************************************************************/
/* RF4CE_CPU_WDG :: WDOGINTCLR :: reserved0 [31:02] */
#define BCHP_RF4CE_CPU_WDG_WDOGINTCLR_reserved0_MASK               0xfffffffc
#define BCHP_RF4CE_CPU_WDG_WDOGINTCLR_reserved0_SHIFT              2

/* RF4CE_CPU_WDG :: WDOGINTCLR :: WDOGINTCLR [01:00] */
#define BCHP_RF4CE_CPU_WDG_WDOGINTCLR_WDOGINTCLR_MASK              0x00000003
#define BCHP_RF4CE_CPU_WDG_WDOGINTCLR_WDOGINTCLR_SHIFT             0

/***************************************************************************
 *WDOGRIS - Watchdog Raw Interrupt Status
 ***************************************************************************/
/* RF4CE_CPU_WDG :: WDOGRIS :: reserved0 [31:01] */
#define BCHP_RF4CE_CPU_WDG_WDOGRIS_reserved0_MASK                  0xfffffffe
#define BCHP_RF4CE_CPU_WDG_WDOGRIS_reserved0_SHIFT                 1

/* RF4CE_CPU_WDG :: WDOGRIS :: WDOGRIS [00:00] */
#define BCHP_RF4CE_CPU_WDG_WDOGRIS_WDOGRIS_MASK                    0x00000001
#define BCHP_RF4CE_CPU_WDG_WDOGRIS_WDOGRIS_SHIFT                   0
#define BCHP_RF4CE_CPU_WDG_WDOGRIS_WDOGRIS_DEFAULT                 0x00000000

/***************************************************************************
 *WDOGMIS - Watchdog Interrupt Status
 ***************************************************************************/
/* RF4CE_CPU_WDG :: WDOGMIS :: reserved0 [31:01] */
#define BCHP_RF4CE_CPU_WDG_WDOGMIS_reserved0_MASK                  0xfffffffe
#define BCHP_RF4CE_CPU_WDG_WDOGMIS_reserved0_SHIFT                 1

/* RF4CE_CPU_WDG :: WDOGMIS :: WDOGMIS [00:00] */
#define BCHP_RF4CE_CPU_WDG_WDOGMIS_WDOGMIS_MASK                    0x00000001
#define BCHP_RF4CE_CPU_WDG_WDOGMIS_WDOGMIS_SHIFT                   0
#define BCHP_RF4CE_CPU_WDG_WDOGMIS_WDOGMIS_DEFAULT                 0x00000000

/***************************************************************************
 *WDOGLOCK - Watchdog Lock
 ***************************************************************************/
/* RF4CE_CPU_WDG :: WDOGLOCK :: WDOGLOCK [31:00] */
#define BCHP_RF4CE_CPU_WDG_WDOGLOCK_WDOGLOCK_MASK                  0xffffffff
#define BCHP_RF4CE_CPU_WDG_WDOGLOCK_WDOGLOCK_SHIFT                 0
#define BCHP_RF4CE_CPU_WDG_WDOGLOCK_WDOGLOCK_DEFAULT               0x00000000

/***************************************************************************
 *WDOGITCR - Watchdog Integration Test Control
 ***************************************************************************/
/* RF4CE_CPU_WDG :: WDOGITCR :: reserved0 [31:01] */
#define BCHP_RF4CE_CPU_WDG_WDOGITCR_reserved0_MASK                 0xfffffffe
#define BCHP_RF4CE_CPU_WDG_WDOGITCR_reserved0_SHIFT                1

/* RF4CE_CPU_WDG :: WDOGITCR :: WDOGITCR [00:00] */
#define BCHP_RF4CE_CPU_WDG_WDOGITCR_WDOGITCR_MASK                  0x00000001
#define BCHP_RF4CE_CPU_WDG_WDOGITCR_WDOGITCR_SHIFT                 0
#define BCHP_RF4CE_CPU_WDG_WDOGITCR_WDOGITCR_DEFAULT               0x00000000

/***************************************************************************
 *WDOGITOP - Watchdog Integration Test Output Set
 ***************************************************************************/
/* RF4CE_CPU_WDG :: WDOGITOP :: reserved0 [31:02] */
#define BCHP_RF4CE_CPU_WDG_WDOGITOP_reserved0_MASK                 0xfffffffc
#define BCHP_RF4CE_CPU_WDG_WDOGITOP_reserved0_SHIFT                2

/* RF4CE_CPU_WDG :: WDOGITOP :: WDOGITOP [01:00] */
#define BCHP_RF4CE_CPU_WDG_WDOGITOP_WDOGITOP_MASK                  0x00000003
#define BCHP_RF4CE_CPU_WDG_WDOGITOP_WDOGITOP_SHIFT                 0
#define BCHP_RF4CE_CPU_WDG_WDOGITOP_WDOGITOP_DEFAULT               0x00000000

/***************************************************************************
 *WDOGPERIPHID0 - Peripheral Identification Register
 ***************************************************************************/
/* RF4CE_CPU_WDG :: WDOGPERIPHID0 :: reserved0 [31:08] */
#define BCHP_RF4CE_CPU_WDG_WDOGPERIPHID0_reserved0_MASK            0xffffff00
#define BCHP_RF4CE_CPU_WDG_WDOGPERIPHID0_reserved0_SHIFT           8

/* RF4CE_CPU_WDG :: WDOGPERIPHID0 :: WDOGPERIPHID0 [07:00] */
#define BCHP_RF4CE_CPU_WDG_WDOGPERIPHID0_WDOGPERIPHID0_MASK        0x000000ff
#define BCHP_RF4CE_CPU_WDG_WDOGPERIPHID0_WDOGPERIPHID0_SHIFT       0
#define BCHP_RF4CE_CPU_WDG_WDOGPERIPHID0_WDOGPERIPHID0_DEFAULT     0x00000005

/***************************************************************************
 *WDOGPERIPHID1 - Peripheral Identification Register
 ***************************************************************************/
/* RF4CE_CPU_WDG :: WDOGPERIPHID1 :: reserved0 [31:08] */
#define BCHP_RF4CE_CPU_WDG_WDOGPERIPHID1_reserved0_MASK            0xffffff00
#define BCHP_RF4CE_CPU_WDG_WDOGPERIPHID1_reserved0_SHIFT           8

/* RF4CE_CPU_WDG :: WDOGPERIPHID1 :: WDOGPERIPHID1 [07:00] */
#define BCHP_RF4CE_CPU_WDG_WDOGPERIPHID1_WDOGPERIPHID1_MASK        0x000000ff
#define BCHP_RF4CE_CPU_WDG_WDOGPERIPHID1_WDOGPERIPHID1_SHIFT       0
#define BCHP_RF4CE_CPU_WDG_WDOGPERIPHID1_WDOGPERIPHID1_DEFAULT     0x00000018

/***************************************************************************
 *WDOGPERIPHID2 - Peripheral Identification Register
 ***************************************************************************/
/* RF4CE_CPU_WDG :: WDOGPERIPHID2 :: reserved0 [31:08] */
#define BCHP_RF4CE_CPU_WDG_WDOGPERIPHID2_reserved0_MASK            0xffffff00
#define BCHP_RF4CE_CPU_WDG_WDOGPERIPHID2_reserved0_SHIFT           8

/* RF4CE_CPU_WDG :: WDOGPERIPHID2 :: WDOGPERIPHID2 [07:00] */
#define BCHP_RF4CE_CPU_WDG_WDOGPERIPHID2_WDOGPERIPHID2_MASK        0x000000ff
#define BCHP_RF4CE_CPU_WDG_WDOGPERIPHID2_WDOGPERIPHID2_SHIFT       0
#define BCHP_RF4CE_CPU_WDG_WDOGPERIPHID2_WDOGPERIPHID2_DEFAULT     0x00000004

/***************************************************************************
 *WDOGPERIPHID3 - Peripheral Identification Register
 ***************************************************************************/
/* RF4CE_CPU_WDG :: WDOGPERIPHID3 :: reserved0 [31:08] */
#define BCHP_RF4CE_CPU_WDG_WDOGPERIPHID3_reserved0_MASK            0xffffff00
#define BCHP_RF4CE_CPU_WDG_WDOGPERIPHID3_reserved0_SHIFT           8

/* RF4CE_CPU_WDG :: WDOGPERIPHID3 :: WDOGPERIPHID3 [07:00] */
#define BCHP_RF4CE_CPU_WDG_WDOGPERIPHID3_WDOGPERIPHID3_MASK        0x000000ff
#define BCHP_RF4CE_CPU_WDG_WDOGPERIPHID3_WDOGPERIPHID3_SHIFT       0
#define BCHP_RF4CE_CPU_WDG_WDOGPERIPHID3_WDOGPERIPHID3_DEFAULT     0x00000000

/***************************************************************************
 *WDOGPCELLID0 - PrimeCell Identification Register
 ***************************************************************************/
/* RF4CE_CPU_WDG :: WDOGPCELLID0 :: reserved0 [31:08] */
#define BCHP_RF4CE_CPU_WDG_WDOGPCELLID0_reserved0_MASK             0xffffff00
#define BCHP_RF4CE_CPU_WDG_WDOGPCELLID0_reserved0_SHIFT            8

/* RF4CE_CPU_WDG :: WDOGPCELLID0 :: WDOGPCELLID0 [07:00] */
#define BCHP_RF4CE_CPU_WDG_WDOGPCELLID0_WDOGPCELLID0_MASK          0x000000ff
#define BCHP_RF4CE_CPU_WDG_WDOGPCELLID0_WDOGPCELLID0_SHIFT         0
#define BCHP_RF4CE_CPU_WDG_WDOGPCELLID0_WDOGPCELLID0_DEFAULT       0x0000000d

/***************************************************************************
 *WDOGPCELLID1 - PrimeCell Identification Register
 ***************************************************************************/
/* RF4CE_CPU_WDG :: WDOGPCELLID1 :: reserved0 [31:08] */
#define BCHP_RF4CE_CPU_WDG_WDOGPCELLID1_reserved0_MASK             0xffffff00
#define BCHP_RF4CE_CPU_WDG_WDOGPCELLID1_reserved0_SHIFT            8

/* RF4CE_CPU_WDG :: WDOGPCELLID1 :: WDOGPCELLID1 [07:00] */
#define BCHP_RF4CE_CPU_WDG_WDOGPCELLID1_WDOGPCELLID1_MASK          0x000000ff
#define BCHP_RF4CE_CPU_WDG_WDOGPCELLID1_WDOGPCELLID1_SHIFT         0
#define BCHP_RF4CE_CPU_WDG_WDOGPCELLID1_WDOGPCELLID1_DEFAULT       0x000000f0

/***************************************************************************
 *WDOGPCELLID2 - PrimeCell Identification Register
 ***************************************************************************/
/* RF4CE_CPU_WDG :: WDOGPCELLID2 :: reserved0 [31:08] */
#define BCHP_RF4CE_CPU_WDG_WDOGPCELLID2_reserved0_MASK             0xffffff00
#define BCHP_RF4CE_CPU_WDG_WDOGPCELLID2_reserved0_SHIFT            8

/* RF4CE_CPU_WDG :: WDOGPCELLID2 :: WDOGPCELLID2 [07:00] */
#define BCHP_RF4CE_CPU_WDG_WDOGPCELLID2_WDOGPCELLID2_MASK          0x000000ff
#define BCHP_RF4CE_CPU_WDG_WDOGPCELLID2_WDOGPCELLID2_SHIFT         0
#define BCHP_RF4CE_CPU_WDG_WDOGPCELLID2_WDOGPCELLID2_DEFAULT       0x00000005

/***************************************************************************
 *WDOGPCELLID3 - PrimeCell Identification Register
 ***************************************************************************/
/* RF4CE_CPU_WDG :: WDOGPCELLID3 :: reserved0 [31:08] */
#define BCHP_RF4CE_CPU_WDG_WDOGPCELLID3_reserved0_MASK             0xffffff00
#define BCHP_RF4CE_CPU_WDG_WDOGPCELLID3_reserved0_SHIFT            8

/* RF4CE_CPU_WDG :: WDOGPCELLID3 :: WDOGPCELLID3 [07:00] */
#define BCHP_RF4CE_CPU_WDG_WDOGPCELLID3_WDOGPCELLID3_MASK          0x000000ff
#define BCHP_RF4CE_CPU_WDG_WDOGPCELLID3_WDOGPCELLID3_SHIFT         0
#define BCHP_RF4CE_CPU_WDG_WDOGPCELLID3_WDOGPCELLID3_DEFAULT       0x000000b1

#endif /* #ifndef BCHP_RF4CE_CPU_WDG_H__ */

/* End of File */
