library ieee;
use ieee.std_logic_1164.all;


entity full_adder is

	Port ( 
		--Exemple d'entrees
		A 		: in std_logic;
		B       : in std_logic;
		Cin     : in std_logic;
		
		--Exemple de sortiess
		S		: out std_logic;
		Cout    : out std_logic
	);

end full_adder;

 

architecture behavior of full_adder is
 
begin

    S <= (A XOR B) XOR Cin;  --Affectation d'une sortie
	Cout <= (A AND B) OR (Cin AND (A XOR B));

end behavior;

