Assembler report for M6502_VGA
Tue Sep 20 12:03:28 2022
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Assembler Summary
  3. Assembler Settings
  4. Assembler Encrypted IP Cores Summary
  5. Assembler Generated Files
  6. Assembler Device Options: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Ext_65C816_Cyclone10/output_files/M6502_VGA.sof
  7. Assembler Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------+
; Assembler Summary                                             ;
+-----------------------+---------------------------------------+
; Assembler Status      ; Successful - Tue Sep 20 12:03:28 2022 ;
; Revision Name         ; M6502_VGA                             ;
; Top-level Entity Name ; M6502_VGA                             ;
; Family                ; Cyclone 10 LP                         ;
; Device                ; 10CL006YU256C8G                       ;
+-----------------------+---------------------------------------+


+----------------------------------+
; Assembler Settings               ;
+--------+---------+---------------+
; Option ; Setting ; Default Value ;
+--------+---------+---------------+


+------------------------------------------------+
; Assembler Encrypted IP Cores Summary           ;
+--------+------------------------+--------------+
; Vendor ; IP Core Name           ; License Type ;
+--------+------------------------+--------------+
; Altera ; Signal Tap (6AF7 BCE1) ; Licensed     ;
; Altera ; Signal Tap (6AF7 BCEC) ; Licensed     ;
+--------+------------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assembler Generated Files                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------+
; File Name                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------+
; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Ext_65C816_Cyclone10/output_files/M6502_VGA.sof ;
+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assembler Device Options: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Ext_65C816_Cyclone10/output_files/M6502_VGA.sof ;
+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Option         ; Setting                                                                                                                                               ;
+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; JTAG usercode  ; 0x003326A1                                                                                                                                            ;
; Checksum       ; 0x003326A1                                                                                                                                            ;
+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------+
; Assembler Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Tue Sep 20 12:03:25 2022
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off M6502_VGA -c M6502_VGA
Info (115031): Writing out detailed assembly data for power analysis
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4722 megabytes
    Info: Processing ended: Tue Sep 20 12:03:28 2022
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


