{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.74251,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79367,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0574853,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0665526,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00803833,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0665526,
	"finish__design__instance__count__class:antenna_cell": 164,
	"finish__design__instance__area__class:antenna_cell": 410.394,
	"finish__design__instance__count__class:clock_buffer": 436,
	"finish__design__instance__area__class:clock_buffer": 9243.87,
	"finish__design__instance__count__class:timing_repair_buffer": 1530,
	"finish__design__instance__area__class:timing_repair_buffer": 17113.9,
	"finish__design__instance__count__class:inverter": 658,
	"finish__design__instance__area__class:inverter": 2706.35,
	"finish__design__instance__count__class:clock_inverter": 195,
	"finish__design__instance__area__class:clock_inverter": 2075.74,
	"finish__design__instance__count__class:sequential_cell": 2787,
	"finish__design__instance__area__class:sequential_cell": 79284.8,
	"finish__design__instance__count__class:multi_input_combinational_cell": 11828,
	"finish__design__instance__area__class:multi_input_combinational_cell": 161089,
	"finish__design__instance__count": 17598,
	"finish__design__instance__area": 271925,
	"finish__timing__setup__tns": -162.648,
	"finish__timing__setup__ws": -3.30192,
	"finish__clock__skew__setup": 0.118357,
	"finish__clock__skew__hold": 0.118357,
	"finish__timing__drv__max_slew_limit": -0.022813,
	"finish__timing__drv__max_slew": 48,
	"finish__timing__drv__max_cap_limit": 0.0927282,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 255,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.387724,
	"finish__power__switching__total": 0.484744,
	"finish__power__leakage__total": 1.07377e-07,
	"finish__power__total": 0.872468,
	"finish__design__io": 771,
	"finish__design__die__area": 508248,
	"finish__design__core__area": 502282,
	"finish__design__instance__count": 24279,
	"finish__design__instance__area": 280284,
	"finish__design__instance__count__stdcell": 24279,
	"finish__design__instance__area__stdcell": 280284,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.558021,
	"finish__design__instance__utilization__stdcell": 0.558021,
	"finish__design__rows": 260,
	"finish__design__rows:unithd": 260,
	"finish__design__sites": 401440,
	"finish__design__sites:unithd": 401440,
	"finish__flow__warnings__count": 1,
	"finish__flow__errors__count": 0
}