// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module cordic_circ_apfixed_13_3_0_s (
        ap_clk,
        ap_rst,
        z_V_read,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [11:0] z_V_read;
output  [12:0] ap_return;
input   ap_ce;

wire   [12:0] add_ln101_6_fu_436_p2;
reg   [12:0] add_ln101_6_reg_1251;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] tmp_13_reg_1256;
wire  signed [11:0] select_ln101_12_fu_526_p3;
reg  signed [11:0] select_ln101_12_reg_1261;
wire   [11:0] select_ln101_13_fu_534_p3;
reg   [11:0] select_ln101_13_reg_1266;
reg   [6:0] tmp_14_reg_1272;
reg   [6:0] tmp_15_reg_1277;
wire   [12:0] add_ln101_12_fu_745_p2;
reg   [12:0] add_ln101_12_reg_1282;
reg   [0:0] tmp_25_reg_1287;
wire   [12:0] select_ln101_21_fu_835_p3;
reg   [12:0] select_ln101_21_reg_1292;
wire   [11:0] select_ln101_22_fu_843_p3;
reg   [11:0] select_ln101_22_reg_1298;
reg   [3:0] tmp_26_reg_1304;
reg   [4:0] tmp_27_reg_1309;
wire   [12:0] select_ln101_27_fu_1055_p3;
reg   [12:0] select_ln101_27_reg_1314;
reg   [1:0] tmp_34_reg_1320;
wire   [0:0] tmp_36_fu_1095_p3;
reg   [0:0] tmp_36_reg_1325;
wire   [11:0] select_ln101_30_fu_1115_p3;
reg   [11:0] select_ln101_30_reg_1333;
reg   [0:0] tmp_37_reg_1339;
wire  signed [11:0] z_V_read_cast_fu_128_p0;
wire    ap_block_pp0_stage0;
wire  signed [11:0] tmp_fu_132_p1;
wire   [0:0] tmp_fu_132_p3;
wire   [12:0] select_ln101_1_fu_140_p3;
wire  signed [12:0] z_V_read_cast_fu_128_p1;
wire   [12:0] add_ln101_fu_148_p2;
wire   [0:0] tmp_2_fu_194_p3;
wire   [12:0] add_ln101_1_fu_210_p2;
wire   [12:0] select_ln101_2_fu_202_p3;
wire   [0:0] tmp_1_fu_154_p3;
wire   [10:0] select_ln203_1_fu_170_p3;
wire   [10:0] select_ln203_3_fu_186_p3;
wire  signed [10:0] select_ln101_3_fu_222_p3;
wire   [9:0] select_ln203_fu_162_p3;
wire   [9:0] select_ln203_2_fu_178_p3;
wire   [9:0] select_ln101_4_fu_234_p3;
wire   [7:0] lshr_ln_fu_246_p4;
wire   [8:0] tmp_3_fu_260_p4;
wire   [12:0] add_ln101_2_fu_216_p2;
wire   [10:0] zext_ln1333_2_fu_242_p1;
wire  signed [10:0] sext_ln101_1_fu_270_p1;
wire  signed [11:0] sext_ln101_fu_230_p1;
wire   [11:0] zext_ln1333_fu_256_p1;
wire   [0:0] tmp_5_fu_306_p3;
wire   [12:0] add_ln101_3_fu_322_p2;
wire   [12:0] select_ln101_5_fu_314_p3;
wire   [0:0] tmp_4_fu_274_p3;
wire   [11:0] sub_ln203_fu_288_p2;
wire   [11:0] add_ln203_1_fu_300_p2;
wire   [10:0] add_ln203_fu_282_p2;
wire   [10:0] sub_ln203_1_fu_294_p2;
wire   [10:0] select_ln101_7_fu_342_p3;
wire   [7:0] tmp_6_fu_354_p4;
wire   [11:0] select_ln101_6_fu_334_p3;
wire   [8:0] tmp_7_fu_368_p4;
wire   [12:0] add_ln101_4_fu_328_p2;
wire   [11:0] zext_ln101_fu_350_p1;
wire  signed [11:0] sext_ln101_3_fu_378_p1;
wire   [11:0] zext_ln1333_1_fu_364_p1;
wire   [0:0] tmp_9_fu_414_p3;
wire   [12:0] add_ln101_5_fu_430_p2;
wire   [12:0] select_ln101_8_fu_422_p3;
wire   [0:0] tmp_8_fu_382_p3;
wire   [11:0] sub_ln203_2_fu_396_p2;
wire   [11:0] add_ln203_3_fu_408_p2;
wire   [11:0] add_ln203_2_fu_390_p2;
wire   [11:0] sub_ln203_3_fu_402_p2;
wire   [11:0] select_ln101_10_fu_450_p3;
wire   [7:0] tmp_10_fu_458_p4;
wire   [11:0] select_ln101_9_fu_442_p3;
wire   [7:0] tmp_11_fu_472_p4;
wire  signed [11:0] sext_ln101_4_fu_482_p1;
wire  signed [11:0] sext_ln1333_fu_468_p1;
wire   [0:0] tmp_12_fu_486_p3;
wire   [11:0] sub_ln203_4_fu_500_p2;
wire   [11:0] add_ln203_12_fu_512_p2;
wire   [11:0] add_ln203_4_fu_494_p2;
wire   [11:0] sub_ln203_13_fu_506_p2;
wire   [12:0] add_ln101_7_fu_569_p2;
wire   [12:0] select_ln101_11_fu_562_p3;
wire   [12:0] add_ln101_8_fu_574_p2;
wire  signed [11:0] sext_ln101_5_fu_586_p1;
wire  signed [12:0] sext_ln101_2_fu_580_p1;
wire  signed [12:0] sext_ln1371_fu_583_p1;
wire   [0:0] tmp_17_fu_619_p3;
wire   [12:0] add_ln101_9_fu_635_p2;
wire   [12:0] select_ln101_14_fu_627_p3;
wire   [0:0] tmp_16_fu_589_p3;
wire   [12:0] sub_ln203_5_fu_602_p2;
wire   [12:0] add_ln203_13_fu_613_p2;
wire   [11:0] add_ln203_5_fu_597_p2;
wire   [11:0] sub_ln203_14_fu_608_p2;
wire   [11:0] select_ln101_16_fu_655_p3;
wire   [5:0] tmp_18_fu_663_p4;
wire   [12:0] select_ln101_15_fu_647_p3;
wire   [6:0] tmp_19_fu_677_p4;
wire   [12:0] add_ln101_10_fu_641_p2;
wire  signed [11:0] sext_ln101_6_fu_687_p1;
wire  signed [12:0] sext_ln1371_1_fu_673_p1;
wire   [0:0] tmp_21_fu_723_p3;
wire   [12:0] add_ln101_11_fu_739_p2;
wire   [12:0] select_ln101_17_fu_731_p3;
wire   [0:0] tmp_20_fu_691_p3;
wire   [12:0] sub_ln203_6_fu_705_p2;
wire   [12:0] add_ln203_14_fu_717_p2;
wire   [11:0] add_ln203_6_fu_699_p2;
wire   [11:0] sub_ln203_15_fu_711_p2;
wire   [11:0] select_ln101_19_fu_759_p3;
wire   [4:0] tmp_22_fu_767_p4;
wire   [12:0] select_ln101_18_fu_751_p3;
wire   [5:0] tmp_23_fu_781_p4;
wire  signed [11:0] sext_ln101_7_fu_791_p1;
wire  signed [12:0] sext_ln1371_2_fu_777_p1;
wire   [0:0] tmp_24_fu_795_p3;
wire   [12:0] sub_ln203_7_fu_809_p2;
wire   [12:0] add_ln203_15_fu_821_p2;
wire   [11:0] add_ln203_7_fu_803_p2;
wire   [11:0] sub_ln203_16_fu_815_p2;
wire   [12:0] add_ln101_13_fu_878_p2;
wire   [12:0] select_ln101_20_fu_871_p3;
wire   [12:0] add_ln101_14_fu_883_p2;
wire  signed [11:0] sext_ln101_8_fu_892_p1;
wire  signed [12:0] sext_ln1371_3_fu_889_p1;
wire   [0:0] tmp_29_fu_923_p3;
wire   [12:0] add_ln101_15_fu_939_p2;
wire   [12:0] select_ln101_23_fu_931_p3;
wire   [0:0] tmp_28_fu_895_p3;
wire   [12:0] sub_ln203_8_fu_908_p2;
wire   [12:0] add_ln203_16_fu_918_p2;
wire   [11:0] add_ln203_8_fu_903_p2;
wire   [11:0] sub_ln203_17_fu_913_p2;
wire   [11:0] select_ln101_25_fu_959_p3;
wire   [2:0] tmp_30_fu_967_p4;
wire   [12:0] select_ln101_24_fu_951_p3;
wire   [3:0] tmp_31_fu_981_p4;
wire   [12:0] add_ln101_16_fu_945_p2;
wire  signed [11:0] sext_ln101_9_fu_991_p1;
wire  signed [12:0] sext_ln1371_4_fu_977_p1;
wire   [0:0] tmp_33_fu_1027_p3;
wire   [12:0] add_ln101_17_fu_1043_p2;
wire   [12:0] select_ln101_26_fu_1035_p3;
wire   [0:0] tmp_32_fu_995_p3;
wire   [12:0] sub_ln203_9_fu_1009_p2;
wire   [12:0] add_ln203_17_fu_1021_p2;
wire   [11:0] add_ln203_9_fu_1003_p2;
wire   [11:0] sub_ln203_18_fu_1015_p2;
wire   [11:0] select_ln101_28_fu_1063_p3;
wire   [2:0] tmp_35_fu_1081_p4;
wire   [12:0] add_ln101_18_fu_1049_p2;
wire  signed [11:0] sext_ln101_10_fu_1091_p1;
wire   [11:0] add_ln203_10_fu_1103_p2;
wire   [11:0] sub_ln203_19_fu_1109_p2;
wire  signed [12:0] sext_ln1371_5_fu_1131_p1;
wire   [12:0] sub_ln203_10_fu_1134_p2;
wire   [12:0] add_ln203_18_fu_1139_p2;
wire   [12:0] select_ln101_29_fu_1144_p3;
wire   [1:0] tmp_38_fu_1158_p4;
wire  signed [11:0] sext_ln203_fu_1168_p1;
wire   [12:0] select_ln1371_fu_1151_p3;
wire   [12:0] sub_ln203_11_fu_1177_p2;
wire   [12:0] add_ln203_19_fu_1188_p2;
wire   [11:0] add_ln203_11_fu_1172_p2;
wire   [11:0] sub_ln203_20_fu_1183_p2;
wire   [0:0] tmp_39_fu_1201_p3;
wire   [0:0] tmp_40_fu_1209_p3;
wire   [0:0] select_ln101_32_fu_1217_p3;
wire   [12:0] select_ln101_31_fu_1194_p3;
wire   [12:0] select_ln1371_1_fu_1224_p3;
wire   [12:0] sub_ln203_12_fu_1232_p2;
wire   [12:0] add_ln203_20_fu_1238_p2;
reg   [11:0] z_V_read_int_reg;

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        add_ln101_12_reg_1282 <= add_ln101_12_fu_745_p2;
        add_ln101_6_reg_1251 <= add_ln101_6_fu_436_p2;
        select_ln101_12_reg_1261 <= select_ln101_12_fu_526_p3;
        select_ln101_13_reg_1266 <= select_ln101_13_fu_534_p3;
        select_ln101_21_reg_1292 <= select_ln101_21_fu_835_p3;
        select_ln101_22_reg_1298 <= select_ln101_22_fu_843_p3;
        select_ln101_27_reg_1314 <= select_ln101_27_fu_1055_p3;
        select_ln101_30_reg_1333 <= select_ln101_30_fu_1115_p3;
        tmp_13_reg_1256 <= add_ln101_6_fu_436_p2[32'd12];
        tmp_14_reg_1272 <= {{select_ln101_13_fu_534_p3[11:5]}};
        tmp_15_reg_1277 <= {{select_ln101_12_fu_526_p3[11:5]}};
        tmp_25_reg_1287 <= add_ln101_12_fu_745_p2[32'd12];
        tmp_26_reg_1304 <= {{select_ln101_22_fu_843_p3[11:8]}};
        tmp_27_reg_1309 <= {{select_ln101_21_fu_835_p3[12:8]}};
        tmp_34_reg_1320 <= {{select_ln101_28_fu_1063_p3[11:10]}};
        tmp_36_reg_1325 <= add_ln101_18_fu_1049_p2[32'd12];
        tmp_37_reg_1339 <= select_ln101_30_fu_1115_p3[32'd11];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        z_V_read_int_reg <= z_V_read;
    end
end

assign add_ln101_10_fu_641_p2 = (add_ln101_9_fu_635_p2 + select_ln101_14_fu_627_p3);

assign add_ln101_11_fu_739_p2 = ($signed(13'd8177) + $signed(add_ln101_10_fu_641_p2));

assign add_ln101_12_fu_745_p2 = (add_ln101_11_fu_739_p2 + select_ln101_17_fu_731_p3);

assign add_ln101_13_fu_878_p2 = ($signed(13'd8185) + $signed(add_ln101_12_reg_1282));

assign add_ln101_14_fu_883_p2 = (add_ln101_13_fu_878_p2 + select_ln101_20_fu_871_p3);

assign add_ln101_15_fu_939_p2 = ($signed(13'd8189) + $signed(add_ln101_14_fu_883_p2));

assign add_ln101_16_fu_945_p2 = (add_ln101_15_fu_939_p2 + select_ln101_23_fu_931_p3);

assign add_ln101_17_fu_1043_p2 = ($signed(13'd8191) + $signed(add_ln101_16_fu_945_p2));

assign add_ln101_18_fu_1049_p2 = (add_ln101_17_fu_1043_p2 + select_ln101_26_fu_1035_p3);

assign add_ln101_1_fu_210_p2 = ($signed(13'd7718) + $signed(add_ln101_fu_148_p2));

assign add_ln101_2_fu_216_p2 = (add_ln101_1_fu_210_p2 + select_ln101_2_fu_202_p3);

assign add_ln101_3_fu_322_p2 = ($signed(13'd7942) + $signed(add_ln101_2_fu_216_p2));

assign add_ln101_4_fu_328_p2 = (add_ln101_3_fu_322_p2 + select_ln101_5_fu_314_p3);

assign add_ln101_5_fu_430_p2 = ($signed(13'd8065) + $signed(add_ln101_4_fu_328_p2));

assign add_ln101_6_fu_436_p2 = (add_ln101_5_fu_430_p2 + select_ln101_8_fu_422_p3);

assign add_ln101_7_fu_569_p2 = ($signed(13'd8129) + $signed(add_ln101_6_reg_1251));

assign add_ln101_8_fu_574_p2 = (add_ln101_7_fu_569_p2 + select_ln101_11_fu_562_p3);

assign add_ln101_9_fu_635_p2 = ($signed(13'd8161) + $signed(add_ln101_8_fu_574_p2));

assign add_ln101_fu_148_p2 = ($signed(select_ln101_1_fu_140_p3) + $signed(z_V_read_cast_fu_128_p1));

assign add_ln203_10_fu_1103_p2 = ($signed(select_ln101_28_fu_1063_p3) + $signed(sext_ln101_10_fu_1091_p1));

assign add_ln203_11_fu_1172_p2 = ($signed(select_ln101_30_reg_1333) + $signed(sext_ln203_fu_1168_p1));

assign add_ln203_12_fu_512_p2 = ($signed(select_ln101_9_fu_442_p3) + $signed(sext_ln1333_fu_468_p1));

assign add_ln203_13_fu_613_p2 = ($signed(sext_ln101_2_fu_580_p1) + $signed(sext_ln1371_fu_583_p1));

assign add_ln203_14_fu_717_p2 = ($signed(select_ln101_15_fu_647_p3) + $signed(sext_ln1371_1_fu_673_p1));

assign add_ln203_15_fu_821_p2 = ($signed(select_ln101_18_fu_751_p3) + $signed(sext_ln1371_2_fu_777_p1));

assign add_ln203_16_fu_918_p2 = ($signed(select_ln101_21_reg_1292) + $signed(sext_ln1371_3_fu_889_p1));

assign add_ln203_17_fu_1021_p2 = ($signed(select_ln101_24_fu_951_p3) + $signed(sext_ln1371_4_fu_977_p1));

assign add_ln203_18_fu_1139_p2 = ($signed(select_ln101_27_reg_1314) + $signed(sext_ln1371_5_fu_1131_p1));

assign add_ln203_19_fu_1188_p2 = (select_ln101_29_fu_1144_p3 + select_ln1371_fu_1151_p3);

assign add_ln203_1_fu_300_p2 = ($signed(sext_ln101_fu_230_p1) + $signed(zext_ln1333_fu_256_p1));

assign add_ln203_20_fu_1238_p2 = (select_ln101_31_fu_1194_p3 + select_ln1371_1_fu_1224_p3);

assign add_ln203_2_fu_390_p2 = ($signed(zext_ln101_fu_350_p1) + $signed(sext_ln101_3_fu_378_p1));

assign add_ln203_3_fu_408_p2 = (select_ln101_6_fu_334_p3 + zext_ln1333_1_fu_364_p1);

assign add_ln203_4_fu_494_p2 = ($signed(select_ln101_10_fu_450_p3) + $signed(sext_ln101_4_fu_482_p1));

assign add_ln203_5_fu_597_p2 = ($signed(select_ln101_13_reg_1266) + $signed(sext_ln101_5_fu_586_p1));

assign add_ln203_6_fu_699_p2 = ($signed(select_ln101_16_fu_655_p3) + $signed(sext_ln101_6_fu_687_p1));

assign add_ln203_7_fu_803_p2 = ($signed(select_ln101_19_fu_759_p3) + $signed(sext_ln101_7_fu_791_p1));

assign add_ln203_8_fu_903_p2 = ($signed(select_ln101_22_reg_1298) + $signed(sext_ln101_8_fu_892_p1));

assign add_ln203_9_fu_1003_p2 = ($signed(select_ln101_25_fu_959_p3) + $signed(sext_ln101_9_fu_991_p1));

assign add_ln203_fu_282_p2 = ($signed(zext_ln1333_2_fu_242_p1) + $signed(sext_ln101_1_fu_270_p1));

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_return = ((tmp_36_reg_1325[0:0] === 1'b1) ? sub_ln203_12_fu_1232_p2 : add_ln203_20_fu_1238_p2);

assign lshr_ln_fu_246_p4 = {{select_ln101_4_fu_234_p3[9:2]}};

assign select_ln101_10_fu_450_p3 = ((tmp_8_fu_382_p3[0:0] === 1'b1) ? add_ln203_2_fu_390_p2 : sub_ln203_3_fu_402_p2);

assign select_ln101_11_fu_562_p3 = ((tmp_13_reg_1256[0:0] === 1'b1) ? 13'd126 : 13'd0);

assign select_ln101_12_fu_526_p3 = ((tmp_12_fu_486_p3[0:0] === 1'b1) ? sub_ln203_4_fu_500_p2 : add_ln203_12_fu_512_p2);

assign select_ln101_13_fu_534_p3 = ((tmp_12_fu_486_p3[0:0] === 1'b1) ? add_ln203_4_fu_494_p2 : sub_ln203_13_fu_506_p2);

assign select_ln101_14_fu_627_p3 = ((tmp_17_fu_619_p3[0:0] === 1'b1) ? 13'd62 : 13'd0);

assign select_ln101_15_fu_647_p3 = ((tmp_16_fu_589_p3[0:0] === 1'b1) ? sub_ln203_5_fu_602_p2 : add_ln203_13_fu_613_p2);

assign select_ln101_16_fu_655_p3 = ((tmp_16_fu_589_p3[0:0] === 1'b1) ? add_ln203_5_fu_597_p2 : sub_ln203_14_fu_608_p2);

assign select_ln101_17_fu_731_p3 = ((tmp_21_fu_723_p3[0:0] === 1'b1) ? 13'd30 : 13'd0);

assign select_ln101_18_fu_751_p3 = ((tmp_20_fu_691_p3[0:0] === 1'b1) ? sub_ln203_6_fu_705_p2 : add_ln203_14_fu_717_p2);

assign select_ln101_19_fu_759_p3 = ((tmp_20_fu_691_p3[0:0] === 1'b1) ? add_ln203_6_fu_699_p2 : sub_ln203_15_fu_711_p2);

assign select_ln101_1_fu_140_p3 = ((tmp_fu_132_p3[0:0] === 1'b1) ? 13'd804 : 13'd7388);

assign select_ln101_20_fu_871_p3 = ((tmp_25_reg_1287[0:0] === 1'b1) ? 13'd14 : 13'd0);

assign select_ln101_21_fu_835_p3 = ((tmp_24_fu_795_p3[0:0] === 1'b1) ? sub_ln203_7_fu_809_p2 : add_ln203_15_fu_821_p2);

assign select_ln101_22_fu_843_p3 = ((tmp_24_fu_795_p3[0:0] === 1'b1) ? add_ln203_7_fu_803_p2 : sub_ln203_16_fu_815_p2);

assign select_ln101_23_fu_931_p3 = ((tmp_29_fu_923_p3[0:0] === 1'b1) ? 13'd6 : 13'd0);

assign select_ln101_24_fu_951_p3 = ((tmp_28_fu_895_p3[0:0] === 1'b1) ? sub_ln203_8_fu_908_p2 : add_ln203_16_fu_918_p2);

assign select_ln101_25_fu_959_p3 = ((tmp_28_fu_895_p3[0:0] === 1'b1) ? add_ln203_8_fu_903_p2 : sub_ln203_17_fu_913_p2);

assign select_ln101_26_fu_1035_p3 = ((tmp_33_fu_1027_p3[0:0] === 1'b1) ? 13'd2 : 13'd0);

assign select_ln101_27_fu_1055_p3 = ((tmp_32_fu_995_p3[0:0] === 1'b1) ? sub_ln203_9_fu_1009_p2 : add_ln203_17_fu_1021_p2);

assign select_ln101_28_fu_1063_p3 = ((tmp_32_fu_995_p3[0:0] === 1'b1) ? add_ln203_9_fu_1003_p2 : sub_ln203_18_fu_1015_p2);

assign select_ln101_29_fu_1144_p3 = ((tmp_36_reg_1325[0:0] === 1'b1) ? sub_ln203_10_fu_1134_p2 : add_ln203_18_fu_1139_p2);

assign select_ln101_2_fu_202_p3 = ((tmp_2_fu_194_p3[0:0] === 1'b1) ? 13'd948 : 13'd0);

assign select_ln101_30_fu_1115_p3 = ((tmp_36_fu_1095_p3[0:0] === 1'b1) ? add_ln203_10_fu_1103_p2 : sub_ln203_19_fu_1109_p2);

assign select_ln101_31_fu_1194_p3 = ((tmp_36_reg_1325[0:0] === 1'b1) ? sub_ln203_11_fu_1177_p2 : add_ln203_19_fu_1188_p2);

assign select_ln101_32_fu_1217_p3 = ((tmp_36_reg_1325[0:0] === 1'b1) ? tmp_39_fu_1201_p3 : tmp_40_fu_1209_p3);

assign select_ln101_3_fu_222_p3 = ((tmp_1_fu_154_p3[0:0] === 1'b1) ? select_ln203_1_fu_170_p3 : select_ln203_3_fu_186_p3);

assign select_ln101_4_fu_234_p3 = ((tmp_1_fu_154_p3[0:0] === 1'b1) ? select_ln203_fu_162_p3 : select_ln203_2_fu_178_p3);

assign select_ln101_5_fu_314_p3 = ((tmp_5_fu_306_p3[0:0] === 1'b1) ? 13'd500 : 13'd0);

assign select_ln101_6_fu_334_p3 = ((tmp_4_fu_274_p3[0:0] === 1'b1) ? sub_ln203_fu_288_p2 : add_ln203_1_fu_300_p2);

assign select_ln101_7_fu_342_p3 = ((tmp_4_fu_274_p3[0:0] === 1'b1) ? add_ln203_fu_282_p2 : sub_ln203_1_fu_294_p2);

assign select_ln101_8_fu_422_p3 = ((tmp_9_fu_414_p3[0:0] === 1'b1) ? 13'd254 : 13'd0);

assign select_ln101_9_fu_442_p3 = ((tmp_8_fu_382_p3[0:0] === 1'b1) ? sub_ln203_2_fu_396_p2 : add_ln203_3_fu_408_p2);

assign select_ln1371_1_fu_1224_p3 = ((select_ln101_32_fu_1217_p3[0:0] === 1'b1) ? 13'd8191 : 13'd0);

assign select_ln1371_fu_1151_p3 = ((tmp_37_reg_1339[0:0] === 1'b1) ? 13'd8191 : 13'd0);

assign select_ln203_1_fu_170_p3 = ((tmp_fu_132_p3[0:0] === 1'b1) ? 11'd1117 : 11'd311);

assign select_ln203_2_fu_178_p3 = ((tmp_fu_132_p3[0:0] === 1'b1) ? 10'd932 : 10'd311);

assign select_ln203_3_fu_186_p3 = ((tmp_fu_132_p3[0:0] === 1'b1) ? 11'd1737 : 11'd931);

assign select_ln203_fu_162_p3 = ((tmp_fu_132_p3[0:0] === 1'b1) ? 10'd310 : 10'd931);

assign sext_ln101_10_fu_1091_p1 = $signed(tmp_35_fu_1081_p4);

assign sext_ln101_1_fu_270_p1 = $signed(tmp_3_fu_260_p4);

assign sext_ln101_2_fu_580_p1 = select_ln101_12_reg_1261;

assign sext_ln101_3_fu_378_p1 = $signed(tmp_7_fu_368_p4);

assign sext_ln101_4_fu_482_p1 = $signed(tmp_11_fu_472_p4);

assign sext_ln101_5_fu_586_p1 = $signed(tmp_15_reg_1277);

assign sext_ln101_6_fu_687_p1 = $signed(tmp_19_fu_677_p4);

assign sext_ln101_7_fu_791_p1 = $signed(tmp_23_fu_781_p4);

assign sext_ln101_8_fu_892_p1 = $signed(tmp_27_reg_1309);

assign sext_ln101_9_fu_991_p1 = $signed(tmp_31_fu_981_p4);

assign sext_ln101_fu_230_p1 = select_ln101_3_fu_222_p3;

assign sext_ln1333_fu_468_p1 = $signed(tmp_10_fu_458_p4);

assign sext_ln1371_1_fu_673_p1 = $signed(tmp_18_fu_663_p4);

assign sext_ln1371_2_fu_777_p1 = $signed(tmp_22_fu_767_p4);

assign sext_ln1371_3_fu_889_p1 = $signed(tmp_26_reg_1304);

assign sext_ln1371_4_fu_977_p1 = $signed(tmp_30_fu_967_p4);

assign sext_ln1371_5_fu_1131_p1 = $signed(tmp_34_reg_1320);

assign sext_ln1371_fu_583_p1 = $signed(tmp_14_reg_1272);

assign sext_ln203_fu_1168_p1 = $signed(tmp_38_fu_1158_p4);

assign sub_ln203_10_fu_1134_p2 = ($signed(select_ln101_27_reg_1314) - $signed(sext_ln1371_5_fu_1131_p1));

assign sub_ln203_11_fu_1177_p2 = (select_ln101_29_fu_1144_p3 - select_ln1371_fu_1151_p3);

assign sub_ln203_12_fu_1232_p2 = (select_ln101_31_fu_1194_p3 - select_ln1371_1_fu_1224_p3);

assign sub_ln203_13_fu_506_p2 = ($signed(select_ln101_10_fu_450_p3) - $signed(sext_ln101_4_fu_482_p1));

assign sub_ln203_14_fu_608_p2 = ($signed(select_ln101_13_reg_1266) - $signed(sext_ln101_5_fu_586_p1));

assign sub_ln203_15_fu_711_p2 = ($signed(select_ln101_16_fu_655_p3) - $signed(sext_ln101_6_fu_687_p1));

assign sub_ln203_16_fu_815_p2 = ($signed(select_ln101_19_fu_759_p3) - $signed(sext_ln101_7_fu_791_p1));

assign sub_ln203_17_fu_913_p2 = ($signed(select_ln101_22_reg_1298) - $signed(sext_ln101_8_fu_892_p1));

assign sub_ln203_18_fu_1015_p2 = ($signed(select_ln101_25_fu_959_p3) - $signed(sext_ln101_9_fu_991_p1));

assign sub_ln203_19_fu_1109_p2 = ($signed(select_ln101_28_fu_1063_p3) - $signed(sext_ln101_10_fu_1091_p1));

assign sub_ln203_1_fu_294_p2 = ($signed(zext_ln1333_2_fu_242_p1) - $signed(sext_ln101_1_fu_270_p1));

assign sub_ln203_20_fu_1183_p2 = ($signed(select_ln101_30_reg_1333) - $signed(sext_ln203_fu_1168_p1));

assign sub_ln203_2_fu_396_p2 = (select_ln101_6_fu_334_p3 - zext_ln1333_1_fu_364_p1);

assign sub_ln203_3_fu_402_p2 = ($signed(zext_ln101_fu_350_p1) - $signed(sext_ln101_3_fu_378_p1));

assign sub_ln203_4_fu_500_p2 = ($signed(select_ln101_9_fu_442_p3) - $signed(sext_ln1333_fu_468_p1));

assign sub_ln203_5_fu_602_p2 = ($signed(sext_ln101_2_fu_580_p1) - $signed(sext_ln1371_fu_583_p1));

assign sub_ln203_6_fu_705_p2 = ($signed(select_ln101_15_fu_647_p3) - $signed(sext_ln1371_1_fu_673_p1));

assign sub_ln203_7_fu_809_p2 = ($signed(select_ln101_18_fu_751_p3) - $signed(sext_ln1371_2_fu_777_p1));

assign sub_ln203_8_fu_908_p2 = ($signed(select_ln101_21_reg_1292) - $signed(sext_ln1371_3_fu_889_p1));

assign sub_ln203_9_fu_1009_p2 = ($signed(select_ln101_24_fu_951_p3) - $signed(sext_ln1371_4_fu_977_p1));

assign sub_ln203_fu_288_p2 = ($signed(sext_ln101_fu_230_p1) - $signed(zext_ln1333_fu_256_p1));

assign tmp_10_fu_458_p4 = {{select_ln101_10_fu_450_p3[11:4]}};

assign tmp_11_fu_472_p4 = {{select_ln101_9_fu_442_p3[11:4]}};

assign tmp_12_fu_486_p3 = add_ln101_6_fu_436_p2[32'd12];

assign tmp_16_fu_589_p3 = add_ln101_8_fu_574_p2[32'd12];

assign tmp_17_fu_619_p3 = add_ln101_8_fu_574_p2[32'd12];

assign tmp_18_fu_663_p4 = {{select_ln101_16_fu_655_p3[11:6]}};

assign tmp_19_fu_677_p4 = {{select_ln101_15_fu_647_p3[12:6]}};

assign tmp_1_fu_154_p3 = add_ln101_fu_148_p2[32'd12];

assign tmp_20_fu_691_p3 = add_ln101_10_fu_641_p2[32'd12];

assign tmp_21_fu_723_p3 = add_ln101_10_fu_641_p2[32'd12];

assign tmp_22_fu_767_p4 = {{select_ln101_19_fu_759_p3[11:7]}};

assign tmp_23_fu_781_p4 = {{select_ln101_18_fu_751_p3[12:7]}};

assign tmp_24_fu_795_p3 = add_ln101_12_fu_745_p2[32'd12];

assign tmp_28_fu_895_p3 = add_ln101_14_fu_883_p2[32'd12];

assign tmp_29_fu_923_p3 = add_ln101_14_fu_883_p2[32'd12];

assign tmp_2_fu_194_p3 = add_ln101_fu_148_p2[32'd12];

assign tmp_30_fu_967_p4 = {{select_ln101_25_fu_959_p3[11:9]}};

assign tmp_31_fu_981_p4 = {{select_ln101_24_fu_951_p3[12:9]}};

assign tmp_32_fu_995_p3 = add_ln101_16_fu_945_p2[32'd12];

assign tmp_33_fu_1027_p3 = add_ln101_16_fu_945_p2[32'd12];

assign tmp_35_fu_1081_p4 = {{select_ln101_27_fu_1055_p3[12:10]}};

assign tmp_36_fu_1095_p3 = add_ln101_18_fu_1049_p2[32'd12];

assign tmp_38_fu_1158_p4 = {{select_ln101_29_fu_1144_p3[12:11]}};

assign tmp_39_fu_1201_p3 = add_ln203_11_fu_1172_p2[32'd11];

assign tmp_3_fu_260_p4 = {{select_ln101_3_fu_222_p3[10:2]}};

assign tmp_40_fu_1209_p3 = sub_ln203_20_fu_1183_p2[32'd11];

assign tmp_4_fu_274_p3 = add_ln101_2_fu_216_p2[32'd12];

assign tmp_5_fu_306_p3 = add_ln101_2_fu_216_p2[32'd12];

assign tmp_6_fu_354_p4 = {{select_ln101_7_fu_342_p3[10:3]}};

assign tmp_7_fu_368_p4 = {{select_ln101_6_fu_334_p3[11:3]}};

assign tmp_8_fu_382_p3 = add_ln101_4_fu_328_p2[32'd12];

assign tmp_9_fu_414_p3 = add_ln101_4_fu_328_p2[32'd12];

assign tmp_fu_132_p1 = z_V_read_int_reg;

assign tmp_fu_132_p3 = tmp_fu_132_p1[32'd11];

assign z_V_read_cast_fu_128_p0 = z_V_read_int_reg;

assign z_V_read_cast_fu_128_p1 = z_V_read_cast_fu_128_p0;

assign zext_ln101_fu_350_p1 = select_ln101_7_fu_342_p3;

assign zext_ln1333_1_fu_364_p1 = tmp_6_fu_354_p4;

assign zext_ln1333_2_fu_242_p1 = select_ln101_4_fu_234_p3;

assign zext_ln1333_fu_256_p1 = lshr_ln_fu_246_p4;

endmodule //cordic_circ_apfixed_13_3_0_s
