

================================================================
== Vitis HLS Report for 'implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1'
================================================================
* Date:           Wed May  8 02:27:21 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Principal_Component_Analysis.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.431 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                    Loop Name                   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1  |        ?|        ?|        38|          1|          1|     ?|       yes|
        +------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      547|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|     2283|     1766|     -|
|Memory               |        0|      -|        2|        3|     0|
|Multiplexer          |        -|      -|        -|       54|     -|
|Register             |        -|      -|     1159|      320|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|     3444|     2690|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+------+------+-----+
    |          Instance         |        Module        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------+----------------------+---------+----+------+------+-----+
    |sparsemux_7_2_64_1_1_U275  |sparsemux_7_2_64_1_1  |        0|   0|     0|    14|    0|
    |sparsemux_7_2_64_1_1_U277  |sparsemux_7_2_64_1_1  |        0|   0|     0|    14|    0|
    |urem_32ns_3ns_2_36_1_U276  |urem_32ns_3ns_2_36_1  |        0|   0|  2283|  1738|    0|
    +---------------------------+----------------------+---------+----+------+------+-----+
    |Total                      |                      |        0|   0|  2283|  1766|    0|
    +---------------------------+----------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory   |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |signFlip_U  |implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1_signFlip_RAM_bkb  |        0|  2|   3|    0|     3|    1|     1|            3|
    +------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total       |                                                                                  |        0|  2|   3|    0|     3|    1|     1|            3|
    +------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln213_fu_251_p2       |         +|   0|  0|  41|          34|           1|
    |add_ln214_fu_309_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln219_fu_384_p2       |         +|   0|  0|  39|          32|          32|
    |i_4_fu_263_p2             |         +|   0|  0|  39|          32|           1|
    |mul_fu_303_p2             |         -|   0|  0|  39|          32|          32|
    |sub_ln219_fu_454_p2       |         -|   0|  0|  10|           3|           2|
    |and_ln217_fu_421_p2       |       and|   0|  0|   2|           1|           1|
    |cmp13_fu_291_p2           |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln213_fu_246_p2      |      icmp|   0|  0|  41|          34|          34|
    |icmp_ln214_fu_269_p2      |      icmp|   0|  0|   9|           2|           2|
    |icmp_ln217_1_fu_375_p2    |      icmp|   0|  0|  59|          52|           1|
    |icmp_ln217_fu_369_p2      |      icmp|   0|  0|  18|          11|           2|
    |or_ln217_fu_417_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln213_1_fu_283_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln213_fu_275_p3    |    select|   0|  0|   2|           1|           1|
    |select_ln219_1_fu_497_p3  |    select|   0|  0|  63|           1|          64|
    |select_ln219_2_fu_397_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln219_fu_460_p3    |    select|   0|  0|   2|           1|           2|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |grp_fu_411_p0             |       xor|   0|  0|  32|          32|          32|
    |xor_ln219_1_fu_487_p2     |       xor|   0|  0|  65|          64|          65|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 547|         370|         311|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_fu_92                  |   9|          2|   32|         64|
    |indvar_flatten21_fu_96   |   9|          2|   34|         68|
    |j_fu_88                  |   9|          2|    2|          4|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   71|        142|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln219_reg_588                  |  32|   0|   32|          0|
    |and_ln217_reg_603                  |   1|   0|    1|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |cmp13_reg_558                      |   1|   0|    1|          0|
    |i_fu_92                            |  32|   0|   32|          0|
    |icmp_ln217_1_reg_583               |   1|   0|    1|          0|
    |icmp_ln217_reg_578                 |   1|   0|    1|          0|
    |indvar_flatten21_fu_96             |  34|   0|   34|          0|
    |j_fu_88                            |   2|   0|    2|          0|
    |mul_reg_562                        |  32|   0|   32|          0|
    |pcVecsNorm_1_addr_reg_638          |   4|   0|    4|          0|
    |pcVecsNorm_2_addr_reg_643          |   4|   0|    4|          0|
    |pcVecsNorm_addr_reg_633            |   4|   0|    4|          0|
    |pcVecs_1_load_1_reg_658            |  64|   0|   64|          0|
    |pcVecs_2_load_1_reg_663            |  64|   0|   64|          0|
    |pcVecs_load_1_reg_653              |  64|   0|   64|          0|
    |select_ln213_reg_551               |   2|   0|    2|          0|
    |select_ln219_reg_668               |   2|   0|    2|          0|
    |signFlip_addr_reg_567              |   2|   0|    2|          0|
    |signFlip_load_reg_648              |   1|   0|    1|          0|
    |tmp_3_reg_672                      |  64|   0|   64|          0|
    |tmp_6_reg_593                      |   1|   0|    1|          0|
    |tmp_reg_613                        |  31|   0|   31|          0|
    |cmp13_reg_558                      |  64|  32|    1|          0|
    |pcVecsNorm_1_addr_reg_638          |  64|  32|    4|          0|
    |pcVecsNorm_2_addr_reg_643          |  64|  32|    4|          0|
    |pcVecsNorm_addr_reg_633            |  64|  32|    4|          0|
    |pcVecs_1_load_1_reg_658            |  64|  32|   64|          0|
    |pcVecs_2_load_1_reg_663            |  64|  32|   64|          0|
    |pcVecs_load_1_reg_653              |  64|  32|   64|          0|
    |signFlip_addr_reg_567              |  64|  32|    2|          0|
    |signFlip_load_reg_648              |  64|  32|    1|          0|
    |tmp_6_reg_593                      |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1159| 320|  728|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                          Source Object                          |    C Type    |
+-----------------------+-----+-----+------------+-----------------------------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1|  return value|
|grp_fu_709_p_din0      |  out|   64|  ap_ctrl_hs|  implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1|  return value|
|grp_fu_709_p_din1      |  out|   64|  ap_ctrl_hs|  implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1|  return value|
|grp_fu_709_p_opcode    |  out|    5|  ap_ctrl_hs|  implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1|  return value|
|grp_fu_709_p_dout0     |   in|    1|  ap_ctrl_hs|  implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1|  return value|
|grp_fu_709_p_ce        |  out|    1|  ap_ctrl_hs|  implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1|  return value|
|grp_fu_721_p_din0      |  out|   32|  ap_ctrl_hs|  implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1|  return value|
|grp_fu_721_p_din1      |  out|   34|  ap_ctrl_hs|  implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1|  return value|
|grp_fu_721_p_dout0     |   in|   65|  ap_ctrl_hs|  implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1|  return value|
|grp_fu_721_p_ce        |  out|    1|  ap_ctrl_hs|  implement_Pipeline_PCA_Sign_Normalization_Loop_VITIS_LOOP_214_1|  return value|
|sub_ln158              |   in|   34|     ap_none|                                                        sub_ln158|        scalar|
|pcVecs_address0        |  out|    4|   ap_memory|                                                           pcVecs|         array|
|pcVecs_ce0             |  out|    1|   ap_memory|                                                           pcVecs|         array|
|pcVecs_q0              |   in|   64|   ap_memory|                                                           pcVecs|         array|
|pcVecs_1_address0      |  out|    4|   ap_memory|                                                         pcVecs_1|         array|
|pcVecs_1_ce0           |  out|    1|   ap_memory|                                                         pcVecs_1|         array|
|pcVecs_1_q0            |   in|   64|   ap_memory|                                                         pcVecs_1|         array|
|pcVecs_2_address0      |  out|    4|   ap_memory|                                                         pcVecs_2|         array|
|pcVecs_2_ce0           |  out|    1|   ap_memory|                                                         pcVecs_2|         array|
|pcVecs_2_q0            |   in|   64|   ap_memory|                                                         pcVecs_2|         array|
|pcVecsNorm_address0    |  out|    4|   ap_memory|                                                       pcVecsNorm|         array|
|pcVecsNorm_ce0         |  out|    1|   ap_memory|                                                       pcVecsNorm|         array|
|pcVecsNorm_we0         |  out|    1|   ap_memory|                                                       pcVecsNorm|         array|
|pcVecsNorm_d0          |  out|   64|   ap_memory|                                                       pcVecsNorm|         array|
|pcVecsNorm_1_address0  |  out|    4|   ap_memory|                                                     pcVecsNorm_1|         array|
|pcVecsNorm_1_ce0       |  out|    1|   ap_memory|                                                     pcVecsNorm_1|         array|
|pcVecsNorm_1_we0       |  out|    1|   ap_memory|                                                     pcVecsNorm_1|         array|
|pcVecsNorm_1_d0        |  out|   64|   ap_memory|                                                     pcVecsNorm_1|         array|
|pcVecsNorm_2_address0  |  out|    4|   ap_memory|                                                     pcVecsNorm_2|         array|
|pcVecsNorm_2_ce0       |  out|    1|   ap_memory|                                                     pcVecsNorm_2|         array|
|pcVecsNorm_2_we0       |  out|    1|   ap_memory|                                                     pcVecsNorm_2|         array|
|pcVecsNorm_2_d0        |  out|   64|   ap_memory|                                                     pcVecsNorm_2|         array|
|pcVecs_load            |   in|   64|     ap_none|                                                      pcVecs_load|        scalar|
|pcVecs_1_load          |   in|   64|     ap_none|                                                    pcVecs_1_load|        scalar|
|pcVecs_2_load          |   in|   64|     ap_none|                                                    pcVecs_2_load|        scalar|
+-----------------------+-----+-----+------------+-----------------------------------------------------------------+--------------+

