/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.05
Build    : 1.0.45
Hash     : c0750e5
Date     : May  2 2024
Type     : Engineering
Log Time   : Thu May  2 21:14:07 2024 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 6
# Timing Graph Levels: 8

#Path 1
Startpoint: $techmap3916\bram_$flatten\a3.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A2[4] (RS_TDP36K at (42,38) clocked by a0.S4_0.S_0.clk)
Endpoint  : a3.out_1[180].D[0] (dffre at (66,39) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                     0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     0.894
$techmap3916\bram_$flatten\a3.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A2[0] (RS_TDP36K at (42,38))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                                                                                                                        0.051     0.945
$techmap3916\bram_$flatten\a3.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A2[4] (RS_TDP36K at (42,38)) [clock-to-output]     0.000     0.945
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     0.945
| (OPIN:1106719 side: (TOP,) (42,39,0)0))                                                                                                                                                                                0.000     0.945
| (CHANX:2323597 L4 length:4 (42,39,0)-> (39,39,0))                                                                                                                                                                      0.119     1.064
| (CHANX:2323553 L1 length:1 (39,39,0)-> (39,39,0))                                                                                                                                                                      0.061     1.125
| (CHANY:2694981 L4 length:4 (38,39,0)-> (38,36,0))                                                                                                                                                                      0.119     1.244
| (CHANY:2694793 L4 length:4 (38,36,0)-> (38,33,0))                                                                                                                                                                      0.119     1.363
| (CHANX:2283028 L1 length:1 (39,33,0)-> (39,33,0))                                                                                                                                                                      0.061     1.424
| (IPIN:999156 side: (TOP,) (39,33,0)0))                                                                                                                                                                                 0.101     1.524
| (intra 'clb' routing)                                                                                                                                                                                                  0.085     1.609
$abc$1057796$abc$738720$li2227_li2227.in[1] (.names at (39,33))                                                                                                                                                          0.000     1.609
| (primitive '.names' combinational delay)                                                                                                                                                                               0.135     1.745
$abc$1057796$abc$738720$li2227_li2227.out[0] (.names at (39,33))                                                                                                                                                         0.000     1.745
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     1.745
| (OPIN:999117 side: (TOP,) (39,33,0)0))                                                                                                                                                                                 0.000     1.745
| (CHANX:2283068 L4 length:4 (39,33,0)-> (42,33,0))                                                                                                                                                                      0.119     1.864
| (CHANY:2712620 L1 length:1 (42,34,0)-> (42,34,0))                                                                                                                                                                      0.061     1.925
| (CHANX:2290072 L4 length:4 (43,34,0)-> (46,34,0))                                                                                                                                                                      0.119     2.044
| (CHANY:2730480 L1 length:1 (46,35,0)-> (46,35,0))                                                                                                                                                                      0.061     2.105
| (CHANX:2297076 L4 length:4 (47,35,0)-> (50,35,0))                                                                                                                                                                      0.119     2.224
| (CHANY:2743864 L1 length:1 (49,36,0)-> (49,36,0))                                                                                                                                                                      0.061     2.285
| (CHANX:2304044 L4 length:4 (50,36,0)-> (53,36,0))                                                                                                                                                                      0.119     2.403
| (CHANY:2761724 L1 length:1 (53,37,0)-> (53,37,0))                                                                                                                                                                      0.061     2.464
| (CHANX:2311048 L4 length:4 (54,37,0)-> (57,37,0))                                                                                                                                                                      0.119     2.583
| (CHANY:2779584 L1 length:1 (57,38,0)-> (57,38,0))                                                                                                                                                                      0.061     2.644
| (CHANX:2318052 L4 length:4 (58,38,0)-> (61,38,0))                                                                                                                                                                      0.119     2.763
| (CHANX:2318182 L4 length:4 (60,38,0)-> (63,38,0))                                                                                                                                                                      0.119     2.882
| (CHANY:2806338 L1 length:1 (63,39,0)-> (63,39,0))                                                                                                                                                                      0.061     2.943
| (CHANX:2325186 L4 length:4 (64,39,0)-> (67,39,0))                                                                                                                                                                      0.119     3.062
| (IPIN:1134921 side: (TOP,) (66,39,0)0))                                                                                                                                                                                0.101     3.163
| (intra 'clb' routing)                                                                                                                                                                                                  0.303     3.466
a3.out_1[180].D[0] (dffre at (66,39))                                                                                                                                                                                   -0.000     3.466
data arrival time                                                                                                                                                                                                                  3.466

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        2.500     2.500
clock source latency                                                                                                                                                                                                     0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                   0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                       0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     3.394
a3.out_1[180].C[0] (dffre at (66,39))                                                                                                                                                                                    0.000     3.394
clock uncertainty                                                                                                                                                                                                        0.000     3.394
cell setup time                                                                                                                                                                                                         -0.032     3.363
data required time                                                                                                                                                                                                                 3.363
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                 3.363
data arrival time                                                                                                                                                                                                                 -3.466
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                  -0.103


#Path 2
Startpoint: r11.state_out[61].Q[0] (dffre at (57,28) clocked by a0.S4_0.S_0.clk)
Endpoint  : rf.S4_3.S_0.out[4].D[0] (dffre at (54,27) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing:global net)                                                     0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r11.state_out[61].C[0] (dffre at (57,28))                                              0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r11.state_out[61].Q[0] (dffre at (57,28)) [clock-to-output]                            0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (OPIN:887391 side: (RIGHT,) (57,28,0)0))                                             0.000     1.048
| (CHANY:2778968 L4 length:4 (57,28,0)-> (57,31,0))                                    0.119     1.167
| (CHANX:2270523 L4 length:4 (57,31,0)-> (54,31,0))                                    0.119     1.286
| (CHANY:2761432 L4 length:4 (53,32,0)-> (53,35,0))                                    0.119     1.405
| (CHANX:2297275 L4 length:4 (53,35,0)-> (50,35,0))                                    0.119     1.524
| (CHANY:2743896 L4 length:4 (49,36,0)-> (49,39,0))                                    0.119     1.643
| (CHANX:2324027 L4 length:4 (49,39,0)-> (46,39,0))                                    0.119     1.762
| (CHANY:2730731 L1 length:1 (46,39,0)-> (46,39,0))                                    0.061     1.823
| (CHANX:2317087 L4 length:4 (46,38,0)-> (43,38,0))                                    0.119     1.942
| (CHANY:2717398 L4 length:4 (43,39,0)-> (43,42,0))                                    0.119     2.061
| (IPIN:1132237 side: (RIGHT,) (43,39,0)0))                                            0.101     2.161
| (intra 'clb' routing)                                                                0.085     2.246
$abc$1636041$new_new_n14169__.in[0] (.names at (43,39))                                0.000     2.246
| (primitive '.names' combinational delay)                                             0.054     2.300
$abc$1636041$new_new_n14169__.out[0] (.names at (43,39))                               0.000     2.300
| (intra 'clb' routing)                                                                0.000     2.300
| (OPIN:1132193 side: (RIGHT,) (43,39,0)0))                                            0.000     2.300
| (CHANY:2717211 L4 length:4 (43,39,0)-> (43,36,0))                                    0.119     2.419
| (CHANX:2296892 L4 length:4 (44,35,0)-> (47,35,0))                                    0.119     2.538
| (CHANY:2734747 L4 length:4 (47,35,0)-> (47,32,0))                                    0.119     2.657
| (CHANX:2270140 L4 length:4 (48,31,0)-> (51,31,0))                                    0.119     2.776
| (CHANY:2752283 L4 length:4 (51,31,0)-> (51,28,0))                                    0.119     2.895
| (CHANX:2243388 L4 length:4 (52,27,0)-> (55,27,0))                                    0.119     3.014
| (CHANY:2761103 L1 length:1 (53,27,0)-> (53,27,0))                                    0.061     3.075
| (CHANX:2236752 L1 length:1 (54,26,0)-> (54,26,0))                                    0.061     3.136
| (CHANY:2765560 L4 length:4 (54,27,0)-> (54,30,0))                                    0.119     3.254
| (IPIN:868376 side: (RIGHT,) (54,27,0)0))                                             0.101     3.355
| (intra 'clb' routing)                                                                0.085     3.440
$abc$1057796$abc$738720$li7132_li7132.in[5] (.names at (54,27))                        0.000     3.440
| (primitive '.names' combinational delay)                                             0.025     3.465
$abc$1057796$abc$738720$li7132_li7132.out[0] (.names at (54,27))                       0.000     3.465
| (intra 'clb' routing)                                                                0.000     3.465
rf.S4_3.S_0.out[4].D[0] (dffre at (54,27))                                             0.000     3.465
data arrival time                                                                                3.465

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing:global net)                                                     0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
rf.S4_3.S_0.out[4].C[0] (dffre at (54,27))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -3.465
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -0.103


#Path 3
Startpoint: r7.state_out[59].Q[0] (dffre at (54,44) clocked by a0.S4_0.S_0.clk)
Endpoint  : r8.t2.t0.s0.out[6].D[0] (dffre at (62,36) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing:global net)                                                     0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r7.state_out[59].C[0] (dffre at (54,44))                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r7.state_out[59].Q[0] (dffre at (54,44)) [clock-to-output]                             0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (OPIN:1242368 side: (RIGHT,) (54,44,0)0))                                            0.000     1.048
| (CHANY:2766471 L4 length:4 (54,44,0)-> (54,41,0))                                    0.119     1.167
| (CHANX:2337871 L4 length:4 (54,41,0)-> (51,41,0))                                    0.119     1.286
| (CHANY:2748631 L1 length:1 (50,41,0)-> (50,41,0))                                    0.061     1.347
| (CHANX:2330867 L4 length:4 (50,40,0)-> (47,40,0))                                    0.119     1.466
| (CHANY:2730643 L4 length:4 (46,40,0)-> (46,37,0))                                    0.119     1.585
| (CHANY:2730673 L1 length:1 (46,38,0)-> (46,38,0))                                    0.061     1.646
| (CHANX:2310329 L4 length:4 (46,37,0)-> (43,37,0))                                    0.119     1.765
| (IPIN:1084794 side: (TOP,) (44,37,0)0))                                              0.101     1.865
| (intra 'clb' routing)                                                                0.085     1.951
$abc$1636041$new_new_n12290__.in[3] (.names at (44,37))                                0.000     1.951
| (primitive '.names' combinational delay)                                             0.173     2.123
$abc$1636041$new_new_n12290__.out[0] (.names at (44,37))                               0.000     2.123
| (intra 'clb' routing)                                                                0.000     2.123
| (OPIN:1084788 side: (RIGHT,) (44,37,0)0))                                            0.000     2.123
| (CHANY:2721547 L4 length:4 (44,37,0)-> (44,34,0))                                    0.119     2.242
| (CHANX:2283468 L4 length:4 (45,33,0)-> (48,33,0))                                    0.119     2.361
| (CHANY:2739292 L1 length:1 (48,34,0)-> (48,34,0))                                    0.061     2.422
| (CHANX:2290472 L4 length:4 (49,34,0)-> (52,34,0))                                    0.119     2.541
| (CHANY:2757152 L1 length:1 (52,35,0)-> (52,35,0))                                    0.061     2.602
| (CHANX:2297476 L4 length:4 (53,35,0)-> (56,35,0))                                    0.119     2.721
| (CHANX:2297672 L4 length:4 (56,35,0)-> (59,35,0))                                    0.119     2.840
| (CHANY:2788352 L1 length:1 (59,36,0)-> (59,36,0))                                    0.061     2.900
| (CHANX:2304676 L4 length:4 (60,36,0)-> (63,36,0))                                    0.119     3.019
| (IPIN:1068170 side: (TOP,) (62,36,0)0))                                              0.101     3.120
| (intra 'clb' routing)                                                                0.085     3.205
$abc$1057796$abc$738720$li6682_li6682.in[5] (.names at (62,36))                        0.000     3.205
| (primitive '.names' combinational delay)                                             0.173     3.378
$abc$1057796$abc$738720$li6682_li6682.out[0] (.names at (62,36))                       0.000     3.378
| (intra 'clb' routing)                                                                0.000     3.378
r8.t2.t0.s0.out[6].D[0] (dffre at (62,36))                                             0.000     3.378
data arrival time                                                                                3.378

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing:global net)                                                     0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r8.t2.t0.s0.out[6].C[0] (dffre at (62,36))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -3.378
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -0.015


#Path 4
Startpoint: r7.state_out[56].Q[0] (dffre at (56,41) clocked by a0.S4_0.S_0.clk)
Endpoint  : r8.t2.t0.s0.out[4].D[0] (dffre at (61,35) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing:global net)                                                     0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r7.state_out[56].C[0] (dffre at (56,41))                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r7.state_out[56].Q[0] (dffre at (56,41)) [clock-to-output]                             0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (OPIN:1177098 side: (RIGHT,) (56,41,0)0))                                            0.000     1.048
| (CHANY:2775175 L4 length:4 (56,41,0)-> (56,38,0))                                    0.119     1.167
| (CHANX:2317743 L4 length:4 (56,38,0)-> (53,38,0))                                    0.119     1.286
| (CHANY:2761799 L1 length:1 (53,38,0)-> (53,38,0))                                    0.061     1.347
| (CHANX:2310787 L4 length:4 (53,37,0)-> (50,37,0))                                    0.119     1.466
| (CHANY:2743939 L1 length:1 (49,37,0)-> (49,37,0))                                    0.061     1.527
| (CHANX:2303783 L4 length:4 (49,36,0)-> (46,36,0))                                    0.119     1.646
| (CHANX:2303661 L4 length:4 (47,36,0)-> (44,36,0))                                    0.119     1.765
| (CHANY:2721696 L1 length:1 (44,37,0)-> (44,37,0))                                    0.061     1.826
| (IPIN:1084826 side: (RIGHT,) (44,37,0)0))                                            0.101     1.926
| (intra 'clb' routing)                                                                0.085     2.012
$abc$1636041$new_new_n12275__.in[5] (.names at (44,37))                                0.000     2.012
| (primitive '.names' combinational delay)                                             0.152     2.163
$abc$1636041$new_new_n12275__.out[0] (.names at (44,37))                               0.000     2.163
| (intra 'clb' routing)                                                                0.000     2.163
| (OPIN:1084785 side: (RIGHT,) (44,37,0)0))                                            0.000     2.163
| (CHANY:2721541 L4 length:4 (44,37,0)-> (44,34,0))                                    0.119     2.282
| (CHANX:2283462 L4 length:4 (45,33,0)-> (48,33,0))                                    0.119     2.401
| (CHANX:2283662 L4 length:4 (48,33,0)-> (51,33,0))                                    0.119     2.520
| (CHANY:2752634 L1 length:1 (51,34,0)-> (51,34,0))                                    0.061     2.581
| (CHANX:2290666 L4 length:4 (52,34,0)-> (55,34,0))                                    0.119     2.700
| (CHANY:2770494 L1 length:1 (55,35,0)-> (55,35,0))                                    0.061     2.761
| (CHANX:2297670 L4 length:4 (56,35,0)-> (59,35,0))                                    0.119     2.880
| (CHANX:2297870 L4 length:4 (59,35,0)-> (62,35,0))                                    0.119     2.999
| (IPIN:1045495 side: (TOP,) (61,35,0)0))                                              0.101     3.099
| (intra 'clb' routing)                                                                0.085     3.184
$abc$1057796$abc$738720$li6681_li6681.in[5] (.names at (61,35))                        0.000     3.184
| (primitive '.names' combinational delay)                                             0.173     3.357
$abc$1057796$abc$738720$li6681_li6681.out[0] (.names at (61,35))                       0.000     3.357
| (intra 'clb' routing)                                                                0.000     3.357
r8.t2.t0.s0.out[4].D[0] (dffre at (61,35))                                             0.000     3.357
data arrival time                                                                                3.357

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing:global net)                                                     0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r8.t2.t0.s0.out[4].C[0] (dffre at (61,35))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -3.357
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.006


#Path 5
Startpoint: $techmap3921\bram_$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A2[6] (RS_TDP36K at (55,47) clocked by a0.S4_0.S_0.clk)
Endpoint  : a6.out_1[166].D[0] (dffre at (68,21) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                     0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     0.894
$techmap3921\bram_$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A2[0] (RS_TDP36K at (55,47))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                                                                                                                        0.051     0.945
$techmap3921\bram_$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A2[6] (RS_TDP36K at (55,47)) [clock-to-output]     0.000     0.945
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     0.945
| (OPIN:1309276 side: (TOP,) (55,48,0)0))                                                                                                                                                                                0.000     0.945
| (CHANX:2385392 L4 length:4 (55,48,0)-> (58,48,0))                                                                                                                                                                      0.119     1.064
| (CHANY:2784527 L4 length:4 (58,48,0)-> (58,45,0))                                                                                                                                                                      0.119     1.183
| (CHANX:2358523 L1 length:1 (58,44,0)-> (58,44,0))                                                                                                                                                                      0.061     1.244
| (CHANY:2779819 L4 length:4 (57,44,0)-> (57,41,0))                                                                                                                                                                      0.119     1.363
| (CHANX:2338266 L1 length:1 (58,41,0)-> (58,41,0))                                                                                                                                                                      0.061     1.424
| (IPIN:1177433 side: (TOP,) (58,41,0)0))                                                                                                                                                                                0.101     1.524
| (intra 'clb' routing)                                                                                                                                                                                                  0.085     1.609
$abc$1057796$abc$738720$li3365_li3365.in[1] (.names at (58,41))                                                                                                                                                          0.000     1.609
| (primitive '.names' combinational delay)                                                                                                                                                                               0.135     1.745
$abc$1057796$abc$738720$li3365_li3365.out[0] (.names at (58,41))                                                                                                                                                         0.000     1.745
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     1.745
| (OPIN:1177391 side: (TOP,) (58,41,0)0))                                                                                                                                                                                0.000     1.745
| (CHANX:2338300 L4 length:4 (58,41,0)-> (61,41,0))                                                                                                                                                                      0.119     1.864
| (CHANY:2797403 L4 length:4 (61,41,0)-> (61,38,0))                                                                                                                                                                      0.119     1.983
| (CHANX:2311548 L4 length:4 (62,37,0)-> (65,37,0))                                                                                                                                                                      0.119     2.102
| (CHANY:2814939 L4 length:4 (65,37,0)-> (65,34,0))                                                                                                                                                                      0.119     2.221
| (CHANX:2284796 L4 length:4 (66,33,0)-> (69,33,0))                                                                                                                                                                      0.119     2.339
| (CHANY:2832475 L4 length:4 (69,33,0)-> (69,30,0))                                                                                                                                                                      0.119     2.458
| (CHANX:2257967 L1 length:1 (69,29,0)-> (69,29,0))                                                                                                                                                                      0.061     2.519
| (CHANY:2827767 L4 length:4 (68,29,0)-> (68,26,0))                                                                                                                                                                      0.119     2.638
| (CHANX:2244381 L1 length:1 (68,27,0)-> (68,27,0))                                                                                                                                                                      0.061     2.699
| (CHANY:2823209 L4 length:4 (67,27,0)-> (67,24,0))                                                                                                                                                                      0.119     2.818
| (CHANX:2224116 L1 length:1 (68,24,0)-> (68,24,0))                                                                                                                                                                      0.061     2.879
| (CHANY:2827475 L4 length:4 (68,24,0)-> (68,21,0))                                                                                                                                                                      0.119     2.998
| (IPIN:737289 side: (RIGHT,) (68,21,0)0))                                                                                                                                                                               0.101     3.099
| (intra 'clb' routing)                                                                                                                                                                                                  0.233     3.332
a6.out_1[166].D[0] (dffre at (68,21))                                                                                                                                                                                    0.000     3.332
data arrival time                                                                                                                                                                                                                  3.332

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        2.500     2.500
clock source latency                                                                                                                                                                                                     0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                   0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                       0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     3.394
a6.out_1[166].C[0] (dffre at (68,21))                                                                                                                                                                                    0.000     3.394
clock uncertainty                                                                                                                                                                                                        0.000     3.394
cell setup time                                                                                                                                                                                                         -0.032     3.363
data required time                                                                                                                                                                                                                 3.363
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                 3.363
data arrival time                                                                                                                                                                                                                 -3.332
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                        0.031


#Path 6
Startpoint: r6.state_out[85].Q[0] (dffre at (47,48) clocked by a0.S4_0.S_0.clk)
Endpoint  : r7.t1.t1.s4.out[1].D[0] (dffre at (52,45) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing:global net)                                                     0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r6.state_out[85].C[0] (dffre at (47,48))                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r6.state_out[85].Q[0] (dffre at (47,48)) [clock-to-output]                             0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (OPIN:1331530 side: (TOP,) (47,48,0)0))                                              0.000     1.048
| (CHANX:2384870 L4 length:4 (47,48,0)-> (50,48,0))                                    0.119     1.167
| (CHANY:2748933 L4 length:4 (50,48,0)-> (50,45,0))                                    0.119     1.286
| (CHANX:2358118 L4 length:4 (51,44,0)-> (54,44,0))                                    0.119     1.405
| (CHANX:2358318 L4 length:4 (54,44,0)-> (57,44,0))                                    0.119     1.524
| (CHANY:2780026 L1 length:1 (57,45,0)-> (57,45,0))                                    0.061     1.585
| (CHANX:2365322 L4 length:4 (58,45,0)-> (61,45,0))                                    0.119     1.704
| (CHANY:2797673 L4 length:4 (61,45,0)-> (61,42,0))                                    0.119     1.823
| (CHANX:2352082 L4 length:4 (62,43,0)-> (65,43,0))                                    0.119     1.942
| (CHANY:2815345 L4 length:4 (65,43,0)-> (65,40,0))                                    0.119     2.061
| (IPIN:1201095 side: (RIGHT,) (65,42,0)0))                                            0.101     2.161
| (intra 'clb' routing)                                                                0.085     2.246
$abc$1636041$new_new_n15551__.in[3] (.names at (65,42))                                0.000     2.246
| (primitive '.names' combinational delay)                                             0.152     2.398
$abc$1636041$new_new_n15551__.out[0] (.names at (65,42))                               0.000     2.398
| (intra 'clb' routing)                                                                0.000     2.398
| (OPIN:1201041 side: (TOP,) (65,42,0)0))                                              0.000     2.398
| (CHANX:2345305 L4 length:4 (65,42,0)-> (62,42,0))                                    0.119     2.517
| (CHANY:2797718 L4 length:4 (61,43,0)-> (61,46,0))                                    0.119     2.636
| (CHANX:2372057 L4 length:4 (61,46,0)-> (58,46,0))                                    0.119     2.755
| (CHANY:2784549 L1 length:1 (58,46,0)-> (58,46,0))                                    0.061     2.816
| (CHANX:2365125 L4 length:4 (58,45,0)-> (55,45,0))                                    0.119     2.935
| (CHANX:2364937 L4 length:4 (55,45,0)-> (52,45,0))                                    0.119     3.053
| (IPIN:1265877 side: (TOP,) (52,45,0)0))                                              0.101     3.154
| (intra 'clb' routing)                                                                0.085     3.239
$abc$1057796$abc$738720$li6340_li6340.in[3] (.names at (52,45))                        0.000     3.239
| (primitive '.names' combinational delay)                                             0.090     3.330
$abc$1057796$abc$738720$li6340_li6340.out[0] (.names at (52,45))                       0.000     3.330
| (intra 'clb' routing)                                                                0.000     3.330
r7.t1.t1.s4.out[1].D[0] (dffre at (52,45))                                             0.000     3.330
data arrival time                                                                                3.330

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing:global net)                                                     0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r7.t1.t1.s4.out[1].C[0] (dffre at (52,45))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -3.330
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.033


#Path 7
Startpoint: $techmap3917\bram_$flatten\a3.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A2[7] (RS_TDP36K at (42,35) clocked by a0.S4_0.S_0.clk)
Endpoint  : a3.out_1[167].D[0] (dffre at (37,31) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                     0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     0.894
$techmap3917\bram_$flatten\a3.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A2[0] (RS_TDP36K at (42,35))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                                                                                                                        0.051     0.945
$techmap3917\bram_$flatten\a3.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A2[7] (RS_TDP36K at (42,35)) [clock-to-output]     0.000     0.945
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     0.945
| (OPIN:1040420 side: (TOP,) (42,36,0)0))                                                                                                                                                                                0.000     0.945
| (CHANX:2303491 L1 length:1 (42,36,0)-> (42,36,0))                                                                                                                                                                      0.061     1.006
| (CHANY:2708131 L4 length:4 (41,36,0)-> (41,33,0))                                                                                                                                                                      0.119     1.125
| (CHANX:2276423 L1 length:1 (41,32,0)-> (41,32,0))                                                                                                                                                                      0.061     1.186
| (CHANY:2703423 L4 length:4 (40,32,0)-> (40,29,0))                                                                                                                                                                      0.119     1.305
| (CHANY:2703223 L4 length:4 (40,29,0)-> (40,26,0))                                                                                                                                                                      0.119     1.424
| (CHANX:2235839 L1 length:1 (40,26,0)-> (40,26,0))                                                                                                                                                                      0.061     1.485
| (CHANY:2698599 L4 length:4 (39,26,0)-> (39,23,0))                                                                                                                                                                      0.119     1.603
| (CHANX:2208872 L4 length:4 (40,22,0)-> (43,22,0))                                                                                                                                                                      0.119     1.722
| (CHANY:2702801 L4 length:4 (40,22,0)-> (40,19,0))                                                                                                                                                                      0.119     1.841
| (CHANX:2188652 L1 length:1 (41,19,0)-> (41,19,0))                                                                                                                                                                      0.061     1.902
| (IPIN:686690 side: (TOP,) (41,19,0)0))                                                                                                                                                                                 0.101     2.003
| (intra 'clb' routing)                                                                                                                                                                                                  0.085     2.088
$abc$1057796$abc$738720$li2214_li2214.in[1] (.names at (41,19))                                                                                                                                                          0.000     2.088
| (primitive '.names' combinational delay)                                                                                                                                                                               0.197     2.285
$abc$1057796$abc$738720$li2214_li2214.out[0] (.names at (41,19))                                                                                                                                                         0.000     2.285
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     2.285
| (OPIN:686670 side: (RIGHT,) (41,19,0)0))                                                                                                                                                                               0.000     2.285
| (CHANY:2707234 L4 length:4 (41,19,0)-> (41,22,0))                                                                                                                                                                      0.119     2.404
| (CHANY:2707426 L4 length:4 (41,22,0)-> (41,25,0))                                                                                                                                                                      0.119     2.523
| (CHANX:2222243 L4 length:4 (41,24,0)-> (38,24,0))                                                                                                                                                                      0.119     2.642
| (CHANY:2689824 L4 length:4 (37,25,0)-> (37,28,0))                                                                                                                                                                      0.119     2.761
| (CHANY:2690012 L4 length:4 (37,28,0)-> (37,31,0))                                                                                                                                                                      0.119     2.879
| (CHANY:2690192 L1 length:1 (37,31,0)-> (37,31,0))                                                                                                                                                                      0.061     2.940
| (CHANX:2269427 L1 length:1 (37,31,0)-> (37,31,0))                                                                                                                                                                      0.061     3.001
| (IPIN:951448 side: (TOP,) (37,31,0)0))                                                                                                                                                                                 0.101     3.102
| (intra 'clb' routing)                                                                                                                                                                                                  0.221     3.323
a3.out_1[167].D[0] (dffre at (37,31))                                                                                                                                                                                    0.000     3.323
data arrival time                                                                                                                                                                                                                  3.323

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        2.500     2.500
clock source latency                                                                                                                                                                                                     0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                   0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                       0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     3.394
a3.out_1[167].C[0] (dffre at (37,31))                                                                                                                                                                                    0.000     3.394
clock uncertainty                                                                                                                                                                                                        0.000     3.394
cell setup time                                                                                                                                                                                                         -0.032     3.363
data required time                                                                                                                                                                                                                 3.363
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                 3.363
data arrival time                                                                                                                                                                                                                 -3.323
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                        0.040


#Path 8
Startpoint: $techmap3917\bram_$flatten\a3.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A2[7] (RS_TDP36K at (42,35) clocked by a0.S4_0.S_0.clk)
Endpoint  : r4.state_out[39].D[0] (dffre at (37,31) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                     0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     0.894
$techmap3917\bram_$flatten\a3.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A2[0] (RS_TDP36K at (42,35))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                                                                                                                        0.051     0.945
$techmap3917\bram_$flatten\a3.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A2[7] (RS_TDP36K at (42,35)) [clock-to-output]     0.000     0.945
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     0.945
| (OPIN:1040420 side: (TOP,) (42,36,0)0))                                                                                                                                                                                0.000     0.945
| (CHANX:2303491 L1 length:1 (42,36,0)-> (42,36,0))                                                                                                                                                                      0.061     1.006
| (CHANY:2708131 L4 length:4 (41,36,0)-> (41,33,0))                                                                                                                                                                      0.119     1.125
| (CHANX:2276423 L1 length:1 (41,32,0)-> (41,32,0))                                                                                                                                                                      0.061     1.186
| (CHANY:2703423 L4 length:4 (40,32,0)-> (40,29,0))                                                                                                                                                                      0.119     1.305
| (CHANY:2703223 L4 length:4 (40,29,0)-> (40,26,0))                                                                                                                                                                      0.119     1.424
| (CHANX:2235839 L1 length:1 (40,26,0)-> (40,26,0))                                                                                                                                                                      0.061     1.485
| (CHANY:2698599 L4 length:4 (39,26,0)-> (39,23,0))                                                                                                                                                                      0.119     1.603
| (CHANX:2208872 L4 length:4 (40,22,0)-> (43,22,0))                                                                                                                                                                      0.119     1.722
| (CHANY:2702801 L4 length:4 (40,22,0)-> (40,19,0))                                                                                                                                                                      0.119     1.841
| (CHANX:2188652 L1 length:1 (41,19,0)-> (41,19,0))                                                                                                                                                                      0.061     1.902
| (IPIN:686690 side: (TOP,) (41,19,0)0))                                                                                                                                                                                 0.101     2.003
| (intra 'clb' routing)                                                                                                                                                                                                  0.085     2.088
$abc$1057796$abc$738720$li2214_li2214.in[1] (.names at (41,19))                                                                                                                                                          0.000     2.088
| (primitive '.names' combinational delay)                                                                                                                                                                               0.197     2.285
$abc$1057796$abc$738720$li2214_li2214.out[0] (.names at (41,19))                                                                                                                                                         0.000     2.285
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     2.285
| (OPIN:686670 side: (RIGHT,) (41,19,0)0))                                                                                                                                                                               0.000     2.285
| (CHANY:2707234 L4 length:4 (41,19,0)-> (41,22,0))                                                                                                                                                                      0.119     2.404
| (CHANY:2707426 L4 length:4 (41,22,0)-> (41,25,0))                                                                                                                                                                      0.119     2.523
| (CHANX:2222243 L4 length:4 (41,24,0)-> (38,24,0))                                                                                                                                                                      0.119     2.642
| (CHANY:2689824 L4 length:4 (37,25,0)-> (37,28,0))                                                                                                                                                                      0.119     2.761
| (CHANY:2690012 L4 length:4 (37,28,0)-> (37,31,0))                                                                                                                                                                      0.119     2.879
| (CHANY:2690192 L1 length:1 (37,31,0)-> (37,31,0))                                                                                                                                                                      0.061     2.940
| (CHANX:2269427 L1 length:1 (37,31,0)-> (37,31,0))                                                                                                                                                                      0.061     3.001
| (IPIN:951448 side: (TOP,) (37,31,0)0))                                                                                                                                                                                 0.101     3.102
| (intra 'clb' routing)                                                                                                                                                                                                  0.085     3.187
$abc$1057796$abc$738720$li5279_li5279.in[0] (.names at (37,31))                                                                                                                                                          0.000     3.187
| (primitive '.names' combinational delay)                                                                                                                                                                               0.136     3.323
$abc$1057796$abc$738720$li5279_li5279.out[0] (.names at (37,31))                                                                                                                                                         0.000     3.323
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     3.323
r4.state_out[39].D[0] (dffre at (37,31))                                                                                                                                                                                 0.000     3.323
data arrival time                                                                                                                                                                                                                  3.323

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        2.500     2.500
clock source latency                                                                                                                                                                                                     0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                   0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                       0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     3.394
r4.state_out[39].C[0] (dffre at (37,31))                                                                                                                                                                                 0.000     3.394
clock uncertainty                                                                                                                                                                                                        0.000     3.394
cell setup time                                                                                                                                                                                                         -0.032     3.363
data required time                                                                                                                                                                                                                 3.363
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                 3.363
data arrival time                                                                                                                                                                                                                 -3.323
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                        0.040


#Path 9
Startpoint: r6.state_out[77].Q[0] (dffre at (52,41) clocked by a0.S4_0.S_0.clk)
Endpoint  : r7.t1.t2.s0.out[0].D[0] (dffre at (47,26) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing:global net)                                                     0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r6.state_out[77].C[0] (dffre at (52,41))                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r6.state_out[77].Q[0] (dffre at (52,41)) [clock-to-output]                             0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (OPIN:1175767 side: (RIGHT,) (52,41,0)0))                                            0.000     1.048
| (CHANY:2757533 L1 length:1 (52,41,0)-> (52,41,0))                                    0.061     1.109
| (CHANX:2330989 L4 length:4 (52,40,0)-> (49,40,0))                                    0.119     1.228
| (CHANY:2739673 L1 length:1 (48,40,0)-> (48,40,0))                                    0.061     1.289
| (CHANX:2323985 L4 length:4 (48,39,0)-> (45,39,0))                                    0.119     1.408
| (CHANY:2721813 L1 length:1 (44,39,0)-> (44,39,0))                                    0.061     1.469
| (CHANX:2317109 L1 length:1 (44,38,0)-> (44,38,0))                                    0.061     1.530
| (CHANY:2717169 L4 length:4 (43,38,0)-> (43,35,0))                                    0.119     1.649
| (CHANX:2310313 L1 length:1 (43,37,0)-> (43,37,0))                                    0.061     1.710
| (CHANY:2712637 L4 length:4 (42,37,0)-> (42,34,0))                                    0.119     1.829
| (CHANX:2283245 L1 length:1 (42,33,0)-> (42,33,0))                                    0.061     1.890
| (CHANY:2707929 L4 length:4 (41,33,0)-> (41,30,0))                                    0.119     2.009
| (CHANX:2256177 L1 length:1 (41,29,0)-> (41,29,0))                                    0.061     2.070
| (CHANY:2703221 L4 length:4 (40,29,0)-> (40,26,0))                                    0.119     2.188
| (CHANX:2235896 L1 length:1 (41,26,0)-> (41,26,0))                                    0.061     2.249
| (IPIN:840923 side: (TOP,) (41,26,0)0))                                               0.101     2.350
| (intra 'clb' routing)                                                                0.085     2.435
$abc$1636041$new_new_n15512__.in[3] (.names at (41,26))                                0.000     2.435
| (primitive '.names' combinational delay)                                             0.173     2.608
$abc$1636041$new_new_n15512__.out[0] (.names at (41,26))                               0.000     2.608
| (intra 'clb' routing)                                                                0.000     2.608
| (OPIN:840911 side: (RIGHT,) (41,26,0)0))                                             0.000     2.608
| (CHANY:2707646 L1 length:1 (41,26,0)-> (41,26,0))                                    0.061     2.669
| (CHANX:2236006 L4 length:4 (42,26,0)-> (45,26,0))                                    0.119     2.788
| (CHANX:2236206 L4 length:4 (45,26,0)-> (48,26,0))                                    0.119     2.907
| (CHANY:2734343 L1 length:1 (47,26,0)-> (47,26,0))                                    0.061     2.967
| (IPIN:842820 side: (RIGHT,) (47,26,0)0))                                             0.101     3.068
| (intra 'clb' routing)                                                                0.085     3.153
$abc$1057796$abc$738720$li6346_li6346.in[4] (.names at (47,26))                        0.000     3.153
| (primitive '.names' combinational delay)                                             0.152     3.305
$abc$1057796$abc$738720$li6346_li6346.out[0] (.names at (47,26))                       0.000     3.305
| (intra 'clb' routing)                                                                0.000     3.305
r7.t1.t2.s0.out[0].D[0] (dffre at (47,26))                                             0.000     3.305
data arrival time                                                                                3.305

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing:global net)                                                     0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r7.t1.t2.s0.out[0].C[0] (dffre at (47,26))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -3.305
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.058


#Path 10
Startpoint: $techmap3917\bram_$flatten\a3.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A2[7] (RS_TDP36K at (42,35) clocked by a0.S4_0.S_0.clk)
Endpoint  : a3.out_1[135].D[0] (dffre at (47,43) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                     0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     0.894
$techmap3917\bram_$flatten\a3.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A2[0] (RS_TDP36K at (42,35))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                                                                                                                        0.051     0.945
$techmap3917\bram_$flatten\a3.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A2[7] (RS_TDP36K at (42,35)) [clock-to-output]     0.000     0.945
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     0.945
| (OPIN:1040420 side: (TOP,) (42,36,0)0))                                                                                                                                                                                0.000     0.945
| (CHANX:2303491 L1 length:1 (42,36,0)-> (42,36,0))                                                                                                                                                                      0.061     1.006
| (CHANY:2708131 L4 length:4 (41,36,0)-> (41,33,0))                                                                                                                                                                      0.119     1.125
| (CHANX:2276423 L1 length:1 (41,32,0)-> (41,32,0))                                                                                                                                                                      0.061     1.186
| (CHANY:2703423 L4 length:4 (40,32,0)-> (40,29,0))                                                                                                                                                                      0.119     1.305
| (CHANX:2262677 L4 length:4 (40,30,0)-> (37,30,0))                                                                                                                                                                      0.119     1.424
| (CHANX:2262649 L1 length:1 (37,30,0)-> (37,30,0))                                                                                                                                                                      0.061     1.485
| (CHANY:2685517 L4 length:4 (36,30,0)-> (36,27,0))                                                                                                                                                                      0.119     1.603
| (IPIN:906271 side: (RIGHT,) (36,29,0)0))                                                                                                                                                                               0.101     1.704
| (intra 'clb' routing)                                                                                                                                                                                                  0.085     1.789
$abc$1057796$abc$738720$li2182_li2182.in[1] (.names at (36,29))                                                                                                                                                          0.000     1.789
| (primitive '.names' combinational delay)                                                                                                                                                                               0.148     1.937
$abc$1057796$abc$738720$li2182_li2182.out[0] (.names at (36,29))                                                                                                                                                         0.000     1.937
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     1.937
| (OPIN:906225 side: (TOP,) (36,29,0)0))                                                                                                                                                                                 0.000     1.937
| (CHANX:2255880 L4 length:4 (36,29,0)-> (39,29,0))                                                                                                                                                                      0.119     2.056
| (CHANY:2694548 L1 length:1 (38,30,0)-> (38,30,0))                                                                                                                                                                      0.061     2.117
| (CHANX:2262832 L4 length:4 (39,30,0)-> (42,30,0))                                                                                                                                                                      0.119     2.236
| (CHANY:2712408 L1 length:1 (42,31,0)-> (42,31,0))                                                                                                                                                                      0.061     2.297
| (CHANX:2269836 L4 length:4 (43,31,0)-> (46,31,0))                                                                                                                                                                      0.119     2.416
| (CHANX:2269918 L1 length:1 (45,31,0)-> (45,31,0))                                                                                                                                                                      0.061     2.477
| (CHANY:2725866 L4 length:4 (45,32,0)-> (45,35,0))                                                                                                                                                                      0.119     2.596
| (CHANX:2296986 L1 length:1 (46,35,0)-> (46,35,0))                                                                                                                                                                      0.061     2.657
| (CHANY:2730574 L4 length:4 (46,36,0)-> (46,39,0))                                                                                                                                                                      0.119     2.775
| (CHANX:2324054 L1 length:1 (47,39,0)-> (47,39,0))                                                                                                                                                                      0.061     2.836
| (CHANY:2735282 L4 length:4 (47,40,0)-> (47,43,0))                                                                                                                                                                      0.119     2.955
| (CHANX:2351061 L1 length:1 (47,43,0)-> (47,43,0))                                                                                                                                                                      0.061     3.016
| (IPIN:1217698 side: (TOP,) (47,43,0)0))                                                                                                                                                                                0.101     3.117
| (intra 'clb' routing)                                                                                                                                                                                                  0.184     3.301
a3.out_1[135].D[0] (dffre at (47,43))                                                                                                                                                                                   -0.000     3.301
data arrival time                                                                                                                                                                                                                  3.301

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        2.500     2.500
clock source latency                                                                                                                                                                                                     0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                   0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                       0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     3.394
a3.out_1[135].C[0] (dffre at (47,43))                                                                                                                                                                                    0.000     3.394
clock uncertainty                                                                                                                                                                                                        0.000     3.394
cell setup time                                                                                                                                                                                                         -0.032     3.363
data required time                                                                                                                                                                                                                 3.363
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                 3.363
data arrival time                                                                                                                                                                                                                 -3.301
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                        0.061


#Path 11
Startpoint: r6.state_out[77].Q[0] (dffre at (52,41) clocked by a0.S4_0.S_0.clk)
Endpoint  : r7.t1.t2.s0.out[3].D[0] (dffre at (52,36) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing:global net)                                                     0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r6.state_out[77].C[0] (dffre at (52,41))                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r6.state_out[77].Q[0] (dffre at (52,41)) [clock-to-output]                             0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (OPIN:1175767 side: (RIGHT,) (52,41,0)0))                                            0.000     1.048
| (CHANY:2757533 L1 length:1 (52,41,0)-> (52,41,0))                                    0.061     1.109
| (CHANX:2330989 L4 length:4 (52,40,0)-> (49,40,0))                                    0.119     1.228
| (CHANY:2739673 L1 length:1 (48,40,0)-> (48,40,0))                                    0.061     1.289
| (CHANX:2323985 L4 length:4 (48,39,0)-> (45,39,0))                                    0.119     1.408
| (CHANY:2726285 L1 length:1 (45,39,0)-> (45,39,0))                                    0.061     1.469
| (CHANX:2317021 L4 length:4 (45,38,0)-> (42,38,0))                                    0.119     1.588
| (CHANY:2712881 L1 length:1 (42,38,0)-> (42,38,0))                                    0.061     1.649
| (CHANX:2310073 L4 length:4 (42,37,0)-> (39,37,0))                                    0.119     1.768
| (CHANY:2699524 L1 length:1 (39,38,0)-> (39,38,0))                                    0.061     1.829
| (CHANX:2316807 L1 length:1 (39,38,0)-> (39,38,0))                                    0.061     1.890
| (IPIN:1105836 side: (TOP,) (39,38,0)0))                                              0.101     1.990
| (intra 'clb' routing)                                                                0.085     2.076
$abc$1636041$new_new_n15522__.in[0] (.names at (39,38))                                0.000     2.076
| (primitive '.names' combinational delay)                                             0.103     2.178
$abc$1636041$new_new_n15522__.out[0] (.names at (39,38))                               0.000     2.178
| (intra 'clb' routing)                                                                0.000     2.178
| (OPIN:1105817 side: (RIGHT,) (39,38,0)0))                                            0.000     2.178
| (CHANY:2699518 L1 length:1 (39,38,0)-> (39,38,0))                                    0.061     2.239
| (CHANX:2316902 L4 length:4 (40,38,0)-> (43,38,0))                                    0.119     2.358
| (CHANX:2317102 L4 length:4 (43,38,0)-> (46,38,0))                                    0.119     2.477
| (CHANY:2730509 L4 length:4 (46,38,0)-> (46,35,0))                                    0.119     2.596
| (CHANX:2290350 L4 length:4 (47,34,0)-> (50,34,0))                                    0.119     2.715
| (CHANY:2748250 L1 length:1 (50,35,0)-> (50,35,0))                                    0.061     2.776
| (CHANX:2297354 L4 length:4 (51,35,0)-> (54,35,0))                                    0.119     2.895
| (CHANY:2757208 L1 length:1 (52,36,0)-> (52,36,0))                                    0.061     2.956
| (IPIN:1066982 side: (RIGHT,) (52,36,0)0))                                            0.101     3.056
| (intra 'clb' routing)                                                                0.085     3.141
$abc$1057796$abc$738720$li6348_li6348.in[4] (.names at (52,36))                        0.000     3.141
| (primitive '.names' combinational delay)                                             0.152     3.293
$abc$1057796$abc$738720$li6348_li6348.out[0] (.names at (52,36))                       0.000     3.293
| (intra 'clb' routing)                                                                0.000     3.293
r7.t1.t2.s0.out[3].D[0] (dffre at (52,36))                                             0.000     3.293
data arrival time                                                                                3.293

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing:global net)                                                     0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r7.t1.t2.s0.out[3].C[0] (dffre at (52,36))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -3.293
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.070


#Path 12
Startpoint: a0.in[124].Q[0] (dffre at (43,10) clocked by a0.S4_0.S_0.clk)
Endpoint  : a0.k2a[28].D[0] (dffre at (53,46) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                0.000     0.000
clock source latency                                             0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
a0.in[124].C[0] (dffre at (43,10))                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
a0.in[124].Q[0] (dffre at (43,10)) [clock-to-output]             0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:487918 side: (RIGHT,) (43,10,0)0))                       0.000     1.048
| (CHANY:2715544 L4 length:4 (43,10,0)-> (43,13,0))              0.119     1.167
| (CHANX:2141572 L1 length:1 (44,12,0)-> (44,12,0))              0.061     1.228
| (CHANY:2720196 L4 length:4 (44,13,0)-> (44,16,0))              0.119     1.347
| (CHANY:2720392 L4 length:4 (44,16,0)-> (44,19,0))              0.119     1.466
| (CHANX:2188892 L1 length:1 (45,19,0)-> (45,19,0))              0.061     1.527
| (CHANY:2725100 L4 length:4 (45,20,0)-> (45,23,0))              0.119     1.646
| (CHANX:2215960 L1 length:1 (46,23,0)-> (46,23,0))              0.061     1.707
| (CHANY:2729808 L4 length:4 (46,24,0)-> (46,27,0))              0.119     1.826
| (CHANX:2236300 L1 length:1 (47,26,0)-> (47,26,0))              0.061     1.887
| (CHANY:2734428 L4 length:4 (47,27,0)-> (47,30,0))              0.119     2.006
| (CHANX:2263368 L1 length:1 (48,30,0)-> (48,30,0))              0.061     2.067
| (CHANY:2739136 L4 length:4 (48,31,0)-> (48,34,0))              0.119     2.185
| (CHANX:2290436 L1 length:1 (49,34,0)-> (49,34,0))              0.061     2.246
| (CHANY:2743844 L4 length:4 (49,35,0)-> (49,38,0))              0.119     2.365
| (CHANX:2317504 L1 length:1 (50,38,0)-> (50,38,0))              0.061     2.426
| (CHANY:2748552 L4 length:4 (50,39,0)-> (50,42,0))              0.119     2.545
| (CHANY:2748692 L1 length:1 (50,42,0)-> (50,42,0))              0.061     2.606
| (CHANX:2344624 L4 length:4 (51,42,0)-> (54,42,0))              0.119     2.725
| (CHANX:2344714 L1 length:1 (53,42,0)-> (53,42,0))              0.061     2.786
| (CHANY:2762142 L4 length:4 (53,43,0)-> (53,46,0))              0.119     2.905
| (IPIN:1284790 side: (RIGHT,) (53,46,0)0))                      0.101     3.006
| (intra 'clb' routing)                                          0.282     3.288
a0.k2a[28].D[0] (dffre at (53,46))                              -0.000     3.288
data arrival time                                                          3.288

clock a0.S4_0.S_0.clk (rise edge)                                2.500     2.500
clock source latency                                             0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                       0.000     2.500
| (intra 'io' routing)                                           0.894     3.394
| (inter-block routing:global net)                               0.000     3.394
| (intra 'clb' routing)                                          0.000     3.394
a0.k2a[28].C[0] (dffre at (53,46))                               0.000     3.394
clock uncertainty                                                0.000     3.394
cell setup time                                                 -0.032     3.363
data required time                                                         3.363
--------------------------------------------------------------------------------
data required time                                                         3.363
data arrival time                                                         -3.288
--------------------------------------------------------------------------------
slack (MET)                                                                0.075


#Path 13
Startpoint: $techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A2[6] (RS_TDP36K at (42,32) clocked by a0.S4_0.S_0.clk)
Endpoint  : a2.out_1[102].D[0] (dffre at (56,29) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                     0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     0.894
$techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A2[0] (RS_TDP36K at (42,32))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                                                                                                                        0.051     0.945
$techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A2[6] (RS_TDP36K at (42,32)) [clock-to-output]     0.000     0.945
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     0.945
| (OPIN:974117 side: (TOP,) (42,33,0)0))                                                                                                                                                                                 0.000     0.945
| (CHANX:2283073 L4 length:4 (42,33,0)-> (39,33,0))                                                                                                                                                                      0.119     1.064
| (CHANY:2694757 L1 length:1 (38,33,0)-> (38,33,0))                                                                                                                                                                      0.061     1.125
| (CHANX:2276069 L4 length:4 (38,32,0)-> (35,32,0))                                                                                                                                                                      0.119     1.244
| (CHANY:2681193 L4 length:4 (35,32,0)-> (35,29,0))                                                                                                                                                                      0.119     1.363
| (CHANX:2255765 L1 length:1 (35,29,0)-> (35,29,0))                                                                                                                                                                      0.061     1.424
| (CHANY:2676561 L4 length:4 (34,29,0)-> (34,26,0))                                                                                                                                                                      0.119     1.543
| (CHANX:2248969 L1 length:1 (34,28,0)-> (34,28,0))                                                                                                                                                                      0.061     1.603
| (IPIN:884688 side: (TOP,) (34,28,0)0))                                                                                                                                                                                 0.101     1.704
| (intra 'clb' routing)                                                                                                                                                                                                  0.085     1.789
$abc$1057796$abc$738720$li1765_li1765.in[1] (.names at (34,28))                                                                                                                                                          0.000     1.789
| (primitive '.names' combinational delay)                                                                                                                                                                               0.099     1.889
$abc$1057796$abc$738720$li1765_li1765.out[0] (.names at (34,28))                                                                                                                                                         0.000     1.889
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     1.889
| (OPIN:884667 side: (RIGHT,) (34,28,0)0))                                                                                                                                                                               0.000     1.889
| (CHANY:2676636 L1 length:1 (34,28,0)-> (34,28,0))                                                                                                                                                                      0.061     1.949
| (CHANX:2249064 L4 length:4 (35,28,0)-> (38,28,0))                                                                                                                                                                      0.119     2.068
| (CHANY:2694496 L1 length:1 (38,29,0)-> (38,29,0))                                                                                                                                                                      0.061     2.129
| (CHANX:2256068 L4 length:4 (39,29,0)-> (42,29,0))                                                                                                                                                                      0.119     2.248
| (CHANX:2256264 L4 length:4 (42,29,0)-> (45,29,0))                                                                                                                                                                      0.119     2.367
| (CHANY:2725696 L1 length:1 (45,30,0)-> (45,30,0))                                                                                                                                                                      0.061     2.428
| (CHANX:2263268 L4 length:4 (46,30,0)-> (49,30,0))                                                                                                                                                                      0.119     2.547
| (CHANY:2743331 L4 length:4 (49,30,0)-> (49,27,0))                                                                                                                                                                      0.119     2.666
| (CHANX:2250016 L4 length:4 (50,28,0)-> (53,28,0))                                                                                                                                                                      0.119     2.785
| (CHANY:2761224 L1 length:1 (53,29,0)-> (53,29,0))                                                                                                                                                                      0.061     2.846
| (CHANX:2257020 L4 length:4 (54,29,0)-> (57,29,0))                                                                                                                                                                      0.119     2.965
| (IPIN:911922 side: (TOP,) (56,29,0)0))                                                                                                                                                                                 0.101     3.065
| (intra 'clb' routing)                                                                                                                                                                                                  0.221     3.286
a2.out_1[102].D[0] (dffre at (56,29))                                                                                                                                                                                    0.000     3.286
data arrival time                                                                                                                                                                                                                  3.286

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        2.500     2.500
clock source latency                                                                                                                                                                                                     0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                   0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                       0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     3.394
a2.out_1[102].C[0] (dffre at (56,29))                                                                                                                                                                                    0.000     3.394
clock uncertainty                                                                                                                                                                                                        0.000     3.394
cell setup time                                                                                                                                                                                                         -0.032     3.363
data required time                                                                                                                                                                                                                 3.363
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                 3.363
data arrival time                                                                                                                                                                                                                 -3.286
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                        0.077


#Path 14
Startpoint: r8.state_out[4].Q[0] (dffre at (57,32) clocked by a0.S4_0.S_0.clk)
Endpoint  : r9.t3.t3.s0.out[6].D[0] (dffre at (60,28) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing:global net)                                                     0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r8.state_out[4].C[0] (dffre at (57,32))                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r8.state_out[4].Q[0] (dffre at (57,32)) [clock-to-output]                              0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (OPIN:978349 side: (RIGHT,) (57,32,0)0))                                             0.000     1.048
| (CHANY:2779234 L4 length:4 (57,32,0)-> (57,35,0))                                    0.119     1.167
| (CHANX:2290787 L4 length:4 (57,34,0)-> (54,34,0))                                    0.119     1.286
| (CHANY:2761539 L1 length:1 (53,34,0)-> (53,34,0))                                    0.061     1.347
| (CHANX:2283783 L4 length:4 (53,33,0)-> (50,33,0))                                    0.119     1.466
| (CHANX:2283661 L4 length:4 (51,33,0)-> (48,33,0))                                    0.119     1.585
| (CHANY:2734890 L4 length:4 (47,34,0)-> (47,37,0))                                    0.119     1.704
| (CHANX:2290295 L1 length:1 (47,34,0)-> (47,34,0))                                    0.061     1.765
| (IPIN:1018809 side: (TOP,) (47,34,0)0))                                              0.101     1.865
| (intra 'clb' routing)                                                                0.085     1.951
$abc$1636041$new_new_n13784__.in[0] (.names at (47,34))                                0.000     1.951
| (primitive '.names' combinational delay)                                             0.090     2.041
$abc$1636041$new_new_n13784__.out[0] (.names at (47,34))                               0.000     2.041
| (intra 'clb' routing)                                                                0.000     2.041
| (OPIN:1018788 side: (RIGHT,) (47,34,0)0))                                            0.000     2.041
| (CHANY:2734683 L4 length:4 (47,34,0)-> (47,31,0))                                    0.119     2.160
| (CHANX:2263388 L4 length:4 (48,30,0)-> (51,30,0))                                    0.119     2.279
| (CHANY:2752219 L4 length:4 (51,30,0)-> (51,27,0))                                    0.119     2.398
| (CHANX:2236636 L4 length:4 (52,26,0)-> (55,26,0))                                    0.119     2.516
| (CHANY:2769996 L1 length:1 (55,27,0)-> (55,27,0))                                    0.061     2.577
| (CHANX:2243640 L4 length:4 (56,27,0)-> (59,27,0))                                    0.119     2.696
| (CHANY:2787856 L1 length:1 (59,28,0)-> (59,28,0))                                    0.061     2.757
| (CHANX:2250644 L4 length:4 (60,28,0)-> (63,28,0))                                    0.119     2.876
| (CHANY:2792277 L1 length:1 (60,28,0)-> (60,28,0))                                    0.061     2.937
| (IPIN:887726 side: (RIGHT,) (60,28,0)0))                                             0.101     3.038
| (intra 'clb' routing)                                                                0.085     3.123
$abc$1057796$abc$738720$li7057_li7057.in[5] (.names at (60,28))                       -0.000     3.123
| (primitive '.names' combinational delay)                                             0.152     3.275
$abc$1057796$abc$738720$li7057_li7057.out[0] (.names at (60,28))                       0.000     3.275
| (intra 'clb' routing)                                                                0.000     3.275
r9.t3.t3.s0.out[6].D[0] (dffre at (60,28))                                             0.000     3.275
data arrival time                                                                                3.275

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing:global net)                                                     0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r9.t3.t3.s0.out[6].C[0] (dffre at (60,28))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -3.275
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.088


#Path 15
Startpoint: a5.k1a[26].Q[0] (dffre at (40,31) clocked by a0.S4_0.S_0.clk)
Endpoint  : r6.state_out[90].D[0] (dffre at (48,47) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing:global net)                                                     0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
a5.k1a[26].C[0] (dffre at (40,31))                                                     0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
a5.k1a[26].Q[0] (dffre at (40,31)) [clock-to-output]                                   0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (OPIN:951708 side: (TOP,) (40,31,0)0))                                               0.000     1.048
| (CHANX:2269620 L4 length:4 (40,31,0)-> (43,31,0))                                    0.119     1.167
| (CHANY:2716948 L4 length:4 (43,32,0)-> (43,35,0))                                    0.119     1.286
| (CHANX:2296880 L1 length:1 (44,35,0)-> (44,35,0))                                    0.061     1.347
| (CHANY:2721656 L4 length:4 (44,36,0)-> (44,39,0))                                    0.119     1.466
| (CHANY:2721828 L1 length:1 (44,39,0)-> (44,39,0))                                    0.061     1.527
| (CHANX:2323968 L4 length:4 (45,39,0)-> (48,39,0))                                    0.119     1.646
| (CHANX:2324090 L4 length:4 (47,39,0)-> (50,39,0))                                    0.119     1.765
| (CHANY:2748590 L1 length:1 (50,40,0)-> (50,40,0))                                    0.061     1.826
| (CHANX:2331094 L4 length:4 (51,40,0)-> (54,40,0))                                    0.119     1.945
| (CHANX:2331196 L1 length:1 (53,40,0)-> (53,40,0))                                    0.061     2.006
| (CHANY:2762028 L4 length:4 (53,41,0)-> (53,44,0))                                    0.119     2.124
| (CHANX:2351520 L1 length:1 (54,43,0)-> (54,43,0))                                    0.061     2.185
| (IPIN:1218610 side: (TOP,) (54,43,0)0))                                              0.101     2.286
| (intra 'clb' routing)                                                                0.085     2.371
$abc$1057796$abc$738720$li2969_li2969.in[0] (.names at (54,43))                       -0.000     2.371
| (primitive '.names' combinational delay)                                             0.148     2.519
$abc$1057796$abc$738720$li2969_li2969.out[0] (.names at (54,43))                       0.000     2.519
| (intra 'clb' routing)                                                                0.000     2.519
| (OPIN:1218596 side: (RIGHT,) (54,43,0)0))                                            0.000     2.519
| (CHANY:2766610 L4 length:4 (54,43,0)-> (54,46,0))                                    0.119     2.638
| (CHANY:2766770 L1 length:1 (54,46,0)-> (54,46,0))                                    0.061     2.699
| (CHANX:2371605 L4 length:4 (54,46,0)-> (51,46,0))                                    0.119     2.818
| (CHANY:2749042 L1 length:1 (50,47,0)-> (50,47,0))                                    0.061     2.879
| (CHANX:2378101 L4 length:4 (50,47,0)-> (47,47,0))                                    0.119     2.998
| (IPIN:1307066 side: (TOP,) (48,47,0)0))                                              0.101     3.098
| (intra 'clb' routing)                                                                0.085     3.184
$abc$1057796$abc$738720$li5938_li5938.in[0] (.names at (48,47))                        0.000     3.184
| (primitive '.names' combinational delay)                                             0.090     3.274
$abc$1057796$abc$738720$li5938_li5938.out[0] (.names at (48,47))                       0.000     3.274
| (intra 'clb' routing)                                                                0.000     3.274
r6.state_out[90].D[0] (dffre at (48,47))                                               0.000     3.274
data arrival time                                                                                3.274

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing:global net)                                                     0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r6.state_out[90].C[0] (dffre at (48,47))                                               0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -3.274
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.089


#Path 16
Startpoint: a2.out_1[62].Q[0] (dffre at (34,37) clocked by a0.S4_0.S_0.clk)
Endpoint  : a3.k5a[30].D[0] (dffre at (47,32) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                  0.000     0.000
clock source latency                                               0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                         0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'clb' routing)                                            0.000     0.894
a2.out_1[62].C[0] (dffre at (34,37))                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                      0.154     1.048
a2.out_1[62].Q[0] (dffre at (34,37)) [clock-to-output]             0.000     1.048
| (intra 'clb' routing)                                            0.000     1.048
| (OPIN:1083573 side: (RIGHT,) (34,37,0)0))                        0.000     1.048
| (CHANY:2677069 L4 length:4 (34,37,0)-> (34,34,0))                0.119     1.167
| (CHANX:2282830 L4 length:4 (35,33,0)-> (38,33,0))                0.119     1.286
| (CHANY:2694605 L4 length:4 (38,33,0)-> (38,30,0))                0.119     1.405
| (CHANX:2255965 L1 length:1 (38,29,0)-> (38,29,0))                0.061     1.466
| (CHANY:2689897 L4 length:4 (37,29,0)-> (37,26,0))                0.119     1.585
| (CHANY:2689779 L4 length:4 (37,27,0)-> (37,24,0))                0.119     1.704
| (IPIN:800118 side: (RIGHT,) (37,24,0)0))                         0.101     1.805
| (intra 'clb' routing)                                            0.085     1.890
a3.S4_0.S_3.in[6].in[2] (.names at (37,24))                        0.000     1.890
| (primitive '.names' combinational delay)                         0.197     2.087
a3.S4_0.S_3.in[6].out[0] (.names at (37,24))                       0.000     2.087
| (intra 'clb' routing)                                            0.000     2.087
| (OPIN:800069 side: (RIGHT,) (37,24,0)0))                         0.000     2.087
| (CHANY:2689766 L4 length:4 (37,24,0)-> (37,27,0))                0.119     2.205
| (CHANX:2235758 L4 length:4 (38,26,0)-> (41,26,0))                0.119     2.324
| (CHANY:2707706 L1 length:1 (41,27,0)-> (41,27,0))                0.061     2.385
| (CHANX:2242762 L4 length:4 (42,27,0)-> (45,27,0))                0.119     2.504
| (CHANY:2725566 L1 length:1 (45,28,0)-> (45,28,0))                0.061     2.565
| (CHANX:2249766 L4 length:4 (46,28,0)-> (49,28,0))                0.119     2.684
| (CHANY:2730122 L4 length:4 (46,29,0)-> (46,32,0))                0.119     2.803
| (CHANX:2276794 L1 length:1 (47,32,0)-> (47,32,0))                0.061     2.864
| (IPIN:975390 side: (TOP,) (47,32,0)0))                           0.101     2.965
| (intra 'clb' routing)                                            0.303     3.268
a3.k5a[30].D[0] (dffre at (47,32))                                 0.000     3.268
data arrival time                                                            3.268

clock a0.S4_0.S_0.clk (rise edge)                                  2.500     2.500
clock source latency                                               0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                         0.000     2.500
| (intra 'io' routing)                                             0.894     3.394
| (inter-block routing:global net)                                 0.000     3.394
| (intra 'clb' routing)                                            0.000     3.394
a3.k5a[30].C[0] (dffre at (47,32))                                 0.000     3.394
clock uncertainty                                                  0.000     3.394
cell setup time                                                   -0.032     3.363
data required time                                                           3.363
----------------------------------------------------------------------------------
data required time                                                           3.363
data arrival time                                                           -3.268
----------------------------------------------------------------------------------
slack (MET)                                                                  0.095


#Path 17
Startpoint: $techmap3916\bram_$flatten\a3.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[6] (RS_TDP36K at (42,38) clocked by a0.S4_0.S_0.clk)
Endpoint  : a3.out_1[158].D[0] (dffre at (41,38) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                     0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     0.894
$techmap3916\bram_$flatten\a3.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K at (42,38))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                                                                                                                        0.293     1.187
$techmap3916\bram_$flatten\a3.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[6] (RS_TDP36K at (42,38)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     1.187
| (OPIN:1106575 side: (TOP,) (42,38,0)0))                                                                                                                                                                                0.000     1.187
| (CHANX:2316833 L4 length:4 (42,38,0)-> (39,38,0))                                                                                                                                                                      0.119     1.306
| (CHANY:2695077 L1 length:1 (38,38,0)-> (38,38,0))                                                                                                                                                                      0.061     1.367
| (CHANX:2309829 L4 length:4 (38,37,0)-> (35,37,0))                                                                                                                                                                      0.119     1.486
| (CHANY:2681513 L4 length:4 (35,37,0)-> (35,34,0))                                                                                                                                                                      0.119     1.605
| (CHANX:2282785 L1 length:1 (35,33,0)-> (35,33,0))                                                                                                                                                                      0.061     1.666
| (CHANY:2676805 L4 length:4 (34,33,0)-> (34,30,0))                                                                                                                                                                      0.119     1.785
| (CHANX:2275813 L4 length:4 (34,32,0)-> (31,32,0))                                                                                                                                                                      0.119     1.903
| (IPIN:972258 side: (TOP,) (34,32,0)0))                                                                                                                                                                                 0.101     2.004
| (intra 'clb' routing)                                                                                                                                                                                                  0.085     2.089
$abc$1057796$abc$738720$li2205_li2205.in[1] (.names at (34,32))                                                                                                                                                          0.000     2.089
| (primitive '.names' combinational delay)                                                                                                                                                                               0.197     2.286
$abc$1057796$abc$738720$li2205_li2205.out[0] (.names at (34,32))                                                                                                                                                         0.000     2.286
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     2.286
| (OPIN:972221 side: (TOP,) (34,32,0)0))                                                                                                                                                                                 0.000     2.286
| (CHANX:2276016 L4 length:4 (34,32,0)-> (37,32,0))                                                                                                                                                                      0.119     2.405
| (CHANY:2685868 L1 length:1 (36,33,0)-> (36,33,0))                                                                                                                                                                      0.061     2.466
| (CHANX:2282936 L4 length:4 (37,33,0)-> (40,33,0))                                                                                                                                                                      0.119     2.585
| (CHANY:2694818 L1 length:1 (38,34,0)-> (38,34,0))                                                                                                                                                                      0.061     2.646
| (CHANX:2289826 L4 length:4 (39,34,0)-> (42,34,0))                                                                                                                                                                      0.119     2.765
| (CHANY:2708258 L4 length:4 (41,35,0)-> (41,38,0))                                                                                                                                                                      0.119     2.884
| (IPIN:1106164 side: (RIGHT,) (41,38,0)0))                                                                                                                                                                              0.101     2.984
| (intra 'clb' routing)                                                                                                                                                                                                  0.282     3.266
a3.out_1[158].D[0] (dffre at (41,38))                                                                                                                                                                                    0.000     3.266
data arrival time                                                                                                                                                                                                                  3.266

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        2.500     2.500
clock source latency                                                                                                                                                                                                     0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                   0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                       0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     3.394
a3.out_1[158].C[0] (dffre at (41,38))                                                                                                                                                                                    0.000     3.394
clock uncertainty                                                                                                                                                                                                        0.000     3.394
cell setup time                                                                                                                                                                                                         -0.032     3.363
data required time                                                                                                                                                                                                                 3.363
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                 3.363
data arrival time                                                                                                                                                                                                                 -3.266
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                        0.096


#Path 18
Startpoint: r6.state_out[77].Q[0] (dffre at (52,41) clocked by a0.S4_0.S_0.clk)
Endpoint  : r7.t1.t2.s0.out[5].D[0] (dffre at (53,41) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing:global net)                                                     0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r6.state_out[77].C[0] (dffre at (52,41))                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r6.state_out[77].Q[0] (dffre at (52,41)) [clock-to-output]                             0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (OPIN:1175767 side: (RIGHT,) (52,41,0)0))                                            0.000     1.048
| (CHANY:2757533 L1 length:1 (52,41,0)-> (52,41,0))                                    0.061     1.109
| (CHANX:2330989 L4 length:4 (52,40,0)-> (49,40,0))                                    0.119     1.228
| (CHANY:2739673 L1 length:1 (48,40,0)-> (48,40,0))                                    0.061     1.289
| (CHANX:2323985 L4 length:4 (48,39,0)-> (45,39,0))                                    0.119     1.408
| (CHANY:2721934 L4 length:4 (44,40,0)-> (44,43,0))                                    0.119     1.527
| (CHANX:2350737 L4 length:4 (44,43,0)-> (41,43,0))                                    0.119     1.646
| (CHANX:2350701 L1 length:1 (41,43,0)-> (41,43,0))                                    0.061     1.707
| (CHANY:2704121 L4 length:4 (40,43,0)-> (40,40,0))                                    0.119     1.826
| (IPIN:1150672 side: (RIGHT,) (40,40,0)0))                                            0.101     1.926
| (intra 'clb' routing)                                                                0.085     2.012
$abc$1636041$new_new_n15478__.in[0] (.names at (40,40))                                0.000     2.012
| (primitive '.names' combinational delay)                                             0.152     2.163
$abc$1636041$new_new_n15478__.out[0] (.names at (40,40))                               0.000     2.163
| (intra 'clb' routing)                                                                0.000     2.163
| (OPIN:1150637 side: (RIGHT,) (40,40,0)0))                                            0.000     2.163
| (CHANY:2704106 L1 length:1 (40,40,0)-> (40,40,0))                                    0.061     2.224
| (CHANX:2330458 L4 length:4 (41,40,0)-> (44,40,0))                                    0.119     2.343
| (CHANY:2721966 L1 length:1 (44,41,0)-> (44,41,0))                                    0.061     2.404
| (CHANX:2337462 L4 length:4 (45,41,0)-> (48,41,0))                                    0.119     2.523
| (CHANY:2739573 L4 length:4 (48,41,0)-> (48,38,0))                                    0.119     2.642
| (CHANX:2330932 L1 length:1 (49,40,0)-> (49,40,0))                                    0.061     2.703
| (CHANY:2744180 L1 length:1 (49,41,0)-> (49,41,0))                                    0.061     2.764
| (CHANX:2337808 L4 length:4 (50,41,0)-> (53,41,0))                                    0.119     2.883
| (IPIN:1175940 side: (TOP,) (53,41,0)0))                                              0.101     2.983
| (intra 'clb' routing)                                                                0.085     3.069
$abc$1057796$abc$738720$li6355_li6355.in[5] (.names at (53,41))                        0.000     3.069
| (primitive '.names' combinational delay)                                             0.173     3.241
$abc$1057796$abc$738720$li6355_li6355.out[0] (.names at (53,41))                       0.000     3.241
| (intra 'clb' routing)                                                                0.000     3.241
r7.t1.t2.s0.out[5].D[0] (dffre at (53,41))                                             0.000     3.241
data arrival time                                                                                3.241

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing:global net)                                                     0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r7.t1.t2.s0.out[5].C[0] (dffre at (53,41))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -3.241
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.122


#Path 19
Startpoint: r4.state_out[40].Q[0] (dffre at (31,31) clocked by a0.S4_0.S_0.clk)
Endpoint  : r5.t2.t2.s0.out[5].D[0] (dffre at (40,41) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing:global net)                                                     0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r4.state_out[40].C[0] (dffre at (31,31))                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r4.state_out[40].Q[0] (dffre at (31,31)) [clock-to-output]                             0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (OPIN:950513 side: (RIGHT,) (31,31,0)0))                                             0.000     1.048
| (CHANY:2663478 L1 length:1 (31,31,0)-> (31,31,0))                                    0.061     1.109
| (CHANX:2269134 L4 length:4 (32,31,0)-> (35,31,0))                                    0.119     1.228
| (CHANY:2681338 L1 length:1 (35,32,0)-> (35,32,0))                                    0.061     1.289
| (CHANX:2276138 L4 length:4 (36,32,0)-> (39,32,0))                                    0.119     1.408
| (CHANY:2694746 L1 length:1 (38,33,0)-> (38,33,0))                                    0.061     1.469
| (CHANX:2283082 L4 length:4 (39,33,0)-> (42,33,0))                                    0.119     1.588
| (CHANY:2712606 L1 length:1 (42,34,0)-> (42,34,0))                                    0.061     1.649
| (CHANX:2290086 L4 length:4 (43,34,0)-> (46,34,0))                                    0.119     1.768
| (CHANX:2290154 L4 length:4 (44,34,0)-> (47,34,0))                                    0.119     1.887
| (CHANX:2290298 L1 length:1 (47,34,0)-> (47,34,0))                                    0.061     1.948
| (IPIN:1018795 side: (TOP,) (47,34,0)0))                                              0.101     2.048
| (intra 'clb' routing)                                                                0.085     2.133
$abc$1636041$new_new_n17490__.in[4] (.names at (47,34))                                0.000     2.133
| (primitive '.names' combinational delay)                                             0.173     2.306
$abc$1636041$new_new_n17490__.out[0] (.names at (47,34))                               0.000     2.306
| (intra 'clb' routing)                                                                0.000     2.306
| (OPIN:1018776 side: (TOP,) (47,34,0)0))                                              0.000     2.306
| (CHANX:2290139 L4 length:4 (47,34,0)-> (44,34,0))                                    0.119     2.425
| (CHANY:2717067 L1 length:1 (43,34,0)-> (43,34,0))                                    0.061     2.486
| (CHANX:2283135 L4 length:4 (43,33,0)-> (40,33,0))                                    0.119     2.605
| (CHANY:2699292 L4 length:4 (39,34,0)-> (39,37,0))                                    0.119     2.724
| (CHANX:2310120 L1 length:1 (40,37,0)-> (40,37,0))                                    0.061     2.785
| (CHANY:2704000 L4 length:4 (40,38,0)-> (40,41,0))                                    0.119     2.903
| (IPIN:1172319 side: (RIGHT,) (40,41,0)0))                                            0.101     3.004
| (intra 'clb' routing)                                                                0.085     3.089
$abc$1057796$abc$738720$li5787_li5787.in[4] (.names at (40,41))                        0.000     3.089
| (primitive '.names' combinational delay)                                             0.152     3.241
$abc$1057796$abc$738720$li5787_li5787.out[0] (.names at (40,41))                       0.000     3.241
| (intra 'clb' routing)                                                                0.000     3.241
r5.t2.t2.s0.out[5].D[0] (dffre at (40,41))                                             0.000     3.241
data arrival time                                                                                3.241

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing:global net)                                                     0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r5.t2.t2.s0.out[5].C[0] (dffre at (40,41))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -3.241
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.122


#Path 20
Startpoint: a0.out_1[98].Q[0] (dffre at (65,17) clocked by a0.S4_0.S_0.clk)
Endpoint  : a1.k3a[2].D[0] (dffre at (31,26) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing:global net)                                                     0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
a0.out_1[98].C[0] (dffre at (65,17))                                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
a0.out_1[98].Q[0] (dffre at (65,17)) [clock-to-output]                                 0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (OPIN:649005 side: (RIGHT,) (65,17,0)0))                                             0.000     1.048
| (CHANY:2813831 L1 length:1 (65,17,0)-> (65,17,0))                                    0.061     1.109
| (CHANX:2169763 L4 length:4 (65,16,0)-> (62,16,0))                                    0.119     1.228
| (CHANX:2169571 L4 length:4 (62,16,0)-> (59,16,0))                                    0.119     1.347
| (CHANY:2782720 L4 length:4 (58,17,0)-> (58,20,0))                                    0.119     1.466
| (CHANX:2189565 L4 length:4 (58,19,0)-> (55,19,0))                                    0.119     1.585
| (CHANY:2765114 L4 length:4 (54,20,0)-> (54,23,0))                                    0.119     1.704
| (CHANX:2216317 L4 length:4 (54,23,0)-> (51,23,0))                                    0.119     1.823
| (CHANY:2747497 L1 length:1 (50,23,0)-> (50,23,0))                                    0.061     1.884
| (CHANX:2209313 L4 length:4 (50,22,0)-> (47,22,0))                                    0.119     2.003
| (CHANY:2729726 L4 length:4 (46,23,0)-> (46,26,0))                                    0.119     2.121
| (CHANX:2222549 L4 length:4 (46,24,0)-> (43,24,0))                                    0.119     2.240
| (CHANY:2712050 L1 length:1 (42,25,0)-> (42,25,0))                                    0.061     2.301
| (CHANX:2229045 L4 length:4 (42,25,0)-> (39,25,0))                                    0.119     2.420
| (CHANY:2694322 L1 length:1 (38,26,0)-> (38,26,0))                                    0.061     2.481
| (CHANX:2235541 L4 length:4 (38,26,0)-> (35,26,0))                                    0.119     2.600
| (CHANY:2676529 L1 length:1 (34,26,0)-> (34,26,0))                                    0.061     2.661
| (CHANX:2228537 L4 length:4 (34,25,0)-> (31,25,0))                                    0.119     2.780
| (CHANY:2663172 L1 length:1 (31,26,0)-> (31,26,0))                                    0.061     2.841
| (CHANX:2235271 L1 length:1 (31,26,0)-> (31,26,0))                                    0.061     2.902
| (IPIN:839194 side: (TOP,) (31,26,0)0))                                               0.101     3.003
| (intra 'clb' routing)                                                                0.085     3.088
$abc$1057796$abc$738720$li0641_li0641.in[2] (.names at (31,26))                       -0.000     3.088
| (primitive '.names' combinational delay)                                             0.148     3.235
$abc$1057796$abc$738720$li0641_li0641.out[0] (.names at (31,26))                       0.000     3.235
| (intra 'clb' routing)                                                                0.000     3.235
a1.k3a[2].D[0] (dffre at (31,26))                                                      0.000     3.235
data arrival time                                                                                3.235

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing:global net)                                                     0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
a1.k3a[2].C[0] (dffre at (31,26))                                                      0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -3.235
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.127


#Path 21
Startpoint: r8.state_out[8].Q[0] (dffre at (61,34) clocked by a0.S4_0.S_0.clk)
Endpoint  : r9.t3.t2.s0.out[1].D[0] (dffre at (64,32) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing:global net)                                                     0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r8.state_out[8].C[0] (dffre at (61,34))                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r8.state_out[8].Q[0] (dffre at (61,34)) [clock-to-output]                              0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (OPIN:1020445 side: (RIGHT,) (61,34,0)0))                                            0.000     1.048
| (CHANY:2797154 L4 length:4 (61,34,0)-> (61,37,0))                                    0.119     1.167
| (CHANX:2304547 L4 length:4 (61,36,0)-> (58,36,0))                                    0.119     1.286
| (CHANX:2304355 L4 length:4 (58,36,0)-> (55,36,0))                                    0.119     1.405
| (CHANY:2766115 L1 length:1 (54,36,0)-> (54,36,0))                                    0.061     1.466
| (CHANX:2297351 L4 length:4 (54,35,0)-> (51,35,0))                                    0.119     1.585
| (CHANX:2297167 L4 length:4 (51,35,0)-> (48,35,0))                                    0.119     1.704
| (IPIN:1041847 side: (TOP,) (48,35,0)0))                                              0.101     1.805
| (intra 'clb' routing)                                                                0.085     1.890
$abc$1636041$new_new_n13723__.in[1] (.names at (48,35))                                0.000     1.890
| (primitive '.names' combinational delay)                                             0.173     2.062
$abc$1636041$new_new_n13723__.out[0] (.names at (48,35))                               0.000     2.062
| (intra 'clb' routing)                                                                0.000     2.062
| (OPIN:1041833 side: (RIGHT,) (48,35,0)0))                                            0.000     2.062
| (CHANY:2739205 L4 length:4 (48,35,0)-> (48,32,0))                                    0.119     2.181
| (CHANX:2283718 L4 length:4 (49,33,0)-> (52,33,0))                                    0.119     2.300
| (CHANY:2757090 L1 length:1 (52,34,0)-> (52,34,0))                                    0.061     2.361
| (CHANX:2290722 L4 length:4 (53,34,0)-> (56,34,0))                                    0.119     2.480
| (CHANX:2290914 L4 length:4 (56,34,0)-> (59,34,0))                                    0.119     2.599
| (CHANY:2788065 L4 length:4 (59,34,0)-> (59,31,0))                                    0.119     2.718
| (CHANX:2284408 L4 length:4 (60,33,0)-> (63,33,0))                                    0.119     2.836
| (CHANY:2805783 L4 length:4 (63,33,0)-> (63,30,0))                                    0.119     2.955
| (CHANX:2277882 L1 length:1 (64,32,0)-> (64,32,0))                                    0.061     3.016
| (IPIN:980389 side: (TOP,) (64,32,0)0))                                               0.101     3.117
| (intra 'clb' routing)                                                                0.085     3.202
$abc$1057796$abc$738720$li7047_li7047.in[4] (.names at (64,32))                        0.000     3.202
| (primitive '.names' combinational delay)                                             0.025     3.227
$abc$1057796$abc$738720$li7047_li7047.out[0] (.names at (64,32))                       0.000     3.227
| (intra 'clb' routing)                                                                0.000     3.227
r9.t3.t2.s0.out[1].D[0] (dffre at (64,32))                                             0.000     3.227
data arrival time                                                                                3.227

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing:global net)                                                     0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r9.t3.t2.s0.out[1].C[0] (dffre at (64,32))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -3.227
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.135


#Path 22
Startpoint: a0.k2a[7].Q[0] (dffre at (65,43) clocked by a0.S4_0.S_0.clk)
Endpoint  : a0.out_1[103].D[0] (dffre at (36,25) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                0.000     0.000
clock source latency                                             0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
a0.k2a[7].C[0] (dffre at (65,43))                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
a0.k2a[7].Q[0] (dffre at (65,43)) [clock-to-output]              0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:1219807 side: (RIGHT,) (65,43,0)0))                      0.000     1.048
| (CHANY:2815337 L4 length:4 (65,43,0)-> (65,40,0))              0.119     1.167
| (CHANX:2325217 L1 length:1 (65,39,0)-> (65,39,0))              0.061     1.228
| (CHANY:2810629 L4 length:4 (64,39,0)-> (64,36,0))              0.119     1.347
| (CHANX:2298149 L1 length:1 (64,35,0)-> (64,35,0))              0.061     1.408
| (CHANY:2805921 L4 length:4 (63,35,0)-> (63,32,0))              0.119     1.527
| (CHANX:2277661 L4 length:4 (63,32,0)-> (60,32,0))              0.119     1.646
| (CHANY:2788105 L1 length:1 (59,32,0)-> (59,32,0))              0.061     1.707
| (CHANX:2270657 L4 length:4 (59,31,0)-> (56,31,0))              0.119     1.826
| (CHANY:2770245 L1 length:1 (55,31,0)-> (55,31,0))              0.061     1.887
| (CHANX:2263653 L4 length:4 (55,30,0)-> (52,30,0))              0.119     2.006
| (CHANY:2752385 L1 length:1 (51,30,0)-> (51,30,0))              0.061     2.067
| (CHANX:2256649 L4 length:4 (51,29,0)-> (48,29,0))              0.119     2.185
| (CHANY:2734525 L1 length:1 (47,29,0)-> (47,29,0))              0.061     2.246
| (CHANX:2249645 L4 length:4 (47,28,0)-> (44,28,0))              0.119     2.365
| (CHANY:2716665 L1 length:1 (43,28,0)-> (43,28,0))              0.061     2.426
| (CHANX:2242641 L4 length:4 (43,27,0)-> (40,27,0))              0.119     2.545
| (CHANX:2242605 L1 length:1 (40,27,0)-> (40,27,0))              0.061     2.606
| (CHANY:2698649 L4 length:4 (39,27,0)-> (39,24,0))              0.119     2.725
| (CHANY:2698753 L1 length:1 (39,26,0)-> (39,26,0))              0.061     2.786
| (CHANX:2228873 L4 length:4 (39,25,0)-> (36,25,0))              0.119     2.905
| (IPIN:818697 side: (TOP,) (36,25,0)0))                         0.101     3.006
| (intra 'clb' routing)                                          0.221     3.226
a0.out_1[103].D[0] (dffre at (36,25))                           -0.000     3.226
data arrival time                                                          3.226

clock a0.S4_0.S_0.clk (rise edge)                                2.500     2.500
clock source latency                                             0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                       0.000     2.500
| (intra 'io' routing)                                           0.894     3.394
| (inter-block routing:global net)                               0.000     3.394
| (intra 'clb' routing)                                          0.000     3.394
a0.out_1[103].C[0] (dffre at (36,25))                            0.000     3.394
clock uncertainty                                                0.000     3.394
cell setup time                                                 -0.032     3.363
data required time                                                         3.363
--------------------------------------------------------------------------------
data required time                                                         3.363
data arrival time                                                         -3.226
--------------------------------------------------------------------------------
slack (MET)                                                                0.137


#Path 23
Startpoint: a2.out_1[34].Q[0] (dffre at (31,38) clocked by a0.S4_0.S_0.clk)
Endpoint  : $techmap3917\bram_$flatten\a3.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].ADDR_A1[5] (RS_TDP36K at (42,35) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                    0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                              0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                  0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                      0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                 0.000     0.894
a2.out_1[34].C[0] (dffre at (31,38))                                                                                                                                                                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                           0.154     1.048
a2.out_1[34].Q[0] (dffre at (31,38)) [clock-to-output]                                                                                                                                                                  0.000     1.048
| (intra 'clb' routing)                                                                                                                                                                                                 0.000     1.048
| (OPIN:1104381 side: (RIGHT,) (31,38,0)0))                                                                                                                                                                             0.000     1.048
| (CHANY:2663771 L4 length:4 (31,38,0)-> (31,35,0))                                                                                                                                                                     0.119     1.167
| (CHANX:2289295 L1 length:1 (31,34,0)-> (31,34,0))                                                                                                                                                                     0.061     1.228
| (CHANY:2659063 L4 length:4 (30,34,0)-> (30,31,0))                                                                                                                                                                     0.119     1.347
| (CHANX:2262227 L1 length:1 (30,30,0)-> (30,30,0))                                                                                                                                                                     0.061     1.408
| (CHANY:2654547 L1 length:1 (29,30,0)-> (29,30,0))                                                                                                                                                                     0.061     1.469
| (CHANX:2255476 L4 length:4 (30,29,0)-> (33,29,0))                                                                                                                                                                     0.119     1.588
| (CHANX:2255508 L1 length:1 (31,29,0)-> (31,29,0))                                                                                                                                                                     0.061     1.649
| (CHANY:2663219 L4 length:4 (31,29,0)-> (31,26,0))                                                                                                                                                                     0.119     1.768
| (IPIN:839220 side: (RIGHT,) (31,26,0)0))                                                                                                                                                                              0.101     1.868
| (intra 'clb' routing)                                                                                                                                                                                                 0.085     1.954
a3.S4_0.S_2.in[2].in[2] (.names at (31,26))                                                                                                                                                                             0.000     1.954
| (primitive '.names' combinational delay)                                                                                                                                                                              0.148     2.101
a3.S4_0.S_2.in[2].out[0] (.names at (31,26))                                                                                                                                                                            0.000     2.101
| (intra 'clb' routing)                                                                                                                                                                                                 0.000     2.101
| (OPIN:839174 side: (RIGHT,) (31,26,0)0))                                                                                                                                                                              0.000     2.101
| (CHANY:2663164 L1 length:1 (31,26,0)-> (31,26,0))                                                                                                                                                                     0.061     2.162
| (CHANX:2235368 L4 length:4 (32,26,0)-> (35,26,0))                                                                                                                                                                     0.119     2.281
| (CHANY:2681024 L1 length:1 (35,27,0)-> (35,27,0))                                                                                                                                                                     0.061     2.342
| (CHANX:2242372 L4 length:4 (36,27,0)-> (39,27,0))                                                                                                                                                                     0.119     2.461
| (CHANY:2698884 L1 length:1 (39,28,0)-> (39,28,0))                                                                                                                                                                     0.061     2.522
| (CHANX:2249376 L4 length:4 (40,28,0)-> (43,28,0))                                                                                                                                                                     0.119     2.641
| (CHANY:2707866 L4 length:4 (41,29,0)-> (41,32,0))                                                                                                                                                                     0.119     2.760
| (CHANX:2276490 L1 length:1 (42,32,0)-> (42,32,0))                                                                                                                                                                     0.061     2.821
| (CHANY:2712574 L4 length:4 (42,33,0)-> (42,36,0))                                                                                                                                                                     0.119     2.940
| (IPIN:1040613 side: (RIGHT,) (42,36,0)0))                                                                                                                                                                             0.101     3.040
| (intra 'bram' routing)                                                                                                                                                                                                0.000     3.040
$techmap3917\bram_$flatten\a3.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].ADDR_A1[5] (RS_TDP36K at (42,35))                       0.000     3.040
data arrival time                                                                                                                                                                                                                 3.040

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                    0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                  0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                      0.000     3.394
| (intra 'bram' routing)                                                                                                                                                                                                0.000     3.394
$techmap3917\bram_$flatten\a3.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K at (42,35))                        0.000     3.394
clock uncertainty                                                                                                                                                                                                       0.000     3.394
cell setup time                                                                                                                                                                                                        -0.212     3.182
data required time                                                                                                                                                                                                                3.182
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                3.182
data arrival time                                                                                                                                                                                                                -3.040
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                       0.142


#Path 24
Startpoint: r7.state_out[13].Q[0] (dffre at (52,41) clocked by a0.S4_0.S_0.clk)
Endpoint  : r8.t3.t2.s4.out[1].D[0] (dffre at (68,45) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing:global net)                                                     0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r7.state_out[13].C[0] (dffre at (52,41))                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r7.state_out[13].Q[0] (dffre at (52,41)) [clock-to-output]                             0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (OPIN:1175764 side: (RIGHT,) (52,41,0)0))                                            0.000     1.048
| (CHANY:2757526 L1 length:1 (52,41,0)-> (52,41,0))                                    0.061     1.109
| (CHANX:2337998 L4 length:4 (53,41,0)-> (56,41,0))                                    0.119     1.228
| (CHANY:2766500 L1 length:1 (54,42,0)-> (54,42,0))                                    0.061     1.289
| (CHANX:2344864 L4 length:4 (55,42,0)-> (58,42,0))                                    0.119     1.408
| (CHANX:2345052 L4 length:4 (58,42,0)-> (61,42,0))                                    0.119     1.527
| (CHANY:2797708 L1 length:1 (61,43,0)-> (61,43,0))                                    0.061     1.588
| (CHANX:2352056 L4 length:4 (62,43,0)-> (65,43,0))                                    0.119     1.707
| (CHANX:2352162 L1 length:1 (64,43,0)-> (64,43,0))                                    0.061     1.768
| (CHANY:2811142 L4 length:4 (64,44,0)-> (64,47,0))                                    0.119     1.887
| (CHANY:2811276 L4 length:4 (64,46,0)-> (64,49,0))                                    0.119     2.006
| (CHANY:2811424 L1 length:1 (64,49,0)-> (64,49,0))                                    0.061     2.067
| (CHANX:2392772 L4 length:4 (65,49,0)-> (68,49,0))                                    0.119     2.185
| (IPIN:1352737 side: (TOP,) (68,49,0)0))                                              0.101     2.286
| (intra 'clb' routing)                                                                0.085     2.371
$abc$1636041$new_new_n12604__.in[5] (.names at (68,49))                                0.000     2.371
| (primitive '.names' combinational delay)                                             0.090     2.462
$abc$1636041$new_new_n12604__.out[0] (.names at (68,49))                               0.000     2.462
| (intra 'clb' routing)                                                                0.000     2.462
| (OPIN:1352714 side: (RIGHT,) (68,49,0)0))                                            0.000     2.462
| (CHANY:2829051 L4 length:4 (68,49,0)-> (68,46,0))                                    0.119     2.580
| (CHANX:2372683 L1 length:1 (68,46,0)-> (68,46,0))                                    0.061     2.641
| (CHANY:2824411 L4 length:4 (67,46,0)-> (67,43,0))                                    0.119     2.760
| (CHANX:2365926 L1 length:1 (68,45,0)-> (68,45,0))                                    0.061     2.821
| (CHANY:2828965 L1 length:1 (68,45,0)-> (68,45,0))                                    0.061     2.882
| (IPIN:1267706 side: (RIGHT,) (68,45,0)0))                                            0.101     2.983
| (intra 'clb' routing)                                                                0.085     3.068
$abc$1057796$abc$738720$li6745_li6745.in[4] (.names at (68,45))                        0.000     3.068
| (primitive '.names' combinational delay)                                             0.152     3.220
$abc$1057796$abc$738720$li6745_li6745.out[0] (.names at (68,45))                       0.000     3.220
| (intra 'clb' routing)                                                                0.000     3.220
r8.t3.t2.s4.out[1].D[0] (dffre at (68,45))                                             0.000     3.220
data arrival time                                                                                3.220

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing:global net)                                                     0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r8.t3.t2.s4.out[1].C[0] (dffre at (68,45))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -3.220
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.143


#Path 25
Startpoint: $techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[1] (RS_TDP36K at (50,44) clocked by a0.S4_0.S_0.clk)
Endpoint  : r6.state_out[73].D[0] (dffre at (47,38) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                     0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     0.894
$techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K at (50,44))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                                                                                                                        0.293     1.187
$techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[1] (RS_TDP36K at (50,44)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     1.187
| (OPIN:1241338 side: (TOP,) (50,44,0)0))                                                                                                                                                                                0.000     1.187
| (CHANX:2358054 L4 length:4 (50,44,0)-> (53,44,0))                                                                                                                                                                      0.119     1.306
| (CHANY:2762242 L1 length:1 (53,45,0)-> (53,45,0))                                                                                                                                                                      0.061     1.367
| (CHANX:2365058 L4 length:4 (54,45,0)-> (57,45,0))                                                                                                                                                                      0.119     1.486
| (CHANY:2780102 L1 length:1 (57,46,0)-> (57,46,0))                                                                                                                                                                      0.061     1.547
| (CHANX:2372062 L4 length:4 (58,46,0)-> (61,46,0))                                                                                                                                                                      0.119     1.666
| (IPIN:1285363 side: (TOP,) (58,46,0)0))                                                                                                                                                                                0.101     1.766
| (intra 'clb' routing)                                                                                                                                                                                                  0.085     1.851
$abc$1057796$abc$738720$li2952_li2952.in[1] (.names at (58,46))                                                                                                                                                          0.000     1.851
| (primitive '.names' combinational delay)                                                                                                                                                                               0.218     2.070
$abc$1057796$abc$738720$li2952_li2952.out[0] (.names at (58,46))                                                                                                                                                         0.000     2.070
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     2.070
| (OPIN:1285351 side: (RIGHT,) (58,46,0)0))                                                                                                                                                                              0.000     2.070
| (CHANY:2784403 L4 length:4 (58,46,0)-> (58,43,0))                                                                                                                                                                      0.119     2.188
| (CHANX:2345015 L1 length:1 (58,42,0)-> (58,42,0))                                                                                                                                                                      0.061     2.249
| (CHANY:2779695 L4 length:4 (57,42,0)-> (57,39,0))                                                                                                                                                                      0.119     2.368
| (CHANY:2779655 L1 length:1 (57,39,0)-> (57,39,0))                                                                                                                                                                      0.061     2.429
| (CHANX:2317795 L4 length:4 (57,38,0)-> (54,38,0))                                                                                                                                                                      0.119     2.548
| (CHANY:2761795 L1 length:1 (53,38,0)-> (53,38,0))                                                                                                                                                                      0.061     2.609
| (CHANX:2310791 L4 length:4 (53,37,0)-> (50,37,0))                                                                                                                                                                      0.119     2.728
| (CHANX:2310607 L4 length:4 (50,37,0)-> (47,37,0))                                                                                                                                                                      0.119     2.847
| (CHANY:2735110 L1 length:1 (47,38,0)-> (47,38,0))                                                                                                                                                                      0.061     2.908
| (CHANX:2317321 L1 length:1 (47,38,0)-> (47,38,0))                                                                                                                                                                      0.061     2.969
| (IPIN:1108001 side: (TOP,) (47,38,0)0))                                                                                                                                                                                0.101     3.070
| (intra 'clb' routing)                                                                                                                                                                                                  0.085     3.155
$abc$1057796$abc$738720$li5921_li5921.in[0] (.names at (47,38))                                                                                                                                                         -0.000     3.155
| (primitive '.names' combinational delay)                                                                                                                                                                               0.054     3.209
$abc$1057796$abc$738720$li5921_li5921.out[0] (.names at (47,38))                                                                                                                                                         0.000     3.209
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     3.209
r6.state_out[73].D[0] (dffre at (47,38))                                                                                                                                                                                 0.000     3.209
data arrival time                                                                                                                                                                                                                  3.209

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        2.500     2.500
clock source latency                                                                                                                                                                                                     0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                   0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                       0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     3.394
r6.state_out[73].C[0] (dffre at (47,38))                                                                                                                                                                                 0.000     3.394
clock uncertainty                                                                                                                                                                                                        0.000     3.394
cell setup time                                                                                                                                                                                                         -0.032     3.363
data required time                                                                                                                                                                                                                 3.363
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                 3.363
data arrival time                                                                                                                                                                                                                 -3.209
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                        0.154


#Path 26
Startpoint: r6.state_out[40].Q[0] (dffre at (47,46) clocked by a0.S4_0.S_0.clk)
Endpoint  : r7.t2.t2.s0.out[3].D[0] (dffre at (57,47) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing:global net)                                                     0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r6.state_out[40].C[0] (dffre at (47,46))                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r6.state_out[40].Q[0] (dffre at (47,46)) [clock-to-output]                             0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (OPIN:1283986 side: (RIGHT,) (47,46,0)0))                                            0.000     1.048
| (CHANY:2735463 L4 length:4 (47,46,0)-> (47,43,0))                                    0.119     1.167
| (CHANX:2357932 L4 length:4 (48,44,0)-> (51,44,0))                                    0.119     1.286
| (CHANY:2753340 L1 length:1 (51,45,0)-> (51,45,0))                                    0.061     1.347
| (CHANX:2364936 L4 length:4 (52,45,0)-> (55,45,0))                                    0.119     1.466
| (CHANY:2771200 L1 length:1 (55,46,0)-> (55,46,0))                                    0.061     1.527
| (CHANX:2371940 L4 length:4 (56,46,0)-> (59,46,0))                                    0.119     1.646
| (CHANX:2372136 L4 length:4 (59,46,0)-> (62,46,0))                                    0.119     1.765
| (CHANY:2797940 L1 length:1 (61,47,0)-> (61,47,0))                                    0.061     1.826
| (CHANX:2379088 L4 length:4 (62,47,0)-> (65,47,0))                                    0.119     1.945
| (IPIN:1312042 side: (TOP,) (65,47,0)0))                                              0.101     2.045
| (intra 'clb' routing)                                                                0.085     2.130
$abc$1636041$new_new_n15278__.in[0] (.names at (65,47))                                0.000     2.130
| (primitive '.names' combinational delay)                                             0.173     2.303
$abc$1636041$new_new_n15278__.out[0] (.names at (65,47))                               0.000     2.303
| (intra 'clb' routing)                                                                0.000     2.303
| (OPIN:1312009 side: (TOP,) (65,47,0)0))                                              0.000     2.303
| (CHANX:2379071 L4 length:4 (65,47,0)-> (62,47,0))                                    0.119     2.422
| (CHANX:2378933 L4 length:4 (63,47,0)-> (60,47,0))                                    0.119     2.541
| (CHANY:2789073 L1 length:1 (59,47,0)-> (59,47,0))                                    0.061     2.602
| (CHANX:2371929 L4 length:4 (59,46,0)-> (56,46,0))                                    0.119     2.721
| (CHANY:2780162 L1 length:1 (57,47,0)-> (57,47,0))                                    0.061     2.782
| (CHANX:2378725 L1 length:1 (57,47,0)-> (57,47,0))                                    0.061     2.843
| (IPIN:1309875 side: (TOP,) (57,47,0)0))                                              0.101     2.943
| (intra 'clb' routing)                                                                0.085     3.028
$abc$1057796$abc$738720$li6393_li6393.in[5] (.names at (57,47))                        0.000     3.028
| (primitive '.names' combinational delay)                                             0.173     3.201
$abc$1057796$abc$738720$li6393_li6393.out[0] (.names at (57,47))                       0.000     3.201
| (intra 'clb' routing)                                                                0.000     3.201
r7.t2.t2.s0.out[3].D[0] (dffre at (57,47))                                             0.000     3.201
data arrival time                                                                                3.201

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing:global net)                                                     0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r7.t2.t2.s0.out[3].C[0] (dffre at (57,47))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -3.201
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.162


#Path 27
Startpoint: $techmap3917\bram_$flatten\a3.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A2[2] (RS_TDP36K at (42,35) clocked by a0.S4_0.S_0.clk)
Endpoint  : a3.out_1[162].D[0] (dffre at (62,41) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                     0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     0.894
$techmap3917\bram_$flatten\a3.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A2[0] (RS_TDP36K at (42,35))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                                                                                                                        0.051     0.945
$techmap3917\bram_$flatten\a3.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A2[2] (RS_TDP36K at (42,35)) [clock-to-output]     0.000     0.945
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     0.945
| (OPIN:1040415 side: (TOP,) (42,36,0)0))                                                                                                                                                                                0.000     0.945
| (CHANX:2303337 L4 length:4 (42,36,0)-> (39,36,0))                                                                                                                                                                      0.119     1.064
| (CHANY:2703699 L4 length:4 (40,36,0)-> (40,33,0))                                                                                                                                                                      0.119     1.183
| (CHANY:2703791 L1 length:1 (40,35,0)-> (40,35,0))                                                                                                                                                                      0.061     1.244
| (CHANX:2289691 L4 length:4 (40,34,0)-> (37,34,0))                                                                                                                                                                      0.119     1.363
| (IPIN:1017742 side: (TOP,) (37,34,0)0))                                                                                                                                                                                0.101     1.463
| (intra 'clb' routing)                                                                                                                                                                                                  0.085     1.549
$abc$1057796$abc$738720$li2209_li2209.in[1] (.names at (37,34))                                                                                                                                                          0.000     1.549
| (primitive '.names' combinational delay)                                                                                                                                                                               0.099     1.648
$abc$1057796$abc$738720$li2209_li2209.out[0] (.names at (37,34))                                                                                                                                                         0.000     1.648
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     1.648
| (OPIN:1017712 side: (TOP,) (37,34,0)0))                                                                                                                                                                                0.000     1.648
| (CHANX:2289708 L4 length:4 (37,34,0)-> (40,34,0))                                                                                                                                                                      0.119     1.767
| (CHANY:2703772 L1 length:1 (40,35,0)-> (40,35,0))                                                                                                                                                                      0.061     1.828
| (CHANX:2296712 L4 length:4 (41,35,0)-> (44,35,0))                                                                                                                                                                      0.119     1.946
| (CHANY:2721632 L1 length:1 (44,36,0)-> (44,36,0))                                                                                                                                                                      0.061     2.007
| (CHANX:2303716 L4 length:4 (45,36,0)-> (48,36,0))                                                                                                                                                                      0.119     2.126
| (CHANY:2735080 L4 length:4 (47,37,0)-> (47,40,0))                                                                                                                                                                      0.119     2.245
| (CHANX:2317426 L4 length:4 (48,38,0)-> (51,38,0))                                                                                                                                                                      0.119     2.364
| (CHANY:2752950 L1 length:1 (51,39,0)-> (51,39,0))                                                                                                                                                                      0.061     2.425
| (CHANX:2324430 L4 length:4 (52,39,0)-> (55,39,0))                                                                                                                                                                      0.119     2.544
| (CHANY:2770810 L1 length:1 (55,40,0)-> (55,40,0))                                                                                                                                                                      0.061     2.605
| (CHANX:2331434 L4 length:4 (56,40,0)-> (59,40,0))                                                                                                                                                                      0.119     2.724
| (CHANY:2784218 L1 length:1 (58,41,0)-> (58,41,0))                                                                                                                                                                      0.061     2.785
| (CHANX:2338378 L4 length:4 (59,41,0)-> (62,41,0))                                                                                                                                                                      0.119     2.904
| (IPIN:1178251 side: (TOP,) (62,41,0)0))                                                                                                                                                                                0.101     3.004
| (intra 'clb' routing)                                                                                                                                                                                                  0.184     3.189
a3.out_1[162].D[0] (dffre at (62,41))                                                                                                                                                                                   -0.000     3.189
data arrival time                                                                                                                                                                                                                  3.189

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        2.500     2.500
clock source latency                                                                                                                                                                                                     0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                   0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                       0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     3.394
a3.out_1[162].C[0] (dffre at (62,41))                                                                                                                                                                                    0.000     3.394
clock uncertainty                                                                                                                                                                                                        0.000     3.394
cell setup time                                                                                                                                                                                                         -0.032     3.363
data required time                                                                                                                                                                                                                 3.363
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                 3.363
data arrival time                                                                                                                                                                                                                 -3.189
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                        0.174


#Path 28
Startpoint: a0.out_1[98].Q[0] (dffre at (65,17) clocked by a0.S4_0.S_0.clk)
Endpoint  : a1.k2a[2].D[0] (dffre at (31,26) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing:global net)                                                     0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
a0.out_1[98].C[0] (dffre at (65,17))                                                   0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
a0.out_1[98].Q[0] (dffre at (65,17)) [clock-to-output]                                 0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (OPIN:649005 side: (RIGHT,) (65,17,0)0))                                             0.000     1.048
| (CHANY:2813831 L1 length:1 (65,17,0)-> (65,17,0))                                    0.061     1.109
| (CHANX:2169763 L4 length:4 (65,16,0)-> (62,16,0))                                    0.119     1.228
| (CHANX:2169571 L4 length:4 (62,16,0)-> (59,16,0))                                    0.119     1.347
| (CHANY:2782720 L4 length:4 (58,17,0)-> (58,20,0))                                    0.119     1.466
| (CHANX:2189565 L4 length:4 (58,19,0)-> (55,19,0))                                    0.119     1.585
| (CHANY:2765114 L4 length:4 (54,20,0)-> (54,23,0))                                    0.119     1.704
| (CHANX:2216317 L4 length:4 (54,23,0)-> (51,23,0))                                    0.119     1.823
| (CHANY:2747497 L1 length:1 (50,23,0)-> (50,23,0))                                    0.061     1.884
| (CHANX:2209313 L4 length:4 (50,22,0)-> (47,22,0))                                    0.119     2.003
| (CHANY:2729726 L4 length:4 (46,23,0)-> (46,26,0))                                    0.119     2.121
| (CHANX:2222549 L4 length:4 (46,24,0)-> (43,24,0))                                    0.119     2.240
| (CHANY:2712050 L1 length:1 (42,25,0)-> (42,25,0))                                    0.061     2.301
| (CHANX:2229045 L4 length:4 (42,25,0)-> (39,25,0))                                    0.119     2.420
| (CHANY:2694322 L1 length:1 (38,26,0)-> (38,26,0))                                    0.061     2.481
| (CHANX:2235541 L4 length:4 (38,26,0)-> (35,26,0))                                    0.119     2.600
| (CHANY:2676529 L1 length:1 (34,26,0)-> (34,26,0))                                    0.061     2.661
| (CHANX:2228537 L4 length:4 (34,25,0)-> (31,25,0))                                    0.119     2.780
| (CHANY:2663172 L1 length:1 (31,26,0)-> (31,26,0))                                    0.061     2.841
| (CHANX:2235271 L1 length:1 (31,26,0)-> (31,26,0))                                    0.061     2.902
| (IPIN:839194 side: (TOP,) (31,26,0)0))                                               0.101     3.003
| (intra 'clb' routing)                                                                0.085     3.088
$abc$1057796$abc$738720$li0609_li0609.in[1] (.names at (31,26))                       -0.000     3.088
| (primitive '.names' combinational delay)                                             0.099     3.187
$abc$1057796$abc$738720$li0609_li0609.out[0] (.names at (31,26))                       0.000     3.187
| (intra 'clb' routing)                                                                0.000     3.187
a1.k2a[2].D[0] (dffre at (31,26))                                                      0.000     3.187
data arrival time                                                                                3.187

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing:global net)                                                     0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
a1.k2a[2].C[0] (dffre at (31,26))                                                      0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -3.187
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.176


#Path 29
Startpoint: a7.out_1[43].Q[0] (dffre at (61,38) clocked by a0.S4_0.S_0.clk)
Endpoint  : a8.k4a[11].D[0] (dffre at (65,2) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                0.000     0.000
clock source latency                                             0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
a7.out_1[43].C[0] (dffre at (61,38))                             0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
a7.out_1[43].Q[0] (dffre at (61,38)) [clock-to-output]           0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:1111776 side: (RIGHT,) (61,38,0)0))                      0.000     1.048
| (CHANY:2797221 L4 length:4 (61,38,0)-> (61,35,0))              0.119     1.167
| (CHANY:2797033 L4 length:4 (61,35,0)-> (61,32,0))              0.119     1.286
| (CHANX:2270945 L1 length:1 (61,31,0)-> (61,31,0))              0.061     1.347
| (CHANY:2792325 L4 length:4 (60,31,0)-> (60,28,0))              0.119     1.466
| (CHANY:2792137 L4 length:4 (60,28,0)-> (60,25,0))              0.119     1.585
| (CHANX:2223617 L1 length:1 (60,24,0)-> (60,24,0))              0.061     1.646
| (CHANY:2787429 L4 length:4 (59,24,0)-> (59,21,0))              0.119     1.765
| (CHANY:2787241 L4 length:4 (59,21,0)-> (59,18,0))              0.119     1.884
| (CHANX:2176394 L4 length:4 (60,17,0)-> (63,17,0))              0.119     2.003
| (CHANY:2804777 L4 length:4 (63,17,0)-> (63,14,0))              0.119     2.121
| (CHANX:2149537 L1 length:1 (63,13,0)-> (63,13,0))              0.061     2.182
| (CHANY:2800069 L4 length:4 (62,13,0)-> (62,10,0))              0.119     2.301
| (CHANX:2122566 L4 length:4 (63,9,0)-> (66,9,0))                0.119     2.420
| (CHANY:2813167 L4 length:4 (65,9,0)-> (65,6,0))                0.119     2.539
| (CHANX:2095643 L1 length:1 (65,5,0)-> (65,5,0))                0.061     2.600
| (CHANY:2808459 L4 length:4 (64,5,0)-> (64,2,0))                0.119     2.719
| (CHANX:2075386 L1 length:1 (65,2,0)-> (65,2,0))                0.061     2.780
| (IPIN:317504 side: (TOP,) (65,2,0)0))                          0.101     2.881
| (intra 'clb' routing)                                          0.303     3.184
a8.k4a[11].D[0] (dffre at (65,2))                               -0.000     3.184
data arrival time                                                          3.184

clock a0.S4_0.S_0.clk (rise edge)                                2.500     2.500
clock source latency                                             0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                       0.000     2.500
| (intra 'io' routing)                                           0.894     3.394
| (inter-block routing:global net)                               0.000     3.394
| (intra 'clb' routing)                                          0.000     3.394
a8.k4a[11].C[0] (dffre at (65,2))                                0.000     3.394
clock uncertainty                                                0.000     3.394
cell setup time                                                 -0.032     3.363
data required time                                                         3.363
--------------------------------------------------------------------------------
data required time                                                         3.363
data arrival time                                                         -3.184
--------------------------------------------------------------------------------
slack (MET)                                                                0.179


#Path 30
Startpoint: r4.state_out[104].Q[0] (dffre at (31,35) clocked by a0.S4_0.S_0.clk)
Endpoint  : r5.t0.t2.s4.out[4].D[0] (dffre at (48,29) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing:global net)                                                     0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r4.state_out[104].C[0] (dffre at (31,35))                                              0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r4.state_out[104].Q[0] (dffre at (31,35)) [clock-to-output]                            0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (OPIN:1038083 side: (RIGHT,) (31,35,0)0))                                            0.000     1.048
| (CHANY:2663746 L1 length:1 (31,35,0)-> (31,35,0))                                    0.061     1.109
| (CHANX:2296130 L4 length:4 (32,35,0)-> (35,35,0))                                    0.119     1.228
| (CHANX:2296322 L4 length:4 (35,35,0)-> (38,35,0))                                    0.119     1.347
| (CHANY:2694721 L4 length:4 (38,35,0)-> (38,32,0))                                    0.119     1.466
| (CHANX:2276316 L4 length:4 (39,32,0)-> (42,32,0))                                    0.119     1.585
| (CHANY:2712556 L1 length:1 (42,33,0)-> (42,33,0))                                    0.061     1.646
| (CHANX:2283320 L4 length:4 (43,33,0)-> (46,33,0))                                    0.119     1.765
| (CHANY:2730167 L4 length:4 (46,33,0)-> (46,30,0))                                    0.119     1.884
| (CHANX:2263294 L1 length:1 (47,30,0)-> (47,30,0))                                    0.061     1.945
| (CHANY:2734698 L4 length:4 (47,31,0)-> (47,34,0))                                    0.119     2.064
| (CHANX:2283610 L1 length:1 (48,33,0)-> (48,33,0))                                    0.061     2.124
| (IPIN:1000200 side: (TOP,) (48,33,0)0))                                              0.101     2.225
| (intra 'clb' routing)                                                                0.085     2.310
$abc$1636041$new_new_n17920__.in[2] (.names at (48,33))                                0.000     2.310
| (primitive '.names' combinational delay)                                             0.173     2.483
$abc$1636041$new_new_n17920__.out[0] (.names at (48,33))                               0.000     2.483
| (intra 'clb' routing)                                                                0.000     2.483
| (OPIN:1000181 side: (TOP,) (48,33,0)0))                                              0.000     2.483
| (CHANX:2283627 L1 length:1 (48,33,0)-> (48,33,0))                                    0.061     2.544
| (CHANY:2734619 L4 length:4 (47,33,0)-> (47,30,0))                                    0.119     2.663
| (CHANY:2734603 L1 length:1 (47,30,0)-> (47,30,0))                                    0.061     2.724
| (CHANX:2256620 L1 length:1 (48,29,0)-> (48,29,0))                                    0.061     2.785
| (CHANY:2738987 L1 length:1 (48,29,0)-> (48,29,0))                                    0.061     2.846
| (IPIN:909275 side: (RIGHT,) (48,29,0)0))                                             0.101     2.946
| (intra 'clb' routing)                                                                0.085     3.031
$abc$1057796$abc$738720$li5704_li5704.in[4] (.names at (48,29))                        0.000     3.031
| (primitive '.names' combinational delay)                                             0.152     3.183
$abc$1057796$abc$738720$li5704_li5704.out[0] (.names at (48,29))                       0.000     3.183
| (intra 'clb' routing)                                                                0.000     3.183
r5.t0.t2.s4.out[4].D[0] (dffre at (48,29))                                             0.000     3.183
data arrival time                                                                                3.183

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing:global net)                                                     0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r5.t0.t2.s4.out[4].C[0] (dffre at (48,29))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -3.183
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.180


#Path 31
Startpoint: r1.state_out[91].Q[0] (dffre at (41,20) clocked by a0.S4_0.S_0.clk)
Endpoint  : $techmap3978\bram_$flatten\r2.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].ADDR_A1[6] (RS_TDP36K at (7,23) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                     0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     0.894
r1.state_out[91].C[0] (dffre at (41,20))                                                                                                                                                                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                            0.154     1.048
r1.state_out[91].Q[0] (dffre at (41,20)) [clock-to-output]                                                                                                                                                               0.000     1.048
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     1.048
| (OPIN:708303 side: (RIGHT,) (41,20,0)0))                                                                                                                                                                               0.000     1.048
| (CHANY:2707095 L4 length:4 (41,20,0)-> (41,17,0))                                                                                                                                                                      0.119     1.167
| (CHANY:2707195 L1 length:1 (41,19,0)-> (41,19,0))                                                                                                                                                                      0.061     1.228
| (CHANX:2181743 L4 length:4 (41,18,0)-> (38,18,0))                                                                                                                                                                      0.119     1.347
| (CHANY:2689335 L1 length:1 (37,18,0)-> (37,18,0))                                                                                                                                                                      0.061     1.408
| (CHANX:2174739 L4 length:4 (37,17,0)-> (34,17,0))                                                                                                                                                                      0.119     1.527
| (CHANY:2676018 L1 length:1 (34,18,0)-> (34,18,0))                                                                                                                                                                      0.061     1.588
| (CHANX:2181269 L4 length:4 (34,18,0)-> (31,18,0))                                                                                                                                                                      0.119     1.707
| (CHANY:2658290 L1 length:1 (30,19,0)-> (30,19,0))                                                                                                                                                                      0.061     1.768
| (CHANX:2187765 L4 length:4 (30,19,0)-> (27,19,0))                                                                                                                                                                      0.119     1.887
| (CHANY:2640497 L1 length:1 (26,19,0)-> (26,19,0))                                                                                                                                                                      0.061     1.948
| (CHANX:2180761 L4 length:4 (26,18,0)-> (23,18,0))                                                                                                                                                                      0.119     2.067
| (CHANY:2622710 L4 length:4 (22,19,0)-> (22,22,0))                                                                                                                                                                      0.119     2.185
| (CHANX:2207513 L4 length:4 (22,22,0)-> (19,22,0))                                                                                                                                                                      0.119     2.304
| (CHANY:2605101 L1 length:1 (18,22,0)-> (18,22,0))                                                                                                                                                                      0.061     2.365
| (CHANX:2200509 L4 length:4 (18,21,0)-> (15,21,0))                                                                                                                                                                      0.119     2.484
| (CHANY:2587241 L1 length:1 (14,21,0)-> (14,21,0))                                                                                                                                                                      0.061     2.545
| (CHANX:2193505 L4 length:4 (14,20,0)-> (11,20,0))                                                                                                                                                                      0.119     2.664
| (CHANY:2569470 L4 length:4 (10,21,0)-> (10,24,0))                                                                                                                                                                      0.119     2.783
| (CHANX:2220257 L4 length:4 (10,24,0)-> (7,24,0))                                                                                                                                                                       0.119     2.902
| (IPIN:767959 side: (TOP,) (7,24,0)0))                                                                                                                                                                                  0.101     3.003
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     3.003
$techmap3978\bram_$flatten\r2.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].ADDR_A1[6] (RS_TDP36K at (7,23))                       0.000     3.003
data arrival time                                                                                                                                                                                                                  3.003

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        2.500     2.500
clock source latency                                                                                                                                                                                                     0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                   0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                       0.000     3.394
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     3.394
$techmap3978\bram_$flatten\r2.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K at (7,23))                        0.000     3.394
clock uncertainty                                                                                                                                                                                                        0.000     3.394
cell setup time                                                                                                                                                                                                         -0.212     3.182
data required time                                                                                                                                                                                                                 3.182
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                 3.182
data arrival time                                                                                                                                                                                                                 -3.003
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                        0.180


#Path 32
Startpoint: r3.state_out[80].Q[0] (dffre at (29,32) clocked by a0.S4_0.S_0.clk)
Endpoint  : r4.t1.t1.s0.out[4].D[0] (dffre at (34,35) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing:global net)                                                     0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r3.state_out[80].C[0] (dffre at (29,32))                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r3.state_out[80].Q[0] (dffre at (29,32)) [clock-to-output]                             0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (OPIN:971476 side: (RIGHT,) (29,32,0)0))                                             0.000     1.048
| (CHANY:2654684 L4 length:4 (29,32,0)-> (29,35,0))                                    0.119     1.167
| (CHANY:2654864 L1 length:1 (29,35,0)-> (29,35,0))                                    0.061     1.228
| (CHANX:2295988 L4 length:4 (30,35,0)-> (33,35,0))                                    0.119     1.347
| (CHANY:2672659 L1 length:1 (33,35,0)-> (33,35,0))                                    0.061     1.408
| (CHANX:2289492 L4 length:4 (34,34,0)-> (37,34,0))                                    0.119     1.527
| (CHANY:2690452 L4 length:4 (37,35,0)-> (37,38,0))                                    0.119     1.646
| (CHANY:2690484 L1 length:1 (37,36,0)-> (37,36,0))                                    0.061     1.707
| (CHANX:2303280 L4 length:4 (38,36,0)-> (41,36,0))                                    0.119     1.826
| (CHANY:2708344 L1 length:1 (41,37,0)-> (41,37,0))                                    0.061     1.887
| (CHANX:2310284 L4 length:4 (42,37,0)-> (45,37,0))                                    0.119     2.006
| (IPIN:1084802 side: (TOP,) (44,37,0)0))                                              0.101     2.106
| (intra 'clb' routing)                                                                0.085     2.191
$abc$1636041$new_new_n18791__.in[1] (.names at (44,37))                                0.000     2.191
| (primitive '.names' combinational delay)                                             0.173     2.364
$abc$1636041$new_new_n18791__.out[0] (.names at (44,37))                               0.000     2.364
| (intra 'clb' routing)                                                                0.000     2.364
| (OPIN:1084767 side: (TOP,) (44,37,0)0))                                              0.000     2.364
| (CHANX:2310201 L4 length:4 (44,37,0)-> (41,37,0))                                    0.119     2.483
| (CHANY:2703917 L1 length:1 (40,37,0)-> (40,37,0))                                    0.061     2.544
| (CHANX:2303197 L4 length:4 (40,36,0)-> (37,36,0))                                    0.119     2.663
| (CHANY:2686057 L1 length:1 (36,36,0)-> (36,36,0))                                    0.061     2.724
| (CHANX:2296193 L4 length:4 (36,35,0)-> (33,35,0))                                    0.119     2.843
| (IPIN:1038562 side: (TOP,) (34,35,0)0))                                              0.101     2.943
| (intra 'clb' routing)                                                                0.085     3.028
$abc$1057796$abc$738720$li5427_li5427.in[2] (.names at (34,35))                        0.000     3.028
| (primitive '.names' combinational delay)                                             0.152     3.180
$abc$1057796$abc$738720$li5427_li5427.out[0] (.names at (34,35))                       0.000     3.180
| (intra 'clb' routing)                                                                0.000     3.180
r4.t1.t1.s0.out[4].D[0] (dffre at (34,35))                                             0.000     3.180
data arrival time                                                                                3.180

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing:global net)                                                     0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r4.t1.t1.s0.out[4].C[0] (dffre at (34,35))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -3.180
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.183


#Path 33
Startpoint: r1.state_out[92].Q[0] (dffre at (39,20) clocked by a0.S4_0.S_0.clk)
Endpoint  : $techmap3978\bram_$flatten\r2.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].ADDR_A1[7] (RS_TDP36K at (7,23) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                     0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     0.894
r1.state_out[92].C[0] (dffre at (39,20))                                                                                                                                                                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                            0.154     1.048
r1.state_out[92].Q[0] (dffre at (39,20)) [clock-to-output]                                                                                                                                                               0.000     1.048
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     1.048
| (OPIN:708001 side: (RIGHT,) (39,20,0)0))                                                                                                                                                                               0.000     1.048
| (CHANY:2698215 L4 length:4 (39,20,0)-> (39,17,0))                                                                                                                                                                      0.119     1.167
| (CHANX:2188363 L4 length:4 (39,19,0)-> (36,19,0))                                                                                                                                                                      0.119     1.286
| (CHANY:2680616 L4 length:4 (35,20,0)-> (35,23,0))                                                                                                                                                                      0.119     1.405
| (CHANX:2201619 L4 length:4 (35,21,0)-> (32,21,0))                                                                                                                                                                      0.119     1.524
| (CHANY:2667378 L1 length:1 (32,22,0)-> (32,22,0))                                                                                                                                                                      0.061     1.585
| (CHANX:2208149 L4 length:4 (32,22,0)-> (29,22,0))                                                                                                                                                                      0.119     1.704
| (CHANY:2649585 L1 length:1 (28,22,0)-> (28,22,0))                                                                                                                                                                      0.061     1.765
| (CHANX:2201145 L4 length:4 (28,21,0)-> (25,21,0))                                                                                                                                                                      0.119     1.884
| (CHANY:2631725 L1 length:1 (24,21,0)-> (24,21,0))                                                                                                                                                                      0.061     1.945
| (CHANX:2194141 L4 length:4 (24,20,0)-> (21,20,0))                                                                                                                                                                      0.119     2.064
| (CHANY:2613946 L4 length:4 (20,21,0)-> (20,24,0))                                                                                                                                                                      0.119     2.182
| (CHANX:2220893 L4 length:4 (20,24,0)-> (17,24,0))                                                                                                                                                                      0.119     2.301
| (CHANY:2596329 L1 length:1 (16,24,0)-> (16,24,0))                                                                                                                                                                      0.061     2.362
| (CHANX:2213889 L4 length:4 (16,23,0)-> (13,23,0))                                                                                                                                                                      0.119     2.481
| (CHANX:2213693 L4 length:4 (13,23,0)-> (10,23,0))                                                                                                                                                                      0.119     2.600
| (CHANY:2565129 L1 length:1 (9,23,0)-> (9,23,0))                                                                                                                                                                        0.061     2.661
| (CHANX:2206689 L4 length:4 (9,22,0)-> (6,22,0))                                                                                                                                                                        0.119     2.780
| (CHANY:2556250 L4 length:4 (7,23,0)-> (7,26,0))                                                                                                                                                                        0.119     2.899
| (IPIN:767988 side: (RIGHT,) (7,24,0)0))                                                                                                                                                                                0.101     3.000
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     3.000
$techmap3978\bram_$flatten\r2.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].ADDR_A1[7] (RS_TDP36K at (7,23))                      -0.000     3.000
data arrival time                                                                                                                                                                                                                  3.000

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        2.500     2.500
clock source latency                                                                                                                                                                                                     0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                   0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                       0.000     3.394
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     3.394
$techmap3978\bram_$flatten\r2.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K at (7,23))                        0.000     3.394
clock uncertainty                                                                                                                                                                                                        0.000     3.394
cell setup time                                                                                                                                                                                                         -0.212     3.182
data required time                                                                                                                                                                                                                 3.182
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                 3.182
data arrival time                                                                                                                                                                                                                 -3.000
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                        0.183


#Path 34
Startpoint: $techmap3911\bram_$flatten\a0.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a0.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[0] (RS_TDP36K at (42,14) clocked by a0.S4_0.S_0.clk)
Endpoint  : a0.out_1[136].D[0] (dffre at (33,27) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                     0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     0.894
$techmap3911\bram_$flatten\a0.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a0.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K at (42,14))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                                                                                                                        0.293     1.187
$techmap3911\bram_$flatten\a0.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a0.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[0] (RS_TDP36K at (42,14)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     1.187
| (OPIN:576153 side: (TOP,) (42,14,0)0))                                                                                                                                                                                 0.000     1.187
| (CHANX:2154980 L4 length:4 (42,14,0)-> (45,14,0))                                                                                                                                                                      0.119     1.306
| (CHANY:2715623 L4 length:4 (43,14,0)-> (43,11,0))                                                                                                                                                                      0.119     1.425
| (CHANX:2141612 L4 length:4 (44,12,0)-> (47,12,0))                                                                                                                                                                      0.119     1.544
| (IPIN:535630 side: (TOP,) (44,12,0)0))                                                                                                                                                                                 0.101     1.644
| (intra 'clb' routing)                                                                                                                                                                                                  0.085     1.730
$abc$1057796$abc$738720$li0487_li0487.in[1] (.names at (44,12))                                                                                                                                                          0.000     1.730
| (primitive '.names' combinational delay)                                                                                                                                                                               0.099     1.829
$abc$1057796$abc$738720$li0487_li0487.out[0] (.names at (44,12))                                                                                                                                                         0.000     1.829
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     1.829
| (OPIN:535603 side: (TOP,) (44,12,0)0))                                                                                                                                                                                 0.000     1.829
| (CHANX:2141413 L4 length:4 (44,12,0)-> (41,12,0))                                                                                                                                                                      0.119     1.948
| (CHANY:2706856 L4 length:4 (41,13,0)-> (41,16,0))                                                                                                                                                                      0.119     2.067
| (CHANX:2168235 L4 length:4 (41,16,0)-> (38,16,0))                                                                                                                                                                      0.119     2.185
| (CHANY:2689320 L4 length:4 (37,17,0)-> (37,20,0))                                                                                                                                                                      0.119     2.304
| (CHANY:2689458 L4 length:4 (37,19,0)-> (37,22,0))                                                                                                                                                                      0.119     2.423
| (CHANX:2208629 L1 length:1 (37,22,0)-> (37,22,0))                                                                                                                                                                      0.061     2.484
| (CHANY:2685266 L4 length:4 (36,23,0)-> (36,26,0))                                                                                                                                                                      0.119     2.603
| (CHANY:2685426 L1 length:1 (36,26,0)-> (36,26,0))                                                                                                                                                                      0.061     2.664
| (CHANX:2235413 L4 length:4 (36,26,0)-> (33,26,0))                                                                                                                                                                      0.119     2.783
| (CHANY:2672120 L1 length:1 (33,27,0)-> (33,27,0))                                                                                                                                                                      0.061     2.844
| (IPIN:865811 side: (RIGHT,) (33,27,0)0))                                                                                                                                                                               0.101     2.945
| (intra 'clb' routing)                                                                                                                                                                                                  0.233     3.178
a0.out_1[136].D[0] (dffre at (33,27))                                                                                                                                                                                    0.000     3.178
data arrival time                                                                                                                                                                                                                  3.178

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        2.500     2.500
clock source latency                                                                                                                                                                                                     0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                   0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                       0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     3.394
a0.out_1[136].C[0] (dffre at (33,27))                                                                                                                                                                                    0.000     3.394
clock uncertainty                                                                                                                                                                                                        0.000     3.394
cell setup time                                                                                                                                                                                                         -0.032     3.363
data required time                                                                                                                                                                                                                 3.363
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                 3.363
data arrival time                                                                                                                                                                                                                 -3.178
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                        0.185


#Path 35
Startpoint: r6.state_out[69].Q[0] (dffre at (52,41) clocked by a0.S4_0.S_0.clk)
Endpoint  : r7.t1.t3.s0.out[2].D[0] (dffre at (39,41) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing:global net)                                                     0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r6.state_out[69].C[0] (dffre at (52,41))                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r6.state_out[69].Q[0] (dffre at (52,41)) [clock-to-output]                             0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (OPIN:1175772 side: (RIGHT,) (52,41,0)0))                                            0.000     1.048
| (CHANY:2757574 L4 length:4 (52,41,0)-> (52,44,0))                                    0.119     1.167
| (CHANX:2351247 L4 length:4 (52,43,0)-> (49,43,0))                                    0.119     1.286
| (CHANY:2744327 L1 length:1 (49,43,0)-> (49,43,0))                                    0.061     1.347
| (CHANX:2344291 L4 length:4 (49,42,0)-> (46,42,0))                                    0.119     1.466
| (CHANX:2344099 L4 length:4 (46,42,0)-> (43,42,0))                                    0.119     1.585
| (CHANX:2344031 L4 length:4 (45,42,0)-> (42,42,0))                                    0.119     1.704
| (CHANY:2708679 L1 length:1 (41,42,0)-> (41,42,0))                                    0.061     1.765
| (CHANX:2337027 L4 length:4 (41,41,0)-> (38,41,0))                                    0.119     1.884
| (CHANX:2336835 L4 length:4 (38,41,0)-> (35,41,0))                                    0.119     2.003
| (CHANX:2336643 L4 length:4 (35,41,0)-> (32,41,0))                                    0.119     2.121
| (IPIN:1171003 side: (TOP,) (33,41,0)0))                                              0.101     2.222
| (intra 'clb' routing)                                                                0.085     2.307
$abc$1636041$new_new_n15447__.in[3] (.names at (33,41))                                0.000     2.307
| (primitive '.names' combinational delay)                                             0.173     2.480
$abc$1636041$new_new_n15447__.out[0] (.names at (33,41))                               0.000     2.480
| (intra 'clb' routing)                                                                0.000     2.480
| (OPIN:1170987 side: (RIGHT,) (33,41,0)0))                                            0.000     2.480
| (CHANY:2673022 L1 length:1 (33,41,0)-> (33,41,0))                                    0.061     2.541
| (CHANX:2336774 L4 length:4 (34,41,0)-> (37,41,0))                                    0.119     2.660
| (CHANX:2336974 L4 length:4 (37,41,0)-> (40,41,0))                                    0.119     2.779
| (CHANY:2699719 L1 length:1 (39,41,0)-> (39,41,0))                                    0.061     2.840
| (IPIN:1172166 side: (RIGHT,) (39,41,0)0))                                            0.101     2.940
| (intra 'clb' routing)                                                                0.085     3.025
$abc$1057796$abc$738720$li6359_li6359.in[4] (.names at (39,41))                        0.000     3.025
| (primitive '.names' combinational delay)                                             0.152     3.177
$abc$1057796$abc$738720$li6359_li6359.out[0] (.names at (39,41))                       0.000     3.177
| (intra 'clb' routing)                                                                0.000     3.177
r7.t1.t3.s0.out[2].D[0] (dffre at (39,41))                                             0.000     3.177
data arrival time                                                                                3.177

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing:global net)                                                     0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r7.t1.t3.s0.out[2].C[0] (dffre at (39,41))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -3.177
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.186


#Path 36
Startpoint: $techmap3921\bram_$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[0] (RS_TDP36K at (55,47) clocked by a0.S4_0.S_0.clk)
Endpoint  : a6.out_1[136].D[0] (dffre at (72,45) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                     0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     0.894
$techmap3921\bram_$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K at (55,47))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                                                                                                                        0.293     1.187
$techmap3921\bram_$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[0] (RS_TDP36K at (55,47)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     1.187
| (OPIN:1309124 side: (TOP,) (55,47,0)0))                                                                                                                                                                                0.000     1.187
| (CHANX:2378580 L1 length:1 (55,47,0)-> (55,47,0))                                                                                                                                                                      0.061     1.248
| (CHANY:2771123 L4 length:4 (55,47,0)-> (55,44,0))                                                                                                                                                                      0.119     1.367
| (CHANX:2358418 L1 length:1 (56,44,0)-> (56,44,0))                                                                                                                                                                      0.061     1.428
| (CHANY:2775606 L4 length:4 (56,45,0)-> (56,48,0))                                                                                                                                                                      0.119     1.547
| (CHANX:2365210 L1 length:1 (57,45,0)-> (57,45,0))                                                                                                                                                                      0.061     1.608
| (IPIN:1266465 side: (TOP,) (57,45,0)0))                                                                                                                                                                                0.101     1.708
| (intra 'clb' routing)                                                                                                                                                                                                  0.085     1.794
$abc$1057796$abc$738720$li3335_li3335.in[1] (.names at (57,45))                                                                                                                                                         -0.000     1.794
| (primitive '.names' combinational delay)                                                                                                                                                                               0.218     2.012
$abc$1057796$abc$738720$li3335_li3335.out[0] (.names at (57,45))                                                                                                                                                         0.000     2.012
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     2.012
| (OPIN:1266441 side: (TOP,) (57,45,0)0))                                                                                                                                                                                0.000     2.012
| (CHANX:2365264 L4 length:4 (57,45,0)-> (60,45,0))                                                                                                                                                                      0.119     2.131
| (CHANY:2793432 L1 length:1 (60,46,0)-> (60,46,0))                                                                                                                                                                      0.061     2.191
| (CHANX:2372268 L4 length:4 (61,46,0)-> (64,46,0))                                                                                                                                                                      0.119     2.310
| (CHANY:2811292 L1 length:1 (64,47,0)-> (64,47,0))                                                                                                                                                                      0.061     2.371
| (CHANX:2379272 L4 length:4 (65,47,0)-> (68,47,0))                                                                                                                                                                      0.119     2.490
| (CHANY:2828935 L4 length:4 (68,47,0)-> (68,44,0))                                                                                                                                                                      0.119     2.609
| (CHANX:2359278 L4 length:4 (69,44,0)-> (72,44,0))                                                                                                                                                                      0.119     2.728
| (CHANY:2846746 L1 length:1 (72,45,0)-> (72,45,0))                                                                                                                                                                      0.061     2.789
| (IPIN:1268305 side: (RIGHT,) (72,45,0)0))                                                                                                                                                                              0.101     2.890
| (intra 'clb' routing)                                                                                                                                                                                                  0.282     3.172
a6.out_1[136].D[0] (dffre at (72,45))                                                                                                                                                                                    0.000     3.172
data arrival time                                                                                                                                                                                                                  3.172

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        2.500     2.500
clock source latency                                                                                                                                                                                                     0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                   0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                       0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     3.394
a6.out_1[136].C[0] (dffre at (72,45))                                                                                                                                                                                    0.000     3.394
clock uncertainty                                                                                                                                                                                                        0.000     3.394
cell setup time                                                                                                                                                                                                         -0.032     3.363
data required time                                                                                                                                                                                                                 3.363
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                 3.363
data arrival time                                                                                                                                                                                                                 -3.172
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                        0.191


#Path 37
Startpoint: a2.out_1[21].Q[0] (dffre at (39,21) clocked by a0.S4_0.S_0.clk)
Endpoint  : $techmap3916\bram_$flatten\a3.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].ADDR_A1[8] (RS_TDP36K at (42,38) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                    0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                              0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                  0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                      0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                 0.000     0.894
a2.out_1[21].C[0] (dffre at (39,21))                                                                                                                                                                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                           0.154     1.048
a2.out_1[21].Q[0] (dffre at (39,21)) [clock-to-output]                                                                                                                                                                  0.000     1.048
| (intra 'clb' routing)                                                                                                                                                                                                 0.000     1.048
| (OPIN:733914 side: (TOP,) (39,21,0)0))                                                                                                                                                                                0.000     1.048
| (CHANX:2201847 L4 length:4 (39,21,0)-> (36,21,0))                                                                                                                                                                     0.119     1.167
| (CHANY:2680724 L4 length:4 (35,22,0)-> (35,25,0))                                                                                                                                                                     0.119     1.286
| (CHANX:2208501 L1 length:1 (35,22,0)-> (35,22,0))                                                                                                                                                                     0.061     1.347
| (CHANY:2676370 L4 length:4 (34,23,0)-> (34,26,0))                                                                                                                                                                     0.119     1.466
| (CHANX:2235445 L1 length:1 (34,26,0)-> (34,26,0))                                                                                                                                                                     0.061     1.527
| (CHANY:2672178 L4 length:4 (33,27,0)-> (33,30,0))                                                                                                                                                                     0.119     1.646
| (CHANX:2262389 L1 length:1 (33,30,0)-> (33,30,0))                                                                                                                                                                     0.061     1.707
| (IPIN:932083 side: (TOP,) (33,30,0)0))                                                                                                                                                                                0.101     1.808
| (intra 'clb' routing)                                                                                                                                                                                                 0.085     1.893
a3.S4_0.S_0.in[5].in[0] (.names at (33,30))                                                                                                                                                                             0.000     1.893
| (primitive '.names' combinational delay)                                                                                                                                                                              0.218     2.111
a3.S4_0.S_0.in[5].out[0] (.names at (33,30))                                                                                                                                                                            0.000     2.111
| (intra 'clb' routing)                                                                                                                                                                                                 0.000     2.111
| (OPIN:932072 side: (RIGHT,) (33,30,0)0))                                                                                                                                                                              0.000     2.111
| (CHANY:2672348 L4 length:4 (33,30,0)-> (33,33,0))                                                                                                                                                                     0.119     2.230
| (CHANX:2282728 L1 length:1 (34,33,0)-> (34,33,0))                                                                                                                                                                     0.061     2.291
| (CHANY:2677056 L4 length:4 (34,34,0)-> (34,37,0))                                                                                                                                                                     0.119     2.410
| (CHANX:2309796 L1 length:1 (35,37,0)-> (35,37,0))                                                                                                                                                                     0.061     2.470
| (CHANY:2681764 L4 length:4 (35,38,0)-> (35,41,0))                                                                                                                                                                     0.119     2.589
| (CHANX:2323398 L4 length:4 (36,39,0)-> (39,39,0))                                                                                                                                                                     0.119     2.708
| (CHANY:2699650 L1 length:1 (39,40,0)-> (39,40,0))                                                                                                                                                                     0.061     2.769
| (CHANX:2330402 L4 length:4 (40,40,0)-> (43,40,0))                                                                                                                                                                     0.119     2.888
| (IPIN:1106961 side: (TOP,) (42,40,0)0))                                                                                                                                                                               0.101     2.989
| (intra 'bram' routing)                                                                                                                                                                                                0.000     2.989
$techmap3916\bram_$flatten\a3.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].ADDR_A1[8] (RS_TDP36K at (42,38))                       0.000     2.989
data arrival time                                                                                                                                                                                                                 2.989

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                    0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                  0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                      0.000     3.394
| (intra 'bram' routing)                                                                                                                                                                                                0.000     3.394
$techmap3916\bram_$flatten\a3.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K at (42,38))                        0.000     3.394
clock uncertainty                                                                                                                                                                                                       0.000     3.394
cell setup time                                                                                                                                                                                                        -0.212     3.182
data required time                                                                                                                                                                                                                3.182
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                3.182
data arrival time                                                                                                                                                                                                                -2.989
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                       0.194


#Path 38
Startpoint: r3.state_out[20].Q[0] (dffre at (37,28) clocked by a0.S4_0.S_0.clk)
Endpoint  : r4.t3.t1.s0.out[0].D[0] (dffre at (23,36) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing:global net)                                                     0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r3.state_out[20].C[0] (dffre at (37,28))                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r3.state_out[20].Q[0] (dffre at (37,28)) [clock-to-output]                             0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (OPIN:885105 side: (TOP,) (37,28,0)0))                                               0.000     1.048
| (CHANX:2249190 L4 length:4 (37,28,0)-> (40,28,0))                                    0.119     1.167
| (CHANY:2694540 L4 length:4 (38,29,0)-> (38,32,0))                                    0.119     1.286
| (CHANX:2276079 L4 length:4 (38,32,0)-> (35,32,0))                                    0.119     1.405
| (CHANY:2677004 L4 length:4 (34,33,0)-> (34,36,0))                                    0.119     1.524
| (CHANX:2296288 L1 length:1 (35,35,0)-> (35,35,0))                                    0.061     1.585
| (CHANY:2681640 L4 length:4 (35,36,0)-> (35,39,0))                                    0.119     1.704
| (CHANX:2323356 L1 length:1 (36,39,0)-> (36,39,0))                                    0.061     1.765
| (IPIN:1131462 side: (TOP,) (36,39,0)0))                                              0.101     1.865
| (intra 'clb' routing)                                                                0.085     1.951
$abc$1636041$new_new_n18364__.in[4] (.names at (36,39))                                0.000     1.951
| (primitive '.names' combinational delay)                                             0.090     2.041
$abc$1636041$new_new_n18364__.out[0] (.names at (36,39))                               0.000     2.041
| (intra 'clb' routing)                                                                0.000     2.041
| (OPIN:1131435 side: (RIGHT,) (36,39,0)0))                                            0.000     2.041
| (CHANY:2686085 L4 length:4 (36,39,0)-> (36,36,0))                                    0.119     2.160
| (CHANX:2316453 L4 length:4 (36,38,0)-> (33,38,0))                                    0.119     2.279
| (CHANY:2668385 L1 length:1 (32,38,0)-> (32,38,0))                                    0.061     2.340
| (CHANX:2309449 L4 length:4 (32,37,0)-> (29,37,0))                                    0.119     2.459
| (CHANY:2650525 L1 length:1 (28,37,0)-> (28,37,0))                                    0.061     2.519
| (CHANX:2302445 L4 length:4 (28,36,0)-> (25,36,0))                                    0.119     2.638
| (CHANY:2641567 L1 length:1 (26,36,0)-> (26,36,0))                                    0.061     2.699
| (CHANX:2295563 L4 length:4 (26,35,0)-> (23,35,0))                                    0.119     2.818
| (CHANY:2628218 L1 length:1 (23,36,0)-> (23,36,0))                                    0.061     2.879
| (IPIN:1063359 side: (RIGHT,) (23,36,0)0))                                            0.101     2.980
| (intra 'clb' routing)                                                                0.085     3.065
$abc$1057796$abc$738720$li5511_li5511.in[5] (.names at (23,36))                       -0.000     3.065
| (primitive '.names' combinational delay)                                             0.103     3.168
$abc$1057796$abc$738720$li5511_li5511.out[0] (.names at (23,36))                       0.000     3.168
| (intra 'clb' routing)                                                                0.000     3.168
r4.t3.t1.s0.out[0].D[0] (dffre at (23,36))                                             0.000     3.168
data arrival time                                                                                3.168

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing:global net)                                                     0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r4.t3.t1.s0.out[0].C[0] (dffre at (23,36))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -3.168
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.195


#Path 39
Startpoint: r3.state_out[96].Q[0] (dffre at (27,31) clocked by a0.S4_0.S_0.clk)
Endpoint  : r4.t0.t3.s0.out[5].D[0] (dffre at (30,39) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing:global net)                                                     0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r3.state_out[96].C[0] (dffre at (27,31))                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r3.state_out[96].Q[0] (dffre at (27,31)) [clock-to-output]                             0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (OPIN:950048 side: (TOP,) (27,31,0)0))                                               0.000     1.048
| (CHANX:2268806 L4 length:4 (27,31,0)-> (30,31,0))                                    0.119     1.167
| (CHANX:2269006 L4 length:4 (30,31,0)-> (33,31,0))                                    0.119     1.286
| (CHANY:2668006 L1 length:1 (32,32,0)-> (32,32,0))                                    0.061     1.347
| (CHANX:2275934 L4 length:4 (33,32,0)-> (36,32,0))                                    0.119     1.466
| (CHANY:2681430 L4 length:4 (35,33,0)-> (35,36,0))                                    0.119     1.585
| (CHANX:2303118 L1 length:1 (36,36,0)-> (36,36,0))                                    0.061     1.646
| (CHANY:2686138 L4 length:4 (36,37,0)-> (36,40,0))                                    0.119     1.765
| (CHANY:2686314 L1 length:1 (36,40,0)-> (36,40,0))                                    0.061     1.826
| (CHANX:2330202 L4 length:4 (37,40,0)-> (40,40,0))                                    0.119     1.945
| (IPIN:1150656 side: (TOP,) (40,40,0)0))                                              0.101     2.045
| (intra 'clb' routing)                                                                0.085     2.130
$abc$1636041$new_new_n18897__.in[1] (.names at (40,40))                                0.000     2.130
| (primitive '.names' combinational delay)                                             0.152     2.282
$abc$1636041$new_new_n18897__.out[0] (.names at (40,40))                               0.000     2.282
| (intra 'clb' routing)                                                                0.000     2.282
| (OPIN:1150616 side: (TOP,) (40,40,0)0))                                              0.000     2.282
| (CHANX:2330217 L4 length:4 (40,40,0)-> (37,40,0))                                    0.119     2.401
| (CHANY:2686301 L1 length:1 (36,40,0)-> (36,40,0))                                    0.061     2.462
| (CHANX:2323213 L4 length:4 (36,39,0)-> (33,39,0))                                    0.119     2.581
| (CHANY:2668441 L1 length:1 (32,39,0)-> (32,39,0))                                    0.061     2.642
| (CHANX:2316209 L4 length:4 (32,38,0)-> (29,38,0))                                    0.119     2.761
| (CHANY:2659562 L1 length:1 (30,39,0)-> (30,39,0))                                    0.061     2.822
| (CHANX:2322989 L1 length:1 (30,39,0)-> (30,39,0))                                    0.061     2.883
| (IPIN:1130548 side: (TOP,) (30,39,0)0))                                              0.101     2.983
| (intra 'clb' routing)                                                                0.085     3.069
$abc$1057796$abc$738720$li5406_li5406.in[3] (.names at (30,39))                        0.000     3.069
| (primitive '.names' combinational delay)                                             0.090     3.159
$abc$1057796$abc$738720$li5406_li5406.out[0] (.names at (30,39))                       0.000     3.159
| (intra 'clb' routing)                                                                0.000     3.159
r4.t0.t3.s0.out[5].D[0] (dffre at (30,39))                                             0.000     3.159
data arrival time                                                                                3.159

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing:global net)                                                     0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r4.t0.t3.s0.out[5].C[0] (dffre at (30,39))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -3.159
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.204


#Path 40
Startpoint: r4.state_out[104].Q[0] (dffre at (31,35) clocked by a0.S4_0.S_0.clk)
Endpoint  : r5.t0.t2.s0.out[5].D[0] (dffre at (47,33) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing:global net)                                                     0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r4.state_out[104].C[0] (dffre at (31,35))                                              0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r4.state_out[104].Q[0] (dffre at (31,35)) [clock-to-output]                            0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (OPIN:1038083 side: (RIGHT,) (31,35,0)0))                                            0.000     1.048
| (CHANY:2663746 L1 length:1 (31,35,0)-> (31,35,0))                                    0.061     1.109
| (CHANX:2296130 L4 length:4 (32,35,0)-> (35,35,0))                                    0.119     1.228
| (CHANX:2296322 L4 length:4 (35,35,0)-> (38,35,0))                                    0.119     1.347
| (CHANY:2694721 L4 length:4 (38,35,0)-> (38,32,0))                                    0.119     1.466
| (CHANX:2276316 L4 length:4 (39,32,0)-> (42,32,0))                                    0.119     1.585
| (CHANY:2712556 L1 length:1 (42,33,0)-> (42,33,0))                                    0.061     1.646
| (CHANX:2283320 L4 length:4 (43,33,0)-> (46,33,0))                                    0.119     1.765
| (CHANY:2730167 L4 length:4 (46,33,0)-> (46,30,0))                                    0.119     1.884
| (CHANX:2256568 L4 length:4 (47,29,0)-> (50,29,0))                                    0.119     2.003
| (CHANX:2256608 L1 length:1 (48,29,0)-> (48,29,0))                                    0.061     2.064
| (CHANY:2739080 L4 length:4 (48,30,0)-> (48,33,0))                                    0.119     2.182
| (IPIN:1000228 side: (RIGHT,) (48,33,0)0))                                            0.101     2.283
| (intra 'clb' routing)                                                                0.085     2.368
$abc$1636041$new_new_n17965__.in[4] (.names at (48,33))                                0.000     2.368
| (primitive '.names' combinational delay)                                             0.152     2.520
$abc$1636041$new_new_n17965__.out[0] (.names at (48,33))                               0.000     2.520
| (intra 'clb' routing)                                                                0.000     2.520
| (OPIN:1000193 side: (RIGHT,) (48,33,0)0))                                            0.000     2.520
| (CHANY:2739274 L4 length:4 (48,33,0)-> (48,36,0))                                    0.119     2.639
| (CHANX:2290361 L1 length:1 (48,34,0)-> (48,34,0))                                    0.061     2.700
| (CHANY:2734701 L4 length:4 (47,34,0)-> (47,31,0))                                    0.119     2.819
| (IPIN:1000075 side: (RIGHT,) (47,33,0)0))                                            0.101     2.919
| (intra 'clb' routing)                                                                0.085     3.005
$abc$1057796$abc$738720$li5699_li5699.in[4] (.names at (47,33))                        0.000     3.005
| (primitive '.names' combinational delay)                                             0.152     3.156
$abc$1057796$abc$738720$li5699_li5699.out[0] (.names at (47,33))                       0.000     3.156
| (intra 'clb' routing)                                                                0.000     3.156
r5.t0.t2.s0.out[5].D[0] (dffre at (47,33))                                             0.000     3.156
data arrival time                                                                                3.156

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing:global net)                                                     0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r5.t0.t2.s0.out[5].C[0] (dffre at (47,33))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -3.156
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.207


#Path 41
Startpoint: r4.state_out[43].Q[0] (dffre at (35,32) clocked by a0.S4_0.S_0.clk)
Endpoint  : r5.t2.t2.s0.out[4].D[0] (dffre at (37,37) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing:global net)                                                     0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r4.state_out[43].C[0] (dffre at (35,32))                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r4.state_out[43].Q[0] (dffre at (35,32)) [clock-to-output]                             0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (OPIN:972379 side: (RIGHT,) (35,32,0)0))                                             0.000     1.048
| (CHANY:2681191 L4 length:4 (35,32,0)-> (35,29,0))                                    0.119     1.167
| (CHANX:2249128 L4 length:4 (36,28,0)-> (39,28,0))                                    0.119     1.286
| (CHANY:2698944 L1 length:1 (39,29,0)-> (39,29,0))                                    0.061     1.347
| (CHANX:2256132 L4 length:4 (40,29,0)-> (43,29,0))                                    0.119     1.466
| (CHANY:2712392 L4 length:4 (42,30,0)-> (42,33,0))                                    0.119     1.585
| (CHANX:2269842 L4 length:4 (43,31,0)-> (46,31,0))                                    0.119     1.704
| (CHANX:2270002 L1 length:1 (46,31,0)-> (46,31,0))                                    0.061     1.765
| (CHANY:2730294 L4 length:4 (46,32,0)-> (46,35,0))                                    0.119     1.884
| (CHANX:2290302 L1 length:1 (47,34,0)-> (47,34,0))                                    0.061     1.945
| (IPIN:1018813 side: (TOP,) (47,34,0)0))                                              0.101     2.045
| (intra 'clb' routing)                                                                0.085     2.130
$abc$1636041$new_new_n17495__.in[5] (.names at (47,34))                                0.000     2.130
| (primitive '.names' combinational delay)                                             0.090     2.221
$abc$1636041$new_new_n17495__.out[0] (.names at (47,34))                               0.000     2.221
| (intra 'clb' routing)                                                                0.000     2.221
| (OPIN:1018779 side: (RIGHT,) (47,34,0)0))                                            0.000     2.221
| (CHANY:2734872 L4 length:4 (47,34,0)-> (47,37,0))                                    0.119     2.340
| (CHANX:2310395 L4 length:4 (47,37,0)-> (44,37,0))                                    0.119     2.459
| (CHANY:2717259 L1 length:1 (43,37,0)-> (43,37,0))                                    0.061     2.519
| (CHANX:2303391 L4 length:4 (43,36,0)-> (40,36,0))                                    0.119     2.638
| (CHANX:2303191 L4 length:4 (40,36,0)-> (37,36,0))                                    0.119     2.757
| (CHANY:2690558 L1 length:1 (37,37,0)-> (37,37,0))                                    0.061     2.818
| (IPIN:1084070 side: (RIGHT,) (37,37,0)0))                                            0.101     2.919
| (intra 'clb' routing)                                                                0.085     3.004
$abc$1057796$abc$738720$li5786_li5786.in[4] (.names at (37,37))                        0.000     3.004
| (primitive '.names' combinational delay)                                             0.152     3.156
$abc$1057796$abc$738720$li5786_li5786.out[0] (.names at (37,37))                       0.000     3.156
| (intra 'clb' routing)                                                                0.000     3.156
r5.t2.t2.s0.out[4].D[0] (dffre at (37,37))                                             0.000     3.156
data arrival time                                                                                3.156

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing:global net)                                                     0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r5.t2.t2.s0.out[4].C[0] (dffre at (37,37))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -3.156
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.207


#Path 42
Startpoint: r7.state_out[13].Q[0] (dffre at (52,41) clocked by a0.S4_0.S_0.clk)
Endpoint  : r8.t3.t2.s0.out[6].D[0] (dffre at (65,49) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing:global net)                                                     0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r7.state_out[13].C[0] (dffre at (52,41))                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r7.state_out[13].Q[0] (dffre at (52,41)) [clock-to-output]                             0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (OPIN:1175764 side: (RIGHT,) (52,41,0)0))                                            0.000     1.048
| (CHANY:2757526 L1 length:1 (52,41,0)-> (52,41,0))                                    0.061     1.109
| (CHANX:2337998 L4 length:4 (53,41,0)-> (56,41,0))                                    0.119     1.228
| (CHANY:2766500 L1 length:1 (54,42,0)-> (54,42,0))                                    0.061     1.289
| (CHANX:2344864 L4 length:4 (55,42,0)-> (58,42,0))                                    0.119     1.408
| (CHANX:2345052 L4 length:4 (58,42,0)-> (61,42,0))                                    0.119     1.527
| (CHANY:2797708 L1 length:1 (61,43,0)-> (61,43,0))                                    0.061     1.588
| (CHANX:2352056 L4 length:4 (62,43,0)-> (65,43,0))                                    0.119     1.707
| (CHANX:2352162 L1 length:1 (64,43,0)-> (64,43,0))                                    0.061     1.768
| (CHANY:2811142 L4 length:4 (64,44,0)-> (64,47,0))                                    0.119     1.887
| (CHANY:2811276 L4 length:4 (64,46,0)-> (64,49,0))                                    0.119     2.006
| (CHANY:2811424 L1 length:1 (64,49,0)-> (64,49,0))                                    0.061     2.067
| (CHANX:2392772 L4 length:4 (65,49,0)-> (68,49,0))                                    0.119     2.185
| (IPIN:1352737 side: (TOP,) (68,49,0)0))                                              0.101     2.286
| (intra 'clb' routing)                                                                0.085     2.371
$abc$1636041$new_new_n12629__.in[0] (.names at (68,49))                                0.000     2.371
| (primitive '.names' combinational delay)                                             0.025     2.396
$abc$1636041$new_new_n12629__.out[0] (.names at (68,49))                               0.000     2.396
| (intra 'clb' routing)                                                                0.000     2.396
| (OPIN:1352705 side: (RIGHT,) (68,49,0)0))                                            0.000     2.396
| (CHANY:2829209 L1 length:1 (68,49,0)-> (68,49,0))                                    0.061     2.457
| (CHANX:2386033 L4 length:4 (68,48,0)-> (65,48,0))                                    0.119     2.576
| (CHANY:2811470 L4 length:4 (64,49,0)-> (64,52,0))                                    0.119     2.695
| (CHANX:2392738 L1 length:1 (65,49,0)-> (65,49,0))                                    0.061     2.756
| (CHANY:2815873 L1 length:1 (65,49,0)-> (65,49,0))                                    0.061     2.817
| (IPIN:1352450 side: (RIGHT,) (65,49,0)0))                                            0.101     2.918
| (intra 'clb' routing)                                                                0.085     3.003
$abc$1057796$abc$738720$li6748_li6748.in[4] (.names at (65,49))                        0.000     3.003
| (primitive '.names' combinational delay)                                             0.152     3.155
$abc$1057796$abc$738720$li6748_li6748.out[0] (.names at (65,49))                       0.000     3.155
| (intra 'clb' routing)                                                                0.000     3.155
r8.t3.t2.s0.out[6].D[0] (dffre at (65,49))                                             0.000     3.155
data arrival time                                                                                3.155

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing:global net)                                                     0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r8.t3.t2.s0.out[6].C[0] (dffre at (65,49))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -3.155
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.208


#Path 43
Startpoint: a2.out_1[22].Q[0] (dffre at (27,28) clocked by a0.S4_0.S_0.clk)
Endpoint  : $techmap3916\bram_$flatten\a3.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].ADDR_A1[9] (RS_TDP36K at (42,38) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                    0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                              0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                  0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                      0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                 0.000     0.894
a2.out_1[22].C[0] (dffre at (27,28))                                                                                                                                                                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                           0.154     1.048
a2.out_1[22].Q[0] (dffre at (27,28)) [clock-to-output]                                                                                                                                                                  0.000     1.048
| (intra 'clb' routing)                                                                                                                                                                                                 0.000     1.048
| (OPIN:883757 side: (RIGHT,) (27,28,0)0))                                                                                                                                                                              0.000     1.048
| (CHANY:2645492 L1 length:1 (27,28,0)-> (27,28,0))                                                                                                                                                                     0.061     1.109
| (CHANX:2248503 L1 length:1 (27,28,0)-> (27,28,0))                                                                                                                                                                     0.061     1.170
| (IPIN:883789 side: (TOP,) (27,28,0)0))                                                                                                                                                                                0.101     1.271
| (intra 'clb' routing)                                                                                                                                                                                                 0.085     1.356
a3.S4_0.S_0.in[6].in[0] (.names at (27,28))                                                                                                                                                                             0.000     1.356
| (primitive '.names' combinational delay)                                                                                                                                                                              0.197     1.553
a3.S4_0.S_0.in[6].out[0] (.names at (27,28))                                                                                                                                                                            0.000     1.553
| (intra 'clb' routing)                                                                                                                                                                                                 0.000     1.553
| (OPIN:883758 side: (RIGHT,) (27,28,0)0))                                                                                                                                                                              0.000     1.553
| (CHANY:2645526 L4 length:4 (27,28,0)-> (27,31,0))                                                                                                                                                                     0.119     1.672
| (CHANY:2645694 L1 length:1 (27,31,0)-> (27,31,0))                                                                                                                                                                     0.061     1.733
| (CHANX:2268870 L4 length:4 (28,31,0)-> (31,31,0))                                                                                                                                                                     0.119     1.852
| (CHANX:2269070 L4 length:4 (31,31,0)-> (34,31,0))                                                                                                                                                                     0.119     1.971
| (CHANY:2672454 L1 length:1 (33,32,0)-> (33,32,0))                                                                                                                                                                     0.061     2.032
| (CHANX:2275998 L4 length:4 (34,32,0)-> (37,32,0))                                                                                                                                                                     0.119     2.151
| (CHANX:2276116 L4 length:4 (36,32,0)-> (39,32,0))                                                                                                                                                                     0.119     2.269
| (CHANY:2699220 L4 length:4 (39,33,0)-> (39,36,0))                                                                                                                                                                     0.119     2.388
| (CHANX:2303376 L1 length:1 (40,36,0)-> (40,36,0))                                                                                                                                                                     0.061     2.449
| (CHANY:2703928 L4 length:4 (40,37,0)-> (40,40,0))                                                                                                                                                                     0.119     2.568
| (CHANX:2323684 L1 length:1 (41,39,0)-> (41,39,0))                                                                                                                                                                     0.061     2.629
| (CHANY:2708580 L4 length:4 (41,40,0)-> (41,43,0))                                                                                                                                                                     0.119     2.748
| (CHANX:2330532 L4 length:4 (42,40,0)-> (45,40,0))                                                                                                                                                                     0.119     2.867
| (IPIN:1106971 side: (TOP,) (42,40,0)0))                                                                                                                                                                               0.101     2.968
| (intra 'bram' routing)                                                                                                                                                                                                0.000     2.968
$techmap3916\bram_$flatten\a3.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].ADDR_A1[9] (RS_TDP36K at (42,38))                       0.000     2.968
data arrival time                                                                                                                                                                                                                 2.968

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                    0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                  0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                      0.000     3.394
| (intra 'bram' routing)                                                                                                                                                                                                0.000     3.394
$techmap3916\bram_$flatten\a3.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K at (42,38))                        0.000     3.394
clock uncertainty                                                                                                                                                                                                       0.000     3.394
cell setup time                                                                                                                                                                                                        -0.212     3.182
data required time                                                                                                                                                                                                                3.182
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                3.182
data arrival time                                                                                                                                                                                                                -2.968
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                       0.215


#Path 44
Startpoint: r6.state_out[21].Q[0] (dffre at (49,42) clocked by a0.S4_0.S_0.clk)
Endpoint  : r7.t3.t1.s0.out[2].D[0] (dffre at (39,43) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing:global net)                                                     0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r6.state_out[21].C[0] (dffre at (49,42))                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r6.state_out[21].Q[0] (dffre at (49,42)) [clock-to-output]                             0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (OPIN:1199249 side: (RIGHT,) (49,42,0)0))                                            0.000     1.048
| (CHANY:2744265 L1 length:1 (49,42,0)-> (49,42,0))                                    0.061     1.109
| (CHANX:2337537 L4 length:4 (49,41,0)-> (46,41,0))                                    0.119     1.228
| (CHANX:2337341 L4 length:4 (46,41,0)-> (43,41,0))                                    0.119     1.347
| (CHANY:2713065 L1 length:1 (42,41,0)-> (42,41,0))                                    0.061     1.408
| (CHANX:2330337 L4 length:4 (42,40,0)-> (39,40,0))                                    0.119     1.527
| (CHANX:2330141 L4 length:4 (39,40,0)-> (36,40,0))                                    0.119     1.646
| (CHANY:2686321 L1 length:1 (36,40,0)-> (36,40,0))                                    0.061     1.707
| (CHANX:2323193 L4 length:4 (36,39,0)-> (33,39,0))                                    0.119     1.826
| (CHANY:2672964 L1 length:1 (33,40,0)-> (33,40,0))                                    0.061     1.887
| (CHANX:2329927 L1 length:1 (33,40,0)-> (33,40,0))                                    0.061     1.948
| (IPIN:1149744 side: (TOP,) (33,40,0)0))                                              0.101     2.048
| (intra 'clb' routing)                                                                0.085     2.133
$abc$1636041$new_new_n15128__.in[0] (.names at (33,40))                                0.000     2.133
| (primitive '.names' combinational delay)                                             0.173     2.306
$abc$1636041$new_new_n15128__.out[0] (.names at (33,40))                               0.000     2.306
| (intra 'clb' routing)                                                                0.000     2.306
| (OPIN:1149731 side: (RIGHT,) (33,40,0)0))                                            0.000     2.306
| (CHANY:2672986 L4 length:4 (33,40,0)-> (33,43,0))                                    0.119     2.425
| (CHANY:2673096 L1 length:1 (33,42,0)-> (33,42,0))                                    0.061     2.486
| (CHANX:2343516 L4 length:4 (34,42,0)-> (37,42,0))                                    0.119     2.605
| (CHANY:2686512 L1 length:1 (36,43,0)-> (36,43,0))                                    0.061     2.666
| (CHANX:2350452 L4 length:4 (37,43,0)-> (40,43,0))                                    0.119     2.785
| (CHANY:2699833 L1 length:1 (39,43,0)-> (39,43,0))                                    0.061     2.846
| (IPIN:1216822 side: (RIGHT,) (39,43,0)0))                                            0.101     2.946
| (intra 'clb' routing)                                                                0.085     3.031
$abc$1057796$abc$738720$li6425_li6425.in[5] (.names at (39,43))                        0.000     3.031
| (primitive '.names' combinational delay)                                             0.103     3.134
$abc$1057796$abc$738720$li6425_li6425.out[0] (.names at (39,43))                       0.000     3.134
| (intra 'clb' routing)                                                                0.000     3.134
r7.t3.t1.s0.out[2].D[0] (dffre at (39,43))                                             0.000     3.134
data arrival time                                                                                3.134

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing:global net)                                                     0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r7.t3.t1.s0.out[2].C[0] (dffre at (39,43))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -3.134
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.229


#Path 45
Startpoint: r6.state_out[77].Q[0] (dffre at (52,41) clocked by a0.S4_0.S_0.clk)
Endpoint  : r7.t1.t2.s0.out[2].D[0] (dffre at (49,26) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing:global net)                                                     0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r6.state_out[77].C[0] (dffre at (52,41))                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r6.state_out[77].Q[0] (dffre at (52,41)) [clock-to-output]                             0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (OPIN:1175767 side: (RIGHT,) (52,41,0)0))                                            0.000     1.048
| (CHANY:2757373 L4 length:4 (52,41,0)-> (52,38,0))                                    0.119     1.167
| (CHANX:2310893 L1 length:1 (52,37,0)-> (52,37,0))                                    0.061     1.228
| (CHANY:2752665 L4 length:4 (51,37,0)-> (51,34,0))                                    0.119     1.347
| (CHANX:2290565 L1 length:1 (51,34,0)-> (51,34,0))                                    0.061     1.408
| (CHANY:2748033 L4 length:4 (50,34,0)-> (50,31,0))                                    0.119     1.527
| (CHANY:2747837 L4 length:4 (50,31,0)-> (50,28,0))                                    0.119     1.646
| (CHANY:2747825 L1 length:1 (50,28,0)-> (50,28,0))                                    0.061     1.707
| (CHANX:2243065 L4 length:4 (50,27,0)-> (47,27,0))                                    0.119     1.826
| (CHANY:2729965 L1 length:1 (46,27,0)-> (46,27,0))                                    0.061     1.887
| (CHANX:2236061 L4 length:4 (46,26,0)-> (43,26,0))                                    0.119     2.006
| (IPIN:842106 side: (TOP,) (44,26,0)0))                                               0.101     2.106
| (intra 'clb' routing)                                                                0.085     2.191
$abc$1636041$new_new_n15508__.in[2] (.names at (44,26))                                0.000     2.191
| (primitive '.names' combinational delay)                                             0.173     2.364
$abc$1636041$new_new_n15508__.out[0] (.names at (44,26))                               0.000     2.364
| (intra 'clb' routing)                                                                0.000     2.364
| (OPIN:842100 side: (RIGHT,) (44,26,0)0))                                             0.000     2.364
| (CHANY:2721002 L1 length:1 (44,26,0)-> (44,26,0))                                    0.061     2.425
| (CHANX:2236186 L4 length:4 (45,26,0)-> (48,26,0))                                    0.119     2.544
| (CHANX:2236362 L1 length:1 (48,26,0)-> (48,26,0))                                    0.061     2.605
| (CHANY:2738793 L1 length:1 (48,26,0)-> (48,26,0))                                    0.061     2.666
| (CHANX:2229674 L1 length:1 (49,25,0)-> (49,25,0))                                    0.061     2.727
| (CHANY:2743262 L4 length:4 (49,26,0)-> (49,29,0))                                    0.119     2.846
| (IPIN:843117 side: (RIGHT,) (49,26,0)0))                                             0.101     2.946
| (intra 'clb' routing)                                                                0.085     3.031
$abc$1057796$abc$738720$li6347_li6347.in[5] (.names at (49,26))                        0.000     3.031
| (primitive '.names' combinational delay)                                             0.103     3.134
$abc$1057796$abc$738720$li6347_li6347.out[0] (.names at (49,26))                       0.000     3.134
| (intra 'clb' routing)                                                                0.000     3.134
r7.t1.t2.s0.out[2].D[0] (dffre at (49,26))                                             0.000     3.134
data arrival time                                                                                3.134

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing:global net)                                                     0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r7.t1.t2.s0.out[2].C[0] (dffre at (49,26))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -3.134
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.229


#Path 46
Startpoint: r3.state_out[80].Q[0] (dffre at (29,32) clocked by a0.S4_0.S_0.clk)
Endpoint  : r4.t1.t1.s0.out[0].D[0] (dffre at (34,36) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing:global net)                                                     0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r3.state_out[80].C[0] (dffre at (29,32))                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r3.state_out[80].Q[0] (dffre at (29,32)) [clock-to-output]                             0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (OPIN:971476 side: (RIGHT,) (29,32,0)0))                                             0.000     1.048
| (CHANY:2654684 L4 length:4 (29,32,0)-> (29,35,0))                                    0.119     1.167
| (CHANY:2654864 L1 length:1 (29,35,0)-> (29,35,0))                                    0.061     1.228
| (CHANX:2295988 L4 length:4 (30,35,0)-> (33,35,0))                                    0.119     1.347
| (CHANY:2672659 L1 length:1 (33,35,0)-> (33,35,0))                                    0.061     1.408
| (CHANX:2289492 L4 length:4 (34,34,0)-> (37,34,0))                                    0.119     1.527
| (CHANY:2690452 L4 length:4 (37,35,0)-> (37,38,0))                                    0.119     1.646
| (CHANY:2690484 L1 length:1 (37,36,0)-> (37,36,0))                                    0.061     1.707
| (CHANX:2303280 L4 length:4 (38,36,0)-> (41,36,0))                                    0.119     1.826
| (CHANY:2708344 L1 length:1 (41,37,0)-> (41,37,0))                                    0.061     1.887
| (CHANX:2310284 L4 length:4 (42,37,0)-> (45,37,0))                                    0.119     2.006
| (IPIN:1084802 side: (TOP,) (44,37,0)0))                                              0.101     2.106
| (intra 'clb' routing)                                                                0.085     2.191
$abc$1636041$new_new_n18814__.in[0] (.names at (44,37))                                0.000     2.191
| (primitive '.names' combinational delay)                                             0.173     2.364
$abc$1636041$new_new_n18814__.out[0] (.names at (44,37))                               0.000     2.364
| (intra 'clb' routing)                                                                0.000     2.364
| (OPIN:1084776 side: (TOP,) (44,37,0)0))                                              0.000     2.364
| (CHANX:2310203 L4 length:4 (44,37,0)-> (41,37,0))                                    0.119     2.483
| (CHANY:2703915 L1 length:1 (40,37,0)-> (40,37,0))                                    0.061     2.544
| (CHANX:2303199 L4 length:4 (40,36,0)-> (37,36,0))                                    0.119     2.663
| (CHANX:2302999 L4 length:4 (37,36,0)-> (34,36,0))                                    0.119     2.782
| (CHANY:2677151 L1 length:1 (34,36,0)-> (34,36,0))                                    0.061     2.843
| (IPIN:1064871 side: (RIGHT,) (34,36,0)0))                                            0.101     2.943
| (intra 'clb' routing)                                                                0.085     3.028
$abc$1057796$abc$738720$li5423_li5423.in[5] (.names at (34,36))                        0.000     3.028
| (primitive '.names' combinational delay)                                             0.103     3.131
$abc$1057796$abc$738720$li5423_li5423.out[0] (.names at (34,36))                       0.000     3.131
| (intra 'clb' routing)                                                                0.000     3.131
r4.t1.t1.s0.out[0].D[0] (dffre at (34,36))                                             0.000     3.131
data arrival time                                                                                3.131

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing:global net)                                                     0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r4.t1.t1.s0.out[0].C[0] (dffre at (34,36))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -3.131
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.232


#Path 47
Startpoint: a4.out_1[174].Q[0] (dffre at (26,33) clocked by a0.S4_0.S_0.clk)
Endpoint  : a5.k0a[14].D[0] (dffre at (54,48) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                0.000     0.000
clock source latency                                             0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing:global net)                               0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
a4.out_1[174].C[0] (dffre at (26,33))                            0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
a4.out_1[174].Q[0] (dffre at (26,33)) [clock-to-output]          0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (OPIN:997465 side: (RIGHT,) (26,33,0)0))                       0.000     1.048
| (CHANY:2641366 L1 length:1 (26,33,0)-> (26,33,0))              0.061     1.109
| (CHANX:2282318 L4 length:4 (27,33,0)-> (30,33,0))              0.119     1.228
| (CHANY:2659226 L1 length:1 (30,34,0)-> (30,34,0))              0.061     1.289
| (CHANX:2289322 L4 length:4 (31,34,0)-> (34,34,0))              0.119     1.408
| (CHANY:2677086 L1 length:1 (34,35,0)-> (34,35,0))              0.061     1.469
| (CHANX:2296326 L4 length:4 (35,35,0)-> (38,35,0))              0.119     1.588
| (CHANY:2694946 L1 length:1 (38,36,0)-> (38,36,0))              0.061     1.649
| (CHANX:2303330 L4 length:4 (39,36,0)-> (42,36,0))              0.119     1.768
| (CHANY:2712806 L1 length:1 (42,37,0)-> (42,37,0))              0.061     1.829
| (CHANX:2310334 L4 length:4 (43,37,0)-> (46,37,0))              0.119     1.948
| (CHANY:2726230 L4 length:4 (45,38,0)-> (45,41,0))              0.119     2.067
| (CHANX:2337518 L1 length:1 (46,41,0)-> (46,41,0))              0.061     2.128
| (CHANY:2730938 L4 length:4 (46,42,0)-> (46,45,0))              0.119     2.246
| (CHANX:2357834 L1 length:1 (47,44,0)-> (47,44,0))              0.061     2.307
| (CHANY:2735582 L4 length:4 (47,45,0)-> (47,48,0))              0.119     2.426
| (CHANX:2378166 L4 length:4 (48,47,0)-> (51,47,0))              0.119     2.545
| (CHANY:2749086 L1 length:1 (50,48,0)-> (50,48,0))              0.061     2.606
| (CHANX:2385126 L4 length:4 (51,48,0)-> (54,48,0))              0.119     2.725
| (IPIN:1332469 side: (TOP,) (54,48,0)0))                        0.101     2.826
| (intra 'clb' routing)                                          0.303     3.129
a5.k0a[14].D[0] (dffre at (54,48))                              -0.000     3.129
data arrival time                                                          3.129

clock a0.S4_0.S_0.clk (rise edge)                                2.500     2.500
clock source latency                                             0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                       0.000     2.500
| (intra 'io' routing)                                           0.894     3.394
| (inter-block routing:global net)                               0.000     3.394
| (intra 'clb' routing)                                          0.000     3.394
a5.k0a[14].C[0] (dffre at (54,48))                               0.000     3.394
clock uncertainty                                                0.000     3.394
cell setup time                                                 -0.032     3.363
data required time                                                         3.363
--------------------------------------------------------------------------------
data required time                                                         3.363
data arrival time                                                         -3.129
--------------------------------------------------------------------------------
slack (MET)                                                                0.234


#Path 48
Startpoint: r1.state_out[90].Q[0] (dffre at (40,15) clocked by a0.S4_0.S_0.clk)
Endpoint  : $techmap3978\bram_$flatten\r2.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].ADDR_A1[5] (RS_TDP36K at (7,23) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                     0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     0.894
r1.state_out[90].C[0] (dffre at (40,15))                                                                                                                                                                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                            0.154     1.048
r1.state_out[90].Q[0] (dffre at (40,15)) [clock-to-output]                                                                                                                                                               0.000     1.048
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     1.048
| (OPIN:601453 side: (TOP,) (40,15,0)0))                                                                                                                                                                                 0.000     1.048
| (CHANX:2161415 L4 length:4 (40,15,0)-> (37,15,0))                                                                                                                                                                      0.119     1.167
| (CHANX:2161231 L4 length:4 (37,15,0)-> (34,15,0))                                                                                                                                                                      0.119     1.286
| (CHANY:2671351 L1 length:1 (33,15,0)-> (33,15,0))                                                                                                                                                                      0.061     1.347
| (CHANX:2154227 L4 length:4 (33,14,0)-> (30,14,0))                                                                                                                                                                      0.119     1.466
| (CHANY:2653616 L4 length:4 (29,15,0)-> (29,18,0))                                                                                                                                                                      0.119     1.585
| (CHANX:2180979 L4 length:4 (29,18,0)-> (26,18,0))                                                                                                                                                                      0.119     1.704
| (CHANY:2640498 L1 length:1 (26,19,0)-> (26,19,0))                                                                                                                                                                      0.061     1.765
| (CHANX:2187509 L4 length:4 (26,19,0)-> (23,19,0))                                                                                                                                                                      0.119     1.884
| (CHANY:2622770 L1 length:1 (22,20,0)-> (22,20,0))                                                                                                                                                                      0.061     1.945
| (CHANX:2194005 L4 length:4 (22,20,0)-> (19,20,0))                                                                                                                                                                      0.119     2.064
| (CHANY:2605042 L1 length:1 (18,21,0)-> (18,21,0))                                                                                                                                                                      0.061     2.124
| (CHANX:2200501 L4 length:4 (18,21,0)-> (15,21,0))                                                                                                                                                                      0.119     2.243
| (CHANY:2587314 L1 length:1 (14,22,0)-> (14,22,0))                                                                                                                                                                      0.061     2.304
| (CHANX:2206997 L4 length:4 (14,22,0)-> (11,22,0))                                                                                                                                                                      0.119     2.423
| (CHANY:2569586 L1 length:1 (10,23,0)-> (10,23,0))                                                                                                                                                                      0.061     2.484
| (CHANX:2213493 L4 length:4 (10,23,0)-> (7,23,0))                                                                                                                                                                       0.119     2.603
| (CHANY:2551793 L1 length:1 (6,23,0)-> (6,23,0))                                                                                                                                                                        0.061     2.664
| (CHANX:2206738 L1 length:1 (7,22,0)-> (7,22,0))                                                                                                                                                                        0.061     2.725
| (CHANY:2556246 L4 length:4 (7,23,0)-> (7,26,0))                                                                                                                                                                        0.119     2.844
| (IPIN:767980 side: (RIGHT,) (7,24,0)0))                                                                                                                                                                                0.101     2.945
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     2.945
$techmap3978\bram_$flatten\r2.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].ADDR_A1[5] (RS_TDP36K at (7,23))                      -0.000     2.945
data arrival time                                                                                                                                                                                                                  2.945

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        2.500     2.500
clock source latency                                                                                                                                                                                                     0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                   0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                       0.000     3.394
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     3.394
$techmap3978\bram_$flatten\r2.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K at (7,23))                        0.000     3.394
clock uncertainty                                                                                                                                                                                                        0.000     3.394
cell setup time                                                                                                                                                                                                         -0.212     3.182
data required time                                                                                                                                                                                                                 3.182
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                 3.182
data arrival time                                                                                                                                                                                                                 -2.945
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                        0.238


#Path 49
Startpoint: a2.out_1[62].Q[0] (dffre at (34,37) clocked by a0.S4_0.S_0.clk)
Endpoint  : $techmap3917\bram_$flatten\a3.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].ADDR_A2[9] (RS_TDP36K at (42,35) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                    0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                              0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                  0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                      0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                 0.000     0.894
a2.out_1[62].C[0] (dffre at (34,37))                                                                                                                                                                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                           0.154     1.048
a2.out_1[62].Q[0] (dffre at (34,37)) [clock-to-output]                                                                                                                                                                  0.000     1.048
| (intra 'clb' routing)                                                                                                                                                                                                 0.000     1.048
| (OPIN:1083573 side: (RIGHT,) (34,37,0)0))                                                                                                                                                                             0.000     1.048
| (CHANY:2677069 L4 length:4 (34,37,0)-> (34,34,0))                                                                                                                                                                     0.119     1.167
| (CHANX:2282830 L4 length:4 (35,33,0)-> (38,33,0))                                                                                                                                                                     0.119     1.286
| (CHANY:2694605 L4 length:4 (38,33,0)-> (38,30,0))                                                                                                                                                                     0.119     1.405
| (CHANX:2255965 L1 length:1 (38,29,0)-> (38,29,0))                                                                                                                                                                     0.061     1.466
| (CHANY:2689897 L4 length:4 (37,29,0)-> (37,26,0))                                                                                                                                                                     0.119     1.585
| (CHANY:2689779 L4 length:4 (37,27,0)-> (37,24,0))                                                                                                                                                                     0.119     1.704
| (IPIN:800118 side: (RIGHT,) (37,24,0)0))                                                                                                                                                                              0.101     1.805
| (intra 'clb' routing)                                                                                                                                                                                                 0.085     1.890
a3.S4_0.S_3.in[6].in[2] (.names at (37,24))                                                                                                                                                                             0.000     1.890
| (primitive '.names' combinational delay)                                                                                                                                                                              0.197     2.087
a3.S4_0.S_3.in[6].out[0] (.names at (37,24))                                                                                                                                                                            0.000     2.087
| (intra 'clb' routing)                                                                                                                                                                                                 0.000     2.087
| (OPIN:800069 side: (RIGHT,) (37,24,0)0))                                                                                                                                                                              0.000     2.087
| (CHANY:2689766 L4 length:4 (37,24,0)-> (37,27,0))                                                                                                                                                                     0.119     2.205
| (CHANX:2229004 L4 length:4 (38,25,0)-> (41,25,0))                                                                                                                                                                     0.119     2.324
| (CHANX:2229086 L1 length:1 (40,25,0)-> (40,25,0))                                                                                                                                                                     0.061     2.385
| (CHANY:2703242 L4 length:4 (40,26,0)-> (40,29,0))                                                                                                                                                                     0.119     2.504
| (CHANX:2256154 L1 length:1 (41,29,0)-> (41,29,0))                                                                                                                                                                     0.061     2.565
| (CHANY:2707950 L4 length:4 (41,30,0)-> (41,33,0))                                                                                                                                                                     0.119     2.684
| (CHANX:2283222 L1 length:1 (42,33,0)-> (42,33,0))                                                                                                                                                                     0.061     2.745
| (CHANY:2712658 L4 length:4 (42,34,0)-> (42,37,0))                                                                                                                                                                     0.119     2.864
| (CHANX:2310229 L1 length:1 (42,37,0)-> (42,37,0))                                                                                                                                                                     0.061     2.925
| (IPIN:1040669 side: (TOP,) (42,37,0)0))                                                                                                                                                                               0.101     3.026
| (intra 'bram' routing)                                                                                                                                                                                                0.000     3.026
$techmap3917\bram_$flatten\a3.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].ADDR_A2[9] (RS_TDP36K at (42,35))                       0.000     3.026
data arrival time                                                                                                                                                                                                                 3.026

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                    0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                  0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                      0.000     3.394
| (intra 'bram' routing)                                                                                                                                                                                                0.000     3.394
$techmap3917\bram_$flatten\a3.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A2[0] (RS_TDP36K at (42,35))                        0.000     3.394
clock uncertainty                                                                                                                                                                                                       0.000     3.394
cell setup time                                                                                                                                                                                                        -0.125     3.269
data required time                                                                                                                                                                                                                3.269
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                3.269
data arrival time                                                                                                                                                                                                                -3.026
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                       0.243


#Path 50
Startpoint: r3.state_out[18].Q[0] (dffre at (30,30) clocked by a0.S4_0.S_0.clk)
Endpoint  : r4.t3.t1.s0.out[3].D[0] (dffre at (25,39) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing:global net)                                                     0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r3.state_out[18].C[0] (dffre at (30,30))                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r3.state_out[18].Q[0] (dffre at (30,30)) [clock-to-output]                             0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (OPIN:931625 side: (RIGHT,) (30,30,0)0))                                             0.000     1.048
| (CHANY:2659000 L4 length:4 (30,30,0)-> (30,33,0))                                    0.119     1.167
| (CHANX:2282540 L1 length:1 (31,33,0)-> (31,33,0))                                    0.061     1.228
| (CHANY:2663708 L4 length:4 (31,34,0)-> (31,37,0))                                    0.119     1.347
| (CHANX:2309608 L1 length:1 (32,37,0)-> (32,37,0))                                    0.061     1.408
| (CHANY:2668416 L4 length:4 (32,38,0)-> (32,41,0))                                    0.119     1.527
| (CHANX:2323194 L4 length:4 (33,39,0)-> (36,39,0))                                    0.119     1.646
| (CHANX:2323370 L1 length:1 (36,39,0)-> (36,39,0))                                    0.061     1.707
| (IPIN:1131453 side: (TOP,) (36,39,0)0))                                              0.101     1.808
| (intra 'clb' routing)                                                                0.085     1.893
$abc$1636041$new_new_n18368__.in[3] (.names at (36,39))                                0.000     1.893
| (primitive '.names' combinational delay)                                             0.173     2.065
$abc$1636041$new_new_n18368__.out[0] (.names at (36,39))                               0.000     2.065
| (intra 'clb' routing)                                                                0.000     2.065
| (OPIN:1131429 side: (RIGHT,) (36,39,0)0))                                            0.000     2.065
| (CHANY:2686280 L4 length:4 (36,39,0)-> (36,42,0))                                    0.119     2.184
| (CHANX:2329971 L4 length:4 (36,40,0)-> (33,40,0))                                    0.119     2.303
| (CHANY:2672979 L1 length:1 (33,40,0)-> (33,40,0))                                    0.061     2.364
| (CHANX:2322999 L4 length:4 (33,39,0)-> (30,39,0))                                    0.119     2.483
| (CHANY:2655119 L1 length:1 (29,39,0)-> (29,39,0))                                    0.061     2.544
| (CHANX:2315995 L4 length:4 (29,38,0)-> (26,38,0))                                    0.119     2.663
| (CHANY:2637336 L4 length:4 (25,39,0)-> (25,42,0))                                    0.119     2.782
| (IPIN:1129960 side: (RIGHT,) (25,39,0)0))                                            0.101     2.882
| (intra 'clb' routing)                                                                0.085     2.967
$abc$1057796$abc$738720$li5514_li5514.in[4] (.names at (25,39))                        0.000     2.967
| (primitive '.names' combinational delay)                                             0.152     3.119
$abc$1057796$abc$738720$li5514_li5514.out[0] (.names at (25,39))                       0.000     3.119
| (intra 'clb' routing)                                                                0.000     3.119
r4.t3.t1.s0.out[3].D[0] (dffre at (25,39))                                             0.000     3.119
data arrival time                                                                                3.119

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing:global net)                                                     0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r4.t3.t1.s0.out[3].C[0] (dffre at (25,39))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -3.119
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.244


#Path 51
Startpoint: r5.state_out[121].Q[0] (dffre at (34,43) clocked by a0.S4_0.S_0.clk)
Endpoint  : r6.t0.t0.s0.out[5].D[0] (dffre at (54,46) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing:global net)                                                     0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r5.state_out[121].C[0] (dffre at (34,43))                                              0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r5.state_out[121].Q[0] (dffre at (34,43)) [clock-to-output]                            0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (OPIN:1216174 side: (RIGHT,) (34,43,0)0))                                            0.000     1.048
| (CHANY:2677638 L4 length:4 (34,43,0)-> (34,46,0))                                    0.119     1.167
| (CHANY:2677772 L4 length:4 (34,45,0)-> (34,48,0))                                    0.119     1.286
| (CHANY:2677920 L1 length:1 (34,48,0)-> (34,48,0))                                    0.061     1.347
| (CHANX:2384100 L4 length:4 (35,48,0)-> (38,48,0))                                    0.119     1.466
| (CHANY:2695780 L1 length:1 (38,49,0)-> (38,49,0))                                    0.061     1.527
| (CHANX:2391104 L4 length:4 (39,49,0)-> (42,49,0))                                    0.119     1.646
| (CHANY:2713407 L4 length:4 (42,49,0)-> (42,46,0))                                    0.119     1.765
| (CHANX:2371094 L4 length:4 (43,46,0)-> (46,46,0))                                    0.119     1.884
| (IPIN:1283559 side: (TOP,) (43,46,0)0))                                              0.101     1.984
| (intra 'clb' routing)                                                                0.085     2.069
$abc$1636041$new_new_n16889__.in[5] (.names at (43,46))                                0.000     2.069
| (primitive '.names' combinational delay)                                             0.090     2.160
$abc$1636041$new_new_n16889__.out[0] (.names at (43,46))                               0.000     2.160
| (intra 'clb' routing)                                                                0.000     2.160
| (OPIN:1283528 side: (TOP,) (43,46,0)0))                                              0.000     2.160
| (CHANX:2371108 L4 length:4 (43,46,0)-> (46,46,0))                                    0.119     2.279
| (CHANY:2731236 L1 length:1 (46,47,0)-> (46,47,0))                                    0.061     2.340
| (CHANX:2378112 L4 length:4 (47,47,0)-> (50,47,0))                                    0.119     2.459
| (CHANY:2749096 L1 length:1 (50,48,0)-> (50,48,0))                                    0.061     2.519
| (CHANX:2385116 L4 length:4 (51,48,0)-> (54,48,0))                                    0.119     2.638
| (CHANY:2766715 L4 length:4 (54,48,0)-> (54,45,0))                                    0.119     2.757
| (IPIN:1284948 side: (RIGHT,) (54,46,0)0))                                            0.101     2.858
| (intra 'clb' routing)                                                                0.085     2.943
$abc$1057796$abc$738720$li5981_li5981.in[3] (.names at (54,46))                        0.000     2.943
| (primitive '.names' combinational delay)                                             0.173     3.116
$abc$1057796$abc$738720$li5981_li5981.out[0] (.names at (54,46))                       0.000     3.116
| (intra 'clb' routing)                                                                0.000     3.116
r6.t0.t0.s0.out[5].D[0] (dffre at (54,46))                                             0.000     3.116
data arrival time                                                                                3.116

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing:global net)                                                     0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r6.t0.t0.s0.out[5].C[0] (dffre at (54,46))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -3.116
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.247


#Path 52
Startpoint: r6.state_out[34].Q[0] (dffre at (52,43) clocked by a0.S4_0.S_0.clk)
Endpoint  : r7.t2.t3.s0.out[2].D[0] (dffre at (45,47) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing:global net)                                                     0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r6.state_out[34].C[0] (dffre at (52,43))                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r6.state_out[34].Q[0] (dffre at (52,43)) [clock-to-output]                             0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (OPIN:1218276 side: (TOP,) (52,43,0)0))                                              0.000     1.048
| (CHANX:2351223 L4 length:4 (52,43,0)-> (49,43,0))                                    0.119     1.167
| (CHANY:2739887 L1 length:1 (48,43,0)-> (48,43,0))                                    0.061     1.228
| (CHANX:2344219 L4 length:4 (48,42,0)-> (45,42,0))                                    0.119     1.347
| (CHANY:2726475 L1 length:1 (45,42,0)-> (45,42,0))                                    0.061     1.408
| (CHANX:2337279 L4 length:4 (45,41,0)-> (42,41,0))                                    0.119     1.527
| (CHANY:2708615 L1 length:1 (41,41,0)-> (41,41,0))                                    0.061     1.588
| (CHANX:2330275 L4 length:4 (41,40,0)-> (38,40,0))                                    0.119     1.707
| (CHANY:2699489 L4 length:4 (39,40,0)-> (39,37,0))                                    0.119     1.826
| (IPIN:1150518 side: (RIGHT,) (39,40,0)0))                                            0.101     1.926
| (intra 'clb' routing)                                                                0.085     2.012
$abc$1636041$new_new_n15242__.in[1] (.names at (39,40))                                0.000     2.012
| (primitive '.names' combinational delay)                                             0.103     2.114
$abc$1636041$new_new_n15242__.out[0] (.names at (39,40))                               0.000     2.114
| (intra 'clb' routing)                                                                0.000     2.114
| (OPIN:1150471 side: (TOP,) (39,40,0)0))                                              0.000     2.114
| (CHANX:2330324 L4 length:4 (39,40,0)-> (42,40,0))                                    0.119     2.233
| (CHANY:2713076 L4 length:4 (42,41,0)-> (42,44,0))                                    0.119     2.352
| (CHANX:2357584 L1 length:1 (43,44,0)-> (43,44,0))                                    0.061     2.413
| (CHANY:2717711 L1 length:1 (43,44,0)-> (43,44,0))                                    0.061     2.474
| (CHANX:2350896 L1 length:1 (44,43,0)-> (44,43,0))                                    0.061     2.535
| (CHANY:2722168 L4 length:4 (44,44,0)-> (44,47,0))                                    0.119     2.654
| (CHANX:2377964 L1 length:1 (45,47,0)-> (45,47,0))                                    0.061     2.715
| (CHANY:2726795 L1 length:1 (45,47,0)-> (45,47,0))                                    0.061     2.776
| (IPIN:1306408 side: (RIGHT,) (45,47,0)0))                                            0.101     2.876
| (intra 'clb' routing)                                                                0.085     2.961
$abc$1057796$abc$738720$li6402_li6402.in[4] (.names at (45,47))                       -0.000     2.961
| (primitive '.names' combinational delay)                                             0.152     3.113
$abc$1057796$abc$738720$li6402_li6402.out[0] (.names at (45,47))                       0.000     3.113
| (intra 'clb' routing)                                                                0.000     3.113
r7.t2.t3.s0.out[2].D[0] (dffre at (45,47))                                             0.000     3.113
data arrival time                                                                                3.113

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing:global net)                                                     0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r7.t2.t3.s0.out[2].C[0] (dffre at (45,47))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -3.113
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.250


#Path 53
Startpoint: r4.state_out[12].Q[0] (dffre at (31,33) clocked by a0.S4_0.S_0.clk)
Endpoint  : r5.t3.t2.s0.out[0].D[0] (dffre at (41,41) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing:global net)                                                     0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r4.state_out[12].C[0] (dffre at (31,33))                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r4.state_out[12].Q[0] (dffre at (31,33)) [clock-to-output]                             0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (OPIN:998069 side: (RIGHT,) (31,33,0)0))                                             0.000     1.048
| (CHANY:2663606 L1 length:1 (31,33,0)-> (31,33,0))                                    0.061     1.109
| (CHANX:2282638 L4 length:4 (32,33,0)-> (35,33,0))                                    0.119     1.228
| (CHANY:2681466 L1 length:1 (35,34,0)-> (35,34,0))                                    0.061     1.289
| (CHANX:2289642 L4 length:4 (36,34,0)-> (39,34,0))                                    0.119     1.408
| (CHANY:2699326 L1 length:1 (39,35,0)-> (39,35,0))                                    0.061     1.469
| (CHANX:2296646 L4 length:4 (40,35,0)-> (43,35,0))                                    0.119     1.588
| (CHANY:2716965 L4 length:4 (43,35,0)-> (43,32,0))                                    0.119     1.707
| (CHANX:2290148 L4 length:4 (44,34,0)-> (47,34,0))                                    0.119     1.826
| (CHANY:2734916 L1 length:1 (47,35,0)-> (47,35,0))                                    0.061     1.887
| (CHANX:2297152 L4 length:4 (48,35,0)-> (51,35,0))                                    0.119     2.006
| (IPIN:1041856 side: (TOP,) (48,35,0)0))                                              0.101     2.106
| (intra 'clb' routing)                                                                0.085     2.191
$abc$1636041$new_new_n17311__.in[4] (.names at (48,35))                                0.000     2.191
| (primitive '.names' combinational delay)                                             0.025     2.217
$abc$1636041$new_new_n17311__.out[0] (.names at (48,35))                               0.000     2.217
| (intra 'clb' routing)                                                                0.000     2.217
| (OPIN:1041818 side: (TOP,) (48,35,0)0))                                              0.000     2.217
| (CHANX:2296959 L4 length:4 (48,35,0)-> (45,35,0))                                    0.119     2.335
| (CHANY:2726102 L4 length:4 (45,36,0)-> (45,39,0))                                    0.119     2.454
| (CHANX:2323769 L4 length:4 (45,39,0)-> (42,39,0))                                    0.119     2.573
| (CHANY:2708566 L4 length:4 (41,40,0)-> (41,43,0))                                    0.119     2.692
| (CHANX:2337181 L1 length:1 (41,41,0)-> (41,41,0))                                    0.061     2.753
| (IPIN:1172435 side: (TOP,) (41,41,0)0))                                              0.101     2.854
| (intra 'clb' routing)                                                                0.085     2.939
$abc$1057796$abc$738720$li5826_li5826.in[5] (.names at (41,41))                        0.000     2.939
| (primitive '.names' combinational delay)                                             0.173     3.111
$abc$1057796$abc$738720$li5826_li5826.out[0] (.names at (41,41))                       0.000     3.111
| (intra 'clb' routing)                                                                0.000     3.111
r5.t3.t2.s0.out[0].D[0] (dffre at (41,41))                                             0.000     3.111
data arrival time                                                                                3.111

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing:global net)                                                     0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r5.t3.t2.s0.out[0].C[0] (dffre at (41,41))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -3.111
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.251


#Path 54
Startpoint: $techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[0] (RS_TDP36K at (42,32) clocked by a0.S4_0.S_0.clk)
Endpoint  : a2.out_1[104].D[0] (dffre at (40,28) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                     0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     0.894
$techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K at (42,32))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                                                                                                                        0.293     1.187
$techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[0] (RS_TDP36K at (42,32)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     1.187
| (OPIN:973965 side: (TOP,) (42,32,0)0))                                                                                                                                                                                 0.000     1.187
| (CHANX:2276309 L4 length:4 (42,32,0)-> (39,32,0))                                                                                                                                                                      0.119     1.306
| (CHANY:2694705 L1 length:1 (38,32,0)-> (38,32,0))                                                                                                                                                                      0.061     1.367
| (CHANX:2269305 L4 length:4 (38,31,0)-> (35,31,0))                                                                                                                                                                      0.119     1.486
| (CHANY:2681285 L1 length:1 (35,31,0)-> (35,31,0))                                                                                                                                                                      0.061     1.547
| (CHANX:2262373 L4 length:4 (35,30,0)-> (32,30,0))                                                                                                                                                                      0.119     1.666
| (CHANX:2262185 L4 length:4 (32,30,0)-> (29,30,0))                                                                                                                                                                      0.119     1.785
| (CHANY:2654580 L1 length:1 (29,31,0)-> (29,31,0))                                                                                                                                                                      0.061     1.846
| (CHANX:2268887 L1 length:1 (29,31,0)-> (29,31,0))                                                                                                                                                                      0.061     1.906
| (IPIN:950226 side: (TOP,) (29,31,0)0))                                                                                                                                                                                 0.101     2.007
| (intra 'clb' routing)                                                                                                                                                                                                  0.085     2.092
$abc$1057796$abc$738720$li1767_li1767.in[1] (.names at (29,31))                                                                                                                                                          0.000     2.092
| (primitive '.names' combinational delay)                                                                                                                                                                               0.099     2.191
$abc$1057796$abc$738720$li1767_li1767.out[0] (.names at (29,31))                                                                                                                                                         0.000     2.191
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     2.191
| (OPIN:950220 side: (RIGHT,) (29,31,0)0))                                                                                                                                                                               0.000     2.191
| (CHANY:2654441 L4 length:4 (29,31,0)-> (29,28,0))                                                                                                                                                                      0.119     2.310
| (CHANX:2241994 L4 length:4 (30,27,0)-> (33,27,0))                                                                                                                                                                      0.119     2.429
| (CHANY:2672190 L1 length:1 (33,28,0)-> (33,28,0))                                                                                                                                                                      0.061     2.490
| (CHANX:2248998 L4 length:4 (34,28,0)-> (37,28,0))                                                                                                                                                                      0.119     2.609
| (CHANX:2249198 L4 length:4 (37,28,0)-> (40,28,0))                                                                                                                                                                      0.119     2.728
| (IPIN:885456 side: (TOP,) (40,28,0)0))                                                                                                                                                                                 0.101     2.829
| (intra 'clb' routing)                                                                                                                                                                                                  0.282     3.111
a2.out_1[104].D[0] (dffre at (40,28))                                                                                                                                                                                    0.000     3.111
data arrival time                                                                                                                                                                                                                  3.111

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        2.500     2.500
clock source latency                                                                                                                                                                                                     0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                   0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                       0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     3.394
a2.out_1[104].C[0] (dffre at (40,28))                                                                                                                                                                                    0.000     3.394
clock uncertainty                                                                                                                                                                                                        0.000     3.394
cell setup time                                                                                                                                                                                                         -0.032     3.363
data required time                                                                                                                                                                                                                 3.363
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                 3.363
data arrival time                                                                                                                                                                                                                 -3.111
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                        0.252


#Path 55
Startpoint: r3.state_out[27].Q[0] (dffre at (29,27) clocked by a0.S4_0.S_0.clk)
Endpoint  : r4.t3.t0.s0.out[0].D[0] (dffre at (29,26) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing:global net)                                                     0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r3.state_out[27].C[0] (dffre at (29,27))                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r3.state_out[27].Q[0] (dffre at (29,27)) [clock-to-output]                             0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (OPIN:865160 side: (TOP,) (29,27,0)0))                                               0.000     1.048
| (CHANX:2241928 L4 length:4 (29,27,0)-> (32,27,0))                                    0.119     1.167
| (CHANY:2654448 L4 length:4 (29,28,0)-> (29,31,0))                                    0.119     1.286
| (CHANX:2255466 L1 length:1 (30,29,0)-> (30,29,0))                                    0.061     1.347
| (CHANY:2659006 L4 length:4 (30,30,0)-> (30,33,0))                                    0.119     1.466
| (CHANY:2659124 L4 length:4 (30,32,0)-> (30,35,0))                                    0.119     1.585
| (CHANY:2659288 L1 length:1 (30,35,0)-> (30,35,0))                                    0.061     1.646
| (CHANX:2296076 L4 length:4 (31,35,0)-> (34,35,0))                                    0.119     1.765
| (CHANY:2672641 L1 length:1 (33,35,0)-> (33,35,0))                                    0.061     1.826
| (IPIN:1038427 side: (RIGHT,) (33,35,0)0))                                            0.101     1.926
| (intra 'clb' routing)                                                                0.085     2.012
$abc$1636041$new_new_n18419__.in[5] (.names at (33,35))                                0.000     2.012
| (primitive '.names' combinational delay)                                             0.152     2.163
$abc$1636041$new_new_n18419__.out[0] (.names at (33,35))                               0.000     2.163
| (intra 'clb' routing)                                                                0.000     2.163
| (OPIN:1038383 side: (RIGHT,) (33,35,0)0))                                            0.000     2.163
| (CHANY:2672479 L4 length:4 (33,35,0)-> (33,32,0))                                    0.119     2.282
| (CHANY:2672341 L4 length:4 (33,33,0)-> (33,30,0))                                    0.119     2.401
| (CHANX:2262393 L1 length:1 (33,30,0)-> (33,30,0))                                    0.061     2.462
| (CHANY:2667725 L4 length:4 (32,30,0)-> (32,27,0))                                    0.119     2.581
| (CHANY:2667681 L1 length:1 (32,27,0)-> (32,27,0))                                    0.061     2.642
| (CHANX:2235177 L4 length:4 (32,26,0)-> (29,26,0))                                    0.119     2.761
| (CHANY:2654261 L1 length:1 (29,26,0)-> (29,26,0))                                    0.061     2.822
| (IPIN:838911 side: (RIGHT,) (29,26,0)0))                                             0.101     2.922
| (intra 'clb' routing)                                                                0.085     3.008
$abc$1057796$abc$738720$li5500_li5500.in[5] (.names at (29,26))                       -0.000     3.008
| (primitive '.names' combinational delay)                                             0.103     3.110
$abc$1057796$abc$738720$li5500_li5500.out[0] (.names at (29,26))                       0.000     3.110
| (intra 'clb' routing)                                                                0.000     3.110
r4.t3.t0.s0.out[0].D[0] (dffre at (29,26))                                             0.000     3.110
data arrival time                                                                                3.110

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing:global net)                                                     0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r4.t3.t0.s0.out[0].C[0] (dffre at (29,26))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -3.110
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.253


#Path 56
Startpoint: r3.state_out[85].Q[0] (dffre at (34,26) clocked by a0.S4_0.S_0.clk)
Endpoint  : r4.t1.t1.s0.out[2].D[0] (dffre at (37,36) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing:global net)                                                     0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r3.state_out[85].C[0] (dffre at (34,26))                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r3.state_out[85].Q[0] (dffre at (34,26)) [clock-to-output]                             0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (OPIN:839612 side: (TOP,) (34,26,0)0))                                               0.000     1.048
| (CHANX:2235478 L4 length:4 (34,26,0)-> (37,26,0))                                    0.119     1.167
| (CHANY:2689938 L1 length:1 (37,27,0)-> (37,27,0))                                    0.061     1.228
| (CHANX:2242482 L1 length:1 (38,27,0)-> (38,27,0))                                    0.061     1.289
| (CHANY:2694454 L4 length:4 (38,28,0)-> (38,31,0))                                    0.119     1.408
| (CHANX:2269550 L1 length:1 (39,31,0)-> (39,31,0))                                    0.061     1.469
| (CHANY:2699162 L4 length:4 (39,32,0)-> (39,35,0))                                    0.119     1.588
| (CHANX:2289866 L1 length:1 (40,34,0)-> (40,34,0))                                    0.061     1.649
| (CHANY:2703806 L4 length:4 (40,35,0)-> (40,38,0))                                    0.119     1.768
| (CHANX:2310198 L4 length:4 (41,37,0)-> (44,37,0))                                    0.119     1.887
| (CHANY:2721525 L4 length:4 (44,37,0)-> (44,34,0))                                    0.119     2.006
| (IPIN:1084820 side: (RIGHT,) (44,37,0)0))                                            0.101     2.106
| (intra 'clb' routing)                                                                0.085     2.191
$abc$1636041$new_new_n18803__.in[3] (.names at (44,37))                                0.000     2.191
| (primitive '.names' combinational delay)                                             0.103     2.294
$abc$1636041$new_new_n18803__.out[0] (.names at (44,37))                               0.000     2.294
| (intra 'clb' routing)                                                                0.000     2.294
| (OPIN:1084782 side: (RIGHT,) (44,37,0)0))                                            0.000     2.294
| (CHANY:2721535 L4 length:4 (44,37,0)-> (44,34,0))                                    0.119     2.413
| (CHANX:2296693 L4 length:4 (44,35,0)-> (41,35,0))                                    0.119     2.532
| (CHANY:2703858 L1 length:1 (40,36,0)-> (40,36,0))                                    0.061     2.593
| (CHANX:2303189 L4 length:4 (40,36,0)-> (37,36,0))                                    0.119     2.712
| (CHANY:2690489 L1 length:1 (37,36,0)-> (37,36,0))                                    0.061     2.773
| (IPIN:1065321 side: (RIGHT,) (37,36,0)0))                                            0.101     2.873
| (intra 'clb' routing)                                                                0.085     2.958
$abc$1057796$abc$738720$li5425_li5425.in[4] (.names at (37,36))                        0.000     2.958
| (primitive '.names' combinational delay)                                             0.152     3.110
$abc$1057796$abc$738720$li5425_li5425.out[0] (.names at (37,36))                       0.000     3.110
| (intra 'clb' routing)                                                                0.000     3.110
r4.t1.t1.s0.out[2].D[0] (dffre at (37,36))                                             0.000     3.110
data arrival time                                                                                3.110

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing:global net)                                                     0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r4.t1.t1.s0.out[2].C[0] (dffre at (37,36))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -3.110
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.253


#Path 57
Startpoint: r8.state_out[1].Q[0] (dffre at (57,31) clocked by a0.S4_0.S_0.clk)
Endpoint  : r9.t3.t3.s0.out[1].D[0] (dffre at (54,29) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing:global net)                                                     0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r8.state_out[1].C[0] (dffre at (57,31))                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r8.state_out[1].Q[0] (dffre at (57,31)) [clock-to-output]                              0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (OPIN:953690 side: (RIGHT,) (57,31,0)0))                                             0.000     1.048
| (CHANY:2779170 L4 length:4 (57,31,0)-> (57,34,0))                                    0.119     1.167
| (CHANX:2290789 L4 length:4 (57,34,0)-> (54,34,0))                                    0.119     1.286
| (CHANX:2290601 L4 length:4 (54,34,0)-> (51,34,0))                                    0.119     1.405
| (CHANY:2748189 L1 length:1 (50,34,0)-> (50,34,0))                                    0.061     1.466
| (CHANX:2283597 L4 length:4 (50,33,0)-> (47,33,0))                                    0.119     1.585
| (CHANY:2730329 L1 length:1 (46,33,0)-> (46,33,0))                                    0.061     1.646
| (CHANX:2276593 L4 length:4 (46,32,0)-> (43,32,0))                                    0.119     1.765
| (CHANY:2721450 L1 length:1 (44,33,0)-> (44,33,0))                                    0.061     1.826
| (IPIN:999783 side: (RIGHT,) (44,33,0)0))                                             0.101     1.926
| (intra 'clb' routing)                                                                0.085     2.012
$abc$1636041$new_new_n13809__.in[2] (.names at (44,33))                                0.000     2.012
| (primitive '.names' combinational delay)                                             0.152     2.163
$abc$1636041$new_new_n13809__.out[0] (.names at (44,33))                               0.000     2.163
| (intra 'clb' routing)                                                                0.000     2.163
| (OPIN:999740 side: (RIGHT,) (44,33,0)0))                                             0.000     2.163
| (CHANY:2721275 L4 length:4 (44,33,0)-> (44,30,0))                                    0.119     2.282
| (CHANX:2256444 L4 length:4 (45,29,0)-> (48,29,0))                                    0.119     2.401
| (CHANY:2734608 L1 length:1 (47,30,0)-> (47,30,0))                                    0.061     2.462
| (CHANX:2263380 L4 length:4 (48,30,0)-> (51,30,0))                                    0.119     2.581
| (CHANY:2752403 L1 length:1 (51,30,0)-> (51,30,0))                                    0.061     2.642
| (CHANX:2256884 L4 length:4 (52,29,0)-> (55,29,0))                                    0.119     2.761
| (CHANY:2765657 L1 length:1 (54,29,0)-> (54,29,0))                                    0.061     2.822
| (IPIN:910902 side: (RIGHT,) (54,29,0)0))                                             0.101     2.922
| (intra 'clb' routing)                                                                0.085     3.008
$abc$1057796$abc$738720$li7060_li7060.in[5] (.names at (54,29))                       -0.000     3.008
| (primitive '.names' combinational delay)                                             0.103     3.110
$abc$1057796$abc$738720$li7060_li7060.out[0] (.names at (54,29))                       0.000     3.110
| (intra 'clb' routing)                                                                0.000     3.110
r9.t3.t3.s0.out[1].D[0] (dffre at (54,29))                                             0.000     3.110
data arrival time                                                                                3.110

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing:global net)                                                     0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r9.t3.t3.s0.out[1].C[0] (dffre at (54,29))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -3.110
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.253


#Path 58
Startpoint: a2.out_1[17].Q[0] (dffre at (39,23) clocked by a0.S4_0.S_0.clk)
Endpoint  : $techmap3916\bram_$flatten\a3.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].ADDR_A1[4] (RS_TDP36K at (42,38) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                    0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                              0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                  0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                      0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                 0.000     0.894
a2.out_1[17].C[0] (dffre at (39,23))                                                                                                                                                                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                           0.154     1.048
a2.out_1[17].Q[0] (dffre at (39,23)) [clock-to-output]                                                                                                                                                                  0.000     1.048
| (intra 'clb' routing)                                                                                                                                                                                                 0.000     1.048
| (OPIN:774311 side: (RIGHT,) (39,23,0)0))                                                                                                                                                                              0.000     1.048
| (CHANY:2698582 L4 length:4 (39,23,0)-> (39,26,0))                                                                                                                                                                     0.119     1.167
| (CHANX:2235609 L4 length:4 (39,26,0)-> (36,26,0))                                                                                                                                                                     0.119     1.286
| (CHANY:2681046 L4 length:4 (35,27,0)-> (35,30,0))                                                                                                                                                                     0.119     1.405
| (CHANX:2262361 L4 length:4 (35,30,0)-> (32,30,0))                                                                                                                                                                     0.119     1.524
| (IPIN:931935 side: (TOP,) (32,30,0)0))                                                                                                                                                                                0.101     1.625
| (intra 'clb' routing)                                                                                                                                                                                                 0.085     1.710
a3.S4_0.S_0.in[1].in[0] (.names at (32,30))                                                                                                                                                                             0.000     1.710
| (primitive '.names' combinational delay)                                                                                                                                                                              0.218     1.928
a3.S4_0.S_0.in[1].out[0] (.names at (32,30))                                                                                                                                                                            0.000     1.928
| (intra 'clb' routing)                                                                                                                                                                                                 0.000     1.928
| (OPIN:931921 side: (RIGHT,) (32,30,0)0))                                                                                                                                                                              0.000     1.928
| (CHANY:2667900 L4 length:4 (32,30,0)-> (32,33,0))                                                                                                                                                                     0.119     2.047
| (CHANX:2282664 L1 length:1 (33,33,0)-> (33,33,0))                                                                                                                                                                     0.061     2.108
| (CHANY:2672608 L4 length:4 (33,34,0)-> (33,37,0))                                                                                                                                                                     0.119     2.227
| (CHANX:2303004 L4 length:4 (34,36,0)-> (37,36,0))                                                                                                                                                                     0.119     2.346
| (CHANX:2303184 L1 length:1 (37,36,0)-> (37,36,0))                                                                                                                                                                     0.061     2.406
| (CHANY:2690584 L4 length:4 (37,37,0)-> (37,40,0))                                                                                                                                                                     0.119     2.525
| (CHANX:2309984 L1 length:1 (38,37,0)-> (38,37,0))                                                                                                                                                                     0.061     2.586
| (CHANY:2695112 L4 length:4 (38,38,0)-> (38,41,0))                                                                                                                                                                     0.119     2.705
| (CHANX:2323602 L4 length:4 (39,39,0)-> (42,39,0))                                                                                                                                                                     0.119     2.824
| (IPIN:1106888 side: (TOP,) (42,39,0)0))                                                                                                                                                                               0.101     2.925
| (intra 'bram' routing)                                                                                                                                                                                                0.000     2.925
$techmap3916\bram_$flatten\a3.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].ADDR_A1[4] (RS_TDP36K at (42,38))                       0.000     2.925
data arrival time                                                                                                                                                                                                                 2.925

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                    0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                  0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                      0.000     3.394
| (intra 'bram' routing)                                                                                                                                                                                                0.000     3.394
$techmap3916\bram_$flatten\a3.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K at (42,38))                        0.000     3.394
clock uncertainty                                                                                                                                                                                                       0.000     3.394
cell setup time                                                                                                                                                                                                        -0.212     3.182
data required time                                                                                                                                                                                                                3.182
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                3.182
data arrival time                                                                                                                                                                                                                -2.925
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                       0.258


#Path 59
Startpoint: a5.out_1[38].Q[0] (dffre at (64,47) clocked by a0.S4_0.S_0.clk)
Endpoint  : a6.k5a[6].D[0] (dffre at (62,42) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                  0.000     0.000
clock source latency                                               0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                         0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'clb' routing)                                            0.000     0.894
a5.out_1[38].C[0] (dffre at (64,47))                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                      0.154     1.048
a5.out_1[38].Q[0] (dffre at (64,47)) [clock-to-output]             0.000     1.048
| (intra 'clb' routing)                                            0.000     1.048
| (OPIN:1311869 side: (RIGHT,) (64,47,0)0))                        0.000     1.048
| (CHANY:2811133 L4 length:4 (64,47,0)-> (64,44,0))                0.119     1.167
| (CHANX:2352173 L1 length:1 (64,43,0)-> (64,43,0))                0.061     1.228
| (CHANY:2806425 L4 length:4 (63,43,0)-> (63,40,0))                0.119     1.347
| (CHANY:2806467 L1 length:1 (63,41,0)-> (63,41,0))                0.061     1.408
| (CHANX:2331687 L4 length:4 (63,40,0)-> (60,40,0))                0.119     1.527
| (CHANY:2788607 L1 length:1 (59,40,0)-> (59,40,0))                0.061     1.588
| (CHANX:2324683 L4 length:4 (59,39,0)-> (56,39,0))                0.119     1.707
| (CHANY:2770747 L1 length:1 (55,39,0)-> (55,39,0))                0.061     1.768
| (CHANX:2317679 L4 length:4 (55,38,0)-> (52,38,0))                0.119     1.887
| (CHANY:2761860 L1 length:1 (53,39,0)-> (53,39,0))                0.061     1.948
| (IPIN:1133441 side: (RIGHT,) (53,39,0)0))                        0.101     2.048
| (intra 'clb' routing)                                            0.085     2.133
a6.S4_0.S_2.in[6].in[2] (.names at (53,39))                        0.000     2.133
| (primitive '.names' combinational delay)                         0.148     2.281
a6.S4_0.S_2.in[6].out[0] (.names at (53,39))                       0.000     2.281
| (intra 'clb' routing)                                            0.000     2.281
| (OPIN:1133390 side: (RIGHT,) (53,39,0)0))                        0.000     2.281
| (CHANY:2761892 L4 length:4 (53,39,0)-> (53,42,0))                0.119     2.400
| (CHANX:2338056 L4 length:4 (54,41,0)-> (57,41,0))                0.119     2.519
| (CHANY:2779840 L1 length:1 (57,42,0)-> (57,42,0))                0.061     2.580
| (CHANX:2345060 L4 length:4 (58,42,0)-> (61,42,0))                0.119     2.699
| (CHANX:2345124 L4 length:4 (59,42,0)-> (62,42,0))                0.119     2.818
| (IPIN:1200775 side: (TOP,) (62,42,0)0))                          0.101     2.919
| (intra 'clb' routing)                                            0.184     3.103
a6.k5a[6].D[0] (dffre at (62,42))                                  0.000     3.103
data arrival time                                                            3.103

clock a0.S4_0.S_0.clk (rise edge)                                  2.500     2.500
clock source latency                                               0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                         0.000     2.500
| (intra 'io' routing)                                             0.894     3.394
| (inter-block routing:global net)                                 0.000     3.394
| (intra 'clb' routing)                                            0.000     3.394
a6.k5a[6].C[0] (dffre at (62,42))                                  0.000     3.394
clock uncertainty                                                  0.000     3.394
cell setup time                                                   -0.032     3.363
data required time                                                           3.363
----------------------------------------------------------------------------------
data required time                                                           3.363
data arrival time                                                           -3.103
----------------------------------------------------------------------------------
slack (MET)                                                                  0.260


#Path 60
Startpoint: $techmap3921\bram_$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[3] (RS_TDP36K at (55,47) clocked by a0.S4_0.S_0.clk)
Endpoint  : a6.out_1[139].D[0] (dffre at (73,43) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                     0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     0.894
$techmap3921\bram_$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K at (55,47))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                                                                                                                        0.293     1.187
$techmap3921\bram_$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[3] (RS_TDP36K at (55,47)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     1.187
| (OPIN:1309127 side: (TOP,) (55,47,0)0))                                                                                                                                                                                0.000     1.187
| (CHANX:2378634 L4 length:4 (55,47,0)-> (58,47,0))                                                                                                                                                                      0.119     1.306
| (CHANY:2780155 L1 length:1 (57,47,0)-> (57,47,0))                                                                                                                                                                      0.061     1.367
| (CHANX:2371823 L4 length:4 (57,46,0)-> (54,46,0))                                                                                                                                                                      0.119     1.486
| (IPIN:1285062 side: (TOP,) (56,46,0)0))                                                                                                                                                                                0.101     1.586
| (intra 'clb' routing)                                                                                                                                                                                                  0.085     1.672
$abc$1057796$abc$738720$li3338_li3338.in[1] (.names at (56,46))                                                                                                                                                          0.000     1.672
| (primitive '.names' combinational delay)                                                                                                                                                                               0.148     1.819
$abc$1057796$abc$738720$li3338_li3338.out[0] (.names at (56,46))                                                                                                                                                         0.000     1.819
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     1.819
| (OPIN:1285030 side: (TOP,) (56,46,0)0))                                                                                                                                                                                0.000     1.819
| (CHANX:2371924 L4 length:4 (56,46,0)-> (59,46,0))                                                                                                                                                                      0.119     1.938
| (CHANY:2789011 L1 length:1 (59,46,0)-> (59,46,0))                                                                                                                                                                      0.061     1.999
| (CHANX:2365428 L4 length:4 (60,45,0)-> (63,45,0))                                                                                                                                                                      0.119     2.118
| (CHANY:2806739 L1 length:1 (63,45,0)-> (63,45,0))                                                                                                                                                                      0.061     2.179
| (CHANX:2358932 L4 length:4 (64,44,0)-> (67,44,0))                                                                                                                                                                      0.119     2.298
| (CHANY:2824467 L1 length:1 (67,44,0)-> (67,44,0))                                                                                                                                                                      0.061     2.359
| (CHANX:2352436 L4 length:4 (68,43,0)-> (71,43,0))                                                                                                                                                                      0.119     2.478
| (CHANY:2842195 L1 length:1 (71,43,0)-> (71,43,0))                                                                                                                                                                      0.061     2.539
| (CHANX:2345940 L4 length:4 (72,42,0)-> (75,42,0))                                                                                                                                                                      0.119     2.658
| (CHANY:2851062 L1 length:1 (73,43,0)-> (73,43,0))                                                                                                                                                                      0.061     2.719
| (IPIN:1220898 side: (RIGHT,) (73,43,0)0))                                                                                                                                                                              0.101     2.819
| (intra 'clb' routing)                                                                                                                                                                                                  0.282     3.101
a6.out_1[139].D[0] (dffre at (73,43))                                                                                                                                                                                    0.000     3.101
data arrival time                                                                                                                                                                                                                  3.101

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        2.500     2.500
clock source latency                                                                                                                                                                                                     0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                   0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                       0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     3.394
a6.out_1[139].C[0] (dffre at (73,43))                                                                                                                                                                                    0.000     3.394
clock uncertainty                                                                                                                                                                                                        0.000     3.394
cell setup time                                                                                                                                                                                                         -0.032     3.363
data required time                                                                                                                                                                                                                 3.363
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                 3.363
data arrival time                                                                                                                                                                                                                 -3.101
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                        0.261


#Path 61
Startpoint: r6.state_out[45].Q[0] (dffre at (45,45) clocked by a0.S4_0.S_0.clk)
Endpoint  : r7.t2.t2.s0.out[0].D[0] (dffre at (62,47) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing:global net)                                                     0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r6.state_out[45].C[0] (dffre at (45,45))                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r6.state_out[45].Q[0] (dffre at (45,45)) [clock-to-output]                             0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (OPIN:1265077 side: (TOP,) (45,45,0)0))                                              0.000     1.048
| (CHANX:2364486 L4 length:4 (45,45,0)-> (48,45,0))                                    0.119     1.167
| (CHANY:2740066 L1 length:1 (48,46,0)-> (48,46,0))                                    0.061     1.228
| (CHANX:2371490 L4 length:4 (49,46,0)-> (52,46,0))                                    0.119     1.347
| (CHANX:2371682 L4 length:4 (52,46,0)-> (55,46,0))                                    0.119     1.466
| (CHANX:2371874 L4 length:4 (55,46,0)-> (58,46,0))                                    0.119     1.585
| (CHANY:2784614 L1 length:1 (58,47,0)-> (58,47,0))                                    0.061     1.646
| (CHANX:2378878 L4 length:4 (59,47,0)-> (62,47,0))                                    0.119     1.765
| (CHANX:2379062 L4 length:4 (62,47,0)-> (65,47,0))                                    0.119     1.884
| (CHANX:2379230 L1 length:1 (65,47,0)-> (65,47,0))                                    0.061     1.945
| (CHANY:2815741 L1 length:1 (65,47,0)-> (65,47,0))                                    0.061     2.006
| (IPIN:1312063 side: (RIGHT,) (65,47,0)0))                                            0.101     2.106
| (intra 'clb' routing)                                                                0.085     2.191
$abc$1636041$new_new_n15302__.in[3] (.names at (65,47))                                0.000     2.191
| (primitive '.names' combinational delay)                                             0.152     2.343
$abc$1636041$new_new_n15302__.out[0] (.names at (65,47))                               0.000     2.343
| (intra 'clb' routing)                                                                0.000     2.343
| (OPIN:1312018 side: (RIGHT,) (65,47,0)0))                                            0.000     2.343
| (CHANY:2815737 L1 length:1 (65,47,0)-> (65,47,0))                                    0.061     2.404
| (CHANX:2372337 L4 length:4 (65,46,0)-> (62,46,0))                                    0.119     2.523
| (CHANY:2797998 L4 length:4 (61,47,0)-> (61,50,0))                                    0.119     2.642
| (CHANX:2379042 L1 length:1 (62,47,0)-> (62,47,0))                                    0.061     2.703
| (CHANY:2802401 L1 length:1 (62,47,0)-> (62,47,0))                                    0.061     2.764
| (IPIN:1310882 side: (RIGHT,) (62,47,0)0))                                            0.101     2.864
| (intra 'clb' routing)                                                                0.085     2.950
$abc$1057796$abc$738720$li6390_li6390.in[4] (.names at (62,47))                        0.000     2.950
| (primitive '.names' combinational delay)                                             0.152     3.101
$abc$1057796$abc$738720$li6390_li6390.out[0] (.names at (62,47))                       0.000     3.101
| (intra 'clb' routing)                                                                0.000     3.101
r7.t2.t2.s0.out[0].D[0] (dffre at (62,47))                                             0.000     3.101
data arrival time                                                                                3.101

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing:global net)                                                     0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r7.t2.t2.s0.out[0].C[0] (dffre at (62,47))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -3.101
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.261


#Path 62
Startpoint: a5.out_1[3].Q[0] (dffre at (43,32) clocked by a0.S4_0.S_0.clk)
Endpoint  : a6.k5a[3].D[0] (dffre at (54,35) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                  0.000     0.000
clock source latency                                               0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                         0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'clb' routing)                                            0.000     0.894
a5.out_1[3].C[0] (dffre at (43,32))                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                      0.154     1.048
a5.out_1[3].Q[0] (dffre at (43,32)) [clock-to-output]              0.000     1.048
| (intra 'clb' routing)                                            0.000     1.048
| (OPIN:974536 side: (TOP,) (43,32,0)0))                           0.000     1.048
| (CHANX:2276592 L4 length:4 (43,32,0)-> (46,32,0))                0.119     1.167
| (CHANX:2276748 L1 length:1 (46,32,0)-> (46,32,0))                0.061     1.228
| (CHANY:2730364 L4 length:4 (46,33,0)-> (46,36,0))                0.119     1.347
| (CHANX:2303816 L1 length:1 (47,36,0)-> (47,36,0))                0.061     1.408
| (CHANY:2735072 L4 length:4 (47,37,0)-> (47,40,0))                0.119     1.527
| (CHANX:2330884 L1 length:1 (48,40,0)-> (48,40,0))                0.061     1.588
| (CHANY:2739780 L4 length:4 (48,41,0)-> (48,44,0))                0.119     1.707
| (IPIN:1240785 side: (RIGHT,) (48,44,0)0))                        0.101     1.808
| (intra 'clb' routing)                                            0.085     1.893
a6.S4_0.S_2.in[3].in[0] (.names at (48,44))                        0.000     1.893
| (primitive '.names' combinational delay)                         0.148     2.040
a6.S4_0.S_2.in[3].out[0] (.names at (48,44))                       0.000     2.040
| (intra 'clb' routing)                                            0.000     2.040
| (OPIN:1240731 side: (RIGHT,) (48,44,0)0))                        0.000     2.040
| (CHANY:2739765 L4 length:4 (48,44,0)-> (48,41,0))                0.119     2.159
| (CHANX:2330966 L4 length:4 (49,40,0)-> (52,40,0))                0.119     2.278
| (CHANY:2757301 L4 length:4 (52,40,0)-> (52,37,0))                0.119     2.397
| (CHANX:2304214 L4 length:4 (53,36,0)-> (56,36,0))                0.119     2.516
| (CHANY:2770559 L1 length:1 (55,36,0)-> (55,36,0))                0.061     2.577
| (CHANX:2297419 L4 length:4 (55,35,0)-> (52,35,0))                0.119     2.696
| (IPIN:1043481 side: (TOP,) (54,35,0)0))                          0.101     2.797
| (intra 'clb' routing)                                            0.303     3.100
a6.k5a[3].D[0] (dffre at (54,35))                                  0.000     3.100
data arrival time                                                            3.100

clock a0.S4_0.S_0.clk (rise edge)                                  2.500     2.500
clock source latency                                               0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                         0.000     2.500
| (intra 'io' routing)                                             0.894     3.394
| (inter-block routing:global net)                                 0.000     3.394
| (intra 'clb' routing)                                            0.000     3.394
a6.k5a[3].C[0] (dffre at (54,35))                                  0.000     3.394
clock uncertainty                                                  0.000     3.394
cell setup time                                                   -0.032     3.363
data required time                                                           3.363
----------------------------------------------------------------------------------
data required time                                                           3.363
data arrival time                                                           -3.100
----------------------------------------------------------------------------------
slack (MET)                                                                  0.263


#Path 63
Startpoint: r3.state_out[27].Q[0] (dffre at (29,27) clocked by a0.S4_0.S_0.clk)
Endpoint  : r4.t3.t0.s0.out[5].D[0] (dffre at (26,28) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing:global net)                                                     0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r3.state_out[27].C[0] (dffre at (29,27))                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r3.state_out[27].Q[0] (dffre at (29,27)) [clock-to-output]                             0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (OPIN:865160 side: (TOP,) (29,27,0)0))                                               0.000     1.048
| (CHANX:2241928 L4 length:4 (29,27,0)-> (32,27,0))                                    0.119     1.167
| (CHANY:2654448 L4 length:4 (29,28,0)-> (29,31,0))                                    0.119     1.286
| (CHANX:2255466 L1 length:1 (30,29,0)-> (30,29,0))                                    0.061     1.347
| (CHANY:2659006 L4 length:4 (30,30,0)-> (30,33,0))                                    0.119     1.466
| (CHANY:2659124 L4 length:4 (30,32,0)-> (30,35,0))                                    0.119     1.585
| (CHANY:2659288 L1 length:1 (30,35,0)-> (30,35,0))                                    0.061     1.646
| (CHANX:2296076 L4 length:4 (31,35,0)-> (34,35,0))                                    0.119     1.765
| (CHANY:2672641 L1 length:1 (33,35,0)-> (33,35,0))                                    0.061     1.826
| (IPIN:1038427 side: (RIGHT,) (33,35,0)0))                                            0.101     1.926
| (intra 'clb' routing)                                                                0.085     2.012
$abc$1636041$new_new_n18403__.in[3] (.names at (33,35))                                0.000     2.012
| (primitive '.names' combinational delay)                                             0.152     2.163
$abc$1636041$new_new_n18403__.out[0] (.names at (33,35))                               0.000     2.163
| (intra 'clb' routing)                                                                0.000     2.163
| (OPIN:1038386 side: (RIGHT,) (33,35,0)0))                                            0.000     2.163
| (CHANY:2672485 L4 length:4 (33,35,0)-> (33,32,0))                                    0.119     2.282
| (CHANX:2275753 L4 length:4 (33,32,0)-> (30,32,0))                                    0.119     2.401
| (CHANY:2654653 L1 length:1 (29,32,0)-> (29,32,0))                                    0.061     2.462
| (CHANX:2268749 L4 length:4 (29,31,0)-> (26,31,0))                                    0.119     2.581
| (CHANX:2268767 L1 length:1 (27,31,0)-> (27,31,0))                                    0.061     2.642
| (CHANY:2641095 L4 length:4 (26,31,0)-> (26,28,0))                                    0.119     2.761
| (IPIN:883656 side: (RIGHT,) (26,28,0)0))                                             0.101     2.861
| (intra 'clb' routing)                                                                0.085     2.947
$abc$1057796$abc$738720$li5505_li5505.in[4] (.names at (26,28))                        0.000     2.947
| (primitive '.names' combinational delay)                                             0.152     3.098
$abc$1057796$abc$738720$li5505_li5505.out[0] (.names at (26,28))                       0.000     3.098
| (intra 'clb' routing)                                                                0.000     3.098
r4.t3.t0.s0.out[5].D[0] (dffre at (26,28))                                             0.000     3.098
data arrival time                                                                                3.098

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing:global net)                                                     0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r4.t3.t0.s0.out[5].C[0] (dffre at (26,28))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -3.098
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.264


#Path 64
Startpoint: r4.state_out[85].Q[0] (dffre at (30,38) clocked by a0.S4_0.S_0.clk)
Endpoint  : r5.t1.t1.s4.out[3].D[0] (dffre at (36,40) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing:global net)                                                     0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r4.state_out[85].C[0] (dffre at (30,38))                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r4.state_out[85].Q[0] (dffre at (30,38)) [clock-to-output]                             0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (OPIN:1104228 side: (RIGHT,) (30,38,0)0))                                            0.000     1.048
| (CHANY:2659478 L1 length:1 (30,38,0)-> (30,38,0))                                    0.061     1.109
| (CHANX:2316334 L4 length:4 (31,38,0)-> (34,38,0))                                    0.119     1.228
| (CHANY:2677338 L1 length:1 (34,39,0)-> (34,39,0))                                    0.061     1.289
| (CHANX:2323338 L4 length:4 (35,39,0)-> (38,39,0))                                    0.119     1.408
| (CHANY:2694985 L4 length:4 (38,39,0)-> (38,36,0))                                    0.119     1.527
| (CHANX:2316848 L4 length:4 (39,38,0)-> (42,38,0))                                    0.119     1.646
| (CHANY:2712920 L1 length:1 (42,39,0)-> (42,39,0))                                    0.061     1.707
| (CHANX:2323852 L4 length:4 (43,39,0)-> (46,39,0))                                    0.119     1.826
| (IPIN:1132213 side: (TOP,) (43,39,0)0))                                              0.101     1.926
| (intra 'clb' routing)                                                                0.085     2.012
$abc$1636041$new_new_n17760__.in[0] (.names at (43,39))                                0.000     2.012
| (primitive '.names' combinational delay)                                             0.152     2.163
$abc$1636041$new_new_n17760__.out[0] (.names at (43,39))                               0.000     2.163
| (intra 'clb' routing)                                                                0.000     2.163
| (OPIN:1132184 side: (RIGHT,) (43,39,0)0))                                            0.000     2.163
| (CHANY:2717369 L1 length:1 (43,39,0)-> (43,39,0))                                    0.061     2.224
| (CHANX:2316913 L4 length:4 (43,38,0)-> (40,38,0))                                    0.119     2.343
| (CHANY:2699630 L4 length:4 (39,39,0)-> (39,42,0))                                    0.119     2.462
| (CHANX:2343665 L4 length:4 (39,42,0)-> (36,42,0))                                    0.119     2.581
| (CHANX:2343691 L1 length:1 (37,42,0)-> (37,42,0))                                    0.061     2.642
| (CHANY:2686267 L4 length:4 (36,42,0)-> (36,39,0))                                    0.119     2.761
| (IPIN:1150222 side: (RIGHT,) (36,40,0)0))                                            0.101     2.861
| (intra 'clb' routing)                                                                0.085     2.947
$abc$1057796$abc$738720$li5736_li5736.in[4] (.names at (36,40))                        0.000     2.947
| (primitive '.names' combinational delay)                                             0.152     3.098
$abc$1057796$abc$738720$li5736_li5736.out[0] (.names at (36,40))                       0.000     3.098
| (intra 'clb' routing)                                                                0.000     3.098
r5.t1.t1.s4.out[3].D[0] (dffre at (36,40))                                             0.000     3.098
data arrival time                                                                                3.098

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing:global net)                                                     0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r5.t1.t1.s4.out[3].C[0] (dffre at (36,40))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -3.098
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.264


#Path 65
Startpoint: r8.state_out[1].Q[0] (dffre at (57,31) clocked by a0.S4_0.S_0.clk)
Endpoint  : r9.t3.t3.s4.out[4].D[0] (dffre at (54,30) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing:global net)                                                     0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r8.state_out[1].C[0] (dffre at (57,31))                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r8.state_out[1].Q[0] (dffre at (57,31)) [clock-to-output]                              0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (OPIN:953690 side: (RIGHT,) (57,31,0)0))                                             0.000     1.048
| (CHANY:2779170 L4 length:4 (57,31,0)-> (57,34,0))                                    0.119     1.167
| (CHANX:2290789 L4 length:4 (57,34,0)-> (54,34,0))                                    0.119     1.286
| (CHANX:2290601 L4 length:4 (54,34,0)-> (51,34,0))                                    0.119     1.405
| (CHANY:2748189 L1 length:1 (50,34,0)-> (50,34,0))                                    0.061     1.466
| (CHANX:2283597 L4 length:4 (50,33,0)-> (47,33,0))                                    0.119     1.585
| (CHANY:2730329 L1 length:1 (46,33,0)-> (46,33,0))                                    0.061     1.646
| (CHANX:2276593 L4 length:4 (46,32,0)-> (43,32,0))                                    0.119     1.765
| (CHANY:2721450 L1 length:1 (44,33,0)-> (44,33,0))                                    0.061     1.826
| (IPIN:999783 side: (RIGHT,) (44,33,0)0))                                             0.101     1.926
| (intra 'clb' routing)                                                                0.085     2.012
$abc$1636041$new_new_n13818__.in[4] (.names at (44,33))                                0.000     2.012
| (primitive '.names' combinational delay)                                             0.152     2.163
$abc$1636041$new_new_n13818__.out[0] (.names at (44,33))                               0.000     2.163
| (intra 'clb' routing)                                                                0.000     2.163
| (OPIN:999734 side: (RIGHT,) (44,33,0)0))                                             0.000     2.163
| (CHANY:2721279 L4 length:4 (44,33,0)-> (44,30,0))                                    0.119     2.282
| (CHANX:2256448 L4 length:4 (45,29,0)-> (48,29,0))                                    0.119     2.401
| (CHANX:2256636 L4 length:4 (48,29,0)-> (51,29,0))                                    0.119     2.520
| (CHANY:2752396 L1 length:1 (51,30,0)-> (51,30,0))                                    0.061     2.581
| (CHANX:2263640 L4 length:4 (52,30,0)-> (55,30,0))                                    0.119     2.700
| (CHANY:2765733 L1 length:1 (54,30,0)-> (54,30,0))                                    0.061     2.761
| (IPIN:934686 side: (RIGHT,) (54,30,0)0))                                             0.101     2.861
| (intra 'clb' routing)                                                                0.085     2.947
$abc$1057796$abc$738720$li7062_li7062.in[4] (.names at (54,30))                        0.000     2.947
| (primitive '.names' combinational delay)                                             0.152     3.098
$abc$1057796$abc$738720$li7062_li7062.out[0] (.names at (54,30))                       0.000     3.098
| (intra 'clb' routing)                                                                0.000     3.098
r9.t3.t3.s4.out[4].D[0] (dffre at (54,30))                                             0.000     3.098
data arrival time                                                                                3.098

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing:global net)                                                     0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r9.t3.t3.s4.out[4].C[0] (dffre at (54,30))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -3.098
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.264


#Path 66
Startpoint: r7.state_out[13].Q[0] (dffre at (52,41) clocked by a0.S4_0.S_0.clk)
Endpoint  : r8.t3.t2.s4.out[4].D[0] (dffre at (70,46) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing:global net)                                                     0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r7.state_out[13].C[0] (dffre at (52,41))                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r7.state_out[13].Q[0] (dffre at (52,41)) [clock-to-output]                             0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (OPIN:1175764 side: (RIGHT,) (52,41,0)0))                                            0.000     1.048
| (CHANY:2757526 L1 length:1 (52,41,0)-> (52,41,0))                                    0.061     1.109
| (CHANX:2337998 L4 length:4 (53,41,0)-> (56,41,0))                                    0.119     1.228
| (CHANY:2766500 L1 length:1 (54,42,0)-> (54,42,0))                                    0.061     1.289
| (CHANX:2344864 L4 length:4 (55,42,0)-> (58,42,0))                                    0.119     1.408
| (CHANX:2345052 L4 length:4 (58,42,0)-> (61,42,0))                                    0.119     1.527
| (CHANY:2797708 L1 length:1 (61,43,0)-> (61,43,0))                                    0.061     1.588
| (CHANX:2352056 L4 length:4 (62,43,0)-> (65,43,0))                                    0.119     1.707
| (CHANX:2352162 L1 length:1 (64,43,0)-> (64,43,0))                                    0.061     1.768
| (CHANY:2811142 L4 length:4 (64,44,0)-> (64,47,0))                                    0.119     1.887
| (CHANY:2811276 L4 length:4 (64,46,0)-> (64,49,0))                                    0.119     2.006
| (CHANY:2811424 L1 length:1 (64,49,0)-> (64,49,0))                                    0.061     2.067
| (CHANX:2392772 L4 length:4 (65,49,0)-> (68,49,0))                                    0.119     2.185
| (IPIN:1352737 side: (TOP,) (68,49,0)0))                                              0.101     2.286
| (intra 'clb' routing)                                                                0.085     2.371
$abc$1636041$new_new_n12623__.in[3] (.names at (68,49))                                0.000     2.371
| (primitive '.names' combinational delay)                                             0.090     2.462
$abc$1636041$new_new_n12623__.out[0] (.names at (68,49))                               0.000     2.462
| (intra 'clb' routing)                                                                0.000     2.462
| (OPIN:1352708 side: (RIGHT,) (68,49,0)0))                                            0.000     2.462
| (CHANY:2829214 L1 length:1 (68,49,0)-> (68,49,0))                                    0.061     2.522
| (CHANX:2393030 L4 length:4 (69,49,0)-> (72,49,0))                                    0.119     2.641
| (CHANY:2837965 L4 length:4 (70,49,0)-> (70,46,0))                                    0.119     2.760
| (CHANX:2372801 L1 length:1 (70,46,0)-> (70,46,0))                                    0.061     2.821
| (IPIN:1286740 side: (TOP,) (70,46,0)0))                                              0.101     2.922
| (intra 'clb' routing)                                                                0.085     3.007
$abc$1057796$abc$738720$li6747_li6747.in[3] (.names at (70,46))                        0.000     3.007
| (primitive '.names' combinational delay)                                             0.090     3.097
$abc$1057796$abc$738720$li6747_li6747.out[0] (.names at (70,46))                       0.000     3.097
| (intra 'clb' routing)                                                                0.000     3.097
r8.t3.t2.s4.out[4].D[0] (dffre at (70,46))                                             0.000     3.097
data arrival time                                                                                3.097

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing:global net)                                                     0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r8.t3.t2.s4.out[4].C[0] (dffre at (70,46))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -3.097
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.265


#Path 67
Startpoint: r1.state_out[91].Q[0] (dffre at (41,20) clocked by a0.S4_0.S_0.clk)
Endpoint  : $techmap3978\bram_$flatten\r2.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].ADDR_A2[6] (RS_TDP36K at (7,23) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                     0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     0.894
r1.state_out[91].C[0] (dffre at (41,20))                                                                                                                                                                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                            0.154     1.048
r1.state_out[91].Q[0] (dffre at (41,20)) [clock-to-output]                                                                                                                                                               0.000     1.048
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     1.048
| (OPIN:708303 side: (RIGHT,) (41,20,0)0))                                                                                                                                                                               0.000     1.048
| (CHANY:2707095 L4 length:4 (41,20,0)-> (41,17,0))                                                                                                                                                                      0.119     1.167
| (CHANY:2707195 L1 length:1 (41,19,0)-> (41,19,0))                                                                                                                                                                      0.061     1.228
| (CHANX:2181743 L4 length:4 (41,18,0)-> (38,18,0))                                                                                                                                                                      0.119     1.347
| (CHANY:2689335 L1 length:1 (37,18,0)-> (37,18,0))                                                                                                                                                                      0.061     1.408
| (CHANX:2174739 L4 length:4 (37,17,0)-> (34,17,0))                                                                                                                                                                      0.119     1.527
| (CHANY:2676018 L1 length:1 (34,18,0)-> (34,18,0))                                                                                                                                                                      0.061     1.588
| (CHANX:2181269 L4 length:4 (34,18,0)-> (31,18,0))                                                                                                                                                                      0.119     1.707
| (CHANY:2658290 L1 length:1 (30,19,0)-> (30,19,0))                                                                                                                                                                      0.061     1.768
| (CHANX:2187765 L4 length:4 (30,19,0)-> (27,19,0))                                                                                                                                                                      0.119     1.887
| (CHANY:2640497 L1 length:1 (26,19,0)-> (26,19,0))                                                                                                                                                                      0.061     1.948
| (CHANX:2180761 L4 length:4 (26,18,0)-> (23,18,0))                                                                                                                                                                      0.119     2.067
| (CHANY:2622710 L4 length:4 (22,19,0)-> (22,22,0))                                                                                                                                                                      0.119     2.185
| (CHANX:2207513 L4 length:4 (22,22,0)-> (19,22,0))                                                                                                                                                                      0.119     2.304
| (CHANY:2605101 L1 length:1 (18,22,0)-> (18,22,0))                                                                                                                                                                      0.061     2.365
| (CHANX:2200509 L4 length:4 (18,21,0)-> (15,21,0))                                                                                                                                                                      0.119     2.484
| (CHANY:2587241 L1 length:1 (14,21,0)-> (14,21,0))                                                                                                                                                                      0.061     2.545
| (CHANX:2193505 L4 length:4 (14,20,0)-> (11,20,0))                                                                                                                                                                      0.119     2.664
| (CHANY:2569470 L4 length:4 (10,21,0)-> (10,24,0))                                                                                                                                                                      0.119     2.783
| (CHANX:2220257 L4 length:4 (10,24,0)-> (7,24,0))                                                                                                                                                                       0.119     2.902
| (IPIN:767959 side: (TOP,) (7,24,0)0))                                                                                                                                                                                  0.101     3.003
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     3.003
$techmap3978\bram_$flatten\r2.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].ADDR_A2[6] (RS_TDP36K at (7,23))                       0.000     3.003
data arrival time                                                                                                                                                                                                                  3.003

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        2.500     2.500
clock source latency                                                                                                                                                                                                     0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                   0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                       0.000     3.394
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     3.394
$techmap3978\bram_$flatten\r2.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].CLK_A2[0] (RS_TDP36K at (7,23))                        0.000     3.394
clock uncertainty                                                                                                                                                                                                        0.000     3.394
cell setup time                                                                                                                                                                                                         -0.125     3.269
data required time                                                                                                                                                                                                                 3.269
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                 3.269
data arrival time                                                                                                                                                                                                                 -3.003
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                        0.266


#Path 68
Startpoint: r3.state_out[20].Q[0] (dffre at (37,28) clocked by a0.S4_0.S_0.clk)
Endpoint  : r4.t3.t1.s0.out[2].D[0] (dffre at (24,36) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing:global net)                                                     0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r3.state_out[20].C[0] (dffre at (37,28))                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r3.state_out[20].Q[0] (dffre at (37,28)) [clock-to-output]                             0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (OPIN:885105 side: (TOP,) (37,28,0)0))                                               0.000     1.048
| (CHANX:2249190 L4 length:4 (37,28,0)-> (40,28,0))                                    0.119     1.167
| (CHANY:2694540 L4 length:4 (38,29,0)-> (38,32,0))                                    0.119     1.286
| (CHANX:2276079 L4 length:4 (38,32,0)-> (35,32,0))                                    0.119     1.405
| (CHANY:2677004 L4 length:4 (34,33,0)-> (34,36,0))                                    0.119     1.524
| (CHANX:2296288 L1 length:1 (35,35,0)-> (35,35,0))                                    0.061     1.585
| (CHANY:2681640 L4 length:4 (35,36,0)-> (35,39,0))                                    0.119     1.704
| (CHANX:2323356 L1 length:1 (36,39,0)-> (36,39,0))                                    0.061     1.765
| (IPIN:1131462 side: (TOP,) (36,39,0)0))                                              0.101     1.865
| (intra 'clb' routing)                                                                0.085     1.951
$abc$1636041$new_new_n18373__.in[1] (.names at (36,39))                                0.000     1.951
| (primitive '.names' combinational delay)                                             0.090     2.041
$abc$1636041$new_new_n18373__.out[0] (.names at (36,39))                               0.000     2.041
| (intra 'clb' routing)                                                                0.000     2.041
| (OPIN:1131426 side: (TOP,) (36,39,0)0))                                              0.000     2.041
| (CHANX:2323211 L4 length:4 (36,39,0)-> (33,39,0))                                    0.119     2.160
| (CHANY:2668443 L1 length:1 (32,39,0)-> (32,39,0))                                    0.061     2.221
| (CHANX:2316207 L4 length:4 (32,38,0)-> (29,38,0))                                    0.119     2.340
| (CHANX:2316167 L1 length:1 (29,38,0)-> (29,38,0))                                    0.061     2.401
| (CHANY:2650431 L4 length:4 (28,38,0)-> (28,35,0))                                    0.119     2.519
| (CHANX:2295671 L4 length:4 (28,35,0)-> (25,35,0))                                    0.119     2.638
| (CHANY:2632692 L4 length:4 (24,36,0)-> (24,39,0))                                    0.119     2.757
| (IPIN:1063515 side: (RIGHT,) (24,36,0)0))                                            0.101     2.858
| (intra 'clb' routing)                                                                0.085     2.943
$abc$1057796$abc$738720$li5513_li5513.in[4] (.names at (24,36))                        0.000     2.943
| (primitive '.names' combinational delay)                                             0.152     3.095
$abc$1057796$abc$738720$li5513_li5513.out[0] (.names at (24,36))                       0.000     3.095
| (intra 'clb' routing)                                                                0.000     3.095
r4.t3.t1.s0.out[2].D[0] (dffre at (24,36))                                             0.000     3.095
data arrival time                                                                                3.095

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing:global net)                                                     0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r4.t3.t1.s0.out[2].C[0] (dffre at (24,36))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -3.095
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.268


#Path 69
Startpoint: $techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A2[0] (RS_TDP36K at (42,32) clocked by a0.S4_0.S_0.clk)
Endpoint  : a2.out_1[96].D[0] (dffre at (39,27) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                     0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     0.894
$techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A2[0] (RS_TDP36K at (42,32))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                                                                                                                        0.051     0.945
$techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A2[0] (RS_TDP36K at (42,32)) [clock-to-output]     0.000     0.945
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     0.945
| (OPIN:974111 side: (TOP,) (42,33,0)0))                                                                                                                                                                                 0.000     0.945
| (CHANX:2283061 L4 length:4 (42,33,0)-> (39,33,0))                                                                                                                                                                      0.119     1.064
| (CHANY:2694769 L1 length:1 (38,33,0)-> (38,33,0))                                                                                                                                                                      0.061     1.125
| (CHANX:2276057 L4 length:4 (38,32,0)-> (35,32,0))                                                                                                                                                                      0.119     1.244
| (CHANY:2676909 L1 length:1 (34,32,0)-> (34,32,0))                                                                                                                                                                      0.061     1.305
| (CHANX:2269053 L4 length:4 (34,31,0)-> (31,31,0))                                                                                                                                                                      0.119     1.424
| (CHANY:2663505 L1 length:1 (31,31,0)-> (31,31,0))                                                                                                                                                                      0.061     1.485
| (CHANX:2262105 L4 length:4 (31,30,0)-> (28,30,0))                                                                                                                                                                      0.119     1.603
| (CHANY:2645718 L4 length:4 (27,31,0)-> (27,34,0))                                                                                                                                                                      0.119     1.722
| (CHANX:2268763 L1 length:1 (27,31,0)-> (27,31,0))                                                                                                                                                                      0.061     1.783
| (IPIN:950077 side: (TOP,) (27,31,0)0))                                                                                                                                                                                 0.101     1.884
| (intra 'clb' routing)                                                                                                                                                                                                  0.085     1.969
$abc$1057796$abc$738720$li1759_li1759.in[1] (.names at (27,31))                                                                                                                                                          0.000     1.969
| (primitive '.names' combinational delay)                                                                                                                                                                               0.148     2.117
$abc$1057796$abc$738720$li1759_li1759.out[0] (.names at (27,31))                                                                                                                                                         0.000     2.117
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     2.117
| (OPIN:950065 side: (RIGHT,) (27,31,0)0))                                                                                                                                                                               0.000     2.117
| (CHANY:2645537 L4 length:4 (27,31,0)-> (27,28,0))                                                                                                                                                                      0.119     2.236
| (CHANX:2241858 L4 length:4 (28,27,0)-> (31,27,0))                                                                                                                                                                      0.119     2.355
| (CHANX:2242050 L4 length:4 (31,27,0)-> (34,27,0))                                                                                                                                                                      0.119     2.474
| (CHANX:2242176 L4 length:4 (33,27,0)-> (36,27,0))                                                                                                                                                                      0.119     2.593
| (CHANX:2242364 L4 length:4 (36,27,0)-> (39,27,0))                                                                                                                                                                      0.119     2.711
| (IPIN:866555 side: (TOP,) (39,27,0)0))                                                                                                                                                                                 0.101     2.812
| (intra 'clb' routing)                                                                                                                                                                                                  0.282     3.094
a2.out_1[96].D[0] (dffre at (39,27))                                                                                                                                                                                     0.000     3.094
data arrival time                                                                                                                                                                                                                  3.094

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        2.500     2.500
clock source latency                                                                                                                                                                                                     0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                   0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                       0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     3.394
a2.out_1[96].C[0] (dffre at (39,27))                                                                                                                                                                                     0.000     3.394
clock uncertainty                                                                                                                                                                                                        0.000     3.394
cell setup time                                                                                                                                                                                                         -0.032     3.363
data required time                                                                                                                                                                                                                 3.363
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                 3.363
data arrival time                                                                                                                                                                                                                 -3.094
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                        0.269


#Path 70
Startpoint: r1.state_out[92].Q[0] (dffre at (39,20) clocked by a0.S4_0.S_0.clk)
Endpoint  : $techmap3978\bram_$flatten\r2.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].ADDR_A2[7] (RS_TDP36K at (7,23) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                     0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     0.894
r1.state_out[92].C[0] (dffre at (39,20))                                                                                                                                                                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                            0.154     1.048
r1.state_out[92].Q[0] (dffre at (39,20)) [clock-to-output]                                                                                                                                                               0.000     1.048
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     1.048
| (OPIN:708001 side: (RIGHT,) (39,20,0)0))                                                                                                                                                                               0.000     1.048
| (CHANY:2698215 L4 length:4 (39,20,0)-> (39,17,0))                                                                                                                                                                      0.119     1.167
| (CHANX:2188363 L4 length:4 (39,19,0)-> (36,19,0))                                                                                                                                                                      0.119     1.286
| (CHANY:2680616 L4 length:4 (35,20,0)-> (35,23,0))                                                                                                                                                                      0.119     1.405
| (CHANX:2201619 L4 length:4 (35,21,0)-> (32,21,0))                                                                                                                                                                      0.119     1.524
| (CHANY:2667378 L1 length:1 (32,22,0)-> (32,22,0))                                                                                                                                                                      0.061     1.585
| (CHANX:2208149 L4 length:4 (32,22,0)-> (29,22,0))                                                                                                                                                                      0.119     1.704
| (CHANY:2649585 L1 length:1 (28,22,0)-> (28,22,0))                                                                                                                                                                      0.061     1.765
| (CHANX:2201145 L4 length:4 (28,21,0)-> (25,21,0))                                                                                                                                                                      0.119     1.884
| (CHANY:2631725 L1 length:1 (24,21,0)-> (24,21,0))                                                                                                                                                                      0.061     1.945
| (CHANX:2194141 L4 length:4 (24,20,0)-> (21,20,0))                                                                                                                                                                      0.119     2.064
| (CHANY:2613946 L4 length:4 (20,21,0)-> (20,24,0))                                                                                                                                                                      0.119     2.182
| (CHANX:2220893 L4 length:4 (20,24,0)-> (17,24,0))                                                                                                                                                                      0.119     2.301
| (CHANY:2596329 L1 length:1 (16,24,0)-> (16,24,0))                                                                                                                                                                      0.061     2.362
| (CHANX:2213889 L4 length:4 (16,23,0)-> (13,23,0))                                                                                                                                                                      0.119     2.481
| (CHANX:2213693 L4 length:4 (13,23,0)-> (10,23,0))                                                                                                                                                                      0.119     2.600
| (CHANY:2565129 L1 length:1 (9,23,0)-> (9,23,0))                                                                                                                                                                        0.061     2.661
| (CHANX:2206689 L4 length:4 (9,22,0)-> (6,22,0))                                                                                                                                                                        0.119     2.780
| (CHANY:2556250 L4 length:4 (7,23,0)-> (7,26,0))                                                                                                                                                                        0.119     2.899
| (IPIN:767988 side: (RIGHT,) (7,24,0)0))                                                                                                                                                                                0.101     3.000
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     3.000
$techmap3978\bram_$flatten\r2.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].ADDR_A2[7] (RS_TDP36K at (7,23))                      -0.000     3.000
data arrival time                                                                                                                                                                                                                  3.000

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        2.500     2.500
clock source latency                                                                                                                                                                                                     0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                   0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                       0.000     3.394
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     3.394
$techmap3978\bram_$flatten\r2.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].CLK_A2[0] (RS_TDP36K at (7,23))                        0.000     3.394
clock uncertainty                                                                                                                                                                                                        0.000     3.394
cell setup time                                                                                                                                                                                                         -0.125     3.269
data required time                                                                                                                                                                                                                 3.269
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                 3.269
data arrival time                                                                                                                                                                                                                 -3.000
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                        0.269


#Path 71
Startpoint: $techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[6] (RS_TDP36K at (42,32) clocked by a0.S4_0.S_0.clk)
Endpoint  : a2.out_1[110].D[0] (dffre at (43,27) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                     0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     0.894
$techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K at (42,32))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                                                                                                                        0.293     1.187
$techmap3915\bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[6] (RS_TDP36K at (42,32)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     1.187
| (OPIN:973971 side: (TOP,) (42,32,0)0))                                                                                                                                                                                 0.000     1.187
| (CHANX:2276321 L4 length:4 (42,32,0)-> (39,32,0))                                                                                                                                                                      0.119     1.306
| (CHANY:2694693 L1 length:1 (38,32,0)-> (38,32,0))                                                                                                                                                                      0.061     1.367
| (CHANX:2269317 L4 length:4 (38,31,0)-> (35,31,0))                                                                                                                                                                      0.119     1.486
| (CHANY:2681129 L4 length:4 (35,31,0)-> (35,28,0))                                                                                                                                                                      0.119     1.605
| (CHANX:2255635 L4 length:4 (35,29,0)-> (32,29,0))                                                                                                                                                                      0.119     1.724
| (IPIN:905661 side: (TOP,) (32,29,0)0))                                                                                                                                                                                 0.101     1.824
| (intra 'clb' routing)                                                                                                                                                                                                  0.085     1.909
$abc$1057796$abc$738720$li1773_li1773.in[1] (.names at (32,29))                                                                                                                                                          0.000     1.909
| (primitive '.names' combinational delay)                                                                                                                                                                               0.136     2.045
$abc$1057796$abc$738720$li1773_li1773.out[0] (.names at (32,29))                                                                                                                                                         0.000     2.045
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     2.045
| (OPIN:905630 side: (RIGHT,) (32,29,0)0))                                                                                                                                                                               0.000     2.045
| (CHANY:2667651 L4 length:4 (32,29,0)-> (32,26,0))                                                                                                                                                                      0.119     2.164
| (CHANX:2235426 L4 length:4 (33,26,0)-> (36,26,0))                                                                                                                                                                      0.119     2.283
| (CHANY:2685478 L1 length:1 (36,27,0)-> (36,27,0))                                                                                                                                                                      0.061     2.344
| (CHANX:2242430 L4 length:4 (37,27,0)-> (40,27,0))                                                                                                                                                                      0.119     2.463
| (CHANX:2242614 L4 length:4 (40,27,0)-> (43,27,0))                                                                                                                                                                      0.119     2.581
| (CHANX:2242782 L1 length:1 (43,27,0)-> (43,27,0))                                                                                                                                                                      0.061     2.642
| (CHANY:2716605 L1 length:1 (43,27,0)-> (43,27,0))                                                                                                                                                                      0.061     2.703
| (IPIN:867021 side: (RIGHT,) (43,27,0)0))                                                                                                                                                                               0.101     2.804
| (intra 'clb' routing)                                                                                                                                                                                                  0.282     3.086
a2.out_1[110].D[0] (dffre at (43,27))                                                                                                                                                                                   -0.000     3.086
data arrival time                                                                                                                                                                                                                  3.086

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        2.500     2.500
clock source latency                                                                                                                                                                                                     0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                   0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                       0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     3.394
a2.out_1[110].C[0] (dffre at (43,27))                                                                                                                                                                                    0.000     3.394
clock uncertainty                                                                                                                                                                                                        0.000     3.394
cell setup time                                                                                                                                                                                                         -0.032     3.363
data required time                                                                                                                                                                                                                 3.363
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                 3.363
data arrival time                                                                                                                                                                                                                 -3.086
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                        0.277


#Path 72
Startpoint: r4.state_out[107].Q[0] (dffre at (37,29) clocked by a0.S4_0.S_0.clk)
Endpoint  : r5.t0.t2.s0.out[1].D[0] (dffre at (45,32) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing:global net)                                                     0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r4.state_out[107].C[0] (dffre at (37,29))                                              0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r4.state_out[107].Q[0] (dffre at (37,29)) [clock-to-output]                            0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (OPIN:906385 side: (RIGHT,) (37,29,0)0))                                             0.000     1.048
| (CHANY:2690082 L4 length:4 (37,29,0)-> (37,32,0))                                    0.119     1.167
| (CHANX:2276005 L4 length:4 (37,32,0)-> (34,32,0))                                    0.119     1.286
| (CHANX:2275941 L4 length:4 (36,32,0)-> (33,32,0))                                    0.119     1.405
| (CHANY:2676998 L4 length:4 (34,33,0)-> (34,36,0))                                    0.119     1.524
| (CHANX:2303038 L1 length:1 (35,36,0)-> (35,36,0))                                    0.061     1.585
| (IPIN:1064994 side: (TOP,) (35,36,0)0))                                              0.101     1.686
| (intra 'clb' routing)                                                                0.085     1.771
$abc$1636041$new_new_n17956__.in[0] (.names at (35,36))                                0.000     1.771
| (primitive '.names' combinational delay)                                             0.172     1.943
$abc$1636041$new_new_n17956__.out[0] (.names at (35,36))                               0.000     1.943
| (intra 'clb' routing)                                                                0.000     1.943
| (OPIN:1064985 side: (RIGHT,) (35,36,0)0))                                            0.000     1.943
| (CHANY:2681610 L1 length:1 (35,36,0)-> (35,36,0))                                    0.061     2.004
| (CHANX:2303130 L4 length:4 (36,36,0)-> (39,36,0))                                    0.119     2.123
| (CHANY:2699225 L4 length:4 (39,36,0)-> (39,33,0))                                    0.119     2.242
| (CHANX:2276378 L4 length:4 (40,32,0)-> (43,32,0))                                    0.119     2.361
| (CHANY:2717006 L1 length:1 (43,33,0)-> (43,33,0))                                    0.061     2.422
| (CHANX:2283382 L4 length:4 (44,33,0)-> (47,33,0))                                    0.119     2.541
| (CHANY:2730335 L1 length:1 (46,33,0)-> (46,33,0))                                    0.061     2.602
| (CHANX:2276587 L4 length:4 (46,32,0)-> (43,32,0))                                    0.119     2.721
| (IPIN:974864 side: (TOP,) (45,32,0)0))                                               0.101     2.821
| (intra 'clb' routing)                                                                0.085     2.906
$abc$1057796$abc$738720$li5695_li5695.in[5] (.names at (45,32))                        0.000     2.906
| (primitive '.names' combinational delay)                                             0.173     3.079
$abc$1057796$abc$738720$li5695_li5695.out[0] (.names at (45,32))                       0.000     3.079
| (intra 'clb' routing)                                                                0.000     3.079
r5.t0.t2.s0.out[1].D[0] (dffre at (45,32))                                             0.000     3.079
data arrival time                                                                                3.079

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing:global net)                                                     0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r5.t0.t2.s0.out[1].C[0] (dffre at (45,32))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -3.079
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.284


#Path 73
Startpoint: r11.state_out[57].Q[0] (dffre at (53,27) clocked by a0.S4_0.S_0.clk)
Endpoint  : rf.S4_3.S_0.out[6].D[0] (dffre at (53,28) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing:global net)                                                     0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r11.state_out[57].C[0] (dffre at (53,27))                                              0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r11.state_out[57].Q[0] (dffre at (53,27)) [clock-to-output]                            0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (OPIN:868189 side: (RIGHT,) (53,27,0)0))                                             0.000     1.048
| (CHANY:2761122 L4 length:4 (53,27,0)-> (53,30,0))                                    0.119     1.167
| (CHANX:2263525 L4 length:4 (53,30,0)-> (50,30,0))                                    0.119     1.286
| (CHANY:2743489 L1 length:1 (49,30,0)-> (49,30,0))                                    0.061     1.347
| (CHANX:2256521 L4 length:4 (49,29,0)-> (46,29,0))                                    0.119     1.466
| (CHANX:2256403 L4 length:4 (47,29,0)-> (44,29,0))                                    0.119     1.585
| (CHANY:2721266 L1 length:1 (44,30,0)-> (44,30,0))                                    0.061     1.646
| (CHANX:2262933 L4 length:4 (44,30,0)-> (41,30,0))                                    0.119     1.765
| (IPIN:933300 side: (TOP,) (43,30,0)0))                                               0.101     1.865
| (intra 'clb' routing)                                                                0.085     1.951
$abc$1636041$new_new_n14189__.in[2] (.names at (43,30))                                0.000     1.951
| (primitive '.names' combinational delay)                                             0.173     2.123
$abc$1636041$new_new_n14189__.out[0] (.names at (43,30))                               0.000     2.123
| (intra 'clb' routing)                                                                0.000     2.123
| (OPIN:933281 side: (RIGHT,) (43,30,0)0))                                             0.000     2.123
| (CHANY:2716655 L4 length:4 (43,30,0)-> (43,27,0))                                    0.119     2.242
| (CHANX:2236144 L4 length:4 (44,26,0)-> (47,26,0))                                    0.119     2.361
| (CHANY:2729964 L1 length:1 (46,27,0)-> (46,27,0))                                    0.061     2.422
| (CHANX:2243064 L4 length:4 (47,27,0)-> (50,27,0))                                    0.119     2.541
| (CHANY:2747824 L1 length:1 (50,28,0)-> (50,28,0))                                    0.061     2.602
| (CHANX:2250068 L4 length:4 (51,28,0)-> (54,28,0))                                    0.119     2.721
| (IPIN:886953 side: (TOP,) (53,28,0)0))                                               0.101     2.821
| (intra 'clb' routing)                                                                0.085     2.906
$abc$1057796$abc$738720$li7134_li7134.in[5] (.names at (53,28))                        0.000     2.906
| (primitive '.names' combinational delay)                                             0.173     3.079
$abc$1057796$abc$738720$li7134_li7134.out[0] (.names at (53,28))                       0.000     3.079
| (intra 'clb' routing)                                                                0.000     3.079
rf.S4_3.S_0.out[6].D[0] (dffre at (53,28))                                             0.000     3.079
data arrival time                                                                                3.079

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing:global net)                                                     0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
rf.S4_3.S_0.out[6].C[0] (dffre at (53,28))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -3.079
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.284


#Path 74
Startpoint: a5.k0a[20].Q[0] (dffre at (66,39) clocked by a0.S4_0.S_0.clk)
Endpoint  : r6.state_out[116].D[0] (dffre at (47,50) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing:global net)                                                     0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
a5.k0a[20].C[0] (dffre at (66,39))                                                     0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
a5.k0a[20].Q[0] (dffre at (66,39)) [clock-to-output]                                   0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (OPIN:1134900 side: (RIGHT,) (66,39,0)0))                                            0.000     1.048
| (CHANY:2819716 L4 length:4 (66,39,0)-> (66,42,0))                                    0.119     1.167
| (CHANX:2325125 L4 length:4 (66,39,0)-> (63,39,0))                                    0.119     1.286
| (CHANX:2324937 L4 length:4 (63,39,0)-> (60,39,0))                                    0.119     1.405
| (CHANX:2324819 L4 length:4 (61,39,0)-> (58,39,0))                                    0.119     1.524
| (CHANY:2779760 L4 length:4 (57,40,0)-> (57,43,0))                                    0.119     1.643
| (IPIN:1200198 side: (RIGHT,) (57,42,0)0))                                            0.101     1.744
| (intra 'clb' routing)                                                                0.085     1.829
$abc$1057796$abc$738720$li2995_li2995.in[0] (.names at (57,42))                        0.000     1.829
| (primitive '.names' combinational delay)                                             0.197     2.026
$abc$1057796$abc$738720$li2995_li2995.out[0] (.names at (57,42))                       0.000     2.026
| (intra 'clb' routing)                                                                0.000     2.026
| (OPIN:1200145 side: (RIGHT,) (57,42,0)0))                                            0.000     2.026
| (CHANY:2779876 L4 length:4 (57,42,0)-> (57,45,0))                                    0.119     2.144
| (CHANX:2365063 L4 length:4 (57,45,0)-> (54,45,0))                                    0.119     2.263
| (CHANY:2762340 L4 length:4 (53,46,0)-> (53,49,0))                                    0.119     2.382
| (CHANX:2391815 L4 length:4 (53,49,0)-> (50,49,0))                                    0.119     2.501
| (CHANX:2391631 L4 length:4 (50,49,0)-> (47,49,0))                                    0.119     2.620
| (CHANY:2731468 L4 length:4 (46,50,0)-> (46,53,0))                                    0.119     2.739
| (CHANX:2398332 L1 length:1 (47,50,0)-> (47,50,0))                                    0.061     2.800
| (IPIN:1373219 side: (TOP,) (47,50,0)0))                                              0.101     2.901
| (intra 'clb' routing)                                                                0.085     2.986
$abc$1057796$abc$738720$li5964_li5964.in[0] (.names at (47,50))                        0.000     2.986
| (primitive '.names' combinational delay)                                             0.090     3.076
$abc$1057796$abc$738720$li5964_li5964.out[0] (.names at (47,50))                       0.000     3.076
| (intra 'clb' routing)                                                                0.000     3.076
r6.state_out[116].D[0] (dffre at (47,50))                                              0.000     3.076
data arrival time                                                                                3.076

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing:global net)                                                     0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r6.state_out[116].C[0] (dffre at (47,50))                                              0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -3.076
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.287


#Path 75
Startpoint: r3.state_out[98].Q[0] (dffre at (37,34) clocked by a0.S4_0.S_0.clk)
Endpoint  : r4.t0.t3.s0.out[4].D[0] (dffre at (30,36) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing:global net)                                                     0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r3.state_out[98].C[0] (dffre at (37,34))                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r3.state_out[98].Q[0] (dffre at (37,34)) [clock-to-output]                             0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (OPIN:1017724 side: (RIGHT,) (37,34,0)0))                                            0.000     1.048
| (CHANY:2690396 L4 length:4 (37,34,0)-> (37,37,0))                                    0.119     1.167
| (CHANX:2309759 L4 length:4 (37,37,0)-> (34,37,0))                                    0.119     1.286
| (CHANY:2672860 L4 length:4 (33,38,0)-> (33,41,0))                                    0.119     1.405
| (CHANX:2336511 L4 length:4 (33,41,0)-> (30,41,0))                                    0.119     1.524
| (CHANY:2655239 L1 length:1 (29,41,0)-> (29,41,0))                                    0.061     1.585
| (CHANX:2329507 L4 length:4 (29,40,0)-> (26,40,0))                                    0.119     1.704
| (CHANY:2641667 L4 length:4 (26,40,0)-> (26,37,0))                                    0.119     1.823
| (CHANY:2641475 L4 length:4 (26,37,0)-> (26,34,0))                                    0.119     1.942
| (CHANX:2288803 L4 length:4 (26,34,0)-> (23,34,0))                                    0.119     2.061
| (IPIN:1016229 side: (TOP,) (26,34,0)0))                                              0.101     2.161
| (intra 'clb' routing)                                                                0.085     2.246
$abc$1636041$new_new_n18903__.in[1] (.names at (26,34))                                0.000     2.246
| (primitive '.names' combinational delay)                                             0.173     2.419
$abc$1636041$new_new_n18903__.out[0] (.names at (26,34))                               0.000     2.419
| (intra 'clb' routing)                                                                0.000     2.419
| (OPIN:1016221 side: (RIGHT,) (26,34,0)0))                                            0.000     2.419
| (CHANY:2641482 L4 length:4 (26,34,0)-> (26,37,0))                                    0.119     2.538
| (CHANY:2641560 L1 length:1 (26,36,0)-> (26,36,0))                                    0.061     2.599
| (CHANX:2302572 L4 length:4 (27,36,0)-> (30,36,0))                                    0.119     2.718
| (IPIN:1064245 side: (TOP,) (30,36,0)0))                                              0.101     2.818
| (intra 'clb' routing)                                                                0.085     2.903
$abc$1057796$abc$738720$li5405_li5405.in[4] (.names at (30,36))                        0.000     2.903
| (primitive '.names' combinational delay)                                             0.173     3.076
$abc$1057796$abc$738720$li5405_li5405.out[0] (.names at (30,36))                       0.000     3.076
| (intra 'clb' routing)                                                                0.000     3.076
r4.t0.t3.s0.out[4].D[0] (dffre at (30,36))                                             0.000     3.076
data arrival time                                                                                3.076

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing:global net)                                                     0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r4.t0.t3.s0.out[4].C[0] (dffre at (30,36))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -3.076
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.287


#Path 76
Startpoint: r6.state_out[21].Q[0] (dffre at (49,42) clocked by a0.S4_0.S_0.clk)
Endpoint  : r7.t3.t1.s0.out[1].D[0] (dffre at (40,44) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing:global net)                                                     0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r6.state_out[21].C[0] (dffre at (49,42))                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r6.state_out[21].Q[0] (dffre at (49,42)) [clock-to-output]                             0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (OPIN:1199249 side: (RIGHT,) (49,42,0)0))                                            0.000     1.048
| (CHANY:2744265 L1 length:1 (49,42,0)-> (49,42,0))                                    0.061     1.109
| (CHANX:2337537 L4 length:4 (49,41,0)-> (46,41,0))                                    0.119     1.228
| (CHANX:2337341 L4 length:4 (46,41,0)-> (43,41,0))                                    0.119     1.347
| (CHANY:2713065 L1 length:1 (42,41,0)-> (42,41,0))                                    0.061     1.408
| (CHANX:2330337 L4 length:4 (42,40,0)-> (39,40,0))                                    0.119     1.527
| (CHANX:2330141 L4 length:4 (39,40,0)-> (36,40,0))                                    0.119     1.646
| (CHANY:2686321 L1 length:1 (36,40,0)-> (36,40,0))                                    0.061     1.707
| (CHANX:2323193 L4 length:4 (36,39,0)-> (33,39,0))                                    0.119     1.826
| (CHANY:2672964 L1 length:1 (33,40,0)-> (33,40,0))                                    0.061     1.887
| (CHANX:2329927 L1 length:1 (33,40,0)-> (33,40,0))                                    0.061     1.948
| (IPIN:1149744 side: (TOP,) (33,40,0)0))                                              0.101     2.048
| (intra 'clb' routing)                                                                0.085     2.133
$abc$1636041$new_new_n15133__.in[4] (.names at (33,40))                                0.000     2.133
| (primitive '.names' combinational delay)                                             0.173     2.306
$abc$1636041$new_new_n15133__.out[0] (.names at (33,40))                               0.000     2.306
| (intra 'clb' routing)                                                                0.000     2.306
| (OPIN:1149725 side: (RIGHT,) (33,40,0)0))                                            0.000     2.306
| (CHANY:2672990 L4 length:4 (33,40,0)-> (33,43,0))                                    0.119     2.425
| (CHANX:2343510 L4 length:4 (34,42,0)-> (37,42,0))                                    0.119     2.544
| (CHANY:2686494 L1 length:1 (36,43,0)-> (36,43,0))                                    0.061     2.605
| (CHANX:2350470 L4 length:4 (37,43,0)-> (40,43,0))                                    0.119     2.724
| (CHANY:2704354 L1 length:1 (40,44,0)-> (40,44,0))                                    0.061     2.785
| (IPIN:1238617 side: (RIGHT,) (40,44,0)0))                                            0.101     2.885
| (intra 'clb' routing)                                                                0.085     2.970
$abc$1057796$abc$738720$li6424_li6424.in[5] (.names at (40,44))                        0.000     2.970
| (primitive '.names' combinational delay)                                             0.103     3.073
$abc$1057796$abc$738720$li6424_li6424.out[0] (.names at (40,44))                       0.000     3.073
| (intra 'clb' routing)                                                                0.000     3.073
r7.t3.t1.s0.out[1].D[0] (dffre at (40,44))                                             0.000     3.073
data arrival time                                                                                3.073

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing:global net)                                                     0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r7.t3.t1.s0.out[1].C[0] (dffre at (40,44))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -3.073
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.290


#Path 77
Startpoint: r8.state_out[124].Q[0] (dffre at (71,39) clocked by a0.S4_0.S_0.clk)
Endpoint  : r9.t0.t0.s0.out[7].D[0] (dffre at (71,27) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing:global net)                                                     0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r8.state_out[124].C[0] (dffre at (71,39))                                              0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r8.state_out[124].Q[0] (dffre at (71,39)) [clock-to-output]                            0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (OPIN:1135496 side: (TOP,) (71,39,0)0))                                              0.000     1.048
| (CHANX:2325453 L4 length:4 (71,39,0)-> (68,39,0))                                    0.119     1.167
| (CHANX:2325471 L1 length:1 (69,39,0)-> (69,39,0))                                    0.061     1.228
| (CHANY:2828423 L4 length:4 (68,39,0)-> (68,36,0))                                    0.119     1.347
| (CHANY:2828239 L4 length:4 (68,36,0)-> (68,33,0))                                    0.119     1.466
| (CHANX:2278139 L1 length:1 (68,32,0)-> (68,32,0))                                    0.061     1.527
| (CHANY:2823531 L4 length:4 (67,32,0)-> (67,29,0))                                    0.119     1.646
| (CHANX:2264569 L1 length:1 (67,30,0)-> (67,30,0))                                    0.061     1.707
| (CHANY:2818957 L4 length:4 (66,30,0)-> (66,27,0))                                    0.119     1.826
| (CHANX:2244257 L1 length:1 (66,27,0)-> (66,27,0))                                    0.061     1.887
| (IPIN:869713 side: (TOP,) (66,27,0)0))                                               0.101     1.987
| (intra 'clb' routing)                                                                0.085     2.073
$abc$1636041$new_new_n12989__.in[0] (.names at (66,27))                                0.000     2.073
| (primitive '.names' combinational delay)                                             0.173     2.245
$abc$1636041$new_new_n12989__.out[0] (.names at (66,27))                               0.000     2.245
| (intra 'clb' routing)                                                                0.000     2.245
| (OPIN:869703 side: (RIGHT,) (66,27,0)0))                                             0.000     2.245
| (CHANY:2818763 L4 length:4 (66,27,0)-> (66,24,0))                                    0.119     2.364
| (CHANX:2217356 L4 length:4 (67,23,0)-> (70,23,0))                                    0.119     2.483
| (CHANX:2217504 L1 length:1 (70,23,0)-> (70,23,0))                                    0.061     2.544
| (CHANY:2836552 L4 length:4 (70,24,0)-> (70,27,0))                                    0.119     2.663
| (CHANX:2237812 L1 length:1 (71,26,0)-> (71,26,0))                                    0.061     2.724
| (CHANY:2841140 L1 length:1 (71,27,0)-> (71,27,0))                                    0.061     2.785
| (IPIN:870339 side: (RIGHT,) (71,27,0)0))                                             0.101     2.885
| (intra 'clb' routing)                                                                0.085     2.970
$abc$1057796$abc$738720$li6894_li6894.in[5] (.names at (71,27))                       -0.000     2.970
| (primitive '.names' combinational delay)                                             0.103     3.073
$abc$1057796$abc$738720$li6894_li6894.out[0] (.names at (71,27))                       0.000     3.073
| (intra 'clb' routing)                                                                0.000     3.073
r9.t0.t0.s0.out[7].D[0] (dffre at (71,27))                                             0.000     3.073
data arrival time                                                                                3.073

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing:global net)                                                     0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r9.t0.t0.s0.out[7].C[0] (dffre at (71,27))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -3.073
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.290


#Path 78
Startpoint: a2.out_1[22].Q[0] (dffre at (27,28) clocked by a0.S4_0.S_0.clk)
Endpoint  : a3.k5a[22].D[0] (dffre at (41,40) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                  0.000     0.000
clock source latency                                               0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                         0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'clb' routing)                                            0.000     0.894
a2.out_1[22].C[0] (dffre at (27,28))                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                      0.154     1.048
a2.out_1[22].Q[0] (dffre at (27,28)) [clock-to-output]             0.000     1.048
| (intra 'clb' routing)                                            0.000     1.048
| (OPIN:883757 side: (RIGHT,) (27,28,0)0))                         0.000     1.048
| (CHANY:2645492 L1 length:1 (27,28,0)-> (27,28,0))                0.061     1.109
| (CHANX:2248503 L1 length:1 (27,28,0)-> (27,28,0))                0.061     1.170
| (IPIN:883789 side: (TOP,) (27,28,0)0))                           0.101     1.271
| (intra 'clb' routing)                                            0.085     1.356
a3.S4_0.S_0.in[6].in[0] (.names at (27,28))                        0.000     1.356
| (primitive '.names' combinational delay)                         0.197     1.553
a3.S4_0.S_0.in[6].out[0] (.names at (27,28))                       0.000     1.553
| (intra 'clb' routing)                                            0.000     1.553
| (OPIN:883758 side: (RIGHT,) (27,28,0)0))                         0.000     1.553
| (CHANY:2645526 L4 length:4 (27,28,0)-> (27,31,0))                0.119     1.672
| (CHANY:2645694 L1 length:1 (27,31,0)-> (27,31,0))                0.061     1.733
| (CHANX:2268870 L4 length:4 (28,31,0)-> (31,31,0))                0.119     1.852
| (CHANX:2269070 L4 length:4 (31,31,0)-> (34,31,0))                0.119     1.971
| (CHANY:2672454 L1 length:1 (33,32,0)-> (33,32,0))                0.061     2.032
| (CHANX:2275998 L4 length:4 (34,32,0)-> (37,32,0))                0.119     2.151
| (CHANX:2276116 L4 length:4 (36,32,0)-> (39,32,0))                0.119     2.269
| (CHANY:2699220 L4 length:4 (39,33,0)-> (39,36,0))                0.119     2.388
| (CHANX:2303376 L1 length:1 (40,36,0)-> (40,36,0))                0.061     2.449
| (CHANY:2703928 L4 length:4 (40,37,0)-> (40,40,0))                0.119     2.568
| (CHANX:2330444 L1 length:1 (41,40,0)-> (41,40,0))                0.061     2.629
| (CHANY:2708555 L1 length:1 (41,40,0)-> (41,40,0))                0.061     2.690
| (IPIN:1150831 side: (RIGHT,) (41,40,0)0))                        0.101     2.791
| (intra 'clb' routing)                                            0.282     3.073
a3.k5a[22].D[0] (dffre at (41,40))                                -0.000     3.073
data arrival time                                                            3.073

clock a0.S4_0.S_0.clk (rise edge)                                  2.500     2.500
clock source latency                                               0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                         0.000     2.500
| (intra 'io' routing)                                             0.894     3.394
| (inter-block routing:global net)                                 0.000     3.394
| (intra 'clb' routing)                                            0.000     3.394
a3.k5a[22].C[0] (dffre at (41,40))                                 0.000     3.394
clock uncertainty                                                  0.000     3.394
cell setup time                                                   -0.032     3.363
data required time                                                           3.363
----------------------------------------------------------------------------------
data required time                                                           3.363
data arrival time                                                           -3.073
----------------------------------------------------------------------------------
slack (MET)                                                                  0.290


#Path 79
Startpoint: $techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[4] (RS_TDP36K at (50,44) clocked by a0.S4_0.S_0.clk)
Endpoint  : a5.out_1[108].D[0] (dffre at (72,44) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                     0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     0.894
$techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K at (50,44))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                                                                                                                        0.293     1.187
$techmap3919\bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[4] (RS_TDP36K at (50,44)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     1.187
| (OPIN:1241341 side: (TOP,) (50,44,0)0))                                                                                                                                                                                0.000     1.187
| (CHANX:2358060 L4 length:4 (50,44,0)-> (53,44,0))                                                                                                                                                                      0.119     1.306
| (IPIN:1241930 side: (TOP,) (51,44,0)0))                                                                                                                                                                                0.101     1.407
| (intra 'clb' routing)                                                                                                                                                                                                  0.085     1.492
$abc$1057796$abc$738720$li2923_li2923.in[1] (.names at (51,44))                                                                                                                                                          0.000     1.492
| (primitive '.names' combinational delay)                                                                                                                                                                               0.218     1.710
$abc$1057796$abc$738720$li2923_li2923.out[0] (.names at (51,44))                                                                                                                                                         0.000     1.710
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     1.710
| (OPIN:1241908 side: (TOP,) (51,44,0)0))                                                                                                                                                                                0.000     1.710
| (CHANX:2358128 L4 length:4 (51,44,0)-> (54,44,0))                                                                                                                                                                      0.119     1.829
| (CHANY:2766680 L1 length:1 (54,45,0)-> (54,45,0))                                                                                                                                                                      0.061     1.890
| (CHANX:2365132 L4 length:4 (55,45,0)-> (58,45,0))                                                                                                                                                                      0.119     2.009
| (CHANY:2784331 L4 length:4 (58,45,0)-> (58,42,0))                                                                                                                                                                      0.119     2.128
| (CHANX:2338380 L4 length:4 (59,41,0)-> (62,41,0))                                                                                                                                                                      0.119     2.246
| (CHANY:2797632 L1 length:1 (61,42,0)-> (61,42,0))                                                                                                                                                                      0.061     2.307
| (CHANX:2345316 L4 length:4 (62,42,0)-> (65,42,0))                                                                                                                                                                      0.119     2.426
| (CHANY:2815492 L1 length:1 (65,43,0)-> (65,43,0))                                                                                                                                                                      0.061     2.487
| (CHANX:2352320 L4 length:4 (66,43,0)-> (69,43,0))                                                                                                                                                                      0.119     2.606
| (CHANY:2833352 L1 length:1 (69,44,0)-> (69,44,0))                                                                                                                                                                      0.061     2.667
| (CHANX:2359324 L4 length:4 (70,44,0)-> (73,44,0))                                                                                                                                                                      0.119     2.786
| (IPIN:1247022 side: (TOP,) (72,44,0)0))                                                                                                                                                                                0.101     2.887
| (intra 'clb' routing)                                                                                                                                                                                                  0.184     3.071
a5.out_1[108].D[0] (dffre at (72,44))                                                                                                                                                                                    0.000     3.071
data arrival time                                                                                                                                                                                                                  3.071

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        2.500     2.500
clock source latency                                                                                                                                                                                                     0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                   0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                       0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     3.394
a5.out_1[108].C[0] (dffre at (72,44))                                                                                                                                                                                    0.000     3.394
clock uncertainty                                                                                                                                                                                                        0.000     3.394
cell setup time                                                                                                                                                                                                         -0.032     3.363
data required time                                                                                                                                                                                                                 3.363
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                 3.363
data arrival time                                                                                                                                                                                                                 -3.071
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                        0.292


#Path 80
Startpoint: r7.state_out[117].Q[0] (dffre at (54,47) clocked by a0.S4_0.S_0.clk)
Endpoint  : r8.t0.t1.s0.out[7].D[0] (dffre at (43,45) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing:global net)                                                     0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r7.state_out[117].C[0] (dffre at (54,47))                                              0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r7.state_out[117].Q[0] (dffre at (54,47)) [clock-to-output]                            0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (OPIN:1308676 side: (RIGHT,) (54,47,0)0))                                            0.000     1.048
| (CHANY:2766659 L4 length:4 (54,47,0)-> (54,44,0))                                    0.119     1.167
| (CHANX:2358115 L4 length:4 (54,44,0)-> (51,44,0))                                    0.119     1.286
| (CHANY:2748835 L1 length:1 (50,44,0)-> (50,44,0))                                    0.061     1.347
| (CHANX:2351111 L4 length:4 (50,43,0)-> (47,43,0))                                    0.119     1.466
| (CHANY:2730975 L1 length:1 (46,43,0)-> (46,43,0))                                    0.061     1.527
| (CHANX:2344107 L4 length:4 (46,42,0)-> (43,42,0))                                    0.119     1.646
| (CHANY:2713224 L4 length:4 (42,43,0)-> (42,46,0))                                    0.119     1.765
| (CHANX:2357363 L4 length:4 (42,44,0)-> (39,44,0))                                    0.119     1.884
| (CHANY:2699986 L1 length:1 (39,45,0)-> (39,45,0))                                    0.061     1.945
| (CHANX:2363893 L4 length:4 (39,45,0)-> (36,45,0))                                    0.119     2.064
| (IPIN:1264199 side: (TOP,) (37,45,0)0))                                              0.101     2.164
| (intra 'clb' routing)                                                                0.085     2.249
$abc$1636041$new_new_n14868__.in[3] (.names at (37,45))                                0.000     2.249
| (primitive '.names' combinational delay)                                             0.173     2.422
$abc$1636041$new_new_n14868__.out[0] (.names at (37,45))                               0.000     2.422
| (intra 'clb' routing)                                                                0.000     2.422
| (OPIN:1264187 side: (RIGHT,) (37,45,0)0))                                            0.000     2.422
| (CHANY:2691070 L1 length:1 (37,45,0)-> (37,45,0))                                    0.061     2.483
| (CHANX:2364038 L4 length:4 (38,45,0)-> (41,45,0))                                    0.119     2.602
| (CHANX:2364238 L4 length:4 (41,45,0)-> (44,45,0))                                    0.119     2.721
| (CHANY:2717767 L1 length:1 (43,45,0)-> (43,45,0))                                    0.061     2.782
| (IPIN:1264838 side: (RIGHT,) (43,45,0)0))                                            0.101     2.882
| (intra 'clb' routing)                                                                0.085     2.967
$abc$1057796$abc$738720$li6599_li6599.in[5] (.names at (43,45))                        0.000     2.967
| (primitive '.names' combinational delay)                                             0.103     3.070
$abc$1057796$abc$738720$li6599_li6599.out[0] (.names at (43,45))                       0.000     3.070
| (intra 'clb' routing)                                                                0.000     3.070
r8.t0.t1.s0.out[7].D[0] (dffre at (43,45))                                             0.000     3.070
data arrival time                                                                                3.070

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing:global net)                                                     0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r8.t0.t1.s0.out[7].C[0] (dffre at (43,45))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -3.070
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.293


#Path 81
Startpoint: r5.state_out[2].Q[0] (dffre at (40,36) clocked by a0.S4_0.S_0.clk)
Endpoint  : r6.t3.t3.s0.out[7].D[0] (dffre at (51,46) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing:global net)                                                     0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r5.state_out[2].C[0] (dffre at (40,36))                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r5.state_out[2].Q[0] (dffre at (40,36)) [clock-to-output]                              0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (OPIN:1065585 side: (RIGHT,) (40,36,0)0))                                            0.000     1.048
| (CHANY:2703842 L1 length:1 (40,36,0)-> (40,36,0))                                    0.061     1.109
| (CHANX:2303458 L4 length:4 (41,36,0)-> (44,36,0))                                    0.119     1.228
| (CHANX:2303650 L4 length:4 (44,36,0)-> (47,36,0))                                    0.119     1.347
| (CHANX:2303842 L4 length:4 (47,36,0)-> (50,36,0))                                    0.119     1.466
| (CHANY:2748161 L4 length:4 (50,36,0)-> (50,33,0))                                    0.119     1.585
| (CHANX:2290586 L4 length:4 (51,34,0)-> (54,34,0))                                    0.119     1.704
| (IPIN:1019249 side: (TOP,) (51,34,0)0))                                              0.101     1.805
| (intra 'clb' routing)                                                                0.085     1.890
$abc$1636041$new_new_n16105__.in[2] (.names at (51,34))                                0.000     1.890
| (primitive '.names' combinational delay)                                             0.103     1.992
$abc$1636041$new_new_n16105__.out[0] (.names at (51,34))                               0.000     1.992
| (intra 'clb' routing)                                                                0.000     1.992
| (OPIN:1019241 side: (RIGHT,) (51,34,0)0))                                            0.000     1.992
| (CHANY:2752682 L4 length:4 (51,34,0)-> (51,37,0))                                    0.119     2.111
| (CHANX:2310874 L1 length:1 (52,37,0)-> (52,37,0))                                    0.061     2.172
| (CHANY:2757390 L4 length:4 (52,38,0)-> (52,41,0))                                    0.119     2.291
| (CHANX:2337942 L1 length:1 (53,41,0)-> (53,41,0))                                    0.061     2.352
| (CHANY:2762098 L4 length:4 (53,42,0)-> (53,45,0))                                    0.119     2.471
| (CHANY:2762258 L1 length:1 (53,45,0)-> (53,45,0))                                    0.061     2.532
| (CHANX:2364789 L4 length:4 (53,45,0)-> (50,45,0))                                    0.119     2.651
| (CHANY:2753398 L1 length:1 (51,46,0)-> (51,46,0))                                    0.061     2.712
| (IPIN:1284498 side: (RIGHT,) (51,46,0)0))                                            0.101     2.812
| (intra 'clb' routing)                                                                0.085     2.898
$abc$1057796$abc$738720$li6144_li6144.in[4] (.names at (51,46))                        0.000     2.898
| (primitive '.names' combinational delay)                                             0.173     3.070
$abc$1057796$abc$738720$li6144_li6144.out[0] (.names at (51,46))                       0.000     3.070
| (intra 'clb' routing)                                                                0.000     3.070
r6.t3.t3.s0.out[7].D[0] (dffre at (51,46))                                             0.000     3.070
data arrival time                                                                                3.070

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing:global net)                                                     0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r6.t3.t3.s0.out[7].C[0] (dffre at (51,46))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -3.070
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.293


#Path 82
Startpoint: r3.state_out[98].Q[0] (dffre at (37,34) clocked by a0.S4_0.S_0.clk)
Endpoint  : r4.t0.t3.s4.out[3].D[0] (dffre at (29,36) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing:global net)                                                     0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r3.state_out[98].C[0] (dffre at (37,34))                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r3.state_out[98].Q[0] (dffre at (37,34)) [clock-to-output]                             0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (OPIN:1017724 side: (RIGHT,) (37,34,0)0))                                            0.000     1.048
| (CHANY:2690396 L4 length:4 (37,34,0)-> (37,37,0))                                    0.119     1.167
| (CHANX:2309759 L4 length:4 (37,37,0)-> (34,37,0))                                    0.119     1.286
| (CHANY:2672860 L4 length:4 (33,38,0)-> (33,41,0))                                    0.119     1.405
| (CHANX:2336511 L4 length:4 (33,41,0)-> (30,41,0))                                    0.119     1.524
| (CHANY:2655239 L1 length:1 (29,41,0)-> (29,41,0))                                    0.061     1.585
| (CHANX:2329507 L4 length:4 (29,40,0)-> (26,40,0))                                    0.119     1.704
| (CHANY:2641667 L4 length:4 (26,40,0)-> (26,37,0))                                    0.119     1.823
| (CHANY:2641475 L4 length:4 (26,37,0)-> (26,34,0))                                    0.119     1.942
| (CHANX:2288803 L4 length:4 (26,34,0)-> (23,34,0))                                    0.119     2.061
| (IPIN:1016229 side: (TOP,) (26,34,0)0))                                              0.101     2.161
| (intra 'clb' routing)                                                                0.085     2.246
$abc$1636041$new_new_n18866__.in[1] (.names at (26,34))                                0.000     2.246
| (primitive '.names' combinational delay)                                             0.173     2.419
$abc$1636041$new_new_n18866__.out[0] (.names at (26,34))                               0.000     2.419
| (intra 'clb' routing)                                                                0.000     2.419
| (OPIN:1016200 side: (TOP,) (26,34,0)0))                                              0.000     2.419
| (CHANX:2288953 L1 length:1 (26,34,0)-> (26,34,0))                                    0.061     2.480
| (CHANY:2637046 L1 length:1 (25,35,0)-> (25,35,0))                                    0.061     2.541
| (CHANX:2295758 L4 length:4 (26,35,0)-> (29,35,0))                                    0.119     2.660
| (CHANY:2654906 L1 length:1 (29,36,0)-> (29,36,0))                                    0.061     2.721
| (CHANX:2302653 L1 length:1 (29,36,0)-> (29,36,0))                                    0.061     2.782
| (IPIN:1064087 side: (TOP,) (29,36,0)0))                                              0.101     2.882
| (intra 'clb' routing)                                                                0.085     2.967
$abc$1057796$abc$738720$li5410_li5410.in[2] (.names at (29,36))                        0.000     2.967
| (primitive '.names' combinational delay)                                             0.103     3.070
$abc$1057796$abc$738720$li5410_li5410.out[0] (.names at (29,36))                       0.000     3.070
| (intra 'clb' routing)                                                                0.000     3.070
r4.t0.t3.s4.out[3].D[0] (dffre at (29,36))                                             0.000     3.070
data arrival time                                                                                3.070

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing:global net)                                                     0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r4.t0.t3.s4.out[3].C[0] (dffre at (29,36))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -3.070
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.293


#Path 83
Startpoint: r6.state_out[59].Q[0] (dffre at (48,46) clocked by a0.S4_0.S_0.clk)
Endpoint  : r7.t2.t0.s0.out[7].D[0] (dffre at (56,41) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing:global net)                                                     0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r6.state_out[59].C[0] (dffre at (48,46))                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r6.state_out[59].Q[0] (dffre at (48,46)) [clock-to-output]                             0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (OPIN:1284137 side: (RIGHT,) (48,46,0)0))                                            0.000     1.048
| (CHANY:2739911 L4 length:4 (48,46,0)-> (48,43,0))                                    0.119     1.167
| (CHANX:2351246 L4 length:4 (49,43,0)-> (52,43,0))                                    0.119     1.286
| (CHANY:2757517 L4 length:4 (52,43,0)-> (52,40,0))                                    0.119     1.405
| (CHANX:2324494 L4 length:4 (53,39,0)-> (56,39,0))                                    0.119     1.524
| (CHANY:2775053 L4 length:4 (56,39,0)-> (56,36,0))                                    0.119     1.643
| (CHANX:2297629 L1 length:1 (56,35,0)-> (56,35,0))                                    0.061     1.704
| (CHANY:2770345 L4 length:4 (55,35,0)-> (55,32,0))                                    0.119     1.823
| (CHANX:2284178 L4 length:4 (56,33,0)-> (59,33,0))                                    0.119     1.942
| (IPIN:1001411 side: (TOP,) (58,33,0)0))                                              0.101     2.042
| (intra 'clb' routing)                                                                0.085     2.127
$abc$1636041$new_new_n15383__.in[2] (.names at (58,33))                                0.000     2.127
| (primitive '.names' combinational delay)                                             0.054     2.181
$abc$1636041$new_new_n15383__.out[0] (.names at (58,33))                               0.000     2.181
| (intra 'clb' routing)                                                                0.000     2.181
| (OPIN:1001401 side: (RIGHT,) (58,33,0)0))                                            0.000     2.181
| (CHANY:2783738 L4 length:4 (58,33,0)-> (58,36,0))                                    0.119     2.300
| (CHANX:2304349 L4 length:4 (58,36,0)-> (55,36,0))                                    0.119     2.419
| (CHANY:2766202 L4 length:4 (54,37,0)-> (54,40,0))                                    0.119     2.538
| (CHANX:2311078 L1 length:1 (55,37,0)-> (55,37,0))                                    0.061     2.599
| (CHANY:2770722 L4 length:4 (55,38,0)-> (55,41,0))                                    0.119     2.718
| (CHANX:2338146 L1 length:1 (56,41,0)-> (56,41,0))                                    0.061     2.779
| (IPIN:1177119 side: (TOP,) (56,41,0)0))                                              0.101     2.880
| (intra 'clb' routing)                                                                0.085     2.965
$abc$1057796$abc$738720$li6374_li6374.in[5] (.names at (56,41))                        0.000     2.965
| (primitive '.names' combinational delay)                                             0.103     3.067
$abc$1057796$abc$738720$li6374_li6374.out[0] (.names at (56,41))                       0.000     3.067
| (intra 'clb' routing)                                                                0.000     3.067
r7.t2.t0.s0.out[7].D[0] (dffre at (56,41))                                             0.000     3.067
data arrival time                                                                                3.067

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing:global net)                                                     0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r7.t2.t0.s0.out[7].C[0] (dffre at (56,41))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -3.067
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.295


#Path 84
Startpoint: a5.out_1[59].Q[0] (dffre at (39,46) clocked by a0.S4_0.S_0.clk)
Endpoint  : a6.k5a[27].D[0] (dffre at (61,51) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                  0.000     0.000
clock source latency                                               0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                         0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (inter-block routing:global net)                                 0.000     0.894
| (intra 'clb' routing)                                            0.000     0.894
a5.out_1[59].C[0] (dffre at (39,46))                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                      0.154     1.048
a5.out_1[59].Q[0] (dffre at (39,46)) [clock-to-output]             0.000     1.048
| (intra 'clb' routing)                                            0.000     1.048
| (OPIN:1283082 side: (RIGHT,) (39,46,0)0))                        0.000     1.048
| (CHANY:2700026 L1 length:1 (39,46,0)-> (39,46,0))                0.061     1.109
| (CHANX:2370922 L4 length:4 (40,46,0)-> (43,46,0))                0.119     1.228
| (CHANY:2717673 L4 length:4 (43,46,0)-> (43,43,0))                0.119     1.347
| (CHANX:2364432 L4 length:4 (44,45,0)-> (47,45,0))                0.119     1.466
| (CHANY:2731180 L1 length:1 (46,46,0)-> (46,46,0))                0.061     1.527
| (CHANX:2371352 L4 length:4 (47,46,0)-> (50,46,0))                0.119     1.646
| (IPIN:1284168 side: (TOP,) (48,46,0)0))                          0.101     1.747
| (intra 'clb' routing)                                            0.085     1.832
a6.S4_0.S_3.in[3].in[2] (.names at (48,46))                        0.000     1.832
| (primitive '.names' combinational delay)                         0.136     1.967
a6.S4_0.S_3.in[3].out[0] (.names at (48,46))                       0.000     1.967
| (intra 'clb' routing)                                            0.000     1.967
| (OPIN:1284124 side: (TOP,) (48,46,0)0))                          0.000     1.967
| (CHANX:2371428 L4 length:4 (48,46,0)-> (51,46,0))                0.119     2.086
| (CHANX:2371624 L4 length:4 (51,46,0)-> (54,46,0))                0.119     2.205
| (CHANY:2766816 L1 length:1 (54,47,0)-> (54,47,0))                0.061     2.266
| (CHANX:2378628 L4 length:4 (55,47,0)-> (58,47,0))                0.119     2.385
| (CHANY:2780264 L4 length:4 (57,48,0)-> (57,51,0))                0.119     2.504
| (CHANY:2780404 L1 length:1 (57,51,0)-> (57,51,0))                0.061     2.565
| (CHANX:2405840 L4 length:4 (58,51,0)-> (61,51,0))                0.119     2.684
| (IPIN:1399538 side: (TOP,) (61,51,0)0))                          0.101     2.784
| (intra 'clb' routing)                                            0.282     3.066
a6.k5a[27].D[0] (dffre at (61,51))                                 0.000     3.066
data arrival time                                                            3.066

clock a0.S4_0.S_0.clk (rise edge)                                  2.500     2.500
clock source latency                                               0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                         0.000     2.500
| (intra 'io' routing)                                             0.894     3.394
| (inter-block routing:global net)                                 0.000     3.394
| (intra 'clb' routing)                                            0.000     3.394
a6.k5a[27].C[0] (dffre at (61,51))                                 0.000     3.394
clock uncertainty                                                  0.000     3.394
cell setup time                                                   -0.032     3.363
data required time                                                           3.363
----------------------------------------------------------------------------------
data required time                                                           3.363
data arrival time                                                           -3.066
----------------------------------------------------------------------------------
slack (MET)                                                                  0.296


#Path 85
Startpoint: r6.state_out[77].Q[0] (dffre at (52,41) clocked by a0.S4_0.S_0.clk)
Endpoint  : r7.t1.t2.s4.out[1].D[0] (dffre at (45,41) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing:global net)                                                     0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r6.state_out[77].C[0] (dffre at (52,41))                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r6.state_out[77].Q[0] (dffre at (52,41)) [clock-to-output]                             0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (OPIN:1175767 side: (RIGHT,) (52,41,0)0))                                            0.000     1.048
| (CHANY:2757533 L1 length:1 (52,41,0)-> (52,41,0))                                    0.061     1.109
| (CHANX:2330989 L4 length:4 (52,40,0)-> (49,40,0))                                    0.119     1.228
| (CHANY:2739673 L1 length:1 (48,40,0)-> (48,40,0))                                    0.061     1.289
| (CHANX:2323985 L4 length:4 (48,39,0)-> (45,39,0))                                    0.119     1.408
| (CHANY:2726285 L1 length:1 (45,39,0)-> (45,39,0))                                    0.061     1.469
| (CHANX:2317021 L4 length:4 (45,38,0)-> (42,38,0))                                    0.119     1.588
| (CHANY:2712881 L1 length:1 (42,38,0)-> (42,38,0))                                    0.061     1.649
| (CHANX:2310073 L4 length:4 (42,37,0)-> (39,37,0))                                    0.119     1.768
| (CHANY:2699524 L1 length:1 (39,38,0)-> (39,38,0))                                    0.061     1.829
| (CHANX:2316807 L1 length:1 (39,38,0)-> (39,38,0))                                    0.061     1.890
| (IPIN:1105836 side: (TOP,) (39,38,0)0))                                              0.101     1.990
| (intra 'clb' routing)                                                                0.085     2.076
$abc$1636041$new_new_n15502__.in[5] (.names at (39,38))                                0.000     2.076
| (primitive '.names' combinational delay)                                             0.173     2.248
$abc$1636041$new_new_n15502__.out[0] (.names at (39,38))                               0.000     2.248
| (intra 'clb' routing)                                                                0.000     2.248
| (OPIN:1105814 side: (RIGHT,) (39,38,0)0))                                            0.000     2.248
| (CHANY:2699560 L4 length:4 (39,38,0)-> (39,41,0))                                    0.119     2.367
| (CHANX:2323666 L4 length:4 (40,39,0)-> (43,39,0))                                    0.119     2.486
| (CHANY:2717430 L1 length:1 (43,40,0)-> (43,40,0))                                    0.061     2.547
| (CHANX:2330670 L4 length:4 (44,40,0)-> (47,40,0))                                    0.119     2.666
| (CHANY:2726404 L1 length:1 (45,41,0)-> (45,41,0))                                    0.061     2.727
| (IPIN:1173801 side: (RIGHT,) (45,41,0)0))                                            0.101     2.827
| (intra 'clb' routing)                                                                0.085     2.912
$abc$1057796$abc$738720$li6350_li6350.in[4] (.names at (45,41))                        0.000     2.912
| (primitive '.names' combinational delay)                                             0.152     3.064
$abc$1057796$abc$738720$li6350_li6350.out[0] (.names at (45,41))                       0.000     3.064
| (intra 'clb' routing)                                                                0.000     3.064
r7.t1.t2.s4.out[1].D[0] (dffre at (45,41))                                             0.000     3.064
data arrival time                                                                                3.064

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing:global net)                                                     0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r7.t1.t2.s4.out[1].C[0] (dffre at (45,41))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -3.064
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.299


#Path 86
Startpoint: r2.state_out[125].Q[0] (dffre at (23,22) clocked by a0.S4_0.S_0.clk)
Endpoint  : $techmap3990\bram_$flatten\r3.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r3.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].ADDR_A1[8] (RS_TDP36K at (42,44) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                      0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                    0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                        0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                   0.000     0.894
r2.state_out[125].C[0] (dffre at (23,22))                                                                                                                                                                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                             0.154     1.048
r2.state_out[125].Q[0] (dffre at (23,22)) [clock-to-output]                                                                                                                                                               0.000     1.048
| (intra 'clb' routing)                                                                                                                                                                                                   0.000     1.048
| (OPIN:750544 side: (TOP,) (23,22,0)0))                                                                                                                                                                                  0.000     1.048
| (CHANX:2207778 L4 length:4 (23,22,0)-> (26,22,0))                                                                                                                                                                       0.119     1.167
| (CHANX:2207904 L4 length:4 (25,22,0)-> (28,22,0))                                                                                                                                                                       0.119     1.286
| (CHANX:2208092 L4 length:4 (28,22,0)-> (31,22,0))                                                                                                                                                                       0.119     1.405
| (CHANY:2662988 L1 length:1 (31,23,0)-> (31,23,0))                                                                                                                                                                       0.061     1.466
| (CHANX:2215096 L4 length:4 (32,23,0)-> (35,23,0))                                                                                                                                                                       0.119     1.585
| (CHANY:2676388 L1 length:1 (34,24,0)-> (34,24,0))                                                                                                                                                                       0.061     1.646
| (CHANX:2222048 L4 length:4 (35,24,0)-> (38,24,0))                                                                                                                                                                       0.119     1.765
| (CHANY:2689820 L4 length:4 (37,25,0)-> (37,28,0))                                                                                                                                                                       0.119     1.884
| (CHANX:2249224 L1 length:1 (38,28,0)-> (38,28,0))                                                                                                                                                                       0.061     1.945
| (CHANY:2694528 L4 length:4 (38,29,0)-> (38,32,0))                                                                                                                                                                       0.119     2.064
| (CHANX:2276292 L1 length:1 (39,32,0)-> (39,32,0))                                                                                                                                                                       0.061     2.124
| (CHANY:2699236 L4 length:4 (39,33,0)-> (39,36,0))                                                                                                                                                                       0.119     2.243
| (CHANY:2699366 L4 length:4 (39,35,0)-> (39,38,0))                                                                                                                                                                       0.119     2.362
| (CHANX:2316862 L1 length:1 (40,38,0)-> (40,38,0))                                                                                                                                                                       0.061     2.423
| (CHANY:2704074 L4 length:4 (40,39,0)-> (40,42,0))                                                                                                                                                                       0.119     2.542
| (CHANX:2343930 L1 length:1 (41,42,0)-> (41,42,0))                                                                                                                                                                       0.061     2.603
| (CHANY:2708782 L4 length:4 (41,43,0)-> (41,46,0))                                                                                                                                                                       0.119     2.722
| (CHANX:2370998 L1 length:1 (42,46,0)-> (42,46,0))                                                                                                                                                                       0.061     2.783
| (IPIN:1239560 side: (TOP,) (42,46,0)0))                                                                                                                                                                                 0.101     2.884
| (intra 'bram' routing)                                                                                                                                                                                                  0.000     2.884
$techmap3990\bram_$flatten\r3.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r3.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].ADDR_A1[8] (RS_TDP36K at (42,44))                      -0.000     2.884
data arrival time                                                                                                                                                                                                                   2.884

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                         2.500     2.500
clock source latency                                                                                                                                                                                                      0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                                0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                    0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                        0.000     3.394
| (intra 'bram' routing)                                                                                                                                                                                                  0.000     3.394
$techmap3990\bram_$flatten\r3.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r3.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K at (42,44))                        0.000     3.394
clock uncertainty                                                                                                                                                                                                         0.000     3.394
cell setup time                                                                                                                                                                                                          -0.212     3.182
data required time                                                                                                                                                                                                                  3.182
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                  3.182
data arrival time                                                                                                                                                                                                                  -2.884
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                         0.299


#Path 87
Startpoint: r1.state_out[125].Q[0] (dffre at (40,19) clocked by a0.S4_0.S_0.clk)
Endpoint  : $techmap3974\bram_$flatten\r2.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].ADDR_A1[8] (RS_TDP36K at (7,20) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                     0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     0.894
r1.state_out[125].C[0] (dffre at (40,19))                                                                                                                                                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                            0.154     1.048
r1.state_out[125].Q[0] (dffre at (40,19)) [clock-to-output]                                                                                                                                                              0.000     1.048
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     1.048
| (OPIN:686516 side: (RIGHT,) (40,19,0)0))                                                                                                                                                                               0.000     1.048
| (CHANY:2702749 L1 length:1 (40,19,0)-> (40,19,0))                                                                                                                                                                      0.061     1.109
| (CHANX:2181677 L4 length:4 (40,18,0)-> (37,18,0))                                                                                                                                                                      0.119     1.228
| (CHANY:2684889 L1 length:1 (36,18,0)-> (36,18,0))                                                                                                                                                                      0.061     1.289
| (CHANX:2174673 L4 length:4 (36,17,0)-> (33,17,0))                                                                                                                                                                      0.119     1.408
| (CHANY:2671501 L1 length:1 (33,17,0)-> (33,17,0))                                                                                                                                                                      0.061     1.469
| (CHANX:2167709 L4 length:4 (33,16,0)-> (30,16,0))                                                                                                                                                                      0.119     1.588
| (CHANY:2653641 L1 length:1 (29,16,0)-> (29,16,0))                                                                                                                                                                      0.061     1.649
| (CHANX:2160705 L4 length:4 (29,15,0)-> (26,15,0))                                                                                                                                                                      0.119     1.768
| (CHANY:2635870 L4 length:4 (25,16,0)-> (25,19,0))                                                                                                                                                                      0.119     1.887
| (CHANX:2173941 L4 length:4 (25,17,0)-> (22,17,0))                                                                                                                                                                      0.119     2.006
| (CHANY:2618194 L1 length:1 (21,18,0)-> (21,18,0))                                                                                                                                                                      0.061     2.067
| (CHANX:2180437 L4 length:4 (21,18,0)-> (18,18,0))                                                                                                                                                                      0.119     2.185
| (CHANY:2600466 L1 length:1 (17,19,0)-> (17,19,0))                                                                                                                                                                      0.061     2.246
| (CHANX:2186933 L4 length:4 (17,19,0)-> (14,19,0))                                                                                                                                                                      0.119     2.365
| (CHANY:2582673 L1 length:1 (13,19,0)-> (13,19,0))                                                                                                                                                                      0.061     2.426
| (CHANX:2179929 L4 length:4 (13,18,0)-> (10,18,0))                                                                                                                                                                      0.119     2.545
| (CHANY:2564886 L4 length:4 (9,19,0)-> (9,22,0))                                                                                                                                                                        0.119     2.664
| (CHANX:2206681 L4 length:4 (9,22,0)-> (6,22,0))                                                                                                                                                                        0.119     2.783
| (IPIN:701722 side: (TOP,) (7,22,0)0))                                                                                                                                                                                  0.101     2.884
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     2.884
$techmap3974\bram_$flatten\r2.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].ADDR_A1[8] (RS_TDP36K at (7,20))                       0.000     2.884
data arrival time                                                                                                                                                                                                                  2.884

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        2.500     2.500
clock source latency                                                                                                                                                                                                     0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                   0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                       0.000     3.394
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     3.394
$techmap3974\bram_$flatten\r2.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K at (7,20))                        0.000     3.394
clock uncertainty                                                                                                                                                                                                        0.000     3.394
cell setup time                                                                                                                                                                                                         -0.212     3.182
data required time                                                                                                                                                                                                                 3.182
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                 3.182
data arrival time                                                                                                                                                                                                                 -2.884
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                        0.299


#Path 88
Startpoint: $techmap3916\bram_$flatten\a3.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[0] (RS_TDP36K at (42,38) clocked by a0.S4_0.S_0.clk)
Endpoint  : a3.out_1[152].D[0] (dffre at (40,38) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                     0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     0.894
$techmap3916\bram_$flatten\a3.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K at (42,38))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                                                                                                                        0.293     1.187
$techmap3916\bram_$flatten\a3.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A1[0] (RS_TDP36K at (42,38)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     1.187
| (OPIN:1106569 side: (TOP,) (42,38,0)0))                                                                                                                                                                                0.000     1.187
| (CHANX:2316837 L4 length:4 (42,38,0)-> (39,38,0))                                                                                                                                                                      0.119     1.306
| (CHANY:2695073 L1 length:1 (38,38,0)-> (38,38,0))                                                                                                                                                                      0.061     1.367
| (CHANX:2309833 L4 length:4 (38,37,0)-> (35,37,0))                                                                                                                                                                      0.119     1.486
| (CHANX:2309781 L1 length:1 (35,37,0)-> (35,37,0))                                                                                                                                                                      0.061     1.547
| (CHANY:2677073 L4 length:4 (34,37,0)-> (34,34,0))                                                                                                                                                                      0.119     1.666
| (CHANX:2289485 L1 length:1 (34,34,0)-> (34,34,0))                                                                                                                                                                      0.061     1.727
| (CHANY:2672409 L4 length:4 (33,34,0)-> (33,31,0))                                                                                                                                                                      0.119     1.846
| (CHANX:2269157 L1 length:1 (33,31,0)-> (33,31,0))                                                                                                                                                                      0.061     1.906
| (IPIN:950837 side: (TOP,) (33,31,0)0))                                                                                                                                                                                 0.101     2.007
| (intra 'clb' routing)                                                                                                                                                                                                  0.085     2.092
$abc$1057796$abc$738720$li2199_li2199.in[1] (.names at (33,31))                                                                                                                                                          0.000     2.092
| (primitive '.names' combinational delay)                                                                                                                                                                               0.148     2.240
$abc$1057796$abc$738720$li2199_li2199.out[0] (.names at (33,31))                                                                                                                                                         0.000     2.240
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     2.240
| (OPIN:950808 side: (TOP,) (33,31,0)0))                                                                                                                                                                                 0.000     2.240
| (CHANX:2269184 L4 length:4 (33,31,0)-> (36,31,0))                                                                                                                                                                      0.119     2.359
| (CHANY:2681372 L4 length:4 (35,32,0)-> (35,35,0))                                                                                                                                                                      0.119     2.478
| (CHANX:2296360 L1 length:1 (36,35,0)-> (36,35,0))                                                                                                                                                                      0.061     2.539
| (CHANY:2686080 L4 length:4 (36,36,0)-> (36,39,0))                                                                                                                                                                      0.119     2.658
| (CHANX:2316700 L4 length:4 (37,38,0)-> (40,38,0))                                                                                                                                                                      0.119     2.777
| (IPIN:1105981 side: (TOP,) (40,38,0)0))                                                                                                                                                                                0.101     2.877
| (intra 'clb' routing)                                                                                                                                                                                                  0.184     3.062
a3.out_1[152].D[0] (dffre at (40,38))                                                                                                                                                                                    0.000     3.062
data arrival time                                                                                                                                                                                                                  3.062

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        2.500     2.500
clock source latency                                                                                                                                                                                                     0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                   0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                       0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     3.394
a3.out_1[152].C[0] (dffre at (40,38))                                                                                                                                                                                    0.000     3.394
clock uncertainty                                                                                                                                                                                                        0.000     3.394
cell setup time                                                                                                                                                                                                         -0.032     3.363
data required time                                                                                                                                                                                                                 3.363
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                 3.363
data arrival time                                                                                                                                                                                                                 -3.062
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                        0.301


#Path 89
Startpoint: r6.state_out[17].Q[0] (dffre at (47,45) clocked by a0.S4_0.S_0.clk)
Endpoint  : r7.t3.t1.s0.out[6].D[0] (dffre at (40,45) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing:global net)                                                     0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r6.state_out[17].C[0] (dffre at (47,45))                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r6.state_out[17].Q[0] (dffre at (47,45)) [clock-to-output]                             0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (OPIN:1265249 side: (RIGHT,) (47,45,0)0))                                            0.000     1.048
| (CHANY:2735401 L4 length:4 (47,45,0)-> (47,42,0))                                    0.119     1.167
| (CHANX:2350931 L4 length:4 (47,43,0)-> (44,43,0))                                    0.119     1.286
| (CHANY:2717491 L4 length:4 (43,43,0)-> (43,40,0))                                    0.119     1.405
| (CHANY:2717459 L1 length:1 (43,40,0)-> (43,40,0))                                    0.061     1.466
| (CHANX:2323639 L4 length:4 (43,39,0)-> (40,39,0))                                    0.119     1.585
| (CHANY:2699599 L1 length:1 (39,39,0)-> (39,39,0))                                    0.061     1.646
| (CHANX:2316635 L4 length:4 (39,38,0)-> (36,38,0))                                    0.119     1.765
| (CHANX:2316681 L1 length:1 (37,38,0)-> (37,38,0))                                    0.061     1.826
| (IPIN:1105309 side: (TOP,) (37,38,0)0))                                              0.101     1.926
| (intra 'clb' routing)                                                                0.085     2.012
$abc$1636041$new_new_n15122__.in[5] (.names at (37,38))                                0.000     2.012
| (primitive '.names' combinational delay)                                             0.173     2.184
$abc$1636041$new_new_n15122__.out[0] (.names at (37,38))                               0.000     2.184
| (intra 'clb' routing)                                                                0.000     2.184
| (OPIN:1105292 side: (RIGHT,) (37,38,0)0))                                            0.000     2.184
| (CHANY:2690644 L4 length:4 (37,38,0)-> (37,41,0))                                    0.119     2.303
| (CHANX:2330232 L1 length:1 (38,40,0)-> (38,40,0))                                    0.061     2.364
| (CHANY:2695312 L4 length:4 (38,41,0)-> (38,44,0))                                    0.119     2.483
| (CHANY:2695468 L1 length:1 (38,44,0)-> (38,44,0))                                    0.061     2.544
| (CHANX:2357336 L4 length:4 (39,44,0)-> (42,44,0))                                    0.119     2.663
| (CHANY:2704418 L1 length:1 (40,45,0)-> (40,45,0))                                    0.061     2.724
| (IPIN:1264534 side: (RIGHT,) (40,45,0)0))                                            0.101     2.824
| (intra 'clb' routing)                                                                0.085     2.909
$abc$1057796$abc$738720$li6429_li6429.in[4] (.names at (40,45))                        0.000     2.909
| (primitive '.names' combinational delay)                                             0.152     3.061
$abc$1057796$abc$738720$li6429_li6429.out[0] (.names at (40,45))                       0.000     3.061
| (intra 'clb' routing)                                                                0.000     3.061
r7.t3.t1.s0.out[6].D[0] (dffre at (40,45))                                             0.000     3.061
data arrival time                                                                                3.061

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing:global net)                                                     0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r7.t3.t1.s0.out[6].C[0] (dffre at (40,45))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -3.061
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.302


#Path 90
Startpoint: r4.state_out[4].Q[0] (dffre at (31,34) clocked by a0.S4_0.S_0.clk)
Endpoint  : r5.t3.t3.s0.out[0].D[0] (dffre at (45,34) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing:global net)                                                     0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r4.state_out[4].C[0] (dffre at (31,34))                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r4.state_out[4].Q[0] (dffre at (31,34)) [clock-to-output]                              0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (OPIN:1016803 side: (TOP,) (31,34,0)0))                                              0.000     1.048
| (CHANX:2289318 L4 length:4 (31,34,0)-> (34,34,0))                                    0.119     1.167
| (CHANY:2676869 L4 length:4 (34,34,0)-> (34,31,0))                                    0.119     1.286
| (CHANX:2276070 L4 length:4 (35,32,0)-> (38,32,0))                                    0.119     1.405
| (CHANX:2276270 L4 length:4 (38,32,0)-> (41,32,0))                                    0.119     1.524
| (CHANY:2708090 L1 length:1 (41,33,0)-> (41,33,0))                                    0.061     1.585
| (CHANX:2283274 L4 length:4 (42,33,0)-> (45,33,0))                                    0.119     1.704
| (CHANY:2721498 L1 length:1 (44,34,0)-> (44,34,0))                                    0.061     1.765
| (CHANX:2290218 L4 length:4 (45,34,0)-> (48,34,0))                                    0.119     1.884
| (CHANX:2290362 L1 length:1 (48,34,0)-> (48,34,0))                                    0.061     1.945
| (IPIN:1018946 side: (TOP,) (48,34,0)0))                                              0.101     2.045
| (intra 'clb' routing)                                                                0.085     2.130
$abc$1636041$new_new_n17270__.in[1] (.names at (48,34))                                0.000     2.130
| (primitive '.names' combinational delay)                                             0.173     2.303
$abc$1636041$new_new_n17270__.out[0] (.names at (48,34))                               0.000     2.303
| (intra 'clb' routing)                                                                0.000     2.303
| (OPIN:1018930 side: (RIGHT,) (48,34,0)0))                                            0.000     2.303
| (CHANY:2739289 L1 length:1 (48,34,0)-> (48,34,0))                                    0.061     2.364
| (CHANX:2283473 L4 length:4 (48,33,0)-> (45,33,0))                                    0.119     2.483
| (CHANY:2721550 L4 length:4 (44,34,0)-> (44,37,0))                                    0.119     2.602
| (CHANX:2290178 L1 length:1 (45,34,0)-> (45,34,0))                                    0.061     2.663
| (CHANY:2725953 L1 length:1 (45,34,0)-> (45,34,0))                                    0.061     2.724
| (IPIN:1018675 side: (RIGHT,) (45,34,0)0))                                            0.101     2.824
| (intra 'clb' routing)                                                                0.085     2.909
$abc$1057796$abc$738720$li5837_li5837.in[4] (.names at (45,34))                        0.000     2.909
| (primitive '.names' combinational delay)                                             0.152     3.061
$abc$1057796$abc$738720$li5837_li5837.out[0] (.names at (45,34))                       0.000     3.061
| (intra 'clb' routing)                                                                0.000     3.061
r5.t3.t3.s0.out[0].D[0] (dffre at (45,34))                                             0.000     3.061
data arrival time                                                                                3.061

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing:global net)                                                     0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r5.t3.t3.s0.out[0].C[0] (dffre at (45,34))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -3.061
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.302


#Path 91
Startpoint: r3.state_out[121].Q[0] (dffre at (36,30) clocked by a0.S4_0.S_0.clk)
Endpoint  : r4.t0.t0.s0.out[3].D[0] (dffre at (25,36) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing:global net)                                                     0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r3.state_out[121].C[0] (dffre at (36,30))                                              0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r3.state_out[121].Q[0] (dffre at (36,30)) [clock-to-output]                            0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (OPIN:932519 side: (TOP,) (36,30,0)0))                                               0.000     1.048
| (CHANX:2262616 L4 length:4 (36,30,0)-> (39,30,0))                                    0.119     1.167
| (CHANX:2262722 L1 length:1 (38,30,0)-> (38,30,0))                                    0.061     1.228
| (CHANY:2694662 L4 length:4 (38,31,0)-> (38,34,0))                                    0.119     1.347
| (CHANX:2289790 L1 length:1 (39,34,0)-> (39,34,0))                                    0.061     1.408
| (CHANY:2699370 L4 length:4 (39,35,0)-> (39,38,0))                                    0.119     1.527
| (CHANX:2316653 L4 length:4 (39,38,0)-> (36,38,0))                                    0.119     1.646
| (IPIN:1105835 side: (TOP,) (39,38,0)0))                                              0.101     1.747
| (intra 'clb' routing)                                                                0.085     1.832
$abc$1636041$new_new_n19078__.in[4] (.names at (39,38))                                0.000     1.832
| (primitive '.names' combinational delay)                                             0.173     2.004
$abc$1636041$new_new_n19078__.out[0] (.names at (39,38))                               0.000     2.004
| (intra 'clb' routing)                                                                0.000     2.004
| (OPIN:1105808 side: (TOP,) (39,38,0)0))                                              0.000     2.004
| (CHANX:2316645 L4 length:4 (39,38,0)-> (36,38,0))                                    0.119     2.123
| (CHANY:2681729 L1 length:1 (35,38,0)-> (35,38,0))                                    0.061     2.184
| (CHANX:2309641 L4 length:4 (35,37,0)-> (32,37,0))                                    0.119     2.303
| (CHANY:2663869 L1 length:1 (31,37,0)-> (31,37,0))                                    0.061     2.364
| (CHANX:2302637 L4 length:4 (31,36,0)-> (28,36,0))                                    0.119     2.483
| (CHANY:2646009 L1 length:1 (27,36,0)-> (27,36,0))                                    0.061     2.544
| (CHANX:2295633 L4 length:4 (27,35,0)-> (24,35,0))                                    0.119     2.663
| (CHANY:2637130 L1 length:1 (25,36,0)-> (25,36,0))                                    0.061     2.724
| (IPIN:1063669 side: (RIGHT,) (25,36,0)0))                                            0.101     2.824
| (intra 'clb' routing)                                                                0.085     2.909
$abc$1057796$abc$738720$li5370_li5370.in[4] (.names at (25,36))                        0.000     2.909
| (primitive '.names' combinational delay)                                             0.152     3.061
$abc$1057796$abc$738720$li5370_li5370.out[0] (.names at (25,36))                       0.000     3.061
| (intra 'clb' routing)                                                                0.000     3.061
r4.t0.t0.s0.out[3].D[0] (dffre at (25,36))                                             0.000     3.061
data arrival time                                                                                3.061

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing:global net)                                                     0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r4.t0.t0.s0.out[3].C[0] (dffre at (25,36))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -3.061
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.302


#Path 92
Startpoint: r5.state_out[122].Q[0] (dffre at (37,40) clocked by a0.S4_0.S_0.clk)
Endpoint  : r6.t0.t0.s0.out[7].D[0] (dffre at (51,48) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing:global net)                                                     0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r5.state_out[122].C[0] (dffre at (37,40))                                              0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r5.state_out[122].Q[0] (dffre at (37,40)) [clock-to-output]                            0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (OPIN:1150331 side: (RIGHT,) (37,40,0)0))                                            0.000     1.048
| (CHANY:2690802 L4 length:4 (37,40,0)-> (37,43,0))                                    0.119     1.167
| (CHANX:2343762 L1 length:1 (38,42,0)-> (38,42,0))                                    0.061     1.228
| (CHANY:2695414 L4 length:4 (38,43,0)-> (38,46,0))                                    0.119     1.347
| (CHANY:2695582 L1 length:1 (38,46,0)-> (38,46,0))                                    0.061     1.408
| (CHANX:2370854 L4 length:4 (39,46,0)-> (42,46,0))                                    0.119     1.527
| (CHANY:2709038 L4 length:4 (41,47,0)-> (41,50,0))                                    0.119     1.646
| (CHANY:2709124 L1 length:1 (41,49,0)-> (41,49,0))                                    0.061     1.707
| (CHANX:2391296 L4 length:4 (42,49,0)-> (45,49,0))                                    0.119     1.826
| (CHANY:2726751 L4 length:4 (45,49,0)-> (45,46,0))                                    0.119     1.945
| (IPIN:1350183 side: (RIGHT,) (45,49,0)0))                                            0.101     2.045
| (intra 'clb' routing)                                                                0.085     2.130
$abc$1636041$new_new_n16911__.in[5] (.names at (45,49))                                0.000     2.130
| (primitive '.names' combinational delay)                                             0.152     2.282
$abc$1636041$new_new_n16911__.out[0] (.names at (45,49))                               0.000     2.282
| (intra 'clb' routing)                                                                0.000     2.282
| (OPIN:1350129 side: (TOP,) (45,49,0)0))                                              0.000     2.282
| (CHANX:2391486 L4 length:4 (45,49,0)-> (48,49,0))                                    0.119     2.401
| (CHANX:2391670 L4 length:4 (48,49,0)-> (51,49,0))                                    0.119     2.520
| (CHANY:2753429 L4 length:4 (51,49,0)-> (51,46,0))                                    0.119     2.639
| (CHANX:2385077 L1 length:1 (51,48,0)-> (51,48,0))                                    0.061     2.700
| (IPIN:1332009 side: (TOP,) (51,48,0)0))                                              0.101     2.801
| (intra 'clb' routing)                                                                0.085     2.886
$abc$1057796$abc$738720$li5983_li5983.in[5] (.names at (51,48))                        0.000     2.886
| (primitive '.names' combinational delay)                                             0.173     3.058
$abc$1057796$abc$738720$li5983_li5983.out[0] (.names at (51,48))                       0.000     3.058
| (intra 'clb' routing)                                                                0.000     3.058
r6.t0.t0.s0.out[7].D[0] (dffre at (51,48))                                             0.000     3.058
data arrival time                                                                                3.058

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing:global net)                                                     0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r6.t0.t0.s0.out[7].C[0] (dffre at (51,48))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -3.058
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.305


#Path 93
Startpoint: r1.state_out[123].Q[0] (dffre at (41,20) clocked by a0.S4_0.S_0.clk)
Endpoint  : $techmap3974\bram_$flatten\r2.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].ADDR_A1[6] (RS_TDP36K at (7,20) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                     0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     0.894
r1.state_out[123].C[0] (dffre at (41,20))                                                                                                                                                                                0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                            0.154     1.048
r1.state_out[123].Q[0] (dffre at (41,20)) [clock-to-output]                                                                                                                                                              0.000     1.048
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     1.048
| (OPIN:708309 side: (RIGHT,) (41,20,0)0))                                                                                                                                                                               0.000     1.048
| (CHANY:2707107 L4 length:4 (41,20,0)-> (41,17,0))                                                                                                                                                                      0.119     1.167
| (CHANX:2181729 L4 length:4 (41,18,0)-> (38,18,0))                                                                                                                                                                      0.119     1.286
| (CHANX:2181533 L4 length:4 (38,18,0)-> (35,18,0))                                                                                                                                                                      0.119     1.405
| (CHANY:2676009 L1 length:1 (34,18,0)-> (34,18,0))                                                                                                                                                                      0.061     1.466
| (CHANX:2174529 L4 length:4 (34,17,0)-> (31,17,0))                                                                                                                                                                      0.119     1.585
| (CHANX:2174333 L4 length:4 (31,17,0)-> (28,17,0))                                                                                                                                                                      0.119     1.704
| (CHANY:2644809 L1 length:1 (27,17,0)-> (27,17,0))                                                                                                                                                                      0.061     1.765
| (CHANX:2167329 L4 length:4 (27,16,0)-> (24,16,0))                                                                                                                                                                      0.119     1.884
| (CHANY:2626949 L1 length:1 (23,16,0)-> (23,16,0))                                                                                                                                                                      0.061     1.945
| (CHANX:2160325 L4 length:4 (23,15,0)-> (20,15,0))                                                                                                                                                                      0.119     2.064
| (CHANY:2609186 L4 length:4 (19,16,0)-> (19,19,0))                                                                                                                                                                      0.119     2.182
| (CHANX:2180323 L4 length:4 (19,18,0)-> (16,18,0))                                                                                                                                                                      0.119     2.301
| (CHANX:2180131 L4 length:4 (16,18,0)-> (13,18,0))                                                                                                                                                                      0.119     2.420
| (CHANX:2179939 L4 length:4 (13,18,0)-> (10,18,0))                                                                                                                                                                      0.119     2.539
| (CHANY:2564896 L4 length:4 (9,19,0)-> (9,22,0))                                                                                                                                                                        0.119     2.658
| (CHANX:2199933 L4 length:4 (9,21,0)-> (6,21,0))                                                                                                                                                                        0.119     2.777
| (IPIN:701648 side: (TOP,) (7,21,0)0))                                                                                                                                                                                  0.101     2.878
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     2.878
$techmap3974\bram_$flatten\r2.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].ADDR_A1[6] (RS_TDP36K at (7,20))                       0.000     2.878
data arrival time                                                                                                                                                                                                                  2.878

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        2.500     2.500
clock source latency                                                                                                                                                                                                     0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                   0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                       0.000     3.394
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     3.394
$techmap3974\bram_$flatten\r2.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K at (7,20))                        0.000     3.394
clock uncertainty                                                                                                                                                                                                        0.000     3.394
cell setup time                                                                                                                                                                                                         -0.212     3.182
data required time                                                                                                                                                                                                                 3.182
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                 3.182
data arrival time                                                                                                                                                                                                                 -2.878
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                        0.305


#Path 94
Startpoint: r11.state_out[61].Q[0] (dffre at (57,28) clocked by a0.S4_0.S_0.clk)
Endpoint  : rf.S4_3.S_0.out[3].D[0] (dffre at (54,28) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing:global net)                                                     0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r11.state_out[61].C[0] (dffre at (57,28))                                              0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r11.state_out[61].Q[0] (dffre at (57,28)) [clock-to-output]                            0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (OPIN:887391 side: (RIGHT,) (57,28,0)0))                                             0.000     1.048
| (CHANY:2778953 L1 length:1 (57,28,0)-> (57,28,0))                                    0.061     1.109
| (CHANX:2243521 L4 length:4 (57,27,0)-> (54,27,0))                                    0.119     1.228
| (CHANY:2761182 L4 length:4 (53,28,0)-> (53,31,0))                                    0.119     1.347
| (CHANX:2270273 L4 length:4 (53,31,0)-> (50,31,0))                                    0.119     1.466
| (CHANY:2743557 L1 length:1 (49,31,0)-> (49,31,0))                                    0.061     1.527
| (CHANX:2263269 L4 length:4 (49,30,0)-> (46,30,0))                                    0.119     1.646
| (CHANX:2263081 L4 length:4 (46,30,0)-> (43,30,0))                                    0.119     1.765
| (CHANY:2721107 L4 length:4 (44,30,0)-> (44,27,0))                                    0.119     1.884
| (IPIN:908439 side: (RIGHT,) (44,29,0)0))                                             0.101     1.984
| (intra 'clb' routing)                                                                0.085     2.069
$abc$1636041$new_new_n14163__.in[0] (.names at (44,29))                                0.000     2.069
| (primitive '.names' combinational delay)                                             0.025     2.095
$abc$1636041$new_new_n14163__.out[0] (.names at (44,29))                               0.000     2.095
| (intra 'clb' routing)                                                                0.000     2.095
| (OPIN:908396 side: (RIGHT,) (44,29,0)0))                                             0.000     2.095
| (CHANY:2721023 L4 length:4 (44,29,0)-> (44,26,0))                                    0.119     2.213
| (CHANX:2236182 L4 length:4 (45,26,0)-> (48,26,0))                                    0.119     2.332
| (CHANY:2734398 L1 length:1 (47,27,0)-> (47,27,0))                                    0.061     2.393
| (CHANX:2243142 L4 length:4 (48,27,0)-> (51,27,0))                                    0.119     2.512
| (CHANX:2243342 L4 length:4 (51,27,0)-> (54,27,0))                                    0.119     2.631
| (CHANY:2765594 L1 length:1 (54,28,0)-> (54,28,0))                                    0.061     2.692
| (IPIN:887141 side: (RIGHT,) (54,28,0)0))                                             0.101     2.793
| (intra 'clb' routing)                                                                0.085     2.878
$abc$1057796$abc$738720$li7131_li7131.in[4] (.names at (54,28))                        0.000     2.878
| (primitive '.names' combinational delay)                                             0.173     3.050
$abc$1057796$abc$738720$li7131_li7131.out[0] (.names at (54,28))                       0.000     3.050
| (intra 'clb' routing)                                                                0.000     3.050
rf.S4_3.S_0.out[3].D[0] (dffre at (54,28))                                             0.000     3.050
data arrival time                                                                                3.050

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing:global net)                                                     0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
rf.S4_3.S_0.out[3].C[0] (dffre at (54,28))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -3.050
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.312


#Path 95
Startpoint: r3.state_out[122].Q[0] (dffre at (39,32) clocked by a0.S4_0.S_0.clk)
Endpoint  : r4.t0.t0.s0.out[7].D[0] (dffre at (32,37) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing:global net)                                                     0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r3.state_out[122].C[0] (dffre at (39,32))                                              0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r3.state_out[122].Q[0] (dffre at (39,32)) [clock-to-output]                            0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (OPIN:973206 side: (TOP,) (39,32,0)0))                                               0.000     1.048
| (CHANX:2276121 L4 length:4 (39,32,0)-> (36,32,0))                                    0.119     1.167
| (CHANY:2681357 L1 length:1 (35,32,0)-> (35,32,0))                                    0.061     1.228
| (CHANX:2269117 L4 length:4 (35,31,0)-> (32,31,0))                                    0.119     1.347
| (CHANY:2663497 L1 length:1 (31,31,0)-> (31,31,0))                                    0.061     1.408
| (CHANX:2262113 L4 length:4 (31,30,0)-> (28,30,0))                                    0.119     1.527
| (CHANY:2650172 L4 length:4 (28,31,0)-> (28,34,0))                                    0.119     1.646
| (CHANX:2288927 L4 length:4 (28,34,0)-> (25,34,0))                                    0.119     1.765
| (CHANY:2637078 L4 length:4 (25,35,0)-> (25,38,0))                                    0.119     1.884
| (CHANY:2637246 L1 length:1 (25,38,0)-> (25,38,0))                                    0.061     1.945
| (CHANX:2315905 L1 length:1 (25,38,0)-> (25,38,0))                                    0.061     2.006
| (IPIN:1103283 side: (TOP,) (25,38,0)0))                                              0.101     2.106
| (intra 'clb' routing)                                                                0.085     2.191
$abc$1636041$new_new_n19066__.in[3] (.names at (25,38))                                0.000     2.191
| (primitive '.names' combinational delay)                                             0.152     2.343
$abc$1636041$new_new_n19066__.out[0] (.names at (25,38))                               0.000     2.343
| (intra 'clb' routing)                                                                0.000     2.343
| (OPIN:1103236 side: (TOP,) (25,38,0)0))                                              0.000     2.343
| (CHANX:2315944 L4 length:4 (25,38,0)-> (28,38,0))                                    0.119     2.462
| (CHANY:2650439 L4 length:4 (28,38,0)-> (28,35,0))                                    0.119     2.581
| (CHANX:2302700 L4 length:4 (29,36,0)-> (32,36,0))                                    0.119     2.700
| (CHANY:2668316 L1 length:1 (32,37,0)-> (32,37,0))                                    0.061     2.761
| (IPIN:1083314 side: (RIGHT,) (32,37,0)0))                                            0.101     2.861
| (intra 'clb' routing)                                                                0.085     2.947
$abc$1057796$abc$738720$li5372_li5372.in[2] (.names at (32,37))                        0.000     2.947
| (primitive '.names' combinational delay)                                             0.103     3.049
$abc$1057796$abc$738720$li5372_li5372.out[0] (.names at (32,37))                       0.000     3.049
| (intra 'clb' routing)                                                                0.000     3.049
r4.t0.t0.s0.out[7].D[0] (dffre at (32,37))                                             0.000     3.049
data arrival time                                                                                3.049

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing:global net)                                                     0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r4.t0.t0.s0.out[7].C[0] (dffre at (32,37))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -3.049
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.314


#Path 96
Startpoint: $techmap3917\bram_$flatten\a3.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A2[6] (RS_TDP36K at (42,35) clocked by a0.S4_0.S_0.clk)
Endpoint  : a3.out_1[134].D[0] (dffre at (53,29) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                     0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     0.894
$techmap3917\bram_$flatten\a3.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A2[0] (RS_TDP36K at (42,35))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                                                                                                                        0.051     0.945
$techmap3917\bram_$flatten\a3.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a3.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].RDATA_A2[6] (RS_TDP36K at (42,35)) [clock-to-output]     0.000     0.945
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     0.945
| (OPIN:1040419 side: (TOP,) (42,36,0)0))                                                                                                                                                                                0.000     0.945
| (CHANX:2303489 L1 length:1 (42,36,0)-> (42,36,0))                                                                                                                                                                      0.061     1.006
| (CHANY:2708133 L4 length:4 (41,36,0)-> (41,33,0))                                                                                                                                                                      0.119     1.125
| (CHANY:2708007 L4 length:4 (41,34,0)-> (41,31,0))                                                                                                                                                                      0.119     1.244
| (CHANX:2269519 L4 length:4 (41,31,0)-> (38,31,0))                                                                                                                                                                      0.119     1.363
| (IPIN:951590 side: (TOP,) (39,31,0)0))                                                                                                                                                                                 0.101     1.463
| (intra 'clb' routing)                                                                                                                                                                                                  0.085     1.549
$abc$1057796$abc$738720$li2181_li2181.in[1] (.names at (39,31))                                                                                                                                                          0.000     1.549
| (primitive '.names' combinational delay)                                                                                                                                                                               0.218     1.767
$abc$1057796$abc$738720$li2181_li2181.out[0] (.names at (39,31))                                                                                                                                                         0.000     1.767
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     1.767
| (OPIN:951578 side: (RIGHT,) (39,31,0)0))                                                                                                                                                                               0.000     1.767
| (CHANY:2699078 L1 length:1 (39,31,0)-> (39,31,0))                                                                                                                                                                      0.061     1.828
| (CHANX:2269630 L4 length:4 (40,31,0)-> (43,31,0))                                                                                                                                                                      0.119     1.946
| (CHANY:2712247 L4 length:4 (42,31,0)-> (42,28,0))                                                                                                                                                                      0.119     2.065
| (CHANX:2242808 L4 length:4 (43,27,0)-> (46,27,0))                                                                                                                                                                      0.119     2.184
| (CHANY:2730032 L1 length:1 (46,28,0)-> (46,28,0))                                                                                                                                                                      0.061     2.245
| (CHANX:2249812 L4 length:4 (47,28,0)-> (50,28,0))                                                                                                                                                                      0.119     2.364
| (CHANY:2743416 L1 length:1 (49,29,0)-> (49,29,0))                                                                                                                                                                      0.061     2.425
| (CHANX:2256780 L4 length:4 (50,29,0)-> (53,29,0))                                                                                                                                                                      0.119     2.544
| (CHANX:2256928 L1 length:1 (53,29,0)-> (53,29,0))                                                                                                                                                                      0.061     2.605
| (CHANY:2761215 L1 length:1 (53,29,0)-> (53,29,0))                                                                                                                                                                      0.061     2.666
| (IPIN:910754 side: (RIGHT,) (53,29,0)0))                                                                                                                                                                               0.101     2.767
| (intra 'clb' routing)                                                                                                                                                                                                  0.282     3.049
a3.out_1[134].D[0] (dffre at (53,29))                                                                                                                                                                                   -0.000     3.049
data arrival time                                                                                                                                                                                                                  3.049

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        2.500     2.500
clock source latency                                                                                                                                                                                                     0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                   0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                       0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     3.394
a3.out_1[134].C[0] (dffre at (53,29))                                                                                                                                                                                    0.000     3.394
clock uncertainty                                                                                                                                                                                                        0.000     3.394
cell setup time                                                                                                                                                                                                         -0.032     3.363
data required time                                                                                                                                                                                                                 3.363
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                 3.363
data arrival time                                                                                                                                                                                                                 -3.049
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                        0.314


#Path 97
Startpoint: a5.out_1[38].Q[0] (dffre at (64,47) clocked by a0.S4_0.S_0.clk)
Endpoint  : $techmap3921\bram_$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].ADDR_A1[9] (RS_TDP36K at (55,47) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                    0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                              0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                  0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                      0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                 0.000     0.894
a5.out_1[38].C[0] (dffre at (64,47))                                                                                                                                                                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                           0.154     1.048
a5.out_1[38].Q[0] (dffre at (64,47)) [clock-to-output]                                                                                                                                                                  0.000     1.048
| (intra 'clb' routing)                                                                                                                                                                                                 0.000     1.048
| (OPIN:1311869 side: (RIGHT,) (64,47,0)0))                                                                                                                                                                             0.000     1.048
| (CHANY:2811133 L4 length:4 (64,47,0)-> (64,44,0))                                                                                                                                                                     0.119     1.167
| (CHANX:2352173 L1 length:1 (64,43,0)-> (64,43,0))                                                                                                                                                                     0.061     1.228
| (CHANY:2806425 L4 length:4 (63,43,0)-> (63,40,0))                                                                                                                                                                     0.119     1.347
| (CHANY:2806467 L1 length:1 (63,41,0)-> (63,41,0))                                                                                                                                                                     0.061     1.408
| (CHANX:2331687 L4 length:4 (63,40,0)-> (60,40,0))                                                                                                                                                                     0.119     1.527
| (CHANY:2788607 L1 length:1 (59,40,0)-> (59,40,0))                                                                                                                                                                     0.061     1.588
| (CHANX:2324683 L4 length:4 (59,39,0)-> (56,39,0))                                                                                                                                                                     0.119     1.707
| (CHANY:2770747 L1 length:1 (55,39,0)-> (55,39,0))                                                                                                                                                                     0.061     1.768
| (CHANX:2317679 L4 length:4 (55,38,0)-> (52,38,0))                                                                                                                                                                     0.119     1.887
| (CHANY:2761860 L1 length:1 (53,39,0)-> (53,39,0))                                                                                                                                                                     0.061     1.948
| (IPIN:1133441 side: (RIGHT,) (53,39,0)0))                                                                                                                                                                             0.101     2.048
| (intra 'clb' routing)                                                                                                                                                                                                 0.085     2.133
a6.S4_0.S_2.in[6].in[2] (.names at (53,39))                                                                                                                                                                             0.000     2.133
| (primitive '.names' combinational delay)                                                                                                                                                                              0.148     2.281
a6.S4_0.S_2.in[6].out[0] (.names at (53,39))                                                                                                                                                                            0.000     2.281
| (intra 'clb' routing)                                                                                                                                                                                                 0.000     2.281
| (OPIN:1133390 side: (RIGHT,) (53,39,0)0))                                                                                                                                                                             0.000     2.281
| (CHANY:2761892 L4 length:4 (53,39,0)-> (53,42,0))                                                                                                                                                                     0.119     2.400
| (CHANY:2762088 L4 length:4 (53,42,0)-> (53,45,0))                                                                                                                                                                     0.119     2.519
| (CHANX:2365020 L1 length:1 (54,45,0)-> (54,45,0))                                                                                                                                                                     0.061     2.580
| (CHANY:2766796 L4 length:4 (54,46,0)-> (54,49,0))                                                                                                                                                                     0.119     2.699
| (CHANX:2392088 L1 length:1 (55,49,0)-> (55,49,0))                                                                                                                                                                     0.061     2.760
| (IPIN:1309528 side: (TOP,) (55,49,0)0))                                                                                                                                                                               0.101     2.861
| (intra 'bram' routing)                                                                                                                                                                                                0.000     2.861
$techmap3921\bram_$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].ADDR_A1[9] (RS_TDP36K at (55,47))                       0.000     2.861
data arrival time                                                                                                                                                                                                                 2.861

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                    0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                  0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                      0.000     3.394
| (intra 'bram' routing)                                                                                                                                                                                                0.000     3.394
$techmap3921\bram_$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K at (55,47))                        0.000     3.394
clock uncertainty                                                                                                                                                                                                       0.000     3.394
cell setup time                                                                                                                                                                                                        -0.212     3.182
data required time                                                                                                                                                                                                                3.182
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                3.182
data arrival time                                                                                                                                                                                                                -2.861
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                       0.322


#Path 98
Startpoint: r7.state_out[13].Q[0] (dffre at (52,41) clocked by a0.S4_0.S_0.clk)
Endpoint  : r8.t3.t2.s0.out[3].D[0] (dffre at (69,49) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing:global net)                                                     0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r7.state_out[13].C[0] (dffre at (52,41))                                               0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r7.state_out[13].Q[0] (dffre at (52,41)) [clock-to-output]                             0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (OPIN:1175764 side: (RIGHT,) (52,41,0)0))                                            0.000     1.048
| (CHANY:2757526 L1 length:1 (52,41,0)-> (52,41,0))                                    0.061     1.109
| (CHANX:2337998 L4 length:4 (53,41,0)-> (56,41,0))                                    0.119     1.228
| (CHANY:2766500 L1 length:1 (54,42,0)-> (54,42,0))                                    0.061     1.289
| (CHANX:2344864 L4 length:4 (55,42,0)-> (58,42,0))                                    0.119     1.408
| (CHANX:2345052 L4 length:4 (58,42,0)-> (61,42,0))                                    0.119     1.527
| (CHANY:2797708 L1 length:1 (61,43,0)-> (61,43,0))                                    0.061     1.588
| (CHANX:2352056 L4 length:4 (62,43,0)-> (65,43,0))                                    0.119     1.707
| (CHANX:2352162 L1 length:1 (64,43,0)-> (64,43,0))                                    0.061     1.768
| (CHANY:2811142 L4 length:4 (64,44,0)-> (64,47,0))                                    0.119     1.887
| (CHANY:2811276 L4 length:4 (64,46,0)-> (64,49,0))                                    0.119     2.006
| (CHANY:2811424 L1 length:1 (64,49,0)-> (64,49,0))                                    0.061     2.067
| (CHANX:2392772 L4 length:4 (65,49,0)-> (68,49,0))                                    0.119     2.185
| (IPIN:1352737 side: (TOP,) (68,49,0)0))                                              0.101     2.286
| (intra 'clb' routing)                                                                0.085     2.371
$abc$1636041$new_new_n12584__.in[0] (.names at (68,49))                                0.000     2.371
| (primitive '.names' combinational delay)                                             0.152     2.523
$abc$1636041$new_new_n12584__.out[0] (.names at (68,49))                               0.000     2.523
| (intra 'clb' routing)                                                                0.000     2.523
| (OPIN:1352702 side: (TOP,) (68,49,0)0))                                              0.000     2.523
| (CHANX:2392970 L4 length:4 (68,49,0)-> (71,49,0))                                    0.119     2.642
| (CHANY:2833657 L1 length:1 (69,49,0)-> (69,49,0))                                    0.061     2.703
| (IPIN:1352899 side: (RIGHT,) (69,49,0)0))                                            0.101     2.804
| (intra 'clb' routing)                                                                0.085     2.889
$abc$1057796$abc$738720$li6741_li6741.in[4] (.names at (69,49))                        0.000     2.889
| (primitive '.names' combinational delay)                                             0.152     3.040
$abc$1057796$abc$738720$li6741_li6741.out[0] (.names at (69,49))                       0.000     3.040
| (intra 'clb' routing)                                                                0.000     3.040
r8.t3.t2.s0.out[3].D[0] (dffre at (69,49))                                             0.000     3.040
data arrival time                                                                                3.040

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing:global net)                                                     0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r8.t3.t2.s0.out[3].C[0] (dffre at (69,49))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -3.040
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.322


#Path 99
Startpoint: r7.state_out[115].Q[0] (dffre at (57,47) clocked by a0.S4_0.S_0.clk)
Endpoint  : r8.t0.t1.s0.out[6].D[0] (dffre at (51,36) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.894     0.894
| (inter-block routing:global net)                                                     0.000     0.894
| (intra 'clb' routing)                                                                0.000     0.894
r7.state_out[115].C[0] (dffre at (57,47))                                              0.000     0.894
| (primitive 'dffre' Tcq_max)                                                          0.154     1.048
r7.state_out[115].Q[0] (dffre at (57,47)) [clock-to-output]                            0.000     1.048
| (intra 'clb' routing)                                                                0.000     1.048
| (OPIN:1309859 side: (RIGHT,) (57,47,0)0))                                            0.000     1.048
| (CHANY:2780163 L1 length:1 (57,47,0)-> (57,47,0))                                    0.061     1.109
| (CHANX:2371815 L4 length:4 (57,46,0)-> (54,46,0))                                    0.119     1.228
| (CHANX:2371631 L4 length:4 (54,46,0)-> (51,46,0))                                    0.119     1.347
| (CHANX:2371591 L1 length:1 (51,46,0)-> (51,46,0))                                    0.061     1.408
| (CHANY:2748799 L4 length:4 (50,46,0)-> (50,43,0))                                    0.119     1.527
| (CHANY:2748599 L4 length:4 (50,43,0)-> (50,40,0))                                    0.119     1.646
| (CHANX:2331007 L1 length:1 (50,40,0)-> (50,40,0))                                    0.061     1.707
| (CHANY:2743975 L4 length:4 (49,40,0)-> (49,37,0))                                    0.119     1.826
| (CHANX:2310543 L4 length:4 (49,37,0)-> (46,37,0))                                    0.119     1.945
| (IPIN:1085266 side: (TOP,) (48,37,0)0))                                              0.101     2.045
| (intra 'clb' routing)                                                                0.085     2.130
$abc$1636041$new_new_n14877__.in[4] (.names at (48,37))                                0.000     2.130
| (primitive '.names' combinational delay)                                             0.090     2.221
$abc$1636041$new_new_n14877__.out[0] (.names at (48,37))                               0.000     2.221
| (intra 'clb' routing)                                                                0.000     2.221
| (OPIN:1085241 side: (RIGHT,) (48,37,0)0))                                            0.000     2.221
| (CHANY:2739339 L4 length:4 (48,37,0)-> (48,34,0))                                    0.119     2.340
| (CHANX:2297113 L1 length:1 (48,35,0)-> (48,35,0))                                    0.061     2.401
| (CHANY:2734966 L1 length:1 (47,36,0)-> (47,36,0))                                    0.061     2.462
| (CHANX:2303918 L4 length:4 (48,36,0)-> (51,36,0))                                    0.119     2.580
| (CHANX:2304070 L1 length:1 (51,36,0)-> (51,36,0))                                    0.061     2.641
| (CHANY:2752773 L1 length:1 (51,36,0)-> (51,36,0))                                    0.061     2.702
| (IPIN:1066837 side: (RIGHT,) (51,36,0)0))                                            0.101     2.803
| (intra 'clb' routing)                                                                0.085     2.888
$abc$1057796$abc$738720$li6605_li6605.in[4] (.names at (51,36))                        0.000     2.888
| (primitive '.names' combinational delay)                                             0.152     3.040
$abc$1057796$abc$738720$li6605_li6605.out[0] (.names at (51,36))                       0.000     3.040
| (intra 'clb' routing)                                                                0.000     3.040
r8.t0.t1.s0.out[6].D[0] (dffre at (51,36))                                             0.000     3.040
data arrival time                                                                                3.040

clock a0.S4_0.S_0.clk (rise edge)                                                      2.500     2.500
clock source latency                                                                   0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing:global net)                                                     0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
r8.t0.t1.s0.out[6].C[0] (dffre at (51,36))                                             0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -3.040
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.323


#Path 100
Startpoint: r1.state_out[90].Q[0] (dffre at (40,15) clocked by a0.S4_0.S_0.clk)
Endpoint  : $techmap3978\bram_$flatten\r2.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].ADDR_A2[5] (RS_TDP36K at (7,23) clocked by a0.S4_0.S_0.clk)
Path Type : setup

Point                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                     0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                   0.894     0.894
| (inter-block routing:global net)                                                                                                                                                                                       0.000     0.894
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     0.894
r1.state_out[90].C[0] (dffre at (40,15))                                                                                                                                                                                 0.000     0.894
| (primitive 'dffre' Tcq_max)                                                                                                                                                                                            0.154     1.048
r1.state_out[90].Q[0] (dffre at (40,15)) [clock-to-output]                                                                                                                                                               0.000     1.048
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     1.048
| (OPIN:601453 side: (TOP,) (40,15,0)0))                                                                                                                                                                                 0.000     1.048
| (CHANX:2161415 L4 length:4 (40,15,0)-> (37,15,0))                                                                                                                                                                      0.119     1.167
| (CHANX:2161231 L4 length:4 (37,15,0)-> (34,15,0))                                                                                                                                                                      0.119     1.286
| (CHANY:2671351 L1 length:1 (33,15,0)-> (33,15,0))                                                                                                                                                                      0.061     1.347
| (CHANX:2154227 L4 length:4 (33,14,0)-> (30,14,0))                                                                                                                                                                      0.119     1.466
| (CHANY:2653616 L4 length:4 (29,15,0)-> (29,18,0))                                                                                                                                                                      0.119     1.585
| (CHANX:2180979 L4 length:4 (29,18,0)-> (26,18,0))                                                                                                                                                                      0.119     1.704
| (CHANY:2640498 L1 length:1 (26,19,0)-> (26,19,0))                                                                                                                                                                      0.061     1.765
| (CHANX:2187509 L4 length:4 (26,19,0)-> (23,19,0))                                                                                                                                                                      0.119     1.884
| (CHANY:2622770 L1 length:1 (22,20,0)-> (22,20,0))                                                                                                                                                                      0.061     1.945
| (CHANX:2194005 L4 length:4 (22,20,0)-> (19,20,0))                                                                                                                                                                      0.119     2.064
| (CHANY:2605042 L1 length:1 (18,21,0)-> (18,21,0))                                                                                                                                                                      0.061     2.124
| (CHANX:2200501 L4 length:4 (18,21,0)-> (15,21,0))                                                                                                                                                                      0.119     2.243
| (CHANY:2587314 L1 length:1 (14,22,0)-> (14,22,0))                                                                                                                                                                      0.061     2.304
| (CHANX:2206997 L4 length:4 (14,22,0)-> (11,22,0))                                                                                                                                                                      0.119     2.423
| (CHANY:2569586 L1 length:1 (10,23,0)-> (10,23,0))                                                                                                                                                                      0.061     2.484
| (CHANX:2213493 L4 length:4 (10,23,0)-> (7,23,0))                                                                                                                                                                       0.119     2.603
| (CHANY:2551793 L1 length:1 (6,23,0)-> (6,23,0))                                                                                                                                                                        0.061     2.664
| (CHANX:2206738 L1 length:1 (7,22,0)-> (7,22,0))                                                                                                                                                                        0.061     2.725
| (CHANY:2556246 L4 length:4 (7,23,0)-> (7,26,0))                                                                                                                                                                        0.119     2.844
| (IPIN:767980 side: (RIGHT,) (7,24,0)0))                                                                                                                                                                                0.101     2.945
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     2.945
$techmap3978\bram_$flatten\r2.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].ADDR_A2[5] (RS_TDP36K at (7,23))                      -0.000     2.945
data arrival time                                                                                                                                                                                                                  2.945

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        2.500     2.500
clock source latency                                                                                                                                                                                                     0.000     2.500
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                   0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                       0.000     3.394
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     3.394
$techmap3978\bram_$flatten\r2.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r2.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].CLK_A2[0] (RS_TDP36K at (7,23))                        0.000     3.394
clock uncertainty                                                                                                                                                                                                        0.000     3.394
cell setup time                                                                                                                                                                                                         -0.125     3.269
data required time                                                                                                                                                                                                                 3.269
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                 3.269
data arrival time                                                                                                                                                                                                                 -2.945
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                        0.324


#End of timing report
