# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab0_counter1.srcs/sim_1/new/counter_modern.v" \
"../../../../lab0_counter1.srcs/sim_1/new/counter_schematic.v" \
"../../../../lab0_counter1.srcs/sim_1/new/countermodern_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
