
# ECE 2300 Section 2: Verilog Combinational Gate-Level Design

This is the GitHub repo that goes along with the discussion section handout located here:

 - https://cornell-ece2300.github.io/ece2300-docs/ece2300-sec02-verilog-gl
