// Seed: 2957529305
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_5;
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  supply1 id_2;
  assign id_1 = 1 != -1'h0;
  always_latch if (id_1 ^ id_1) @(posedge id_2) id_1 <= -1;
  tri0 id_3, id_4, id_5;
  localparam id_6 = -1 - 1;
  assign id_5 = 1;
  wire id_7;
  id_8(
      .id_0(-1'b0 - id_3)
  );
  wire id_9;
  assign id_6 = -1;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_2,
      id_9
  );
  wire id_10, id_11, id_12, id_13;
  assign id_4 = 1;
  wire id_14, id_15, id_16;
  assign id_9 = id_7;
  wire id_17;
endmodule
