// Seed: 2039008910
module module_0 (
    input id_0,
    input logic id_1,
    input id_2,
    output id_3,
    output id_4,
    output logic id_5,
    input reg id_6,
    output id_7,
    input id_8,
    output logic id_9,
    input id_10,
    output reg id_11,
    output id_12,
    output id_13,
    input logic id_14,
    output id_15
);
  assign #(1, id_0) id_9 = (1 || 1);
  always @("" or posedge 1)
    if (id_2) id_13[1==1] = id_0;
    else id_11 <= id_6;
  logic id_16;
endmodule
