<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\Philip\Desktop\WalterSOC\WalterSOC\targets\GOWIN\Walter\impl\gwsynthesis\Walter.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\Philip\Desktop\WalterSOC\WalterSOC\targets\GOWIN\Walter\src\nano_20k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\Philip\Desktop\WalterSOC\WalterSOC\targets\GOWIN\Walter\src\nano_20k.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.11 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Jun 17 08:33:57 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>586</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>334</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>I_clk</td>
<td>Base</td>
<td>37.040</td>
<td>26.998
<td>0.000</td>
<td>18.520</td>
<td></td>
<td></td>
<td>I_clk </td>
</tr>
<tr>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>41.670</td>
<td>23.998
<td>0.000</td>
<td>20.835</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>PLL/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>PLL/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>41.670</td>
<td>23.998
<td>0.000</td>
<td>20.835</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>PLL/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>PLL/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>83.340</td>
<td>11.999
<td>0.000</td>
<td>41.670</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>PLL/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>PLL/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>125.010</td>
<td>7.999
<td>0.000</td>
<td>62.505</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>PLL/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>DVI/rgb2dvi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>8.334</td>
<td>119.990
<td>0.000</td>
<td>4.167</td>
<td>PLL/rpll_inst/CLKOUT</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>DVI/rgb2dvi_inst/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>DVI/rgb2dvi_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>8.334</td>
<td>119.990
<td>0.000</td>
<td>4.167</td>
<td>PLL/rpll_inst/CLKOUT</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>DVI/rgb2dvi_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>DVI/rgb2dvi_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>16.668</td>
<td>59.995
<td>0.000</td>
<td>8.334</td>
<td>PLL/rpll_inst/CLKOUT</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>DVI/rgb2dvi_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>DVI/rgb2dvi_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>25.002</td>
<td>39.997
<td>0.000</td>
<td>12.501</td>
<td>PLL/rpll_inst/CLKOUT</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>DVI/rgb2dvi_inst/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>23.998(MHz)</td>
<td>124.636(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of I_clk!</h4>
<h4>No timing paths to get frequency of PLL/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of PLL/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of PLL/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of DVI/rgb2dvi_inst/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of DVI/rgb2dvi_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of DVI/rgb2dvi_inst/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of DVI/rgb2dvi_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>I_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLL/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLL/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLL/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLL/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLL/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLL/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>DVI/rgb2dvi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>DVI/rgb2dvi_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>DVI/rgb2dvi_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>DVI/rgb2dvi_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>DVI/rgb2dvi_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>DVI/rgb2dvi_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>DVI/rgb2dvi_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>DVI/rgb2dvi_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>33.647</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/Q</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_4_s0/D</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.670</td>
<td>0.000</td>
<td>7.988</td>
</tr>
<tr>
<td>2</td>
<td>33.670</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/Q</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_4_s0/D</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.670</td>
<td>0.000</td>
<td>7.965</td>
</tr>
<tr>
<td>3</td>
<td>33.670</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/Q</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_4_s0/D</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.670</td>
<td>0.000</td>
<td>7.965</td>
</tr>
<tr>
<td>4</td>
<td>34.034</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/Q</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_3_s0/D</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.670</td>
<td>0.000</td>
<td>7.601</td>
</tr>
<tr>
<td>5</td>
<td>34.332</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/Q</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_1_s0/D</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.670</td>
<td>0.000</td>
<td>7.303</td>
</tr>
<tr>
<td>6</td>
<td>34.391</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/Q</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_3_s0/D</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.670</td>
<td>0.000</td>
<td>7.244</td>
</tr>
<tr>
<td>7</td>
<td>34.467</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/Q</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0/D</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.670</td>
<td>0.000</td>
<td>7.168</td>
</tr>
<tr>
<td>8</td>
<td>34.566</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/Q</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_3_s0/D</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.670</td>
<td>0.000</td>
<td>7.069</td>
</tr>
<tr>
<td>9</td>
<td>34.613</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/Q</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_2_s0/D</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.670</td>
<td>0.000</td>
<td>7.022</td>
</tr>
<tr>
<td>10</td>
<td>34.650</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/Q</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0/D</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.670</td>
<td>0.000</td>
<td>6.985</td>
</tr>
<tr>
<td>11</td>
<td>34.667</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/Q</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/dout_0_s0/D</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.670</td>
<td>0.000</td>
<td>6.968</td>
</tr>
<tr>
<td>12</td>
<td>34.716</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/Q</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/dout_0_s0/D</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.670</td>
<td>0.000</td>
<td>6.919</td>
</tr>
<tr>
<td>13</td>
<td>34.720</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/Q</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/dout_3_s0/D</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.670</td>
<td>0.000</td>
<td>6.915</td>
</tr>
<tr>
<td>14</td>
<td>34.743</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/Q</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_2_s0/D</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.670</td>
<td>0.000</td>
<td>6.892</td>
</tr>
<tr>
<td>15</td>
<td>34.746</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/Q</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0/D</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.670</td>
<td>0.000</td>
<td>6.889</td>
</tr>
<tr>
<td>16</td>
<td>34.746</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/Q</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0/D</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.670</td>
<td>0.000</td>
<td>6.889</td>
</tr>
<tr>
<td>17</td>
<td>34.746</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/Q</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/dout_5_s0/D</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.670</td>
<td>0.000</td>
<td>6.889</td>
</tr>
<tr>
<td>18</td>
<td>34.746</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/Q</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0/D</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.670</td>
<td>0.000</td>
<td>6.889</td>
</tr>
<tr>
<td>19</td>
<td>34.754</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/Q</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/dout_3_s0/D</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.670</td>
<td>0.000</td>
<td>6.881</td>
</tr>
<tr>
<td>20</td>
<td>34.770</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/Q</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/dout_5_s0/D</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.670</td>
<td>0.000</td>
<td>6.865</td>
</tr>
<tr>
<td>21</td>
<td>34.770</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/Q</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/dout_6_s0/D</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.670</td>
<td>0.000</td>
<td>6.865</td>
</tr>
<tr>
<td>22</td>
<td>34.812</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/Q</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/dout_9_s0/D</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.670</td>
<td>0.000</td>
<td>6.823</td>
</tr>
<tr>
<td>23</td>
<td>34.828</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/Q</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/dout_6_s0/D</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.670</td>
<td>0.000</td>
<td>6.807</td>
</tr>
<tr>
<td>24</td>
<td>34.842</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/Q</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/dout_5_s0/D</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.670</td>
<td>0.000</td>
<td>6.793</td>
</tr>
<tr>
<td>25</td>
<td>34.883</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/Q</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_1_s0/D</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.670</td>
<td>0.000</td>
<td>6.752</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.358</td>
<td>out/renderer/character_number_2_s0/Q</td>
<td>out/renderer/buffer/memory_memory_0_0_s/AD[5]</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.476</td>
</tr>
<tr>
<td>2</td>
<td>0.360</td>
<td>out/renderer/character_number_1_s0/Q</td>
<td>out/renderer/buffer/memory_memory_0_0_s/AD[4]</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.478</td>
</tr>
<tr>
<td>3</td>
<td>0.425</td>
<td>out/renderer/line_number_3_s0/Q</td>
<td>out/renderer/line_number_3_s0/D</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>4</td>
<td>0.425</td>
<td>out/generator/y_reg_8_s0/Q</td>
<td>out/generator/y_reg_8_s0/D</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>5</td>
<td>0.425</td>
<td>out/generator/y_reg_12_s0/Q</td>
<td>out/generator/y_reg_12_s0/D</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>6</td>
<td>0.425</td>
<td>out/generator/y_reg_14_s0/Q</td>
<td>out/generator/y_reg_14_s0/D</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>7</td>
<td>0.425</td>
<td>out/generator/x_reg_0_s0/Q</td>
<td>out/generator/x_reg_0_s0/D</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>8</td>
<td>0.425</td>
<td>out/generator/x_reg_8_s0/Q</td>
<td>out/generator/x_reg_8_s0/D</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>9</td>
<td>0.427</td>
<td>out/renderer/character_number_0_s0/Q</td>
<td>out/renderer/character_number_0_s0/D</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>10</td>
<td>0.427</td>
<td>out/renderer/font_y_2_s0/Q</td>
<td>out/renderer/font_y_2_s0/D</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>11</td>
<td>0.427</td>
<td>out/generator/y_reg_2_s0/Q</td>
<td>out/generator/y_reg_2_s0/D</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>12</td>
<td>0.427</td>
<td>out/generator/y_reg_6_s0/Q</td>
<td>out/generator/y_reg_6_s0/D</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>13</td>
<td>0.427</td>
<td>out/generator/x_reg_2_s0/Q</td>
<td>out/generator/x_reg_2_s0/D</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>14</td>
<td>0.427</td>
<td>out/generator/x_reg_12_s0/Q</td>
<td>out/generator/x_reg_12_s0/D</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>15</td>
<td>0.427</td>
<td>out/generator/x_reg_14_s0/Q</td>
<td>out/generator/x_reg_14_s0/D</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>16</td>
<td>0.428</td>
<td>out/renderer/line_number_0_s0/Q</td>
<td>out/renderer/line_number_0_s0/D</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>17</td>
<td>0.428</td>
<td>out/renderer/line_number_1_s0/Q</td>
<td>out/renderer/line_number_1_s0/D</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>18</td>
<td>0.428</td>
<td>out/generator/x_reg_6_s0/Q</td>
<td>out/generator/x_reg_6_s0/D</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>19</td>
<td>0.429</td>
<td>out/renderer/font_y_0_s2/Q</td>
<td>out/renderer/font_y_0_s2/D</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.440</td>
</tr>
<tr>
<td>20</td>
<td>0.429</td>
<td>out/renderer/font_x_0_s0/Q</td>
<td>out/renderer/font_x_0_s0/D</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.440</td>
</tr>
<tr>
<td>21</td>
<td>0.446</td>
<td>out/generator/de_s0/Q</td>
<td>out/renderer/font_x_2_s0/CE</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.457</td>
</tr>
<tr>
<td>22</td>
<td>0.448</td>
<td>out/generator/x_reg_15_s0/Q</td>
<td>out/generator/de_s0/RESET</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.459</td>
</tr>
<tr>
<td>23</td>
<td>0.449</td>
<td>out/renderer/buffer/memory_memory_0_0_s/DO[6]</td>
<td>out/renderer/font/memory_memory_0_0_s/AD[12]</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.567</td>
</tr>
<tr>
<td>24</td>
<td>0.449</td>
<td>out/renderer/buffer/memory_memory_0_0_s/DO[5]</td>
<td>out/renderer/font/memory_memory_0_0_s/AD[11]</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.567</td>
</tr>
<tr>
<td>25</td>
<td>0.449</td>
<td>out/renderer/buffer/memory_memory_0_0_s/DO[4]</td>
<td>out/renderer/font/memory_memory_0_0_s/AD[10]</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.567</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>19.758</td>
<td>20.758</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>out/out_de_s0</td>
</tr>
<tr>
<td>2</td>
<td>19.758</td>
<td>20.758</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>out/generator/vsync_s0</td>
</tr>
<tr>
<td>3</td>
<td>19.758</td>
<td>20.758</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>out/generator/x_reg_15_s0</td>
</tr>
<tr>
<td>4</td>
<td>19.758</td>
<td>20.758</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>out/generator/x_reg_7_s0</td>
</tr>
<tr>
<td>5</td>
<td>19.758</td>
<td>20.758</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>out/generator/y_reg_7_s0</td>
</tr>
<tr>
<td>6</td>
<td>19.758</td>
<td>20.758</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0</td>
</tr>
<tr>
<td>7</td>
<td>19.758</td>
<td>20.758</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/c1_d_s0</td>
</tr>
<tr>
<td>8</td>
<td>19.758</td>
<td>20.758</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>out/generator/y_reg_8_s0</td>
</tr>
<tr>
<td>9</td>
<td>19.758</td>
<td>20.758</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/de_d_s0</td>
</tr>
<tr>
<td>10</td>
<td>19.758</td>
<td>20.758</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.647</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.150</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.797</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.162</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/CLK</td>
</tr>
<tr>
<td>2.394</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>87</td>
<td>R27C33[0][A]</td>
<td style=" font-weight:bold;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/Q</td>
</tr>
<tr>
<td>3.592</td>
<td>1.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C35[1][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n658_s3/I0</td>
</tr>
<tr>
<td>4.109</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R31C35[1][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n658_s3/F</td>
</tr>
<tr>
<td>4.681</td>
<td>0.572</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C34[0][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n605_s3/I0</td>
</tr>
<tr>
<td>5.236</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C34[0][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n605_s3/F</td>
</tr>
<tr>
<td>5.653</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C33[1][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s18/I2</td>
</tr>
<tr>
<td>6.106</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R31C33[1][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s18/F</td>
</tr>
<tr>
<td>6.273</td>
<td>0.166</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C33[2][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s15/I2</td>
</tr>
<tr>
<td>6.644</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R31C33[2][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s15/F</td>
</tr>
<tr>
<td>7.054</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C31[1][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n237_s5/I1</td>
</tr>
<tr>
<td>7.425</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C31[1][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n237_s5/COUT</td>
</tr>
<tr>
<td>7.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C31[1][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n236_s4/CIN</td>
</tr>
<tr>
<td>7.895</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C31[1][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n236_s4/SUM</td>
</tr>
<tr>
<td>8.308</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C29[3][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n578_s5/I3</td>
</tr>
<tr>
<td>8.857</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C29[3][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n578_s5/F</td>
</tr>
<tr>
<td>8.859</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C29[3][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n578_s3/I0</td>
</tr>
<tr>
<td>9.408</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C29[3][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n578_s3/F</td>
</tr>
<tr>
<td>9.580</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C29[0][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n578_s1/I1</td>
</tr>
<tr>
<td>10.150</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C29[0][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n578_s1/F</td>
</tr>
<tr>
<td>10.150</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C29[0][B]</td>
<td style=" font-weight:bold;">DVI/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.670</td>
<td>41.670</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.670</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.588</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>43.832</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C29[0][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>43.797</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C29[0][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.670</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.405, 55.143%; route: 3.351, 41.953%; tC2Q: 0.232, 2.904%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.127</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.797</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.162</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/CLK</td>
</tr>
<tr>
<td>2.394</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>87</td>
<td>R27C33[0][A]</td>
<td style=" font-weight:bold;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/Q</td>
</tr>
<tr>
<td>3.059</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[2][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s3/I2</td>
</tr>
<tr>
<td>3.629</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C34[2][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s3/F</td>
</tr>
<tr>
<td>3.803</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s4/I3</td>
</tr>
<tr>
<td>4.256</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R26C33[0][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s4/F</td>
</tr>
<tr>
<td>4.684</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[1][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s15/I0</td>
</tr>
<tr>
<td>5.254</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R27C32[1][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s15/F</td>
</tr>
<tr>
<td>5.430</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[2][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n605_s4/I0</td>
</tr>
<tr>
<td>5.947</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R27C33[2][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n605_s4/F</td>
</tr>
<tr>
<td>6.199</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[1][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_2_s15/I0</td>
</tr>
<tr>
<td>6.716</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C32[1][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_2_s15/F</td>
</tr>
<tr>
<td>7.137</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C30[1][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n237_s5/I1</td>
</tr>
<tr>
<td>7.508</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C30[1][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n237_s5/COUT</td>
</tr>
<tr>
<td>7.508</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C30[1][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n236_s4/CIN</td>
</tr>
<tr>
<td>7.978</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C30[1][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n236_s4/SUM</td>
</tr>
<tr>
<td>8.634</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C29[0][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n578_s6/I3</td>
</tr>
<tr>
<td>9.183</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C29[0][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n578_s6/F</td>
</tr>
<tr>
<td>9.185</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[1][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n578_s3/I0</td>
</tr>
<tr>
<td>9.755</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C29[1][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n578_s3/F</td>
</tr>
<tr>
<td>9.756</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[1][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n578_s1/I1</td>
</tr>
<tr>
<td>10.127</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C29[1][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n578_s1/F</td>
</tr>
<tr>
<td>10.127</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C29[1][B]</td>
<td style=" font-weight:bold;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.670</td>
<td>41.670</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.670</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.588</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>43.832</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[1][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>43.797</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C29[1][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.670</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.958, 62.245%; route: 2.775, 34.843%; tC2Q: 0.232, 2.913%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.127</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.797</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.162</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/CLK</td>
</tr>
<tr>
<td>2.394</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>87</td>
<td>R27C33[0][A]</td>
<td style=" font-weight:bold;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/Q</td>
</tr>
<tr>
<td>3.456</td>
<td>1.063</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[3][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_2_s21/I0</td>
</tr>
<tr>
<td>4.005</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C26[3][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_2_s21/F</td>
</tr>
<tr>
<td>4.178</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[3][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_2_s16/I3</td>
</tr>
<tr>
<td>4.631</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R27C27[3][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_2_s16/F</td>
</tr>
<tr>
<td>5.044</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[3][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s15/I1</td>
</tr>
<tr>
<td>5.561</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C27[3][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s15/F</td>
</tr>
<tr>
<td>5.812</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[2][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s14/I0</td>
</tr>
<tr>
<td>6.367</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C27[2][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s14/F</td>
</tr>
<tr>
<td>7.032</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[0][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n238_s5/I1</td>
</tr>
<tr>
<td>7.403</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n238_s5/COUT</td>
</tr>
<tr>
<td>7.403</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[1][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n237_s5/CIN</td>
</tr>
<tr>
<td>7.438</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[1][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n237_s5/COUT</td>
</tr>
<tr>
<td>7.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[1][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n236_s4/CIN</td>
</tr>
<tr>
<td>7.908</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[1][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n236_s4/SUM</td>
</tr>
<tr>
<td>8.564</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C25[2][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n578_s5/I3</td>
</tr>
<tr>
<td>9.113</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C25[2][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n578_s5/F</td>
</tr>
<tr>
<td>9.114</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[3][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n578_s3/I0</td>
</tr>
<tr>
<td>9.663</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C25[3][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n578_s3/F</td>
</tr>
<tr>
<td>9.665</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[0][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n578_s1/I1</td>
</tr>
<tr>
<td>10.127</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C25[0][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n578_s1/F</td>
</tr>
<tr>
<td>10.127</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[0][B]</td>
<td style=" font-weight:bold;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.670</td>
<td>41.670</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.670</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.588</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>43.832</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[0][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>43.797</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C25[0][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.670</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.510, 56.626%; route: 3.223, 40.461%; tC2Q: 0.232, 2.913%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.034</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.762</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.797</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.162</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/CLK</td>
</tr>
<tr>
<td>2.394</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>87</td>
<td>R27C33[0][A]</td>
<td style=" font-weight:bold;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/Q</td>
</tr>
<tr>
<td>3.456</td>
<td>1.063</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[3][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_2_s21/I0</td>
</tr>
<tr>
<td>4.005</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C26[3][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_2_s21/F</td>
</tr>
<tr>
<td>4.178</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[3][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_2_s16/I3</td>
</tr>
<tr>
<td>4.631</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R27C27[3][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_2_s16/F</td>
</tr>
<tr>
<td>5.044</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[3][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s15/I1</td>
</tr>
<tr>
<td>5.561</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C27[3][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s15/F</td>
</tr>
<tr>
<td>5.812</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[2][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s14/I0</td>
</tr>
<tr>
<td>6.367</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C27[2][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s14/F</td>
</tr>
<tr>
<td>6.789</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[0][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n535_s1/I1</td>
</tr>
<tr>
<td>7.160</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n535_s1/COUT</td>
</tr>
<tr>
<td>7.160</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[1][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n534_s1/CIN</td>
</tr>
<tr>
<td>7.630</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C27[1][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n534_s1/SUM</td>
</tr>
<tr>
<td>8.197</td>
<td>0.567</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C25[0][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n579_s3/I1</td>
</tr>
<tr>
<td>8.650</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C25[0][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n579_s3/F</td>
</tr>
<tr>
<td>9.213</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C25[0][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n579_s1/I1</td>
</tr>
<tr>
<td>9.762</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C25[0][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n579_s1/F</td>
</tr>
<tr>
<td>9.762</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[0][A]</td>
<td style=" font-weight:bold;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.670</td>
<td>41.670</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.670</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.588</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>43.832</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[0][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>43.797</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C25[0][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.670</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.917, 51.534%; route: 3.452, 45.414%; tC2Q: 0.232, 3.052%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.332</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.465</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.797</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.162</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/CLK</td>
</tr>
<tr>
<td>2.394</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>87</td>
<td>R27C33[0][A]</td>
<td style=" font-weight:bold;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/Q</td>
</tr>
<tr>
<td>3.059</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[2][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s3/I2</td>
</tr>
<tr>
<td>3.629</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C34[2][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s3/F</td>
</tr>
<tr>
<td>3.803</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s4/I3</td>
</tr>
<tr>
<td>4.256</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R26C33[0][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s4/F</td>
</tr>
<tr>
<td>4.684</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[1][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s15/I0</td>
</tr>
<tr>
<td>5.239</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C32[1][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s15/F</td>
</tr>
<tr>
<td>5.649</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[1][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n605_s2/I1</td>
</tr>
<tr>
<td>6.204</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C33[1][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n605_s2/F</td>
</tr>
<tr>
<td>6.606</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[3][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n628_s2/I2</td>
</tr>
<tr>
<td>7.059</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C33[3][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n628_s2/F</td>
</tr>
<tr>
<td>7.077</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[1][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n628_s3/I3</td>
</tr>
<tr>
<td>7.530</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C33[1][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n628_s3/F</td>
</tr>
<tr>
<td>7.947</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[2][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n571_s0/I2</td>
</tr>
<tr>
<td>8.502</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C31[2][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n571_s0/F</td>
</tr>
<tr>
<td>8.916</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n581_s2/I1</td>
</tr>
<tr>
<td>9.465</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n581_s2/F</td>
</tr>
<tr>
<td>9.465</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td style=" font-weight:bold;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.670</td>
<td>41.670</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.670</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.588</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>43.832</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[0][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_1_s0/CLK</td>
</tr>
<tr>
<td>43.797</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C29[0][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.670</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.143, 56.731%; route: 2.928, 40.092%; tC2Q: 0.232, 3.177%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.797</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.162</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/CLK</td>
</tr>
<tr>
<td>2.394</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>87</td>
<td>R27C33[0][A]</td>
<td style=" font-weight:bold;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/Q</td>
</tr>
<tr>
<td>3.592</td>
<td>1.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C35[1][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n658_s3/I0</td>
</tr>
<tr>
<td>4.109</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R31C35[1][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n658_s3/F</td>
</tr>
<tr>
<td>4.681</td>
<td>0.572</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C34[0][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n605_s3/I0</td>
</tr>
<tr>
<td>5.236</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C34[0][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n605_s3/F</td>
</tr>
<tr>
<td>5.653</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C33[1][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s18/I2</td>
</tr>
<tr>
<td>6.106</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R31C33[1][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s18/F</td>
</tr>
<tr>
<td>6.273</td>
<td>0.166</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C33[2][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s15/I2</td>
</tr>
<tr>
<td>6.644</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R31C33[2][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s15/F</td>
</tr>
<tr>
<td>7.322</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C30[1][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n365_s3/I1</td>
</tr>
<tr>
<td>7.693</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C30[1][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n365_s3/SUM</td>
</tr>
<tr>
<td>7.868</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C31[3][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n579_s3/I0</td>
</tr>
<tr>
<td>8.423</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C31[3][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n579_s3/F</td>
</tr>
<tr>
<td>8.836</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C29[0][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n579_s1/I1</td>
</tr>
<tr>
<td>9.406</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C29[0][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n579_s1/F</td>
</tr>
<tr>
<td>9.406</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C29[0][A]</td>
<td style=" font-weight:bold;">DVI/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.670</td>
<td>41.670</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.670</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.588</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>43.832</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C29[0][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>43.797</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C29[0][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.670</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.392, 46.823%; route: 3.620, 49.975%; tC2Q: 0.232, 3.202%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.467</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.329</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.797</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.162</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/CLK</td>
</tr>
<tr>
<td>2.394</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>87</td>
<td>R27C33[0][A]</td>
<td style=" font-weight:bold;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/Q</td>
</tr>
<tr>
<td>3.456</td>
<td>1.063</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[3][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_2_s21/I0</td>
</tr>
<tr>
<td>4.005</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C26[3][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_2_s21/F</td>
</tr>
<tr>
<td>4.178</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[3][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_2_s16/I3</td>
</tr>
<tr>
<td>4.631</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R27C27[3][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_2_s16/F</td>
</tr>
<tr>
<td>5.044</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[3][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s15/I1</td>
</tr>
<tr>
<td>5.561</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C27[3][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s15/F</td>
</tr>
<tr>
<td>5.978</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[0][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n605_s1/I2</td>
</tr>
<tr>
<td>6.533</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C27[0][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n605_s1/F</td>
</tr>
<tr>
<td>6.786</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C25[0][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n605_s0/I0</td>
</tr>
<tr>
<td>7.341</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R27C25[0][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n605_s0/F</td>
</tr>
<tr>
<td>8.011</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C25[3][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n655_s1/I0</td>
</tr>
<tr>
<td>8.581</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R32C25[3][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n655_s1/F</td>
</tr>
<tr>
<td>8.759</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C25[2][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n658_s0/I2</td>
</tr>
<tr>
<td>9.329</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C25[2][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n658_s0/F</td>
</tr>
<tr>
<td>9.329</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C25[2][B]</td>
<td style=" font-weight:bold;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.670</td>
<td>41.670</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.670</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.588</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>43.832</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C25[2][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0/CLK</td>
</tr>
<tr>
<td>43.797</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C25[2][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.670</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.769, 52.584%; route: 3.167, 44.179%; tC2Q: 0.232, 3.237%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.566</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.230</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.797</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.162</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/CLK</td>
</tr>
<tr>
<td>2.394</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>87</td>
<td>R27C33[0][A]</td>
<td style=" font-weight:bold;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/Q</td>
</tr>
<tr>
<td>3.059</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[2][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s3/I2</td>
</tr>
<tr>
<td>3.629</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C34[2][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s3/F</td>
</tr>
<tr>
<td>3.803</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s4/I3</td>
</tr>
<tr>
<td>4.256</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R26C33[0][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s4/F</td>
</tr>
<tr>
<td>4.684</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[1][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s15/I0</td>
</tr>
<tr>
<td>5.254</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R27C32[1][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s15/F</td>
</tr>
<tr>
<td>5.430</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[2][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n605_s4/I0</td>
</tr>
<tr>
<td>5.947</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R27C33[2][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n605_s4/F</td>
</tr>
<tr>
<td>6.199</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[1][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_2_s15/I0</td>
</tr>
<tr>
<td>6.716</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C32[1][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_2_s15/F</td>
</tr>
<tr>
<td>7.137</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C31[1][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n133_s/I1</td>
</tr>
<tr>
<td>7.508</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C31[1][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n133_s/SUM</td>
</tr>
<tr>
<td>8.197</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C29[2][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n579_s2/I0</td>
</tr>
<tr>
<td>8.767</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C29[2][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n579_s2/F</td>
</tr>
<tr>
<td>8.768</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[0][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n579_s1/I0</td>
</tr>
<tr>
<td>9.230</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C29[0][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n579_s1/F</td>
</tr>
<tr>
<td>9.230</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[0][A]</td>
<td style=" font-weight:bold;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.670</td>
<td>41.670</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.670</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.588</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>43.832</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[0][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>43.797</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C29[0][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.670</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.030, 57.013%; route: 2.807, 39.705%; tC2Q: 0.232, 3.282%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.613</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.183</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.797</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.162</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/CLK</td>
</tr>
<tr>
<td>2.394</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>87</td>
<td>R27C33[0][A]</td>
<td style=" font-weight:bold;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/Q</td>
</tr>
<tr>
<td>3.456</td>
<td>1.063</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[3][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_2_s21/I0</td>
</tr>
<tr>
<td>4.005</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C26[3][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_2_s21/F</td>
</tr>
<tr>
<td>4.178</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[3][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_2_s16/I3</td>
</tr>
<tr>
<td>4.631</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R27C27[3][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_2_s16/F</td>
</tr>
<tr>
<td>5.044</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[3][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s15/I1</td>
</tr>
<tr>
<td>5.561</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C27[3][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s15/F</td>
</tr>
<tr>
<td>5.812</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[2][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s14/I0</td>
</tr>
<tr>
<td>6.367</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C27[2][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s14/F</td>
</tr>
<tr>
<td>7.032</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[0][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n238_s5/I1</td>
</tr>
<tr>
<td>7.403</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R30C28[0][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n238_s5/SUM</td>
</tr>
<tr>
<td>8.063</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C25[1][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n580_s2/I1</td>
</tr>
<tr>
<td>8.612</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C25[1][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n580_s2/F</td>
</tr>
<tr>
<td>8.613</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[1][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n580_s1/I0</td>
</tr>
<tr>
<td>9.183</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C25[1][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n580_s1/F</td>
</tr>
<tr>
<td>9.183</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[1][A]</td>
<td style=" font-weight:bold;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.670</td>
<td>41.670</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.670</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.588</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>43.832</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C25[1][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>43.797</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C25[1][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.670</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.564, 50.757%; route: 3.226, 45.939%; tC2Q: 0.232, 3.304%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.650</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.147</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.797</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.162</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/CLK</td>
</tr>
<tr>
<td>2.394</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>87</td>
<td>R27C33[0][A]</td>
<td style=" font-weight:bold;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/Q</td>
</tr>
<tr>
<td>3.456</td>
<td>1.063</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[3][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_2_s21/I0</td>
</tr>
<tr>
<td>4.005</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C26[3][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_2_s21/F</td>
</tr>
<tr>
<td>4.178</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[3][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_2_s16/I3</td>
</tr>
<tr>
<td>4.631</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R27C27[3][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_2_s16/F</td>
</tr>
<tr>
<td>5.044</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[3][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s15/I1</td>
</tr>
<tr>
<td>5.561</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C27[3][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s15/F</td>
</tr>
<tr>
<td>5.978</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[0][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n605_s1/I2</td>
</tr>
<tr>
<td>6.533</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C27[0][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n605_s1/F</td>
</tr>
<tr>
<td>6.786</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C25[0][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n605_s0/I0</td>
</tr>
<tr>
<td>7.341</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R27C25[0][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n605_s0/F</td>
</tr>
<tr>
<td>7.874</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n657_s1/I0</td>
</tr>
<tr>
<td>8.423</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n657_s1/F</td>
</tr>
<tr>
<td>8.598</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C26[2][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n661_s0/I1</td>
</tr>
<tr>
<td>9.147</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C26[2][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n661_s0/F</td>
</tr>
<tr>
<td>9.147</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C26[2][A]</td>
<td style=" font-weight:bold;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.670</td>
<td>41.670</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.670</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.588</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>43.832</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C26[2][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0/CLK</td>
</tr>
<tr>
<td>43.797</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C26[2][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.670</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.727, 53.357%; route: 3.026, 43.322%; tC2Q: 0.232, 3.321%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.667</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.130</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.797</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/dout_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.162</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/CLK</td>
</tr>
<tr>
<td>2.394</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>87</td>
<td>R27C33[0][A]</td>
<td style=" font-weight:bold;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/Q</td>
</tr>
<tr>
<td>3.592</td>
<td>1.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C35[1][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n658_s3/I0</td>
</tr>
<tr>
<td>4.109</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R31C35[1][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n658_s3/F</td>
</tr>
<tr>
<td>4.681</td>
<td>0.572</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C34[0][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n605_s3/I0</td>
</tr>
<tr>
<td>5.236</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C34[0][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n605_s3/F</td>
</tr>
<tr>
<td>5.653</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C33[1][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s18/I2</td>
</tr>
<tr>
<td>6.106</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R31C33[1][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s18/F</td>
</tr>
<tr>
<td>6.273</td>
<td>0.166</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C33[2][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s15/I2</td>
</tr>
<tr>
<td>6.644</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R31C33[2][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s15/F</td>
</tr>
<tr>
<td>7.054</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[2][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n605_s0/I1</td>
</tr>
<tr>
<td>7.507</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R32C33[2][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n605_s0/F</td>
</tr>
<tr>
<td>7.927</td>
<td>0.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C33[3][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n654_s0/S0</td>
</tr>
<tr>
<td>8.178</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C33[3][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n654_s0/O</td>
</tr>
<tr>
<td>8.581</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[1][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n664_s0/I0</td>
</tr>
<tr>
<td>9.130</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C33[1][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n664_s0/F</td>
</tr>
<tr>
<td>9.130</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C33[1][B]</td>
<td style=" font-weight:bold;">DVI/rgb2dvi_inst/TMDS8b10b_inst_g/dout_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.670</td>
<td>41.670</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.670</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.588</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>43.832</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C33[1][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/dout_0_s0/CLK</td>
</tr>
<tr>
<td>43.797</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C33[1][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/dout_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.670</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.149, 45.190%; route: 3.587, 51.481%; tC2Q: 0.232, 3.329%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.716</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.081</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.797</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/dout_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.162</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/CLK</td>
</tr>
<tr>
<td>2.394</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>87</td>
<td>R27C33[0][A]</td>
<td style=" font-weight:bold;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/Q</td>
</tr>
<tr>
<td>3.456</td>
<td>1.063</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[3][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_2_s21/I0</td>
</tr>
<tr>
<td>4.005</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C26[3][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_2_s21/F</td>
</tr>
<tr>
<td>4.178</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[3][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_2_s16/I3</td>
</tr>
<tr>
<td>4.631</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R27C27[3][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_2_s16/F</td>
</tr>
<tr>
<td>5.044</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[3][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s15/I1</td>
</tr>
<tr>
<td>5.561</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C27[3][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s15/F</td>
</tr>
<tr>
<td>5.978</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[0][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n605_s1/I2</td>
</tr>
<tr>
<td>6.533</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C27[0][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n605_s1/F</td>
</tr>
<tr>
<td>6.786</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C25[0][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n628_s0/I1</td>
</tr>
<tr>
<td>7.341</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R27C25[0][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n628_s0/F</td>
</tr>
<tr>
<td>7.874</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[3][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n654_s1/I1</td>
</tr>
<tr>
<td>8.336</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C25[3][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n654_s1/F</td>
</tr>
<tr>
<td>8.336</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C25[3][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n654_s0/I0</td>
</tr>
<tr>
<td>8.441</td>
<td>0.105</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C25[3][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n654_s0/O</td>
</tr>
<tr>
<td>8.619</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C25[1][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n664_s0/I1</td>
</tr>
<tr>
<td>9.081</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C25[1][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n664_s0/F</td>
</tr>
<tr>
<td>9.081</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C25[1][B]</td>
<td style=" font-weight:bold;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/dout_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.670</td>
<td>41.670</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.670</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.588</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>43.832</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C25[1][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/dout_0_s0/CLK</td>
</tr>
<tr>
<td>43.797</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C25[1][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/dout_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.670</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.658, 52.868%; route: 3.029, 43.779%; tC2Q: 0.232, 3.353%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.720</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.077</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.797</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/dout_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.162</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/CLK</td>
</tr>
<tr>
<td>2.394</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>87</td>
<td>R27C33[0][A]</td>
<td style=" font-weight:bold;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/Q</td>
</tr>
<tr>
<td>3.059</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[2][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s3/I2</td>
</tr>
<tr>
<td>3.629</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C34[2][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s3/F</td>
</tr>
<tr>
<td>3.803</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s4/I3</td>
</tr>
<tr>
<td>4.256</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R26C33[0][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s4/F</td>
</tr>
<tr>
<td>4.684</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[1][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s15/I0</td>
</tr>
<tr>
<td>5.239</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C32[1][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s15/F</td>
</tr>
<tr>
<td>5.649</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[1][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n605_s2/I1</td>
</tr>
<tr>
<td>6.204</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C33[1][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n605_s2/F</td>
</tr>
<tr>
<td>6.457</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n605_s0/I1</td>
</tr>
<tr>
<td>6.974</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R26C33[2][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n605_s0/F</td>
</tr>
<tr>
<td>7.404</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[1][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s2/I0</td>
</tr>
<tr>
<td>7.921</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R27C33[1][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s2/F</td>
</tr>
<tr>
<td>8.507</td>
<td>0.585</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C35[0][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n661_s0/I2</td>
</tr>
<tr>
<td>9.077</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C35[0][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n661_s0/F</td>
</tr>
<tr>
<td>9.077</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C35[0][B]</td>
<td style=" font-weight:bold;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/dout_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.670</td>
<td>41.670</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.670</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.588</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>43.832</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C35[0][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/dout_3_s0/CLK</td>
</tr>
<tr>
<td>43.797</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C35[0][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/dout_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.670</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.737, 54.043%; route: 2.946, 42.602%; tC2Q: 0.232, 3.355%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.743</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.054</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.797</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.162</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/CLK</td>
</tr>
<tr>
<td>2.394</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>87</td>
<td>R27C33[0][A]</td>
<td style=" font-weight:bold;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/Q</td>
</tr>
<tr>
<td>3.592</td>
<td>1.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C35[1][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n658_s3/I0</td>
</tr>
<tr>
<td>4.109</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R31C35[1][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n658_s3/F</td>
</tr>
<tr>
<td>4.681</td>
<td>0.572</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C34[0][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n605_s3/I0</td>
</tr>
<tr>
<td>5.236</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C34[0][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n605_s3/F</td>
</tr>
<tr>
<td>5.653</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C33[1][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s18/I2</td>
</tr>
<tr>
<td>6.106</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R31C33[1][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s18/F</td>
</tr>
<tr>
<td>6.273</td>
<td>0.166</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C33[3][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n628_s1/I3</td>
</tr>
<tr>
<td>6.644</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C33[3][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n628_s1/F</td>
</tr>
<tr>
<td>6.814</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[3][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n628_s0/I3</td>
</tr>
<tr>
<td>7.185</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R32C33[3][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n628_s0/F</td>
</tr>
<tr>
<td>7.877</td>
<td>0.692</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C30[3][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n580_s3/I2</td>
</tr>
<tr>
<td>8.330</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C30[3][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n580_s3/F</td>
</tr>
<tr>
<td>8.484</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C30[0][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n580_s1/I1</td>
</tr>
<tr>
<td>9.054</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C30[0][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n580_s1/F</td>
</tr>
<tr>
<td>9.054</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C30[0][B]</td>
<td style=" font-weight:bold;">DVI/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.670</td>
<td>41.670</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.670</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.588</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>43.832</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C30[0][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>43.797</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C30[0][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.670</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.290, 47.733%; route: 3.370, 48.901%; tC2Q: 0.232, 3.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.746</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.050</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.797</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.162</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/CLK</td>
</tr>
<tr>
<td>2.394</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>87</td>
<td>R27C33[0][A]</td>
<td style=" font-weight:bold;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/Q</td>
</tr>
<tr>
<td>3.456</td>
<td>1.063</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[3][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_2_s21/I0</td>
</tr>
<tr>
<td>4.005</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C26[3][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_2_s21/F</td>
</tr>
<tr>
<td>4.178</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[3][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_2_s16/I3</td>
</tr>
<tr>
<td>4.631</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R27C27[3][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_2_s16/F</td>
</tr>
<tr>
<td>5.044</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[3][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s15/I1</td>
</tr>
<tr>
<td>5.561</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C27[3][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s15/F</td>
</tr>
<tr>
<td>5.978</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[0][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n605_s1/I2</td>
</tr>
<tr>
<td>6.533</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C27[0][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n605_s1/F</td>
</tr>
<tr>
<td>6.786</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C25[0][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n605_s0/I0</td>
</tr>
<tr>
<td>7.341</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R27C25[0][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n605_s0/F</td>
</tr>
<tr>
<td>8.011</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C25[3][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n655_s1/I0</td>
</tr>
<tr>
<td>8.566</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R32C25[3][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n655_s1/F</td>
</tr>
<tr>
<td>8.588</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C25[1][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n662_s0/I2</td>
</tr>
<tr>
<td>9.050</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C25[1][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n662_s0/F</td>
</tr>
<tr>
<td>9.050</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C25[1][A]</td>
<td style=" font-weight:bold;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.670</td>
<td>41.670</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.670</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.588</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>43.832</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C25[1][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0/CLK</td>
</tr>
<tr>
<td>43.797</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C25[1][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.670</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.646, 52.927%; route: 3.011, 43.705%; tC2Q: 0.232, 3.368%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.746</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.050</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.797</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.162</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/CLK</td>
</tr>
<tr>
<td>2.394</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>87</td>
<td>R27C33[0][A]</td>
<td style=" font-weight:bold;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/Q</td>
</tr>
<tr>
<td>3.456</td>
<td>1.063</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[3][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_2_s21/I0</td>
</tr>
<tr>
<td>4.005</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C26[3][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_2_s21/F</td>
</tr>
<tr>
<td>4.178</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[3][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_2_s16/I3</td>
</tr>
<tr>
<td>4.631</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R27C27[3][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_2_s16/F</td>
</tr>
<tr>
<td>5.044</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[3][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s15/I1</td>
</tr>
<tr>
<td>5.561</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C27[3][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s15/F</td>
</tr>
<tr>
<td>5.978</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[0][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n605_s1/I2</td>
</tr>
<tr>
<td>6.533</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C27[0][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n605_s1/F</td>
</tr>
<tr>
<td>6.786</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C25[0][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n605_s0/I0</td>
</tr>
<tr>
<td>7.341</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R27C25[0][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n605_s0/F</td>
</tr>
<tr>
<td>8.011</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C25[3][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n655_s1/I0</td>
</tr>
<tr>
<td>8.566</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R32C25[3][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n655_s1/F</td>
</tr>
<tr>
<td>8.588</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C25[2][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n660_s0/I1</td>
</tr>
<tr>
<td>9.050</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C25[2][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n660_s0/F</td>
</tr>
<tr>
<td>9.050</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C25[2][A]</td>
<td style=" font-weight:bold;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.670</td>
<td>41.670</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.670</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.588</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>43.832</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C25[2][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0/CLK</td>
</tr>
<tr>
<td>43.797</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C25[2][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.670</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.646, 52.927%; route: 3.011, 43.705%; tC2Q: 0.232, 3.368%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.746</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.050</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.797</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/dout_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.162</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/CLK</td>
</tr>
<tr>
<td>2.394</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>87</td>
<td>R27C33[0][A]</td>
<td style=" font-weight:bold;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/Q</td>
</tr>
<tr>
<td>3.456</td>
<td>1.063</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[3][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_2_s21/I0</td>
</tr>
<tr>
<td>4.005</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C26[3][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_2_s21/F</td>
</tr>
<tr>
<td>4.178</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[3][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_2_s16/I3</td>
</tr>
<tr>
<td>4.631</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R27C27[3][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_2_s16/F</td>
</tr>
<tr>
<td>5.044</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[3][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s15/I1</td>
</tr>
<tr>
<td>5.561</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C27[3][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s15/F</td>
</tr>
<tr>
<td>5.978</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[0][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n605_s1/I2</td>
</tr>
<tr>
<td>6.533</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C27[0][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n605_s1/F</td>
</tr>
<tr>
<td>6.786</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C25[0][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n605_s0/I0</td>
</tr>
<tr>
<td>7.341</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R27C25[0][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n605_s0/F</td>
</tr>
<tr>
<td>8.011</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C25[3][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n655_s1/I0</td>
</tr>
<tr>
<td>8.566</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R32C25[3][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n655_s1/F</td>
</tr>
<tr>
<td>8.588</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C25[0][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n659_s0/I2</td>
</tr>
<tr>
<td>9.050</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C25[0][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n659_s0/F</td>
</tr>
<tr>
<td>9.050</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C25[0][A]</td>
<td style=" font-weight:bold;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/dout_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.670</td>
<td>41.670</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.670</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.588</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>43.832</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C25[0][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/dout_5_s0/CLK</td>
</tr>
<tr>
<td>43.797</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C25[0][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/dout_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.670</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.646, 52.927%; route: 3.011, 43.705%; tC2Q: 0.232, 3.368%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.746</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.050</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.797</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.162</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/CLK</td>
</tr>
<tr>
<td>2.394</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>87</td>
<td>R27C33[0][A]</td>
<td style=" font-weight:bold;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/Q</td>
</tr>
<tr>
<td>3.456</td>
<td>1.063</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[3][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_2_s21/I0</td>
</tr>
<tr>
<td>4.005</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C26[3][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_2_s21/F</td>
</tr>
<tr>
<td>4.178</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[3][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_2_s16/I3</td>
</tr>
<tr>
<td>4.631</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R27C27[3][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_2_s16/F</td>
</tr>
<tr>
<td>5.044</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[3][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s15/I1</td>
</tr>
<tr>
<td>5.561</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C27[3][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_one_9bit_1_s15/F</td>
</tr>
<tr>
<td>5.978</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[0][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n605_s1/I2</td>
</tr>
<tr>
<td>6.533</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C27[0][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n605_s1/F</td>
</tr>
<tr>
<td>6.786</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C25[0][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n605_s0/I0</td>
</tr>
<tr>
<td>7.341</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R27C25[0][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n605_s0/F</td>
</tr>
<tr>
<td>8.011</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C25[3][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n655_s1/I0</td>
</tr>
<tr>
<td>8.566</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R32C25[3][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n655_s1/F</td>
</tr>
<tr>
<td>8.588</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C25[1][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n655_s0/I0</td>
</tr>
<tr>
<td>9.050</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C25[1][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/n655_s0/F</td>
</tr>
<tr>
<td>9.050</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C25[1][B]</td>
<td style=" font-weight:bold;">DVI/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.670</td>
<td>41.670</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.670</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.588</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>43.832</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C25[1][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0/CLK</td>
</tr>
<tr>
<td>43.797</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C25[1][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.670</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.646, 52.927%; route: 3.011, 43.705%; tC2Q: 0.232, 3.368%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.754</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.042</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.797</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/dout_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.162</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/CLK</td>
</tr>
<tr>
<td>2.394</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>87</td>
<td>R27C33[0][A]</td>
<td style=" font-weight:bold;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/Q</td>
</tr>
<tr>
<td>3.592</td>
<td>1.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C35[1][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n658_s3/I0</td>
</tr>
<tr>
<td>4.109</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R31C35[1][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n658_s3/F</td>
</tr>
<tr>
<td>4.681</td>
<td>0.572</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C34[0][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n605_s3/I0</td>
</tr>
<tr>
<td>5.236</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C34[0][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n605_s3/F</td>
</tr>
<tr>
<td>5.653</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C33[1][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s18/I2</td>
</tr>
<tr>
<td>6.106</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R31C33[1][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s18/F</td>
</tr>
<tr>
<td>6.273</td>
<td>0.166</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C33[2][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s15/I2</td>
</tr>
<tr>
<td>6.644</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R31C33[2][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s15/F</td>
</tr>
<tr>
<td>7.054</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[2][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n605_s0/I1</td>
</tr>
<tr>
<td>7.507</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R32C33[2][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n605_s0/F</td>
</tr>
<tr>
<td>7.529</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[2][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n658_s2/I0</td>
</tr>
<tr>
<td>8.046</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R32C33[2][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n658_s2/F</td>
</tr>
<tr>
<td>8.472</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C34[0][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n661_s0/I1</td>
</tr>
<tr>
<td>9.042</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C34[0][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n661_s0/F</td>
</tr>
<tr>
<td>9.042</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C34[0][A]</td>
<td style=" font-weight:bold;">DVI/rgb2dvi_inst/TMDS8b10b_inst_g/dout_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.670</td>
<td>41.670</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.670</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.588</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>43.832</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C34[0][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/dout_3_s0/CLK</td>
</tr>
<tr>
<td>43.797</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C34[0][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/dout_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.670</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.436, 49.937%; route: 3.213, 46.691%; tC2Q: 0.232, 3.372%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.770</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.027</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.797</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/dout_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.162</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/CLK</td>
</tr>
<tr>
<td>2.394</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>87</td>
<td>R27C33[0][A]</td>
<td style=" font-weight:bold;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/Q</td>
</tr>
<tr>
<td>3.592</td>
<td>1.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C35[1][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n658_s3/I0</td>
</tr>
<tr>
<td>4.109</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R31C35[1][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n658_s3/F</td>
</tr>
<tr>
<td>4.681</td>
<td>0.572</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C34[0][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n605_s3/I0</td>
</tr>
<tr>
<td>5.236</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C34[0][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n605_s3/F</td>
</tr>
<tr>
<td>5.653</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C33[1][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s18/I2</td>
</tr>
<tr>
<td>6.106</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R31C33[1][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s18/F</td>
</tr>
<tr>
<td>6.273</td>
<td>0.166</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C33[2][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s15/I2</td>
</tr>
<tr>
<td>6.644</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R31C33[2][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s15/F</td>
</tr>
<tr>
<td>7.054</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[2][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n605_s0/I1</td>
</tr>
<tr>
<td>7.507</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R32C33[2][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n605_s0/F</td>
</tr>
<tr>
<td>7.529</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[2][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n658_s2/I0</td>
</tr>
<tr>
<td>8.046</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R32C33[2][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n658_s2/F</td>
</tr>
<tr>
<td>8.478</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C34[1][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n659_s0/I1</td>
</tr>
<tr>
<td>9.027</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C34[1][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n659_s0/F</td>
</tr>
<tr>
<td>9.027</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C34[1][A]</td>
<td style=" font-weight:bold;">DVI/rgb2dvi_inst/TMDS8b10b_inst_g/dout_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.670</td>
<td>41.670</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.670</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.588</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>43.832</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C34[1][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/dout_5_s0/CLK</td>
</tr>
<tr>
<td>43.797</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C34[1][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/dout_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.670</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.415, 49.742%; route: 3.218, 46.878%; tC2Q: 0.232, 3.379%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.770</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.027</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.797</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/dout_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.162</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/CLK</td>
</tr>
<tr>
<td>2.394</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>87</td>
<td>R27C33[0][A]</td>
<td style=" font-weight:bold;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/Q</td>
</tr>
<tr>
<td>3.592</td>
<td>1.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C35[1][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n658_s3/I0</td>
</tr>
<tr>
<td>4.109</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R31C35[1][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n658_s3/F</td>
</tr>
<tr>
<td>4.681</td>
<td>0.572</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C34[0][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n605_s3/I0</td>
</tr>
<tr>
<td>5.236</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C34[0][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n605_s3/F</td>
</tr>
<tr>
<td>5.653</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C33[1][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s18/I2</td>
</tr>
<tr>
<td>6.106</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R31C33[1][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s18/F</td>
</tr>
<tr>
<td>6.273</td>
<td>0.166</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C33[2][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s15/I2</td>
</tr>
<tr>
<td>6.644</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R31C33[2][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s15/F</td>
</tr>
<tr>
<td>7.054</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[2][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n605_s0/I1</td>
</tr>
<tr>
<td>7.507</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R32C33[2][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n605_s0/F</td>
</tr>
<tr>
<td>7.529</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[2][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n658_s2/I0</td>
</tr>
<tr>
<td>8.046</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R32C33[2][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n658_s2/F</td>
</tr>
<tr>
<td>8.478</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C34[1][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n658_s0/I2</td>
</tr>
<tr>
<td>9.027</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C34[1][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n658_s0/F</td>
</tr>
<tr>
<td>9.027</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C34[1][B]</td>
<td style=" font-weight:bold;">DVI/rgb2dvi_inst/TMDS8b10b_inst_g/dout_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.670</td>
<td>41.670</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.670</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.588</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>43.832</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C34[1][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/dout_6_s0/CLK</td>
</tr>
<tr>
<td>43.797</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C34[1][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/dout_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.670</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.415, 49.742%; route: 3.218, 46.878%; tC2Q: 0.232, 3.379%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.812</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.985</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.797</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/dout_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.162</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/CLK</td>
</tr>
<tr>
<td>2.394</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>87</td>
<td>R27C33[0][A]</td>
<td style=" font-weight:bold;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/Q</td>
</tr>
<tr>
<td>3.059</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[2][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s3/I2</td>
</tr>
<tr>
<td>3.629</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C34[2][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s3/F</td>
</tr>
<tr>
<td>3.803</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s4/I3</td>
</tr>
<tr>
<td>4.256</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R26C33[0][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s4/F</td>
</tr>
<tr>
<td>4.684</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[1][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s15/I0</td>
</tr>
<tr>
<td>5.239</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C32[1][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s15/F</td>
</tr>
<tr>
<td>5.649</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[1][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n605_s2/I1</td>
</tr>
<tr>
<td>6.204</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C33[1][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n605_s2/F</td>
</tr>
<tr>
<td>6.457</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n605_s0/I1</td>
</tr>
<tr>
<td>6.974</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R26C33[2][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n605_s0/F</td>
</tr>
<tr>
<td>7.404</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[1][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s2/I0</td>
</tr>
<tr>
<td>7.921</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R27C33[1][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s2/F</td>
</tr>
<tr>
<td>8.614</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C29[0][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n655_s1/I1</td>
</tr>
<tr>
<td>8.985</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C29[0][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n655_s1/F</td>
</tr>
<tr>
<td>8.985</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C29[0][B]</td>
<td style=" font-weight:bold;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/dout_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.670</td>
<td>41.670</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.670</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.588</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>43.832</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C29[0][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/dout_9_s0/CLK</td>
</tr>
<tr>
<td>43.797</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C29[0][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/dout_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.670</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.538, 51.851%; route: 3.053, 44.749%; tC2Q: 0.232, 3.400%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.828</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.797</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/dout_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.162</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/CLK</td>
</tr>
<tr>
<td>2.394</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>87</td>
<td>R27C33[0][A]</td>
<td style=" font-weight:bold;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/Q</td>
</tr>
<tr>
<td>3.059</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[2][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s3/I2</td>
</tr>
<tr>
<td>3.629</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C34[2][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s3/F</td>
</tr>
<tr>
<td>3.803</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s4/I3</td>
</tr>
<tr>
<td>4.256</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R26C33[0][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s4/F</td>
</tr>
<tr>
<td>4.684</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[1][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s15/I0</td>
</tr>
<tr>
<td>5.239</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C32[1][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s15/F</td>
</tr>
<tr>
<td>5.649</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[1][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n605_s2/I1</td>
</tr>
<tr>
<td>6.204</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C33[1][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n605_s2/F</td>
</tr>
<tr>
<td>6.457</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n605_s0/I1</td>
</tr>
<tr>
<td>6.974</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R26C33[2][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n605_s0/F</td>
</tr>
<tr>
<td>7.404</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[1][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s2/I0</td>
</tr>
<tr>
<td>7.921</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R27C33[1][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s2/F</td>
</tr>
<tr>
<td>8.507</td>
<td>0.585</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C35[0][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s0/I2</td>
</tr>
<tr>
<td>8.969</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C35[0][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s0/F</td>
</tr>
<tr>
<td>8.969</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C35[0][A]</td>
<td style=" font-weight:bold;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/dout_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.670</td>
<td>41.670</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.670</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.588</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>43.832</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C35[0][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/dout_6_s0/CLK</td>
</tr>
<tr>
<td>43.797</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C35[0][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/dout_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.670</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.629, 53.314%; route: 2.946, 43.278%; tC2Q: 0.232, 3.408%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.797</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/dout_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.162</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/CLK</td>
</tr>
<tr>
<td>2.394</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>87</td>
<td>R27C33[0][A]</td>
<td style=" font-weight:bold;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/Q</td>
</tr>
<tr>
<td>3.059</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[2][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s3/I2</td>
</tr>
<tr>
<td>3.629</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C34[2][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s3/F</td>
</tr>
<tr>
<td>3.803</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s4/I3</td>
</tr>
<tr>
<td>4.256</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R26C33[0][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s4/F</td>
</tr>
<tr>
<td>4.684</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[1][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s15/I0</td>
</tr>
<tr>
<td>5.239</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C32[1][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_one_9bit_1_s15/F</td>
</tr>
<tr>
<td>5.649</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[1][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n605_s2/I1</td>
</tr>
<tr>
<td>6.204</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C33[1][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n605_s2/F</td>
</tr>
<tr>
<td>6.457</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n605_s0/I1</td>
</tr>
<tr>
<td>6.974</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R26C33[2][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n605_s0/F</td>
</tr>
<tr>
<td>7.404</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[1][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s2/I0</td>
</tr>
<tr>
<td>7.921</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R27C33[1][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n658_s2/F</td>
</tr>
<tr>
<td>8.493</td>
<td>0.572</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[0][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n659_s0/I1</td>
</tr>
<tr>
<td>8.955</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C34[0][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/n659_s0/F</td>
</tr>
<tr>
<td>8.955</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[0][B]</td>
<td style=" font-weight:bold;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/dout_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.670</td>
<td>41.670</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.670</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.588</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>43.832</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[0][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/dout_5_s0/CLK</td>
</tr>
<tr>
<td>43.797</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C34[0][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/dout_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.670</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.629, 53.420%; route: 2.932, 43.165%; tC2Q: 0.232, 3.415%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.883</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.913</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.797</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.162</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/CLK</td>
</tr>
<tr>
<td>2.394</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>87</td>
<td>R27C33[0][A]</td>
<td style=" font-weight:bold;">DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0/Q</td>
</tr>
<tr>
<td>3.592</td>
<td>1.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C35[1][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n658_s3/I0</td>
</tr>
<tr>
<td>4.109</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R31C35[1][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n658_s3/F</td>
</tr>
<tr>
<td>4.681</td>
<td>0.572</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C34[0][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n605_s3/I0</td>
</tr>
<tr>
<td>5.236</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C34[0][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n605_s3/F</td>
</tr>
<tr>
<td>5.653</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C33[1][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s18/I2</td>
</tr>
<tr>
<td>6.106</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R31C33[1][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_one_9bit_2_s18/F</td>
</tr>
<tr>
<td>6.273</td>
<td>0.166</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C33[3][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n628_s1/I3</td>
</tr>
<tr>
<td>6.644</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C33[3][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n628_s1/F</td>
</tr>
<tr>
<td>6.814</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[3][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n628_s0/I3</td>
</tr>
<tr>
<td>7.185</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R32C33[3][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n628_s0/F</td>
</tr>
<tr>
<td>7.622</td>
<td>0.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C30[3][B]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n571_s0/I2</td>
</tr>
<tr>
<td>8.171</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C30[3][B]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n571_s0/F</td>
</tr>
<tr>
<td>8.343</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C30[0][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n581_s2/I1</td>
</tr>
<tr>
<td>8.913</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C30[0][A]</td>
<td style=" background: #97FFFF;">DVI/rgb2dvi_inst/TMDS8b10b_inst_g/n581_s2/F</td>
</tr>
<tr>
<td>8.913</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C30[0][A]</td>
<td style=" font-weight:bold;">DVI/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.670</td>
<td>41.670</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.670</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.588</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>43.832</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C30[0][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_1_s0/CLK</td>
</tr>
<tr>
<td>43.797</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C30[0][A]</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.670</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.386, 50.151%; route: 3.134, 46.413%; tC2Q: 0.232, 3.436%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.358</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.221</td>
</tr>
<tr>
<td class="label">From</td>
<td>out/renderer/character_number_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>out/renderer/buffer/memory_memory_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C23[2][A]</td>
<td>out/renderer/character_number_2_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R32C23[2][A]</td>
<td style=" font-weight:bold;">out/renderer/character_number_2_s0/Q</td>
</tr>
<tr>
<td>2.578</td>
<td>0.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">out/renderer/buffer/memory_memory_0_0_s/AD[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>out/renderer/buffer/memory_memory_0_0_s/CLK</td>
</tr>
<tr>
<td>2.221</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>out/renderer/buffer/memory_memory_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.274, 57.536%; tC2Q: 0.202, 42.464%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.360</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.221</td>
</tr>
<tr>
<td class="label">From</td>
<td>out/renderer/character_number_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>out/renderer/buffer/memory_memory_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C23[2][B]</td>
<td>out/renderer/character_number_1_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R32C23[2][B]</td>
<td style=" font-weight:bold;">out/renderer/character_number_1_s0/Q</td>
</tr>
<tr>
<td>2.581</td>
<td>0.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">out/renderer/buffer/memory_memory_0_0_s/AD[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>out/renderer/buffer/memory_memory_0_0_s/CLK</td>
</tr>
<tr>
<td>2.221</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>out/renderer/buffer/memory_memory_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.276, 57.753%; tC2Q: 0.202, 42.247%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.539</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>out/renderer/line_number_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>out/renderer/line_number_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C22[0][A]</td>
<td>out/renderer/line_number_3_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R33C22[0][A]</td>
<td style=" font-weight:bold;">out/renderer/line_number_3_s0/Q</td>
</tr>
<tr>
<td>2.307</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C22[0][A]</td>
<td>out/renderer/n44_s0/I3</td>
</tr>
<tr>
<td>2.539</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C22[0][A]</td>
<td style=" background: #97FFFF;">out/renderer/n44_s0/F</td>
</tr>
<tr>
<td>2.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C22[0][A]</td>
<td style=" font-weight:bold;">out/renderer/line_number_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C22[0][A]</td>
<td>out/renderer/line_number_3_s0/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C22[0][A]</td>
<td>out/renderer/line_number_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.539</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>out/generator/y_reg_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>out/generator/y_reg_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C23[1][A]</td>
<td>out/generator/y_reg_8_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R30C23[1][A]</td>
<td style=" font-weight:bold;">out/generator/y_reg_8_s0/Q</td>
</tr>
<tr>
<td>2.307</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C23[1][A]</td>
<td>out/generator/n107_s/I1</td>
</tr>
<tr>
<td>2.539</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C23[1][A]</td>
<td style=" background: #97FFFF;">out/generator/n107_s/SUM</td>
</tr>
<tr>
<td>2.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C23[1][A]</td>
<td style=" font-weight:bold;">out/generator/y_reg_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C23[1][A]</td>
<td>out/generator/y_reg_8_s0/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C23[1][A]</td>
<td>out/generator/y_reg_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.539</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>out/generator/y_reg_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>out/generator/y_reg_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[0][A]</td>
<td>out/generator/y_reg_12_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R30C24[0][A]</td>
<td style=" font-weight:bold;">out/generator/y_reg_12_s0/Q</td>
</tr>
<tr>
<td>2.307</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C24[0][A]</td>
<td>out/generator/n103_s/I1</td>
</tr>
<tr>
<td>2.539</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C24[0][A]</td>
<td style=" background: #97FFFF;">out/generator/n103_s/SUM</td>
</tr>
<tr>
<td>2.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C24[0][A]</td>
<td style=" font-weight:bold;">out/generator/y_reg_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[0][A]</td>
<td>out/generator/y_reg_12_s0/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C24[0][A]</td>
<td>out/generator/y_reg_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.539</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>out/generator/y_reg_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>out/generator/y_reg_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[1][A]</td>
<td>out/generator/y_reg_14_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R30C24[1][A]</td>
<td style=" font-weight:bold;">out/generator/y_reg_14_s0/Q</td>
</tr>
<tr>
<td>2.307</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C24[1][A]</td>
<td>out/generator/n101_s/I1</td>
</tr>
<tr>
<td>2.539</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C24[1][A]</td>
<td style=" background: #97FFFF;">out/generator/n101_s/SUM</td>
</tr>
<tr>
<td>2.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C24[1][A]</td>
<td style=" font-weight:bold;">out/generator/y_reg_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[1][A]</td>
<td>out/generator/y_reg_14_s0/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C24[1][A]</td>
<td>out/generator/y_reg_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.539</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>out/generator/x_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>out/generator/x_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C21[0][A]</td>
<td>out/generator/x_reg_0_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R31C21[0][A]</td>
<td style=" font-weight:bold;">out/generator/x_reg_0_s0/Q</td>
</tr>
<tr>
<td>2.307</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C21[0][A]</td>
<td>out/generator/n64_s2/I0</td>
</tr>
<tr>
<td>2.539</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C21[0][A]</td>
<td style=" background: #97FFFF;">out/generator/n64_s2/F</td>
</tr>
<tr>
<td>2.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C21[0][A]</td>
<td style=" font-weight:bold;">out/generator/x_reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C21[0][A]</td>
<td>out/generator/x_reg_0_s0/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C21[0][A]</td>
<td>out/generator/x_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.539</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>out/generator/x_reg_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>out/generator/x_reg_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][A]</td>
<td>out/generator/x_reg_8_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R31C23[1][A]</td>
<td style=" font-weight:bold;">out/generator/x_reg_8_s0/Q</td>
</tr>
<tr>
<td>2.307</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C23[1][A]</td>
<td>out/generator/n56_s/I1</td>
</tr>
<tr>
<td>2.539</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C23[1][A]</td>
<td style=" background: #97FFFF;">out/generator/n56_s/SUM</td>
</tr>
<tr>
<td>2.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C23[1][A]</td>
<td style=" font-weight:bold;">out/generator/x_reg_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][A]</td>
<td>out/generator/x_reg_8_s0/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C23[1][A]</td>
<td>out/generator/x_reg_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.540</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>out/renderer/character_number_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>out/renderer/character_number_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C23[1][A]</td>
<td>out/renderer/character_number_0_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R32C23[1][A]</td>
<td style=" font-weight:bold;">out/renderer/character_number_0_s0/Q</td>
</tr>
<tr>
<td>2.308</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C23[1][A]</td>
<td>out/renderer/n22_s2/I0</td>
</tr>
<tr>
<td>2.540</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C23[1][A]</td>
<td style=" background: #97FFFF;">out/renderer/n22_s2/F</td>
</tr>
<tr>
<td>2.540</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[1][A]</td>
<td style=" font-weight:bold;">out/renderer/character_number_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C23[1][A]</td>
<td>out/renderer/character_number_0_s0/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C23[1][A]</td>
<td>out/renderer/character_number_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.540</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>out/renderer/font_y_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>out/renderer/font_y_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C21[0][A]</td>
<td>out/renderer/font_y_2_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R33C21[0][A]</td>
<td style=" font-weight:bold;">out/renderer/font_y_2_s0/Q</td>
</tr>
<tr>
<td>2.308</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C21[0][A]</td>
<td>out/renderer/n16_s1/I2</td>
</tr>
<tr>
<td>2.540</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C21[0][A]</td>
<td style=" background: #97FFFF;">out/renderer/n16_s1/F</td>
</tr>
<tr>
<td>2.540</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C21[0][A]</td>
<td style=" font-weight:bold;">out/renderer/font_y_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C21[0][A]</td>
<td>out/renderer/font_y_2_s0/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C21[0][A]</td>
<td>out/renderer/font_y_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.540</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>out/generator/y_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>out/generator/y_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C22[1][A]</td>
<td>out/generator/y_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R30C22[1][A]</td>
<td style=" font-weight:bold;">out/generator/y_reg_2_s0/Q</td>
</tr>
<tr>
<td>2.308</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C22[1][A]</td>
<td>out/generator/n113_s/I1</td>
</tr>
<tr>
<td>2.540</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C22[1][A]</td>
<td style=" background: #97FFFF;">out/generator/n113_s/SUM</td>
</tr>
<tr>
<td>2.540</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C22[1][A]</td>
<td style=" font-weight:bold;">out/generator/y_reg_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C22[1][A]</td>
<td>out/generator/y_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C22[1][A]</td>
<td>out/generator/y_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.540</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>out/generator/y_reg_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>out/generator/y_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C23[0][A]</td>
<td>out/generator/y_reg_6_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R30C23[0][A]</td>
<td style=" font-weight:bold;">out/generator/y_reg_6_s0/Q</td>
</tr>
<tr>
<td>2.308</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C23[0][A]</td>
<td>out/generator/n109_s/I1</td>
</tr>
<tr>
<td>2.540</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C23[0][A]</td>
<td style=" background: #97FFFF;">out/generator/n109_s/SUM</td>
</tr>
<tr>
<td>2.540</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C23[0][A]</td>
<td style=" font-weight:bold;">out/generator/y_reg_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C23[0][A]</td>
<td>out/generator/y_reg_6_s0/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C23[0][A]</td>
<td>out/generator/y_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.540</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>out/generator/x_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>out/generator/x_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[1][A]</td>
<td>out/generator/x_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R31C22[1][A]</td>
<td style=" font-weight:bold;">out/generator/x_reg_2_s0/Q</td>
</tr>
<tr>
<td>2.308</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C22[1][A]</td>
<td>out/generator/n62_s/I1</td>
</tr>
<tr>
<td>2.540</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C22[1][A]</td>
<td style=" background: #97FFFF;">out/generator/n62_s/SUM</td>
</tr>
<tr>
<td>2.540</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[1][A]</td>
<td style=" font-weight:bold;">out/generator/x_reg_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[1][A]</td>
<td>out/generator/x_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C22[1][A]</td>
<td>out/generator/x_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.540</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>out/generator/x_reg_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>out/generator/x_reg_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td>out/generator/x_reg_12_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R31C24[0][A]</td>
<td style=" font-weight:bold;">out/generator/x_reg_12_s0/Q</td>
</tr>
<tr>
<td>2.308</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C24[0][A]</td>
<td>out/generator/n52_s/I1</td>
</tr>
<tr>
<td>2.540</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td style=" background: #97FFFF;">out/generator/n52_s/SUM</td>
</tr>
<tr>
<td>2.540</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td style=" font-weight:bold;">out/generator/x_reg_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td>out/generator/x_reg_12_s0/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C24[0][A]</td>
<td>out/generator/x_reg_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.540</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>out/generator/x_reg_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>out/generator/x_reg_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[1][A]</td>
<td>out/generator/x_reg_14_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R31C24[1][A]</td>
<td style=" font-weight:bold;">out/generator/x_reg_14_s0/Q</td>
</tr>
<tr>
<td>2.308</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C24[1][A]</td>
<td>out/generator/n50_s/I1</td>
</tr>
<tr>
<td>2.540</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C24[1][A]</td>
<td style=" background: #97FFFF;">out/generator/n50_s/SUM</td>
</tr>
<tr>
<td>2.540</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C24[1][A]</td>
<td style=" font-weight:bold;">out/generator/x_reg_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[1][A]</td>
<td>out/generator/x_reg_14_s0/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C24[1][A]</td>
<td>out/generator/x_reg_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>out/renderer/line_number_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>out/renderer/line_number_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C24[0][A]</td>
<td>out/renderer/line_number_0_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R33C24[0][A]</td>
<td style=" font-weight:bold;">out/renderer/line_number_0_s0/Q</td>
</tr>
<tr>
<td>2.310</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C24[0][A]</td>
<td>out/renderer/n47_s2/I0</td>
</tr>
<tr>
<td>2.542</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C24[0][A]</td>
<td style=" background: #97FFFF;">out/renderer/n47_s2/F</td>
</tr>
<tr>
<td>2.542</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C24[0][A]</td>
<td style=" font-weight:bold;">out/renderer/line_number_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C24[0][A]</td>
<td>out/renderer/line_number_0_s0/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C24[0][A]</td>
<td>out/renderer/line_number_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>out/renderer/line_number_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>out/renderer/line_number_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C22[1][A]</td>
<td>out/renderer/line_number_1_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R33C22[1][A]</td>
<td style=" font-weight:bold;">out/renderer/line_number_1_s0/Q</td>
</tr>
<tr>
<td>2.310</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C22[1][A]</td>
<td>out/renderer/n46_s0/I1</td>
</tr>
<tr>
<td>2.542</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C22[1][A]</td>
<td style=" background: #97FFFF;">out/renderer/n46_s0/F</td>
</tr>
<tr>
<td>2.542</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C22[1][A]</td>
<td style=" font-weight:bold;">out/renderer/line_number_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C22[1][A]</td>
<td>out/renderer/line_number_1_s0/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C22[1][A]</td>
<td>out/renderer/line_number_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>out/generator/x_reg_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>out/generator/x_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[0][A]</td>
<td>out/generator/x_reg_6_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R31C23[0][A]</td>
<td style=" font-weight:bold;">out/generator/x_reg_6_s0/Q</td>
</tr>
<tr>
<td>2.310</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C23[0][A]</td>
<td>out/generator/n58_s/I1</td>
</tr>
<tr>
<td>2.542</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C23[0][A]</td>
<td style=" background: #97FFFF;">out/generator/n58_s/SUM</td>
</tr>
<tr>
<td>2.542</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C23[0][A]</td>
<td style=" font-weight:bold;">out/generator/x_reg_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[0][A]</td>
<td>out/generator/x_reg_6_s0/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C23[0][A]</td>
<td>out/generator/x_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.543</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>out/renderer/font_y_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>out/renderer/font_y_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C22[0][A]</td>
<td>out/renderer/font_y_0_s2/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R32C22[0][A]</td>
<td style=" font-weight:bold;">out/renderer/font_y_0_s2/Q</td>
</tr>
<tr>
<td>2.311</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C22[0][A]</td>
<td>out/renderer/n18_s3/I0</td>
</tr>
<tr>
<td>2.543</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C22[0][A]</td>
<td style=" background: #97FFFF;">out/renderer/n18_s3/F</td>
</tr>
<tr>
<td>2.543</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C22[0][A]</td>
<td style=" font-weight:bold;">out/renderer/font_y_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C22[0][A]</td>
<td>out/renderer/font_y_0_s2/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C22[0][A]</td>
<td>out/renderer/font_y_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.714%; route: 0.006, 1.389%; tC2Q: 0.202, 45.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.543</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>out/renderer/font_x_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>out/renderer/font_x_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C24[1][A]</td>
<td>out/renderer/font_x_0_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R33C24[1][A]</td>
<td style=" font-weight:bold;">out/renderer/font_x_0_s0/Q</td>
</tr>
<tr>
<td>2.311</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C24[1][A]</td>
<td>out/renderer/n34_s1/I0</td>
</tr>
<tr>
<td>2.543</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C24[1][A]</td>
<td style=" background: #97FFFF;">out/renderer/n34_s1/F</td>
</tr>
<tr>
<td>2.543</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C24[1][A]</td>
<td style=" font-weight:bold;">out/renderer/font_x_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C24[1][A]</td>
<td>out/renderer/font_x_0_s0/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C24[1][A]</td>
<td>out/renderer/font_x_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.714%; route: 0.006, 1.389%; tC2Q: 0.202, 45.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.446</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.560</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>out/generator/de_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>out/renderer/font_x_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[2][B]</td>
<td>out/generator/de_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R30C24[2][B]</td>
<td style=" font-weight:bold;">out/generator/de_s0/Q</td>
</tr>
<tr>
<td>2.560</td>
<td>0.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C24[0][B]</td>
<td style=" font-weight:bold;">out/renderer/font_x_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C24[0][B]</td>
<td>out/renderer/font_x_2_s0/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C24[0][B]</td>
<td>out/renderer/font_x_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.255, 55.828%; tC2Q: 0.202, 44.172%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.448</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.561</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.114</td>
</tr>
<tr>
<td class="label">From</td>
<td>out/generator/x_reg_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>out/generator/de_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[1][B]</td>
<td>out/generator/x_reg_15_s0/CLK</td>
</tr>
<tr>
<td>2.305</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R31C24[1][B]</td>
<td style=" font-weight:bold;">out/generator/x_reg_15_s0/Q</td>
</tr>
<tr>
<td>2.561</td>
<td>0.257</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[2][B]</td>
<td style=" font-weight:bold;">out/generator/de_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[2][B]</td>
<td>out/generator/de_s0/CLK</td>
</tr>
<tr>
<td>2.114</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C24[2][B]</td>
<td>out/generator/de_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.257, 55.953%; tC2Q: 0.202, 44.047%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.449</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.670</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.221</td>
</tr>
<tr>
<td class="label">From</td>
<td>out/renderer/buffer/memory_memory_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>out/renderer/font/memory_memory_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R28[6]</td>
<td>out/renderer/buffer/memory_memory_0_0_s/CLK</td>
</tr>
<tr>
<td>2.410</td>
<td>0.307</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">out/renderer/buffer/memory_memory_0_0_s/DO[6]</td>
</tr>
<tr>
<td>2.670</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">out/renderer/font/memory_memory_0_0_s/AD[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>out/renderer/font/memory_memory_0_0_s/CLK</td>
</tr>
<tr>
<td>2.221</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>out/renderer/font/memory_memory_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 45.892%; tC2Q: 0.307, 54.108%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.449</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.670</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.221</td>
</tr>
<tr>
<td class="label">From</td>
<td>out/renderer/buffer/memory_memory_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>out/renderer/font/memory_memory_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R28[6]</td>
<td>out/renderer/buffer/memory_memory_0_0_s/CLK</td>
</tr>
<tr>
<td>2.410</td>
<td>0.307</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">out/renderer/buffer/memory_memory_0_0_s/DO[5]</td>
</tr>
<tr>
<td>2.670</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">out/renderer/font/memory_memory_0_0_s/AD[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>out/renderer/font/memory_memory_0_0_s/CLK</td>
</tr>
<tr>
<td>2.221</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>out/renderer/font/memory_memory_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 45.892%; tC2Q: 0.307, 54.108%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.449</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.670</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.221</td>
</tr>
<tr>
<td class="label">From</td>
<td>out/renderer/buffer/memory_memory_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>out/renderer/font/memory_memory_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R28[6]</td>
<td>out/renderer/buffer/memory_memory_0_0_s/CLK</td>
</tr>
<tr>
<td>2.410</td>
<td>0.307</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">out/renderer/buffer/memory_memory_0_0_s/DO[4]</td>
</tr>
<tr>
<td>2.670</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">out/renderer/font/memory_memory_0_0_s/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>PLL_L[1]</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.103</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>out/renderer/font/memory_memory_0_0_s/CLK</td>
</tr>
<tr>
<td>2.221</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>out/renderer/font/memory_memory_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 45.892%; tC2Q: 0.307, 54.108%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.758</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.758</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>out/out_de_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.835</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.835</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.753</td>
<td>1.918</td>
<td>tCL</td>
<td>FF</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.015</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>out/out_de_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.670</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.670</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.588</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>43.773</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>out/out_de_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.758</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.758</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>out/generator/vsync_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.835</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.835</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.753</td>
<td>1.918</td>
<td>tCL</td>
<td>FF</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.015</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>out/generator/vsync_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.670</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.670</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.588</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>43.773</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>out/generator/vsync_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.758</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.758</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>out/generator/x_reg_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.835</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.835</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.753</td>
<td>1.918</td>
<td>tCL</td>
<td>FF</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.015</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>out/generator/x_reg_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.670</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.670</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.588</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>43.773</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>out/generator/x_reg_15_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.758</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.758</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>out/generator/x_reg_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.835</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.835</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.753</td>
<td>1.918</td>
<td>tCL</td>
<td>FF</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.015</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>out/generator/x_reg_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.670</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.670</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.588</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>43.773</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>out/generator/x_reg_7_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.758</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.758</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>out/generator/y_reg_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.835</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.835</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.753</td>
<td>1.918</td>
<td>tCL</td>
<td>FF</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.015</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>out/generator/y_reg_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.670</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.670</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.588</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>43.773</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>out/generator/y_reg_7_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.758</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.758</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.835</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.835</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.753</td>
<td>1.918</td>
<td>tCL</td>
<td>FF</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.015</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.670</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.670</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.588</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>43.773</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.758</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.758</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/c1_d_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.835</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.835</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.753</td>
<td>1.918</td>
<td>tCL</td>
<td>FF</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.015</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/c1_d_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.670</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.670</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.588</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>43.773</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/c1_d_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.758</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.758</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>out/generator/y_reg_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.835</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.835</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.753</td>
<td>1.918</td>
<td>tCL</td>
<td>FF</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.015</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>out/generator/y_reg_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.670</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.670</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.588</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>43.773</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>out/generator/y_reg_8_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.758</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.758</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/de_d_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.835</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.835</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.753</td>
<td>1.918</td>
<td>tCL</td>
<td>FF</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.015</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/de_d_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.670</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.670</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.588</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>43.773</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/de_d_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.758</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.758</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.835</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.835</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>22.753</td>
<td>1.918</td>
<td>tCL</td>
<td>FF</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>23.015</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.670</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.670</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>43.588</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>PLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>43.773</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>DVI/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>123</td>
<td>dot_clk</td>
<td>33.647</td>
<td>0.261</td>
</tr>
<tr>
<td>87</td>
<td>din_d[5]</td>
<td>33.647</td>
<td>1.198</td>
</tr>
<tr>
<td>42</td>
<td>de_d</td>
<td>39.391</td>
<td>1.442</td>
</tr>
<tr>
<td>39</td>
<td>b[4]</td>
<td>35.854</td>
<td>2.137</td>
</tr>
<tr>
<td>33</td>
<td>n73_3</td>
<td>38.376</td>
<td>0.451</td>
</tr>
<tr>
<td>19</td>
<td>sel_xnor</td>
<td>34.897</td>
<td>0.931</td>
</tr>
<tr>
<td>18</td>
<td>c1_d</td>
<td>40.054</td>
<td>0.785</td>
</tr>
<tr>
<td>17</td>
<td>sel_xnor</td>
<td>35.022</td>
<td>0.724</td>
</tr>
<tr>
<td>16</td>
<td>sel_xnor</td>
<td>34.453</td>
<td>0.708</td>
</tr>
<tr>
<td>16</td>
<td>n132_4</td>
<td>38.376</td>
<td>0.433</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R31C23</td>
<td>88.89%</td>
</tr>
<tr>
<td>R30C23</td>
<td>86.11%</td>
</tr>
<tr>
<td>R26C35</td>
<td>75.00%</td>
</tr>
<tr>
<td>R30C22</td>
<td>75.00%</td>
</tr>
<tr>
<td>R30C24</td>
<td>72.22%</td>
</tr>
<tr>
<td>R31C22</td>
<td>70.83%</td>
</tr>
<tr>
<td>R31C24</td>
<td>69.44%</td>
</tr>
<tr>
<td>R33C26</td>
<td>63.89%</td>
</tr>
<tr>
<td>R31C35</td>
<td>58.33%</td>
</tr>
<tr>
<td>R27C33</td>
<td>58.33%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name I_clk -period 37.04  [get_ports {I_clk}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
