library ieee;
use ieee.std_logic_1164.all;

entity or_2inp is 
	port (
		A : in std_logic;
		B : in std_logic;
		Y : out std_logic;
		);
end or_2inp;

architecture logic of or_2inp is 
	begin
		Y <= A or B;
end logic;