# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do Lab5_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/cozyn/Desktop/ECE\ 385/385/Lab5/Lab5/Lab5 {C:/Users/cozyn/Desktop/ECE 385/385/Lab5/Lab5/Lab5/shift_register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:04:27 on Oct 01,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/cozyn/Desktop/ECE 385/385/Lab5/Lab5/Lab5" C:/Users/cozyn/Desktop/ECE 385/385/Lab5/Lab5/Lab5/shift_register.sv 
# -- Compiling module register_unit
# -- Compiling module shift_register
# ** Error: C:/Users/cozyn/Desktop/ECE 385/385/Lab5/Lab5/Lab5/shift_register.sv(40): (vlog-2110) Illegal reference to net "Data_Out".
# ** Error: C:/Users/cozyn/Desktop/ECE 385/385/Lab5/Lab5/Lab5/shift_register.sv(42): (vlog-2110) Illegal reference to net "Data_Out".
# ** Error: C:/Users/cozyn/Desktop/ECE 385/385/Lab5/Lab5/Lab5/shift_register.sv(45): (vlog-2110) Illegal reference to net "Data_Out".
# End time: 17:04:27 on Oct 01,2020, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Lab5_run_msim_rtl_verilog.do line 8
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+C:/Users/cozyn/Desktop/ECE\ 385/385/Lab5/Lab5/Lab5 {C:/Users/cozyn/Desktop/ECE 385/385/Lab5/Lab5/Lab5/shift_register.sv}"
