<meta charset="UTF-8">
<title></title>
<link href="https://cdnjs.cloudflare.com/ajax/libs/twitter-bootstrap/4.6.0/css/bootstrap.min.css" rel="stylesheet" />
<header>
<figure>&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;<img alt="" align="middle" height="600" src="https://github.com/sst-eras/ispass.github.io/raw/main/docs/assets/ispass.jpg" width="900" /></figure>
<h3>SST-ERAS Tutorial</h3>
<h5>April 23rd, Sunday - 1:00 - 5:00 pm, Sheraton Raleigh Hotel, Downtown, Raleigh, NC</h5>
<br />
&nbsp;</header>

<main>
<section>
<ul>
	<li>
	<h5>The Structural Simulation Toolkit(<a href="http://sst-simulator.org/">SST</a>): A high-performance parallel simulation framework</h5>
	</li>
	<li>
	<h5><a href="https://www.osti.gov/biblio/1854734"><em>ERAS</em></a>: Enabling the Integration of Real-World Intellectual Properties (IPs) in Architectural Simulators</h5>
	</li>
</ul>
</section>
&nbsp;

<section>
<h4>About the Tutorial</h4>

<p>With a proliferation of custom IPs in the market, it is becoming increasingly challenging for Architects to integrate these IPs at system-level to evaluate their performance and drive design space exploration. Architects put in considerable effort and have to focus on low-level integration details to ensure functional correctness and performance correlation with real silicon. To mitigate this problem, we introduce a framework ERAS that provides a platform for swift integration of RTL IP models (convertible to C-description) with high-level architecture simulators such as Structural Simulation Toolkit (SST). The integration workflow automatically generates the SST wrapper component based on user description and carries necessary interfaces to &#39;plug&#39; the RTL model with the SST framework.</p>
</section>

<section>
<h4>Organizers</h4>
Clay Hughes (Sandia National Laboratories), Gwen Voskuilen (Sandia National Laboratories), Amro Awad (NC State University), Shubham Nema (NC State University), Shiva Kaushik Chunduru (NC State University)<br />
&nbsp;</section>
<section>
<h4> SST Simulator</h4>
<figure>&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;<img alt="" align="middle" height="300" src="https://github.com/sst-eras/ispass.github.io/raw/main/docs/assets/sst_sim.jpg" width="500" /></figure>
The Structural Simulation Toolkit (SST) was developed to explore innovations in highly concurrent systems where the ISA, microarchitecture, and memory interact with the programming model and communications system. The package provides two novel capabilities. The first is a fully modular design that enables extensive exploration of an individual system parameter without the need for intrusive changes to the simulator. The second is a parallel simulation environment based on MPI. This provides a high level of performance and the ability to look at large systems. The framework has been successfully used to model concepts ranging from processing in memory to conventional processors connected by conventional network interfaces and running MPI.
</section>
<br>
<section>
<h4>ERAS Framework</h4>
<figure>&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;<img alt="" align="middle" height="300" src="https://github.com/sst-eras/ispass.github.io/raw/main/docs/assets/eras_framework.png" width="600" /></figure>
The Structural Simulation Toolkit (SST) architectural simulator is being actively used to drive design space exploration of various architectural models and optimizations for hardware and software used by Architects. <br> <br>
The ability to augment the designs and architectural models explored in SST with low-level highly-accurate models, possibly with publicly available third-party IPs, can enable: 
<ol>
	<li> fast evaluation of the performance impact for alternative IPs in designs of interest; 
	<li> enable system-level studies for using realistic IPs even before the technology or products are available; 
	<li> save significant efforts for modeling architectural components,typically integrated as-is, by just leveraging low-level models already available; 
	<li> facilitate more realistic design space exploration driven by real-world constraints of the used IPs (e.g., port width, interface protocol, interoperability, etc.); 
	<li> accurate performance evaluations of sub-systems of interest and understanding possible limitations of alternative IPs/implementations rather than using abstracted medium-fidelity designs. 
</ol>

Hence, we propose <b>ERAS</b> that systematically addresses these challenges and enables a versatile solution for seamless integration of low level designs into architectural simulators. Above figure depicts our vision for the future of architectural simulators and where ERAS framework fits in the architectural
simulation workflow.  <br> <br>

<figure>&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;&ensp;<img alt="" align="middle" height="150" src="https://github.com/sst-eras/ispass.github.io/raw/main/docs/assets/systematic_flow.png" width="450" /></figure>
The framework leverages the <em> Essential Signal Simulation by Netlist Transforms(ESSENT) [1]</em> tools to generate a C-model from a model described in FIRRTL, which is an Intermediate Representation (IR) for any Hardware Description Language (HDL). The hardware description can be written in Verilog or Chisel[2], which is a popular Hardware Construction language written in Scala [3], and can be converted to FIRRTL using the Chisel compiler. Similarly, hardware descriptions written in Verilog can be lowered to FIRRTL using Yosys [4]. The generated C-model is fed to the parser, the core of the ERAS, that generates architectural components integrable with SST.
&nbsp;</section>
<br>
<section>
<h4><u>ERAS Contributors</u></h4>
&nbsp;
<h6>Principal Investigator</h6>

<ul>
	<li>Amro Awad</li>
</ul>

<h6>Collaborators (Sandia National Laboratories)</h6>

<ul>
	<li>Clayton Hughes</li>
	<li>Gwendolyn Voskuilen</li>
	<li>Scott Hemmert</li>
	<li>Arun Rodrigues</li>
	<li>Ben Feinberg</li>
</ul>

<h6>Developers</h6>

<ul>
	<li>Shiva Kaushik Chunduru</li>
	<li>Shubham Nema</li>
	<li>Muthya Ambati</li>
	<li>Justin Kirschner</li>
	<li>Rohin Razdan</li>
	<li>Debpratim Adak</li>
	<li>Hyokeun Lee</li>
	<li>Amro Awad</li>
</ul>
</section>

<section>
<h4>Schedule</h4>
<table class="table table-bordered table-striped">
	<thead>
		<tr>
			<th>Content</th>
			<th>Presenters</th>
			<th>Affiliation</th>
			<th>Time</th>
		</tr>
	</thead>
	<tbody>
		<tr>
			<td><b>Part 1:</b>  Introduction to SST <br> 
				<b>Part 2:</b>  SST Overview <br>
				   &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;SST Element Libraries: A tour <br>
			</td>
			<td>Clay Hughes, Gwen Voskuilen</td>			
			<td>Sandia National Laboratories</td>
			<td>1:00 PM - 2:30 PM</td>
		</tr>
		<tr>
			<td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Coffee Break</td>
			<td> - </td>
			<td> - </td>
			<td>2:30 PM - 3:00 PM</td>
		</tr>
		<tr>
			<td><b>Part 1:</b> ERAS Overview<br> 
				<b>Part 2:</b>  Why ERAS ? <br>
				&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Framwork Details <br>
			</td>			
			<td>Shubham Nema</td>
			<td>NC State University</td>
			<td>3:00 PM - 3:45 PM</td>
		</tr>
		<tr>
			<td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ERAS Demo</td>
			<td>Shiva Kaushik Chunduru</td>
			<td>NC State University</td>
			<td>3:45 PM - 4:30 PM</td>
		</tr>
		<tr>
			<td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Questions ? <br>
			&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Brainstorming</td>
			<td>Organizers</td>
			<td>SNL & NC State</td>
			<td>4:30 PM - 5:00 PM</td>
		</tr>
	</tbody>
</table>
</section>
<br>
</main>

<section>
<h4>References</h4>
<ol>
	<li> &nbsp; Beamer, Scott, and USDOE. Essential Signal Simulation Enabled by Netlist Transforms (ESSENT) v1.0. Computer software. https://www.osti.gov//servlets/purl/1572345. USDOE. 3 Jul. 2019. Web. doi:10.11578/dc.20191029.3 </li>
	<li> &nbsp; Jonathan Bachrach, Huy Vo, Brian Richards, Yunsup Lee, Andrew Waterman, Rimas Avižienis, John Wawrzynek, and Krste Asanović. 2012. Chisel: constructing hardware in a Scala embedded language. In Proceedings of the 49th Annual Design Automation Conference (DAC '12). Association for Computing Machinery, New York, NY, USA, 1216–1225. https://doi.org/10.1145/2228360.2228584 </li>
	<li> &nbsp; Odersky, Martin, Philippe Altherr, Vincent Cremet, Burak Emir, Stphane Micheloud, Nikolay Mihaylov, Michel Schinz, Erik Stenman, and Matthias Zenger. "The Scala language specification." (2004). </li>
	<li> &nbsp; Wolf, Clifford, Johann Glaser and Johannes Kepler. “Yosys-A Free Verilog Synthesis Suite.” (2013). </li>
</ol>