{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1764277075044 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1764277075045 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 27 15:57:54 2025 " "Processing started: Thu Nov 27 15:57:54 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1764277075045 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1764277075045 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab6Part2 -c Lab6Part2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab6Part2 -c Lab6Part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1764277075046 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1764277075480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec2to4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec2to4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec2to4-Behavior " "Found design unit 1: dec2to4-Behavior" {  } { { "dec2to4.vhd" "" { Text "/home/student1/aymohame/COE328LAB6PART2/dec2to4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764277076206 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec2to4 " "Found entity 1: dec2to4" {  } { { "dec2to4.vhd" "" { Text "/home/student1/aymohame/COE328LAB6PART2/dec2to4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764277076206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764277076206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3to8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 3to8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 3to8 " "Found entity 1: 3to8" {  } { { "3to8.bdf" "" { Schematic "/home/student1/aymohame/COE328LAB6PART2/3to8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764277076299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764277076299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4to16decoderreal.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 4to16decoderreal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4to16decoderreal " "Found entity 1: 4to16decoderreal" {  } { { "4to16decoderreal.bdf" "" { Schematic "/home/student1/aymohame/COE328LAB6PART2/4to16decoderreal.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764277076346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764277076346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 machine-fsm " "Found design unit 1: machine-fsm" {  } { { "machine.vhd" "" { Text "/home/student1/aymohame/COE328LAB6PART2/machine.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764277076397 ""} { "Info" "ISGN_ENTITY_NAME" "1 machine " "Found entity 1: machine" {  } { { "machine.vhd" "" { Text "/home/student1/aymohame/COE328LAB6PART2/machine.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764277076397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764277076397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latch1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latch1-Behavior " "Found design unit 1: latch1-Behavior" {  } { { "latch1.vhd" "" { Text "/home/student1/aymohame/COE328LAB6PART2/latch1.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764277076439 ""} { "Info" "ISGN_ENTITY_NAME" "1 latch1 " "Found entity 1: latch1" {  } { { "latch1.vhd" "" { Text "/home/student1/aymohame/COE328LAB6PART2/latch1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764277076439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764277076439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latch2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latch2-Behavior " "Found design unit 1: latch2-Behavior" {  } { { "latch2.vhd" "" { Text "/home/student1/aymohame/COE328LAB6PART2/latch2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764277076492 ""} { "Info" "ISGN_ENTITY_NAME" "1 latch2 " "Found entity 1: latch2" {  } { { "latch2.vhd" "" { Text "/home/student1/aymohame/COE328LAB6PART2/latch2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764277076492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764277076492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sseg-Behavior " "Found design unit 1: sseg-Behavior" {  } { { "sseg.vhd" "" { Text "/home/student1/aymohame/COE328LAB6PART2/sseg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764277076533 ""} { "Info" "ISGN_ENTITY_NAME" "1 sseg " "Found entity 1: sseg" {  } { { "sseg.vhd" "" { Text "/home/student1/aymohame/COE328LAB6PART2/sseg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764277076533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764277076533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FirstALUDiag.bdf 1 1 " "Found 1 design units, including 1 entities, in source file FirstALUDiag.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FirstALUDiag " "Found entity 1: FirstALUDiag" {  } { { "FirstALUDiag.bdf" "" { Schematic "/home/student1/aymohame/COE328LAB6PART2/FirstALUDiag.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764277076577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764277076577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU2-calculation " "Found design unit 1: ALU2-calculation" {  } { { "ALU2.vhd" "" { Text "/home/student1/aymohame/COE328LAB6PART2/ALU2.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764277076603 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU2 " "Found entity 1: ALU2" {  } { { "ALU2.vhd" "" { Text "/home/student1/aymohame/COE328LAB6PART2/ALU2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764277076603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764277076603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SecondALUDiag.bdf 1 1 " "Found 1 design units, including 1 entities, in source file SecondALUDiag.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SecondALUDiag " "Found entity 1: SecondALUDiag" {  } { { "SecondALUDiag.bdf" "" { Schematic "/home/student1/aymohame/COE328LAB6PART2/SecondALUDiag.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764277076626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764277076626 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SecondALUDiag " "Elaborating entity \"SecondALUDiag\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1764277076786 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst " "Primitive \"GND\" of instance \"inst\" not used" {  } { { "SecondALUDiag.bdf" "" { Schematic "/home/student1/aymohame/COE328LAB6PART2/SecondALUDiag.bdf" { { 688 160 192 720 "inst" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1764277076791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sseg sseg:inst5 " "Elaborating entity \"sseg\" for hierarchy \"sseg:inst5\"" {  } { { "SecondALUDiag.bdf" "inst5" { Schematic "/home/student1/aymohame/COE328LAB6PART2/SecondALUDiag.bdf" { { 464 1032 1216 544 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764277076879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU2 ALU2:inst1 " "Elaborating entity \"ALU2\" for hierarchy \"ALU2:inst1\"" {  } { { "SecondALUDiag.bdf" "inst1" { Schematic "/home/student1/aymohame/COE328LAB6PART2/SecondALUDiag.bdf" { { 264 664 856 440 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764277076882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch1 latch1:inst2 " "Elaborating entity \"latch1\" for hierarchy \"latch1:inst2\"" {  } { { "SecondALUDiag.bdf" "inst2" { Schematic "/home/student1/aymohame/COE328LAB6PART2/SecondALUDiag.bdf" { { 88 272 432 200 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764277076885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch2 latch2:inst3 " "Elaborating entity \"latch2\" for hierarchy \"latch2:inst3\"" {  } { { "SecondALUDiag.bdf" "inst3" { Schematic "/home/student1/aymohame/COE328LAB6PART2/SecondALUDiag.bdf" { { 72 816 976 184 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764277076888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4to16decoderreal 4to16decoderreal:inst10 " "Elaborating entity \"4to16decoderreal\" for hierarchy \"4to16decoderreal:inst10\"" {  } { { "SecondALUDiag.bdf" "inst10" { Schematic "/home/student1/aymohame/COE328LAB6PART2/SecondALUDiag.bdf" { { 272 280 424 400 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764277076891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "3to8 4to16decoderreal:inst10\|3to8:inst " "Elaborating entity \"3to8\" for hierarchy \"4to16decoderreal:inst10\|3to8:inst\"" {  } { { "4to16decoderreal.bdf" "inst" { Schematic "/home/student1/aymohame/COE328LAB6PART2/4to16decoderreal.bdf" { { 136 600 728 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764277076895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec2to4 4to16decoderreal:inst10\|3to8:inst\|dec2to4:inst " "Elaborating entity \"dec2to4\" for hierarchy \"4to16decoderreal:inst10\|3to8:inst\|dec2to4:inst\"" {  } { { "3to8.bdf" "inst" { Schematic "/home/student1/aymohame/COE328LAB6PART2/3to8.bdf" { { 176 656 808 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764277076897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "machine machine:inst12 " "Elaborating entity \"machine\" for hierarchy \"machine:inst12\"" {  } { { "SecondALUDiag.bdf" "inst12" { Schematic "/home/student1/aymohame/COE328LAB6PART2/SecondALUDiag.bdf" { { 352 -40 168 464 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764277076906 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RFirstFourNeg\[1\] VCC " "Pin \"RFirstFourNeg\[1\]\" is stuck at VCC" {  } { { "SecondALUDiag.bdf" "" { Schematic "/home/student1/aymohame/COE328LAB6PART2/SecondALUDiag.bdf" { { 504 1304 1496 520 "RFirstFourNeg\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764277077998 "|SecondALUDiag|RFirstFourNeg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RFirstFourNeg\[2\] VCC " "Pin \"RFirstFourNeg\[2\]\" is stuck at VCC" {  } { { "SecondALUDiag.bdf" "" { Schematic "/home/student1/aymohame/COE328LAB6PART2/SecondALUDiag.bdf" { { 504 1304 1496 520 "RFirstFourNeg\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764277077998 "|SecondALUDiag|RFirstFourNeg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RFirstFourNeg\[3\] VCC " "Pin \"RFirstFourNeg\[3\]\" is stuck at VCC" {  } { { "SecondALUDiag.bdf" "" { Schematic "/home/student1/aymohame/COE328LAB6PART2/SecondALUDiag.bdf" { { 504 1304 1496 520 "RFirstFourNeg\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764277077998 "|SecondALUDiag|RFirstFourNeg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RFirstFourNeg\[4\] VCC " "Pin \"RFirstFourNeg\[4\]\" is stuck at VCC" {  } { { "SecondALUDiag.bdf" "" { Schematic "/home/student1/aymohame/COE328LAB6PART2/SecondALUDiag.bdf" { { 504 1304 1496 520 "RFirstFourNeg\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764277077998 "|SecondALUDiag|RFirstFourNeg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RFirstFourNeg\[5\] VCC " "Pin \"RFirstFourNeg\[5\]\" is stuck at VCC" {  } { { "SecondALUDiag.bdf" "" { Schematic "/home/student1/aymohame/COE328LAB6PART2/SecondALUDiag.bdf" { { 504 1304 1496 520 "RFirstFourNeg\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764277077998 "|SecondALUDiag|RFirstFourNeg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RFirstFourNeg\[6\] VCC " "Pin \"RFirstFourNeg\[6\]\" is stuck at VCC" {  } { { "SecondALUDiag.bdf" "" { Schematic "/home/student1/aymohame/COE328LAB6PART2/SecondALUDiag.bdf" { { 504 1304 1496 520 "RFirstFourNeg\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764277077998 "|SecondALUDiag|RFirstFourNeg[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RFirstFourNeg\[7\] VCC " "Pin \"RFirstFourNeg\[7\]\" is stuck at VCC" {  } { { "SecondALUDiag.bdf" "" { Schematic "/home/student1/aymohame/COE328LAB6PART2/SecondALUDiag.bdf" { { 504 1304 1496 520 "RFirstFourNeg\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764277077998 "|SecondALUDiag|RFirstFourNeg[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RlastFourNeg\[1\] VCC " "Pin \"RlastFourNeg\[1\]\" is stuck at VCC" {  } { { "SecondALUDiag.bdf" "" { Schematic "/home/student1/aymohame/COE328LAB6PART2/SecondALUDiag.bdf" { { 312 1296 1485 328 "RlastFourNeg\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764277077998 "|SecondALUDiag|RlastFourNeg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RlastFourNeg\[2\] VCC " "Pin \"RlastFourNeg\[2\]\" is stuck at VCC" {  } { { "SecondALUDiag.bdf" "" { Schematic "/home/student1/aymohame/COE328LAB6PART2/SecondALUDiag.bdf" { { 312 1296 1485 328 "RlastFourNeg\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764277077998 "|SecondALUDiag|RlastFourNeg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RlastFourNeg\[3\] VCC " "Pin \"RlastFourNeg\[3\]\" is stuck at VCC" {  } { { "SecondALUDiag.bdf" "" { Schematic "/home/student1/aymohame/COE328LAB6PART2/SecondALUDiag.bdf" { { 312 1296 1485 328 "RlastFourNeg\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764277077998 "|SecondALUDiag|RlastFourNeg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RlastFourNeg\[4\] VCC " "Pin \"RlastFourNeg\[4\]\" is stuck at VCC" {  } { { "SecondALUDiag.bdf" "" { Schematic "/home/student1/aymohame/COE328LAB6PART2/SecondALUDiag.bdf" { { 312 1296 1485 328 "RlastFourNeg\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764277077998 "|SecondALUDiag|RlastFourNeg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RlastFourNeg\[5\] VCC " "Pin \"RlastFourNeg\[5\]\" is stuck at VCC" {  } { { "SecondALUDiag.bdf" "" { Schematic "/home/student1/aymohame/COE328LAB6PART2/SecondALUDiag.bdf" { { 312 1296 1485 328 "RlastFourNeg\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764277077998 "|SecondALUDiag|RlastFourNeg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RlastFourNeg\[6\] VCC " "Pin \"RlastFourNeg\[6\]\" is stuck at VCC" {  } { { "SecondALUDiag.bdf" "" { Schematic "/home/student1/aymohame/COE328LAB6PART2/SecondALUDiag.bdf" { { 312 1296 1485 328 "RlastFourNeg\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764277077998 "|SecondALUDiag|RlastFourNeg[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RlastFourNeg\[7\] VCC " "Pin \"RlastFourNeg\[7\]\" is stuck at VCC" {  } { { "SecondALUDiag.bdf" "" { Schematic "/home/student1/aymohame/COE328LAB6PART2/SecondALUDiag.bdf" { { 312 1296 1485 328 "RlastFourNeg\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764277077998 "|SecondALUDiag|RlastFourNeg[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "StudentIdDisplay\[3\] GND " "Pin \"StudentIdDisplay\[3\]\" is stuck at GND" {  } { { "SecondALUDiag.bdf" "" { Schematic "/home/student1/aymohame/COE328LAB6PART2/SecondALUDiag.bdf" { { 712 256 460 728 "StudentIdDisplay\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1764277077998 "|SecondALUDiag|StudentIdDisplay[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1764277077998 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1764277080682 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764277080682 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "176 " "Implemented 176 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1764277081104 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1764277081104 ""} { "Info" "ICUT_CUT_TM_LCELLS" "114 " "Implemented 114 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1764277081104 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1764277081104 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "372 " "Peak virtual memory: 372 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1764277081265 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 27 15:58:01 2025 " "Processing ended: Thu Nov 27 15:58:01 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1764277081265 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1764277081265 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1764277081265 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1764277081265 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1764277082978 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1764277082979 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 27 15:58:02 2025 " "Processing started: Thu Nov 27 15:58:02 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1764277082979 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1764277082979 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab6Part2 -c Lab6Part2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab6Part2 -c Lab6Part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1764277082980 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1764277083102 ""}
{ "Info" "0" "" "Project  = Lab6Part2" {  } {  } 0 0 "Project  = Lab6Part2" 0 0 "Fitter" 0 0 1764277083103 ""}
{ "Info" "0" "" "Revision = Lab6Part2" {  } {  } 0 0 "Revision = Lab6Part2" 0 0 "Fitter" 0 0 1764277083104 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1764277083278 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab6Part2 EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"Lab6Part2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1764277083333 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1764277083355 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1764277083355 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1764277083546 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1764277084079 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1764277084079 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1764277084079 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/aymohame/COE328LAB6PART2/" { { 0 { 0 ""} 0 290 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1764277084084 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/aymohame/COE328LAB6PART2/" { { 0 { 0 ""} 0 291 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1764277084084 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/aymohame/COE328LAB6PART2/" { { 0 { 0 ""} 0 292 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1764277084084 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1764277084084 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "15 62 " "No exact pin location assignment(s) for 15 pins of 62 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RlastFourNeg\[1\] " "Pin RlastFourNeg\[1\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { RlastFourNeg[1] } } } { "SecondALUDiag.bdf" "" { Schematic "/home/student1/aymohame/COE328LAB6PART2/SecondALUDiag.bdf" { { 312 1296 1485 328 "RlastFourNeg" "" } } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RlastFourNeg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/aymohame/COE328LAB6PART2/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764277084142 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RlastFourNeg\[2\] " "Pin RlastFourNeg\[2\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { RlastFourNeg[2] } } } { "SecondALUDiag.bdf" "" { Schematic "/home/student1/aymohame/COE328LAB6PART2/SecondALUDiag.bdf" { { 312 1296 1485 328 "RlastFourNeg" "" } } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RlastFourNeg[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/aymohame/COE328LAB6PART2/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764277084142 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RlastFourNeg\[3\] " "Pin RlastFourNeg\[3\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { RlastFourNeg[3] } } } { "SecondALUDiag.bdf" "" { Schematic "/home/student1/aymohame/COE328LAB6PART2/SecondALUDiag.bdf" { { 312 1296 1485 328 "RlastFourNeg" "" } } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RlastFourNeg[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/aymohame/COE328LAB6PART2/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764277084142 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RlastFourNeg\[4\] " "Pin RlastFourNeg\[4\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { RlastFourNeg[4] } } } { "SecondALUDiag.bdf" "" { Schematic "/home/student1/aymohame/COE328LAB6PART2/SecondALUDiag.bdf" { { 312 1296 1485 328 "RlastFourNeg" "" } } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RlastFourNeg[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/aymohame/COE328LAB6PART2/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764277084142 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RlastFourNeg\[5\] " "Pin RlastFourNeg\[5\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { RlastFourNeg[5] } } } { "SecondALUDiag.bdf" "" { Schematic "/home/student1/aymohame/COE328LAB6PART2/SecondALUDiag.bdf" { { 312 1296 1485 328 "RlastFourNeg" "" } } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RlastFourNeg[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/aymohame/COE328LAB6PART2/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764277084142 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RlastFourNeg\[6\] " "Pin RlastFourNeg\[6\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { RlastFourNeg[6] } } } { "SecondALUDiag.bdf" "" { Schematic "/home/student1/aymohame/COE328LAB6PART2/SecondALUDiag.bdf" { { 312 1296 1485 328 "RlastFourNeg" "" } } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RlastFourNeg[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/aymohame/COE328LAB6PART2/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764277084142 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RlastFourNeg\[7\] " "Pin RlastFourNeg\[7\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { RlastFourNeg[7] } } } { "SecondALUDiag.bdf" "" { Schematic "/home/student1/aymohame/COE328LAB6PART2/SecondALUDiag.bdf" { { 312 1296 1485 328 "RlastFourNeg" "" } } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { RlastFourNeg[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/aymohame/COE328LAB6PART2/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764277084142 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testR1\[3\] " "Pin testR1\[3\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { testR1[3] } } } { "SecondALUDiag.bdf" "" { Schematic "/home/student1/aymohame/COE328LAB6PART2/SecondALUDiag.bdf" { { 480 704 720 656 "testR1" "" } } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { testR1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/aymohame/COE328LAB6PART2/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764277084142 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testR1\[2\] " "Pin testR1\[2\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { testR1[2] } } } { "SecondALUDiag.bdf" "" { Schematic "/home/student1/aymohame/COE328LAB6PART2/SecondALUDiag.bdf" { { 480 704 720 656 "testR1" "" } } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { testR1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/aymohame/COE328LAB6PART2/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764277084142 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testR1\[1\] " "Pin testR1\[1\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { testR1[1] } } } { "SecondALUDiag.bdf" "" { Schematic "/home/student1/aymohame/COE328LAB6PART2/SecondALUDiag.bdf" { { 480 704 720 656 "testR1" "" } } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { testR1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/aymohame/COE328LAB6PART2/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764277084142 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testR1\[0\] " "Pin testR1\[0\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { testR1[0] } } } { "SecondALUDiag.bdf" "" { Schematic "/home/student1/aymohame/COE328LAB6PART2/SecondALUDiag.bdf" { { 480 704 720 656 "testR1" "" } } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { testR1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/aymohame/COE328LAB6PART2/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764277084142 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testR2\[3\] " "Pin testR2\[3\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { testR2[3] } } } { "SecondALUDiag.bdf" "" { Schematic "/home/student1/aymohame/COE328LAB6PART2/SecondALUDiag.bdf" { { 536 904 920 712 "testR2" "" } } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { testR2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/aymohame/COE328LAB6PART2/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764277084142 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testR2\[2\] " "Pin testR2\[2\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { testR2[2] } } } { "SecondALUDiag.bdf" "" { Schematic "/home/student1/aymohame/COE328LAB6PART2/SecondALUDiag.bdf" { { 536 904 920 712 "testR2" "" } } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { testR2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/aymohame/COE328LAB6PART2/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764277084142 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testR2\[1\] " "Pin testR2\[1\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { testR2[1] } } } { "SecondALUDiag.bdf" "" { Schematic "/home/student1/aymohame/COE328LAB6PART2/SecondALUDiag.bdf" { { 536 904 920 712 "testR2" "" } } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { testR2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/aymohame/COE328LAB6PART2/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764277084142 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "testR2\[0\] " "Pin testR2\[0\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { testR2[0] } } } { "SecondALUDiag.bdf" "" { Schematic "/home/student1/aymohame/COE328LAB6PART2/SecondALUDiag.bdf" { { 536 904 920 712 "testR2" "" } } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { testR2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/aymohame/COE328LAB6PART2/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764277084142 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1764277084142 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab6Part2.sdc " "Synopsys Design Constraints File file not found: 'Lab6Part2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1764277084247 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1764277084247 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1764277084250 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clocks (placed in PIN W26 (LVDS139p, CDPCLK4/DQS3R/CQ3R#)) " "Automatically promoted node Clocks (placed in PIN W26 (LVDS139p, CDPCLK4/DQS3R/CQ3R#))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1764277084265 ""}  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { Clocks } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/CMC/tools/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "Clocks" } } } } { "SecondALUDiag.bdf" "" { Schematic "/home/student1/aymohame/COE328LAB6PART2/SecondALUDiag.bdf" { { 176 -24 144 192 "Clocks" "" } } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Clocks } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/aymohame/COE328LAB6PART2/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1764277084265 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN N25 (CLK4, LVDSCLK2p, Input)) " "Automatically promoted node reset (placed in PIN N25 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1764277084265 ""}  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { reset } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/CMC/tools/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "SecondALUDiag.bdf" "" { Schematic "/home/student1/aymohame/COE328LAB6PART2/SecondALUDiag.bdf" { { 496 -312 -144 512 "reset" "" } } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/aymohame/COE328LAB6PART2/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1764277084265 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1764277084321 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1764277084322 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1764277084322 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1764277084324 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1764277084325 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1764277084325 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1764277084325 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1764277084325 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1764277084340 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1764277084341 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1764277084341 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "15 unused 3.3V 0 15 0 " "Number of I/O pins in group: 15 (unused VREF, 3.3V VCCIO, 0 input, 15 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1764277084347 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1764277084347 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1764277084347 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 7 57 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 7 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1764277084349 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 3 56 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1764277084349 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 55 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  55 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1764277084349 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 2 56 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1764277084349 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 63 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1764277084349 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 24 35 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 24 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1764277084349 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 2 56 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1764277084349 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 9 47 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1764277084349 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1764277084349 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1764277084349 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764277084366 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1764277085086 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764277085245 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1764277085255 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1764277085983 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764277085983 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1764277086054 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X22_Y0 X32_Y11 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X22_Y0 to location X32_Y11" {  } { { "loc" "" { Generic "/home/student1/aymohame/COE328LAB6PART2/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X22_Y0 to location X32_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X22_Y0 to location X32_Y11"} 22 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1764277086751 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1764277086751 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764277087077 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1764277087079 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1764277087079 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.24 " "Total time spent on timing analysis during the Fitter is 0.24 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1764277087088 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1764277087093 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "43 " "Found 43 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RFirstFourDisp\[1\] 0 " "Pin \"RFirstFourDisp\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764277087099 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RFirstFourDisp\[2\] 0 " "Pin \"RFirstFourDisp\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764277087099 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RFirstFourDisp\[3\] 0 " "Pin \"RFirstFourDisp\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764277087099 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RFirstFourDisp\[4\] 0 " "Pin \"RFirstFourDisp\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764277087099 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RFirstFourDisp\[5\] 0 " "Pin \"RFirstFourDisp\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764277087099 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RFirstFourDisp\[6\] 0 " "Pin \"RFirstFourDisp\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764277087099 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RFirstFourDisp\[7\] 0 " "Pin \"RFirstFourDisp\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764277087099 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RFirstFourNeg\[1\] 0 " "Pin \"RFirstFourNeg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764277087099 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RFirstFourNeg\[2\] 0 " "Pin \"RFirstFourNeg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764277087099 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RFirstFourNeg\[3\] 0 " "Pin \"RFirstFourNeg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764277087099 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RFirstFourNeg\[4\] 0 " "Pin \"RFirstFourNeg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764277087099 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RFirstFourNeg\[5\] 0 " "Pin \"RFirstFourNeg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764277087099 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RFirstFourNeg\[6\] 0 " "Pin \"RFirstFourNeg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764277087099 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RFirstFourNeg\[7\] 0 " "Pin \"RFirstFourNeg\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764277087099 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RLastFourDisplay\[1\] 0 " "Pin \"RLastFourDisplay\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764277087099 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RLastFourDisplay\[2\] 0 " "Pin \"RLastFourDisplay\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764277087099 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RLastFourDisplay\[3\] 0 " "Pin \"RLastFourDisplay\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764277087099 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RLastFourDisplay\[4\] 0 " "Pin \"RLastFourDisplay\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764277087099 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RLastFourDisplay\[5\] 0 " "Pin \"RLastFourDisplay\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764277087099 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RLastFourDisplay\[6\] 0 " "Pin \"RLastFourDisplay\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764277087099 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RLastFourDisplay\[7\] 0 " "Pin \"RLastFourDisplay\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764277087099 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RlastFourNeg\[1\] 0 " "Pin \"RlastFourNeg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764277087099 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RlastFourNeg\[2\] 0 " "Pin \"RlastFourNeg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764277087099 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RlastFourNeg\[3\] 0 " "Pin \"RlastFourNeg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764277087099 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RlastFourNeg\[4\] 0 " "Pin \"RlastFourNeg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764277087099 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RlastFourNeg\[5\] 0 " "Pin \"RlastFourNeg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764277087099 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RlastFourNeg\[6\] 0 " "Pin \"RlastFourNeg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764277087099 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RlastFourNeg\[7\] 0 " "Pin \"RlastFourNeg\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764277087099 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "StudentIdDisplay\[1\] 0 " "Pin \"StudentIdDisplay\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764277087099 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "StudentIdDisplay\[2\] 0 " "Pin \"StudentIdDisplay\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764277087099 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "StudentIdDisplay\[3\] 0 " "Pin \"StudentIdDisplay\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764277087099 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "StudentIdDisplay\[4\] 0 " "Pin \"StudentIdDisplay\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764277087099 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "StudentIdDisplay\[5\] 0 " "Pin \"StudentIdDisplay\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764277087099 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "StudentIdDisplay\[6\] 0 " "Pin \"StudentIdDisplay\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764277087099 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "StudentIdDisplay\[7\] 0 " "Pin \"StudentIdDisplay\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764277087099 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "testR1\[3\] 0 " "Pin \"testR1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764277087099 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "testR1\[2\] 0 " "Pin \"testR1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764277087099 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "testR1\[1\] 0 " "Pin \"testR1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764277087099 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "testR1\[0\] 0 " "Pin \"testR1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764277087099 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "testR2\[3\] 0 " "Pin \"testR2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764277087099 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "testR2\[2\] 0 " "Pin \"testR2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764277087099 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "testR2\[1\] 0 " "Pin \"testR2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764277087099 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "testR2\[0\] 0 " "Pin \"testR2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1764277087099 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1764277087099 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1764277087228 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1764277087243 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1764277087360 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764277087759 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1764277087797 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/student1/aymohame/COE328LAB6PART2/output_files/Lab6Part2.fit.smsg " "Generated suppressed messages file /home/student1/aymohame/COE328LAB6PART2/output_files/Lab6Part2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1764277088032 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "540 " "Peak virtual memory: 540 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1764277089419 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 27 15:58:09 2025 " "Processing ended: Thu Nov 27 15:58:09 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1764277089419 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1764277089419 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1764277089419 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1764277089419 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1764277091291 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1764277091293 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 27 15:58:11 2025 " "Processing started: Thu Nov 27 15:58:11 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1764277091293 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1764277091293 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lab6Part2 -c Lab6Part2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Lab6Part2 -c Lab6Part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1764277091293 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1764277092637 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1764277092732 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "335 " "Peak virtual memory: 335 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1764277093621 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 27 15:58:13 2025 " "Processing ended: Thu Nov 27 15:58:13 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1764277093621 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1764277093621 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1764277093621 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1764277093621 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1764277093820 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1764277095079 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1764277095080 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 27 15:58:14 2025 " "Processing started: Thu Nov 27 15:58:14 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1764277095080 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1764277095080 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab6Part2 -c Lab6Part2 " "Command: quartus_sta Lab6Part2 -c Lab6Part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1764277095080 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1764277095399 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1764277095617 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1764277095640 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1764277095640 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab6Part2.sdc " "Synopsys Design Constraints File file not found: 'Lab6Part2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1764277095795 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1764277095796 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clocks Clocks " "create_clock -period 1.000 -name Clocks Clocks" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1764277095797 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1764277095797 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1764277095798 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1764277095822 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1764277095882 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.517 " "Worst-case setup slack is -3.517" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764277095894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764277095894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.517       -29.514 Clocks  " "   -3.517       -29.514 Clocks " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764277095894 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1764277095894 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.671 " "Worst-case hold slack is 0.671" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764277095908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764277095908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.671         0.000 Clocks  " "    0.671         0.000 Clocks " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764277095908 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1764277095908 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1764277095964 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1764277095981 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.222 " "Worst-case minimum pulse width slack is -1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764277095994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764277095994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -34.222 Clocks  " "   -1.222       -34.222 Clocks " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764277095994 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1764277095994 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1764277096228 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1764277096229 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1764277096243 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.931 " "Worst-case setup slack is -0.931" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764277096286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764277096286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.931        -6.882 Clocks  " "   -0.931        -6.882 Clocks " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764277096286 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1764277096286 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.329 " "Worst-case hold slack is 0.329" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764277096327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764277096327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.329         0.000 Clocks  " "    0.329         0.000 Clocks " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764277096327 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1764277096327 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1764277096422 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1764277096440 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.222 " "Worst-case minimum pulse width slack is -1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764277096498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764277096498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -34.222 Clocks  " "   -1.222       -34.222 Clocks " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1764277096498 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1764277096498 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1764277096648 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1764277096757 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1764277096757 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "322 " "Peak virtual memory: 322 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1764277097171 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 27 15:58:17 2025 " "Processing ended: Thu Nov 27 15:58:17 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1764277097171 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1764277097171 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1764277097171 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1764277097171 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 24 s " "Quartus II Full Compilation was successful. 0 errors, 24 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1764277097433 ""}
