{
  "questions": [
    {
      "question": "Which of the following is a fundamental building block of sequential logic circuits, capable of storing a single bit of information and changing its state only at the rising or falling edge of a clock signal?",
      "options": [
        "Latch",
        "Multiplexer",
        "Flip-flop",
        "Decoder",
        "Encoder"
      ],
      "correct": 2
    },
    {
      "question": "In a typical computer system's memory hierarchy, what is the primary purpose of having multiple levels of cache (e.g., L1, L2, L3)?",
      "options": [
        "To increase the total available RAM capacity.",
        "To reduce the physical size of the main memory modules.",
        "To improve overall system performance by providing faster access to frequently used data, closer to the CPU.",
        "To simplify the memory addressing scheme for the CPU.",
        "To prevent data corruption during power outages."
      ],
      "correct": 2
    },
    {
      "question": "In the physical design flow of a digital integrated circuit, after the 'placement' stage, what is the primary objective of the 'routing' stage?",
      "options": [
        "To optimize the logical design for power and performance.",
        "To generate the final GDSII stream for manufacturing.",
        "To determine the precise physical locations of all standard cells and IP blocks.",
        "To connect all the pins of placed components with physical wires (interconnects) while adhering to design rules.",
        "To perform exhaustive functional verification of the design."
      ],
      "correct": 3
    },
    {
      "question": "Which architectural technique allows a processor to execute multiple instructions in a single clock cycle by fetching, decoding, and executing several independent instructions concurrently?",
      "options": [
        "Pipelining",
        "Vector processing",
        "Multithreading",
        "Superscalar execution",
        "Virtual memory"
      ],
      "correct": 3
    },
    {
      "question": "At advanced technology nodes (e.g., sub-20nm), what fundamental challenge in MOSFET scaling does 'Short Channel Effect' primarily refer to, impacting transistor performance and reliability?",
      "options": [
        "Increased gate leakage current due to thinner gate dielectrics.",
        "Degradation of gate control over the channel as the channel length becomes comparable to depletion region widths, leading to increased off-state current and reduced threshold voltage control.",
        "Higher interconnect resistance and capacitance, causing signal integrity issues.",
        "The difficulty in forming precise doping profiles for source and drain regions.",
        "Increased susceptibility to soft errors from cosmic rays or alpha particles."
      ],
      "correct": 1
    }
  ]
}