INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/younas/Documents/Sorting_Alg/sorting_algorithm/sorting_v1_4/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/younas/Documents/Sorting_Alg/sorting_algorithm/sorting_v1_4/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/younas/Documents/Sorting_Alg/sorting_algorithm/sorting_v1_4/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/younas/Documents/Sorting_Alg/sorting_algorithm/sorting_v1_4/ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/younas/Documents/Sorting_Alg/sorting_algorithm/sorting_v1_4/regn.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regn
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/younas/Documents/Sorting_Alg/sorting_algorithm/sorting_v1_4/sorting_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sorting_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/younas/Documents/Sorting_Alg/sorting_algorithm/sorting_v1_4/sorting_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sorting_top_tb
