-- generated by newgenasym Fri Jul 02 16:58:29 2010

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity scan25100 is
    port (    
	ADD_0:     INOUT  STD_LOGIC;    
	ADD_1:     INOUT  STD_LOGIC;    
	ADD_2:     INOUT  STD_LOGIC;    
	ADD_3:     INOUT  STD_LOGIC;    
	ADD_4:     INOUT  STD_LOGIC;    
	AVDD18_0:  INOUT  STD_LOGIC;    
	AVDD18_1:  INOUT  STD_LOGIC;    
	AVDD18_2:  INOUT  STD_LOGIC;    
	AVDD18_3:  INOUT  STD_LOGIC;    
	AVDD18_4:  INOUT  STD_LOGIC;    
	AVDD18_5:  INOUT  STD_LOGIC;    
	AVDD18_6:  INOUT  STD_LOGIC;    
	AVDD33_0:  INOUT  STD_LOGIC;    
	AVDD33_1:  INOUT  STD_LOGIC;    
	AVDD33_2:  INOUT  STD_LOGIC;    
	AVDD33_3:  INOUT  STD_LOGIC;    
	CALIGN_EN: INOUT  STD_LOGIC;    
	CDET:      INOUT  STD_LOGIC;    
	DIN_0:     INOUT  STD_LOGIC;    
	DIN_1:     INOUT  STD_LOGIC;    
	DIN_2:     INOUT  STD_LOGIC;    
	DIN_3:     INOUT  STD_LOGIC;    
	DIN_4:     INOUT  STD_LOGIC;    
	DIN_5:     INOUT  STD_LOGIC;    
	DIN_6:     INOUT  STD_LOGIC;    
	DIN_7:     INOUT  STD_LOGIC;    
	DIN_8:     INOUT  STD_LOGIC;    
	DIN_9:     INOUT  STD_LOGIC;    
	DOUTN:     INOUT  STD_LOGIC;    
	DOUTP:     INOUT  STD_LOGIC;    
	EQ_0:      INOUT  STD_LOGIC;    
	EQ_1:      INOUT  STD_LOGIC;    
	GND_0:     INOUT  STD_LOGIC;    
	GND_1:     INOUT  STD_LOGIC;    
	GND_10:    INOUT  STD_LOGIC;    
	GND_11:    INOUT  STD_LOGIC;    
	GND_12:    INOUT  STD_LOGIC;    
	GND_13:    INOUT  STD_LOGIC;    
	GND_14:    INOUT  STD_LOGIC;    
	GND_15:    INOUT  STD_LOGIC;    
	GND_16:    INOUT  STD_LOGIC;    
	GND_17:    INOUT  STD_LOGIC;    
	GND_18:    INOUT  STD_LOGIC;    
	GND_2:     INOUT  STD_LOGIC;    
	GND_3:     INOUT  STD_LOGIC;    
	GND_4:     INOUT  STD_LOGIC;    
	GND_5:     INOUT  STD_LOGIC;    
	GND_6:     INOUT  STD_LOGIC;    
	GND_7:     INOUT  STD_LOGIC;    
	GND_8:     INOUT  STD_LOGIC;    
	GND_9:     INOUT  STD_LOGIC;    
	IOVDD_0:   INOUT  STD_LOGIC;    
	IOVDD_1:   INOUT  STD_LOGIC;    
	IOVDD_2:   INOUT  STD_LOGIC;    
	IOVDD_3:   INOUT  STD_LOGIC;    
	LOCKB:     INOUT  STD_LOGIC;    
	LOOP_0:    INOUT  STD_LOGIC;    
	LOOP_1:    INOUT  STD_LOGIC;    
	LOS:       INOUT  STD_LOGIC;    
	MDC:       INOUT  STD_LOGIC;    
	MDIO:      INOUT  STD_LOGIC;    
	OPMODE:    INOUT  STD_LOGIC;    
	PE_0:      INOUT  STD_LOGIC;    
	PE_1:      INOUT  STD_LOGIC;    
	PVDD33_0:  INOUT  STD_LOGIC;    
	PVDD33_1:  INOUT  STD_LOGIC;    
	PVDD33_2:  INOUT  STD_LOGIC;    
	PVDD33_3:  INOUT  STD_LOGIC;    
	REFCLKN:   INOUT  STD_LOGIC;    
	REFCLKP:   INOUT  STD_LOGIC;    
	RES1:      INOUT  STD_LOGIC;    
	RES2:      INOUT  STD_LOGIC;    
	RESETB:    INOUT  STD_LOGIC;    
	RINN:      INOUT  STD_LOGIC;    
	RINP:      INOUT  STD_LOGIC;    
	ROUT_0:    INOUT  STD_LOGIC;    
	ROUT_1:    INOUT  STD_LOGIC;    
	ROUT_2:    INOUT  STD_LOGIC;    
	ROUT_3:    INOUT  STD_LOGIC;    
	ROUT_4:    INOUT  STD_LOGIC;    
	ROUT_5:    INOUT  STD_LOGIC;    
	ROUT_6:    INOUT  STD_LOGIC;    
	ROUT_7:    INOUT  STD_LOGIC;    
	ROUT_8:    INOUT  STD_LOGIC;    
	ROUT_9:    INOUT  STD_LOGIC;    
	RXCLK:     INOUT  STD_LOGIC;    
	RXCLKMOD:  INOUT  STD_LOGIC;    
	RXPWDNB:   INOUT  STD_LOGIC;    
	SPMODE_0:  INOUT  STD_LOGIC;    
	SPMODE_1:  INOUT  STD_LOGIC;    
	SYSCLKN:   INOUT  STD_LOGIC;    
	SYSCLKP:   INOUT  STD_LOGIC;    
	TCK:       INOUT  STD_LOGIC;    
	TDI:       INOUT  STD_LOGIC;    
	TDO:       INOUT  STD_LOGIC;    
	TENBMODE:  INOUT  STD_LOGIC;    
	TMS:       INOUT  STD_LOGIC;    
	TRSTB:     INOUT  STD_LOGIC;    
	TXCLK:     INOUT  STD_LOGIC;    
	TXPWDNB:   INOUT  STD_LOGIC;    
	VSEL:      INOUT  STD_LOGIC);
end scan25100;
