import DFiant._

import Xilinx.FPGAs.`XC7VX485T-2FFG1761C`._
val d = new DFDesign {
  val mama = DFUInt(32)

}

d.mama.getName
