

<!DOCTYPE html>
<html lang="en">

<head>

  <meta charset="utf-8" />
  <meta http-equiv="X-UA-Compatible" content="IE=edge" />
  <meta name="generator" content="HelpNDoc Personal Edition 9.0.0.156">
  <meta name="viewport" content="width=device-width, initial-scale=1" />
  <link rel="icon" href="favicon.ico"/>

  <title>Timing Information</title>
  <meta name="description" content="Complete documentation of IDesignSpec suite of products" /> 
  <meta name="keywords" content="Outputs/Exports">



  
  

  <!-- Twitter Card data -->
  <meta name="twitter:card" content="summary">
  <meta name="twitter:title" content="Timing Information">
  <meta name="twitter:description" content="Complete documentation of IDesignSpec suite of products">

  <!-- Open Graph data -->
  <meta property="og:title" content="Timing Information" />
  <meta property="og:type" content="article" />
  <meta property="og:description" content="Complete documentation of IDesignSpec suite of products" />
  <meta property="og:site_name" content="IDesignSpec&trade;" /> 

  <!-- Bootstrap core CSS -->
  <link href="vendors/bootstrap-3.4.1/css/bootstrap.min.css" rel="stylesheet"/>

  <!-- IE10 viewport hack for Surface/desktop Windows 8 bug -->
  <link href="vendors/bootstrap-3.4.1/css/ie10-viewport-bug-workaround.css" rel="stylesheet"/>

  <!-- HTML5 shim and Respond.js for IE8 support of HTML5 elements and media queries -->
  <!--[if lt IE 9]>
      <script src="vendors/html5shiv-3.7.3/html5shiv.min.js"></script>
      <script src="vendors/respond-1.4.2/respond.min.js"></script>
    <![endif]-->

  <!-- JsTree styles -->
  <link href="vendors/jstree-3.3.10/themes/default/style.min.css" rel="stylesheet"/>

  <!-- Hnd styles -->
  <link href="css/layout.min.css" rel="stylesheet" />
  <link href="css/effects.min.css" rel="stylesheet" />
  <link href="css/theme-light-blue.min.css" rel="stylesheet" />
  <link href="css/print.min.css" rel="stylesheet" media="print" />
  <style type="text/css">nav { width: 350px} @media screen and (min-width:769px) { body.md-nav-expanded div#main { margin-left: 350px} body.md-nav-expanded header { padding-left: 364px} }</style>
  <style type="text/css">.navigation #inline-toc { width: auto !important}</style>

  <!-- Content style -->
  <link href="css/hnd.content.css" rel="stylesheet" />

  



</head>

<body class="md-nav-expanded">



  

  <div id="skip-link">
    <a href="#main-content" class="element-invisible">Skip to main content</a>
  </div>

  <header class="headroom">
    <button class="hnd-toggle btn btn-default">
      <span class="sr-only">Toggle navigation</span>
      <span class="icon-bar"></span><span class="icon-bar"></span><span class="icon-bar"></span>        
    </button>
    <h1>IDesignSpec&trade;</h1>
    
  </header>

  <nav id="panel-left" class="md-nav-expanded">
    <!-- Nav tabs -->
    <ul class="tab-tabs nav nav-tabs" role="tablist">
      <li id="nav-close" role="presentation"> 
        <button class="hnd-toggle btn btn-default" aria-label="close">
          <span class="glyphicon glyphicon-remove" aria-hidden="true"></span>
        </button>
      </li>
      
	  
        <li role="presentation" class="tab active">
            <a href="#contents" id="tab-contents" aria-controls="contents" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-list"></i>
                Contents
            </a>
        </li>
      
        <li role="presentation" class="tab">
            <a href="#index" id="tab-index" aria-controls="index" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-asterisk"></i>
                Index
            </a>
        </li>
      
        <li role="presentation" class="tab">
            <a href="#search" id="tab-search" aria-controls="search" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-search"></i>
                Search
            </a>
        </li>
      
    </ul>  <!-- /Nav tabs -->

    <!-- Tab panes -->
    <div class="tab-content">
	  
      <div role="tabpanel" class="tab-pane active" id="contents">
        <div id="toc" class="tree-container unselectable"
            data-url="_toc.json"
            data-openlvl="1"
        >
            
        </div>
      </div>  <!-- /contents-->
      
      <div role="tabpanel" class="tab-pane" id="index">
        <div id="keywords" class="tree-container unselectable"
            data-url="_keywords.json"
            data-openlvl="1"
        >
            
        </div>
      </div>  <!-- /index-->
      
      <div role="tabpanel" class="tab-pane" id="search">
        <div class="search-content">
          <div class="search-input">
            <form id="search-form">
              <div class="form-group">
                <div class="input-group">
                  <input type="text" class="form-control" id="input-search" name="input-search" placeholder="Search..." aria-label="Search..." />
                  <span class="input-group-btn">
                    <button class="btn btn-default" type="submit" aria-label="Search...">
                      <span class="glyphicon glyphicon-search" aria-hidden="true"></span>
                    </button>
                  </span>
                </div>
              </div>
            </form>
          </div>  <!-- /search-input -->
          <div class="search-result">
            <div id="search-info"></div>
            <div class="tree-container unselectable" id="search-tree"></div>
          </div>  <!-- /search-result -->
        </div>  <!-- /search-content -->
      </div>  <!-- /search-->
      
    </div>  <!-- /Tab panes -->

  </nav>

  <div id="main">

    <article>
        <div id="topic-content" class="container-fluid" 
		  data-hnd-id="TimingInformation"
		  data-hnd-context="103"
		  data-hnd-title="Timing Information"
		>
            
                <div class="navigation">
                    <ol class="breadcrumb">
                        <li><a href="OutputsExports.html">Outputs/Exports</a></li><li><a href="RTL.html">RTL</a></li><li><a href="BusSupportinIDS.html">Bus Support in IDS</a></li><li><a href="PROPRIETARY.html">PROPRIETARY</a></li>
                    </ol>
                    <div class="nav-arrows">
                        <div class="btn-group btn-group" role="group"><a class="btn btn-default" href="PROPRIETARY.html" title="PROPRIETARY" role="button"><span class="glyphicon glyphicon-menu-up" aria-hidden="true"></span></a><a class="btn btn-default" href="PROPRIETARY.html" title="PROPRIETARY" role="button"><span class="glyphicon glyphicon-menu-left" aria-hidden="true"></span></a><a class="btn btn-default" href="I2C-Beta.html" title="I2C-Beta" role="button"><span class="glyphicon glyphicon-menu-right" aria-hidden="true"></span></a></div>
                    </div>
                </div> 
            

            <a id="main-content"></a>

            <h2>Timing Information</h2>

            <div class="main-content">
                
<h1 class="rvps106"><span class="rvts0"><span class="rvts316">INTERNAL REGISTERS</span></span></h1>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 24px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps2 noindent"><span class="rvts14">The figure below shows a write and read transaction in Agnisys® Proprietary Bus.</span></li>
 <li class="rvps2 noindent"><span class="rvts14">Both read and write events happen in a single cycle for all internal registers.</span></li>
</ul>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<h2 class="rvps111"><span class="rvts0"><span class="rvts292">Read Transaction</span></span></h2>
<p class="rvps2"><span class="rvts14">The read transaction starts when the initiator sends an address and drive the rd_stb signal to high. In the same cycle the data present on corresponding address latched onto &nbsp;the rd_data bus.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 24px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps2 noindent"><span class="rvts14">At time T2 the read strobe is high, at the same time rd_data_vld signal is also high and hence, a valid data A1_q becomes available on the rd_data bus.</span></li>
</ul>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<h2 class="rvps111"><span class="rvts0"><span class="rvts292">&nbsp;Write Transaction:</span></span></h2>
<p class="rvps2"><span class="rvts14">The write transaction starts when the initiator sends an address, wr_data and drive wr_stb signals to high.</span></p>
<p class="rvps2"><span class="rvts14">&nbsp;</span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 24px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps2 noindent"><span class="rvts14">At time T4 initiator starts a write transaction by driving the wr_stb signal to high. In the same cycle, data </span><span class="rvts15">‘D1’</span><span class="rvts14"> is written on to the corresponding address location </span><span class="rvts15">as A2_q.</span></li>
</ul>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts15">NOTE:</span><span class="rvts14"> By default all the signal are sampled on positive edge of clock. &nbsp;</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps3"><span class="rvts707">Timing for Internal Registers</span></p>
<p class="rvps3"><span class="rvts707"><br/></span></p>
<p class="rvps269"><img alt="" style="width : 732px; height : 269px; padding : 1px;" src="lib/NewItem755.jpg"></p>
<h1 class="rvps106"><span class="rvts0"><span class="rvts316">External Registers</span></span></h1>
<p class="rvps2"><span class="rvts14">Whenever an external register is present in a design. The following signals are used for handshaking and data transfer between external registers and Agnisys® proprietary signals.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps90"><span class="rvts35">&lt;targetName&gt;_wr_req_in</span></p>
<p class="rvps90"><span class="rvts35">&lt;targetName&gt;_rd_ack_in</span></p>
<p class="rvps90"><span class="rvts35">&lt;targetName&gt;_rd_data_in</span></p>
<p class="rvps90"><span class="rvts35">&lt;targetName&gt;_wr_valid_out</span></p>
<p class="rvps90"><span class="rvts35">&lt;targetName&gt;_rd_valid_out</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 24px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps2 noindent"><span class="rvts15">wr_valid_out</span><span class="rvts14"> -- Write Valid Out. It is an input to the external target. This signal informs the corresponding external target that the bus initiator wants to write on it.</span></li>
 <li class="rvps2 noindent"><span class="rvts15">rd_valid_out</span><span class="rvts14"> -- Read Valid Out. It is an input to the external target. This signal informs the corresponding external target that the bus initiator wants to read from the target.</span></li>
 <li class="rvps2 noindent"><span class="rvts15">wr_req_in</span><span class="rvts14"> -- Write Request In. It is an output from the external target. This signal is used to insert wait states in the write transaction. This signal shall be asserted high by the external target when it is ready to be written by the bus initiator. Alternatively this signal shall be asserted low when the target is busy and no further write can happen on it.</span></li>
 <li class="rvps2 noindent"><span class="rvts15">rd_ack_in</span><span class="rvts14"> -- Read Acknowledge In. It is an output from the external target. This signal is used by external target as framing signal to indicate whether valid data is present or not on signal “rd_data_in. &nbsp;The signal shall be asserted high by the external target when the valid read data is available on “rd_data_in”.</span></li>
 <li class="rvps2 noindent"><span class="rvts15">rd_data_in</span><span class="rvts14"> -- Read Data In. This signal is a bus and is an output from external target. The target shall connect its read data bus to this bus. Its width is equal to the width of the single register inside the external target.</span></li>
</ul>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps14"><span class="rvts34">Each of the signal below from all of the external targets in a block,</span></p>
<p class="rvps14"><span class="rvts34"><br/></span></p>
<p class="rvps81"><span class="rvts34">1. _wr_req_in &nbsp; &nbsp;- are ANDed together to form “request”.</span></p>
<p class="rvps81"><span class="rvts34">2. _rd_ack_in &nbsp; &nbsp;- are ORed together to form “rd_data_valid”.</span></p>
<p class="rvps81"><span class="rvts34">3. _rd_data_in &nbsp; - are ORed together to form “rd_data”.</span></p>
<p class="rvps14"><span class="rvts238"></span><br/><span class="rvts34">The following signals are used for handshaking between initiator and external registers.</span></p>
<p class="rvps14"><span class="rvts180"><br/></span></p>
<p class="rvps14"><span class="rvts34">1. request -- This signal is an output from the block to the initiator cpu or the chip containing the block. This signal shall be asserted high when a register or external target is ready for the write transaction else if busy the signals shall be asserted low. All “_wr_req_in” signals from all of the external targets are ANDed together to form the request signal.</span></p>
<p class="rvps14"><span class="rvts34"></span><br/><span class="rvts180"><br/></span></p>
<p class="rvps14"><span class="rvts34">2. rd_wait -- This signal is also an output from the block to the initiator cpu or the chip containing the block. This signal shall be asserted high when a register or external target is ready for the read transaction, if busy the signals shall be asserted low.</span></p>
<p class="rvps14"><span class="rvts34"><br/></span></p>
<p class="rvps14"><span class="rvts34"><br/></span></p>
<p class="rvps14"><span class="rvts34">3. rd_data -- Read Data bus. These are the read bus signals. The data read from the registers are made available on this bus.</span></p>
<p class="rvps14"><span class="rvts238"><br/></span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps3"><span class="rvts706">Timing for External Registers</span></p>
<p class="rvps3"><span class="rvts706"><br/></span></p>
<p class="rvps270"><img alt="" style="width : 750px; height : 430px; padding : 1px;" src="lib/NewItem754.jpg"></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">Write and read transaction are as following:</span></p>
<h2 class="rvps111"><span class="rvts0"><span class="rvts292">Write Transaction</span></span><span class="rvts0"><span class="rvts292">:</span></span></h2>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">Write transaction on External register can be started only when the request signal is driven High. The request signal is '&amp;' of all the "wr_req_in" signals.&nbsp;</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 24px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps2 noindent"><span class="rvts14">At T1 "External_reg2_wr_req_in" is low, therefore the request signal is low and further write through bus is not possible. To initiate a write transaction initiator drive the wr_stb signal to high, therefore the corresponding wr_valid_out is driven to high and external register samples its respective signals.</span></li>
</ul>
<p class="rvps2"><span class="rvts14">&nbsp;</span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 24px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps2 noindent"><span class="rvts14">At time T2 mater drives wr_stb driven to high, on the same cycle the corresponding signals i.e "External_reg1_wr_valid_out" driven to high and wr_data, address is sampled by the external register.</span></li>
</ul>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts15">&nbsp; </span><span class="rvts656">Read Transaction</span></p>
<p class="rvps2"><span class="rvts656"><br/></span></p>
<p class="rvps2"><span class="rvts14">&nbsp;Read transactions can be of 2 types.</span></p>
<p class="rvps2"><span class="rvts14">1. single cycle read&nbsp;</span></p>
<p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;In single cycle read, data from external register is present in the same cycle after rd_valid_out is driven high.</span></p>
<p class="rvps2"><span class="rvts14">2. Multi-cycle read&nbsp;</span></p>
<p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; In multi-cycle read, data from external register can be present after N cycle after rd_valid_out is driven high. &nbsp;</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<h3 class="rvps105"><span class="rvts0"><span class="rvts273">Single Cycle read&nbsp;</span></span></h3>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 24px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps2 noindent"><span class="rvts14">At time T3 initiator drive the "rd_stb" signal to high, which drives corresponding signal "External_reg1_rd_valid_out" to high.</span></li>
 <li class="rvps2 noindent"><span class="rvts14">After sampling the "External_reg1_rd_valid_out" signal and address, External register assign the data on the "External_reg1_rd_data_in" bus and assert "External_reg1_rd_ack_in" high on the same cycle, which indicate valid data is present on the bus.</span></li>
 <li class="rvps2 noindent"><span class="rvts14">On sampling the “External_reg1_rd_ack_in" &nbsp;high, &nbsp;the rd_data_vld is driven to high.</span></li>
</ul>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<h3 class="rvps105"><span class="rvts0"><span class="rvts273">Multi Cycle read</span></span></h3>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 24px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps2 noindent"><span class="rvts14">At time T5 initiator drive the "rd_stb" high, which drives corresponding signal "External_reg2_rd_valid_out" to high.</span></li>
 <li class="rvps2 noindent"><span class="rvts14">After sampling these signals, External register assign the data on the "External_reg2_rd_data_in" bus and asserts "External_reg2_rd_ack_in" </span><span class="rvts15">high after 1 cycle</span><span class="rvts14">, which indicates valid data, is present.</span></li>
 <li class="rvps2 noindent"><span class="rvts14">On sampling the "External_reg2_rd_ack_in" high, the rd_data_vld driven to high. &nbsp;&nbsp;</span><span class="rvts14"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts14"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts14">&nbsp;</span></li>
</ul>
<p class="rvps2"><span class="rvts14">&nbsp;</span></p>
<p class="rvps2"><span class="rvts15">Note</span><span class="rvts14">: After driving the “external_rd_valid_out” signal, if corresponding rd_ack_in is not asserted on same time then rd_wait will become low for ‘n+1’ cycles until rd_ack_in is asserted where ‘n’ is no. of cycles after which rd_ack_in comes.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<h2 class="rvps111"><span class="rvts0"><span class="rvts292">Byteenable</span></span></h2>
<p class="rvps2"><span class="rvts14">&nbsp; &nbsp; &nbsp;</span></p>
<p class="rvps2"><span class="rvts14">Byte enable signals are used to decide which of the bytes to be read/written. It's width is always &lt;data bus width&gt;/8 . The 1 on particular bit of “byteenable” signal enables the byte of data to be read/written.&nbsp;</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts15">For example</span><span class="rvts14">: I have a 32bit wide register and I want to read only 1 byte of a register, that can be achieved by using byte enable input as 4’b0001.</span></p>
<p class="rvps14"><span class="rvts34">&nbsp;Therefore&nbsp;</span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 24px; list-style-position: outside; list-style-type: disc;">
 <ul style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside; list-style-type: circle;">
  <ul style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside; list-style-type: square;">
   <ul style="text-indent: 0px; padding: 0; margin: 0 0 0 48px; list-style-position: outside; list-style-type: disc;">
    <li class="rvps226 noindent"><span class="rvts34">1111 writes full 32 bits</span></li>
    <li class="rvps226 noindent"><span class="rvts34">0011 writes lower 2 bytes</span></li>
    <li class="rvps226 noindent"><span class="rvts34">1100 writes upper 2 bytes</span></li>
    <li class="rvps226 noindent"><span class="rvts34">0001 writes byte 0 only</span></li>
    <li class="rvps226 noindent"><span class="rvts34">0010 writes byte 1 only</span></li>
    <li class="rvps226 noindent"><span class="rvts34">0100 writes byte 2 only</span></li>
    <li class="rvps226 noindent"><span class="rvts34">1000 writes byte 3 only</span></li>
   </ul>
  </ul>
 </ul>
</ul>
<p class="rvps2"><span class="rvts14">&nbsp;</span></p>
<p class="rvps2"><span class="rvts15">Note:</span><span class="rvts14"> IDS also supports bit enabling for proprietary bus.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts15">HW Signals</span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 24px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps2 noindent"><span class="rvts36">&lt;regname&gt;_&lt;field&gt;_in</span></li>
</ul>
<p class="rvps6"><span class="rvts36">&nbsp; &nbsp; &nbsp;This is an Input data bus from the HW side.&nbsp;</span></p>
<p class="rvps6"><span class="rvts36"><br/></span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 24px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps2 noindent"><span class="rvts36">&lt;regname&gt;_&lt;field&gt;_in_enb</span></li>
</ul>
<p class="rvps11"><span class="rvts36">This is a write enable input signal from the HW side.&nbsp;</span></p>
<p class="rvps11"><span class="rvts36"><br/></span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 24px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps2 noindent"><span class="rvts36">&lt;regname&gt;_&lt;field&gt;_r</span></li>
</ul>
<p class="rvps6"><span class="rvts36">&nbsp; &nbsp; This is an output read data bus from the target for HW side.</span></p>
<p class="rvps6"><span class="rvts36"><br/></span></p>
<ul style="text-indent: 0px; padding: 0; margin: 0 0 0 24px; list-style-position: outside; list-style-type: disc;">
 <li class="rvps2 noindent"><span class="rvts36">&lt;regname&gt;_&lt;field&gt;_enb</span></li>
</ul>
<p class="rvps6"><span class="rvts36">&nbsp; &nbsp; This is an output signal from the target. This signal is asserted high, whenever register is written by SW Side.&nbsp;</span></p>
<p class="rvps2"><span class="rvts14"></span><span class="rvts6"></span></p>
<p class="rvps5" style="clear: both;"><span class="rvts12">Created with the Personal Edition of HelpNDoc: </span><a class="rvts13" href="https://www.helpndoc.com/news-and-articles/2022-09-27-why-use-a-help-authoring-tool-instead-of-microsoft-word-to-produce-high-quality-documentation/">Eliminate the Struggles of Documentation with a Help Authoring Tool</a></p>

            </div>
            
            <div id="topic_footer"><div id="topic_footer_content">&copy; 2007 - 2023 Agnisys&reg; Inc. All Rights Reserved.                                         https://www.agnisys.com/submit-feedback/                 </div></div>
        </div>  <!-- /#topic-content -->
    </article>

    <footer></footer>

  </div>  <!-- /#main -->

  <div class="mask" data-toggle="sm-nav-expanded"></div>
  
  <!-- Modal -->
  <div class="modal fade" id="hndModal" tabindex="-1" role="dialog" aria-labelledby="hndModalLabel">
    <div class="modal-dialog" role="document">
      <div class="modal-content">
        <div class="modal-header">
          <button type="button" class="close" data-dismiss="modal" aria-label="Close"><span aria-hidden="true">&times;</span></button>
          <h4 class="modal-title" id="hndModalLabel"></h4>
        </div>
        <div class="modal-body">
        </div>
        <div class="modal-footer">
          <button type="button" class="btn btn-primary modal-btn-close" data-dismiss="modal">Close</button>
        </div>
      </div>
    </div>
  </div>

  <!-- Splitter -->
  <div id="hnd-splitter" style="left: 350px"></div>  

  <!-- Scripts -->
  <script src="vendors/jquery-3.5.1/jquery.min.js"></script>
  <script src="vendors/bootstrap-3.4.1/js/bootstrap.min.js"></script>
  <script src="vendors/bootstrap-3.4.1/js/ie10-viewport-bug-workaround.js"></script>
  <script src="vendors/markjs-8.11.1/jquery.mark.min.js"></script>
  <script src="vendors/uri-1.19.11/uri.min.js"></script>
  <script src="vendors/imageMapResizer-1.0.10/imageMapResizer.min.js"></script>
  <script src="vendors/headroom-0.11.0/headroom.min.js"></script>
  <script src="vendors/jstree-3.3.10/jstree.min.js"></script>  
  <script src="vendors/interactjs-1.9.22/interact.min.js"></script>  

  <!-- HelpNDoc scripts -->
  <script src="js/polyfill.object.min.js"></script>
  <script src="_translations.js"></script>
  <script src="js/hndsd.min.js"></script>
  <script src="js/hndse.min.js"></script>
  <script src="js/app.min.js"></script>

  <!-- Init script -->
  <script>
    $(function() {
      // Create the app
      var app = new Hnd.App({
        searchEngineMinChars: 3
      });
      // Update translations
      hnd_ut(app);
	  // Instanciate imageMapResizer
	  imageMapResize();
	  // Custom JS
	  
      // Boot the app
      app.Boot();
    });
  </script>



</body>

</html>

