#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sat Dec 28 18:40:07 2024
# Process ID: 17364
# Current directory: C:/Users/diego/Documents/GitHub/VHDL-Trabajo/Proyecto/Poyecto-SED
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22348 C:\Users\diego\Documents\GitHub\VHDL-Trabajo\Proyecto\Poyecto-SED\Poyecto-SED.xpr
# Log file: C:/Users/diego/Documents/GitHub/VHDL-Trabajo/Proyecto/Poyecto-SED/vivado.log
# Journal file: C:/Users/diego/Documents/GitHub/VHDL-Trabajo/Proyecto/Poyecto-SED\vivado.jou
# Running On        :Diego
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :AMD Ryzen 7 7730U with Radeon Graphics         
# CPU Frequency     :1996 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :16474 MB
# Swap memory       :1543 MB
# Total Virtual     :18018 MB
# Available Virtual :5866 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/diego/Documents/GitHub/VHDL-Trabajo/Proyecto/Poyecto-SED/Poyecto-SED.xpr
update_compile_order -fileset sources_1
create_project project_1 C:/Users/diego/Desktop/project_1 -part xc7a100tcsg324-1
set_property board_part digilentinc.com:nexys4_ddr:part0:1.1 [current_project]
set_property target_language VHDL [current_project]
set_property simulator_language VHDL [current_project]
import_files -fileset constrs_1 -force -norecurse C:/Users/diego/Downloads/Nexys-4-DDR-Master.xdc
file mkdir C:/Users/diego/Desktop/project_1/project_1.srcs/sources_1/new
close [ open C:/Users/diego/Desktop/project_1/project_1.srcs/sources_1/new/TOP.vhd w ]
add_files C:/Users/diego/Desktop/project_1/project_1.srcs/sources_1/new/TOP.vhd
update_compile_order -fileset sources_1
current_project Poyecto-SED
current_project project_1
close [ open C:/Users/diego/Desktop/project_1/project_1.srcs/sources_1/new/FSM.vhd w ]
add_files C:/Users/diego/Desktop/project_1/project_1.srcs/sources_1/new/FSM.vhd
update_compile_order -fileset sources_1
close [ open C:/Users/diego/Desktop/project_1/project_1.srcs/sources_1/new/GestorPrioridades.vhd w ]
add_files C:/Users/diego/Desktop/project_1/project_1.srcs/sources_1/new/GestorPrioridades.vhd
current_project Poyecto-SED
current_project project_1
update_compile_order -fileset sources_1
current_project Poyecto-SED
current_project project_1
current_project Poyecto-SED
current_project project_1
update_compile_order -fileset sources_1
file mkdir C:/Users/diego/Desktop/project_1/project_1.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/diego/Desktop/project_1/project_1.srcs/sim_1/new/TOP_TB.vhd w ]
add_files -fileset sim_1 C:/Users/diego/Desktop/project_1/project_1.srcs/sim_1/new/TOP_TB.vhd
update_compile_order -fileset sim_1
current_project Poyecto-SED
current_project project_1
launch_simulation
update_compile_order -fileset sim_1
launch_simulation
source TOP_TB.tcl
close_sim
launch_simulation
source TOP_TB.tcl
synth_design -top TOP -part xc7a100tcsg324-1 -lint 
close_sim
launch_simulation
launch_simulation
close_project
