// Seed: 4106456589
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output tri id_1;
  wire id_3;
  ;
  assign module_2.id_3 = 0;
  assign id_1 = 1;
endmodule
module module_1 (
    input tri id_0
);
  wire id_2;
  ;
  module_0 modCall_1 (
      id_2,
      id_2
  );
  assign id_2 = id_2;
endmodule
module module_2 #(
    parameter id_1 = 32'd24,
    parameter id_2 = 32'd90
) (
    output uwire id_0,
    input  tri1  _id_1,
    input  wire  _id_2,
    output logic id_3
);
  initial $signed(94);
  ;
  wire [id_2 : id_1] id_5;
  module_0 modCall_1 (
      id_5,
      id_5
  );
  initial id_3 <= -1;
endmodule
