
<!DOCTYPE html>

<html xmlns="http://www.w3.org/1999/xhtml" lang="en">
  <head>
    <meta charset="utf-8" /><meta name="generator" content="Docutils 0.17.1: http://docutils.sourceforge.net/" />

    <title>Memory Layout on AArch64 Linux &#8212; The Linux Kernel 6.2.0-rc4+ documentation</title>
    <link rel="stylesheet" href="../_static/alabaster.css" type="text/css" />
    <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
    <script id="documentation_options" data-url_root="../" src="../_static/documentation_options.js"></script>
    <script src="../_static/jquery.js"></script>
    <script src="../_static/underscore.js"></script>
    <script src="../_static/doctools.js"></script>
    <script src="../_static/language_data.js"></script>
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
    <link rel="next" title="Memory Tagging Extension (MTE) in AArch64 Linux" href="memory-tagging-extension.html" />
    <link rel="prev" title="Legacy instructions" href="legacy_instructions.html" />
   
  <link rel="stylesheet" href="../_static/custom.css" type="text/css" />
  
  
  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9" />

  </head><body>
  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          

          <div class="body" role="main">
            
  <section id="memory-layout-on-aarch64-linux">
<h1>Memory Layout on AArch64 Linux<a class="headerlink" href="#memory-layout-on-aarch64-linux" title="Permalink to this headline">¶</a></h1>
<p>Author: Catalin Marinas &lt;<a class="reference external" href="mailto:catalin&#46;marinas&#37;&#52;&#48;arm&#46;com">catalin<span>&#46;</span>marinas<span>&#64;</span>arm<span>&#46;</span>com</a>&gt;</p>
<p>This document describes the virtual memory layout used by the AArch64
Linux kernel. The architecture allows up to 4 levels of translation
tables with a 4KB page size and up to 3 levels with a 64KB page size.</p>
<p>AArch64 Linux uses either 3 levels or 4 levels of translation tables
with the 4KB page configuration, allowing 39-bit (512GB) or 48-bit
(256TB) virtual addresses, respectively, for both user and kernel. With
64KB pages, only 2 levels of translation tables, allowing 42-bit (4TB)
virtual address, are used but the memory layout is the same.</p>
<p>ARMv8.2 adds optional support for Large Virtual Address space. This is
only available when running with a 64KB page size and expands the
number of descriptors in the first level of translation.</p>
<p>User addresses have bits 63:48 set to 0 while the kernel addresses have
the same bits set to 1. TTBRx selection is given by bit 63 of the
virtual address. The swapper_pg_dir contains only kernel (global)
mappings while the user pgd contains only user (non-global) mappings.
The swapper_pg_dir address is written to TTBR1 and never written to
TTBR0.</p>
<p>AArch64 Linux memory layout with 4KB pages + 4 levels (48-bit):</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span> Start                 End                     Size            Use
 -----------------------------------------------------------------------
 0000000000000000      0000ffffffffffff         256TB          user
 ffff000000000000      ffff7fffffffffff         128TB          kernel logical memory map
[ffff600000000000      ffff7fffffffffff]         32TB          [kasan shadow region]
 ffff800000000000      ffff800007ffffff         128MB          modules
 ffff800008000000      fffffbffefffffff         124TB          vmalloc
 fffffbfff0000000      fffffbfffdffffff         224MB          fixed mappings (top down)
 fffffbfffe000000      fffffbfffe7fffff           8MB          [guard region]
 fffffbfffe800000      fffffbffff7fffff          16MB          PCI I/O space
 fffffbffff800000      fffffbffffffffff           8MB          [guard region]
 fffffc0000000000      fffffdffffffffff           2TB          vmemmap
 fffffe0000000000      ffffffffffffffff           2TB          [guard region]
</pre></div>
</div>
<p>AArch64 Linux memory layout with 64KB pages + 3 levels (52-bit with HW support):</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span> Start                 End                     Size            Use
 -----------------------------------------------------------------------
 0000000000000000      000fffffffffffff           4PB          user
 fff0000000000000      ffff7fffffffffff          ~4PB          kernel logical memory map
[fffd800000000000      ffff7fffffffffff]        512TB          [kasan shadow region]
 ffff800000000000      ffff800007ffffff         128MB          modules
 ffff800008000000      fffffbffefffffff         124TB          vmalloc
 fffffbfff0000000      fffffbfffdffffff         224MB          fixed mappings (top down)
 fffffbfffe000000      fffffbfffe7fffff           8MB          [guard region]
 fffffbfffe800000      fffffbffff7fffff          16MB          PCI I/O space
 fffffbffff800000      fffffbffffffffff           8MB          [guard region]
 fffffc0000000000      ffffffdfffffffff          ~4TB          vmemmap
 ffffffe000000000      ffffffffffffffff         128GB          [guard region]
</pre></div>
</div>
<p>Translation table lookup with 4KB pages:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>+--------+--------+--------+--------+--------+--------+--------+--------+
|63    56|55    48|47    40|39    32|31    24|23    16|15     8|7      0|
+--------+--------+--------+--------+--------+--------+--------+--------+
 |                 |         |         |         |         |
 |                 |         |         |         |         v
 |                 |         |         |         |   [11:0]  in-page offset
 |                 |         |         |         +-&gt; [20:12] L3 index
 |                 |         |         +-----------&gt; [29:21] L2 index
 |                 |         +---------------------&gt; [38:30] L1 index
 |                 +-------------------------------&gt; [47:39] L0 index
 +-------------------------------------------------&gt; [63] TTBR0/1
</pre></div>
</div>
<p>Translation table lookup with 64KB pages:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>+--------+--------+--------+--------+--------+--------+--------+--------+
|63    56|55    48|47    40|39    32|31    24|23    16|15     8|7      0|
+--------+--------+--------+--------+--------+--------+--------+--------+
 |                 |    |               |              |
 |                 |    |               |              v
 |                 |    |               |            [15:0]  in-page offset
 |                 |    |               +----------&gt; [28:16] L3 index
 |                 |    +--------------------------&gt; [41:29] L2 index
 |                 +-------------------------------&gt; [47:42] L1 index (48-bit)
 |                                                   [51:42] L1 index (52-bit)
 +-------------------------------------------------&gt; [63] TTBR0/1
</pre></div>
</div>
<p>When using KVM without the Virtualization Host Extensions, the
hypervisor maps kernel pages in EL2 at a fixed (and potentially
random) offset from the linear mapping. See the kern_hyp_va macro and
kvm_update_va_mask function for more details. MMIO devices such as
GICv2 gets mapped next to the HYP idmap page, as do vectors when
ARM64_SPECTRE_V3A is enabled for particular CPUs.</p>
<p>When using KVM with the Virtualization Host Extensions, no additional
mappings are created, since the host kernel runs directly in EL2.</p>
<section id="bit-va-support-in-the-kernel">
<h2>52-bit VA support in the kernel<a class="headerlink" href="#bit-va-support-in-the-kernel" title="Permalink to this headline">¶</a></h2>
<p>If the ARMv8.2-LVA optional feature is present, and we are running
with a 64KB page size; then it is possible to use 52-bits of address
space for both userspace and kernel addresses. However, any kernel
binary that supports 52-bit must also be able to fall back to 48-bit
at early boot time if the hardware feature is not present.</p>
<p>This fallback mechanism necessitates the kernel .text to be in the
higher addresses such that they are invariant to 48/52-bit VAs. Due
to the kasan shadow being a fraction of the entire kernel VA space,
the end of the kasan shadow must also be in the higher half of the
kernel VA space for both 48/52-bit. (Switching from 48-bit to 52-bit,
the end of the kasan shadow is invariant and dependent on ~0UL,
whilst the start address will “grow” towards the lower addresses).</p>
<p>In order to optimise phys_to_virt and virt_to_phys, the PAGE_OFFSET
is kept constant at 0xFFF0000000000000 (corresponding to 52-bit),
this obviates the need for an extra variable read. The physvirt
offset and vmemmap offsets are computed at early boot to enable
this logic.</p>
<p>As a single binary will need to support both 48-bit and 52-bit VA
spaces, the VMEMMAP must be sized large enough for 52-bit VAs and
also must be sized large enough to accommodate a fixed PAGE_OFFSET.</p>
<p>Most code in the kernel should not need to consider the VA_BITS, for
code that does need to know the VA size the variables are
defined as follows:</p>
<p>VA_BITS         constant        the <em>maximum</em> VA space size</p>
<p>VA_BITS_MIN     constant        the <em>minimum</em> VA space size</p>
<p>vabits_actual   variable        the <em>actual</em> VA space size</p>
<p>Maximum and minimum sizes can be useful to ensure that buffers are
sized large enough or that addresses are positioned close enough for
the “worst” case.</p>
</section>
<section id="bit-userspace-vas">
<h2>52-bit userspace VAs<a class="headerlink" href="#bit-userspace-vas" title="Permalink to this headline">¶</a></h2>
<p>To maintain compatibility with software that relies on the ARMv8.0
VA space maximum size of 48-bits, the kernel will, by default,
return virtual addresses to userspace from a 48-bit range.</p>
<p>Software can “opt-in” to receiving VAs from a 52-bit space by
specifying an mmap hint parameter that is larger than 48-bit.</p>
<p>For example:</p>
<div class="highlight-c notranslate"><div class="highlight"><pre><span></span><span class="n">maybe_high_address</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">mmap</span><span class="p">(</span><span class="o">~</span><span class="mi">0UL</span><span class="p">,</span><span class="w"> </span><span class="n">size</span><span class="p">,</span><span class="w"> </span><span class="n">prot</span><span class="p">,</span><span class="w"> </span><span class="n">flags</span><span class="p">,...);</span><span class="w"></span>
</pre></div>
</div>
<p>It is also possible to build a debug kernel that returns addresses
from a 52-bit space by enabling the following kernel config options:</p>
<div class="highlight-sh notranslate"><div class="highlight"><pre><span></span><span class="nv">CONFIG_EXPERT</span><span class="o">=</span>y <span class="o">&amp;&amp;</span> <span class="nv">CONFIG_ARM64_FORCE_52BIT</span><span class="o">=</span>y
</pre></div>
</div>
<p>Note that this option is only intended for debugging applications
and should not be used in production.</p>
</section>
</section>


          </div>
          
        </div>
      </div>
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
<h1 class="logo"><a href="../index.html">The Linux Kernel</a></h1>



<p class="blurb">6.2.0-rc4-6.2.0-rc4+</p>







<div id="searchbox" style="display: none" role="search">
  <h3 id="searchlabel">Quick search</h3>
    <div class="searchformwrapper">
    <form class="search" action="../search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" />
      <input type="submit" value="Go" />
    </form>
    </div>
</div>
<script>$('#searchbox').show(0);</script>
  <h3><a href="../index.html">Table of Contents</a></h3>
  <ul>
<li><a class="reference internal" href="#">Memory Layout on AArch64 Linux</a><ul>
<li><a class="reference internal" href="#bit-va-support-in-the-kernel">52-bit VA support in the kernel</a></li>
<li><a class="reference internal" href="#bit-userspace-vas">52-bit userspace VAs</a></li>
</ul>
</li>
</ul>

  <div role="note" aria-label="source link">
    <h3>This Page</h3>
    <ul class="this-page-menu">
      <li><a href="../_sources/arm64/memory.rst.txt"
            rel="nofollow">Show Source</a></li>
    </ul>
   </div>
        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="footer">
      &copy;The kernel development community.
      
      |
      Powered by <a href="http://sphinx-doc.org/">Sphinx 2.4.4</a>
      &amp; <a href="https://github.com/bitprophet/alabaster">Alabaster 0.7.12</a>
      
      |
      <a href="../_sources/arm64/memory.rst.txt"
          rel="nofollow">Page source</a>
    </div>

    

    
  </body>
</html>