<stg><name>max_pooling2d_fix16</name>


<trans_list>

<trans id="106" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="6" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="7" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %output_width_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %output_width)

]]></Node>
<StgValue><ssdm name="output_width_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %output_height_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %output_height)

]]></Node>
<StgValue><ssdm name="output_height_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %output_depth_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_depth)

]]></Node>
<StgValue><ssdm name="output_depth_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %input_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_width)

]]></Node>
<StgValue><ssdm name="input_width_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %input_height_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %input_height)

]]></Node>
<StgValue><ssdm name="input_height_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="6" op_0_bw="5">
<![CDATA[
:5  %output_width_cast3 = sext i5 %output_width_read to i6

]]></Node>
<StgValue><ssdm name="output_width_cast3"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="5">
<![CDATA[
:6  %output_height_cast2 = sext i5 %output_height_read to i6

]]></Node>
<StgValue><ssdm name="output_height_cast2"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="6">
<![CDATA[
:7  %input_width_cast = sext i6 %input_width_read to i7

]]></Node>
<StgValue><ssdm name="input_width_cast"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="9" op_0_bw="7">
<![CDATA[
:8  %tmp_cast = zext i7 %input_height_read to i9

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="14" op_0_bw="7">
<![CDATA[
:9  %tmp_73_cast = zext i7 %input_width_cast to i14

]]></Node>
<StgValue><ssdm name="tmp_73_cast"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="6">
<![CDATA[
:10  %tmp_74_cast = zext i6 %output_height_cast2 to i8

]]></Node>
<StgValue><ssdm name="tmp_74_cast"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="12" op_0_bw="6">
<![CDATA[
:11  %tmp_75_cast = zext i6 %output_width_cast3 to i12

]]></Node>
<StgValue><ssdm name="tmp_75_cast"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit:0  %out_d = phi i5 [ 0, %0 ], [ %out_d_3, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="out_d"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
.loopexit:1  %phi_mul = phi i9 [ 0, %0 ], [ %next_mul, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.loopexit:2  %phi_mul2 = phi i8 [ 0, %0 ], [ %next_mul3, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul2"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit:3  %next_mul3 = add i8 %phi_mul2, %tmp_74_cast

]]></Node>
<StgValue><ssdm name="next_mul3"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.loopexit:4  %next_mul = add i9 %phi_mul, %tmp_cast

]]></Node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="5">
<![CDATA[
.loopexit:5  %out_d_cast = zext i5 %out_d to i6

]]></Node>
<StgValue><ssdm name="out_d_cast"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit:6  %exitcond4 = icmp eq i6 %out_d_cast, %output_depth_read

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:7  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 16, i64 0)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:8  %out_d_3 = add i5 %out_d, 1

]]></Node>
<StgValue><ssdm name="out_d_3"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:9  br i1 %exitcond4, label %6, label %.preheader7.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.preheader:0  br label %.preheader7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader7:0  %out_h = phi i4 [ %out_h_3, %.preheader7.loopexit ], [ 0, %.preheader7.preheader ]

]]></Node>
<StgValue><ssdm name="out_h"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="4">
<![CDATA[
.preheader7:1  %out_h_cast = zext i4 %out_h to i5

]]></Node>
<StgValue><ssdm name="out_h_cast"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader7:2  %exitcond3 = icmp eq i5 %out_h_cast, %output_height_read

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7:3  %empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 14, i64 0)

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader7:4  %out_h_3 = add i4 %out_h, 1

]]></Node>
<StgValue><ssdm name="out_h_3"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:5  br i1 %exitcond3, label %.loopexit.loopexit, label %.preheader6.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="4">
<![CDATA[
.preheader6.preheader:0  %tmp_79_cast1 = zext i4 %out_h to i8

]]></Node>
<StgValue><ssdm name="tmp_79_cast1"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader6.preheader:1  %tmp_s = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %out_h, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="9" op_0_bw="5">
<![CDATA[
.preheader6.preheader:2  %tmp_80_cast = zext i5 %tmp_s to i9

]]></Node>
<StgValue><ssdm name="tmp_80_cast"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6.preheader:3  %tmp = add i8 %tmp_79_cast1, %phi_mul2

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="12" op_0_bw="8">
<![CDATA[
.preheader6.preheader:4  %tmp_cast_34 = zext i8 %tmp to i12

]]></Node>
<StgValue><ssdm name="tmp_cast_34"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader6.preheader:5  %tmp1 = mul i12 %tmp_75_cast, %tmp_cast_34

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.preheader:6  br label %.preheader6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader6:0  %out_w = phi i4 [ 0, %.preheader6.preheader ], [ %out_w_3, %.preheader6.loopexit ]

]]></Node>
<StgValue><ssdm name="out_w"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="4">
<![CDATA[
.preheader6:1  %out_w_cast = zext i4 %out_w to i5

]]></Node>
<StgValue><ssdm name="out_w_cast"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader6:2  %exitcond2 = icmp eq i5 %out_w_cast, %output_width_read

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6:3  %empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 14, i64 0)

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader6:4  %out_w_3 = add i4 %out_w, 1

]]></Node>
<StgValue><ssdm name="out_w_3"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:5  br i1 %exitcond2, label %.preheader7.loopexit, label %.preheader5.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="12" op_0_bw="4">
<![CDATA[
.preheader5.preheader:0  %tmp_82_cast9 = zext i4 %out_w to i12

]]></Node>
<StgValue><ssdm name="tmp_82_cast9"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader5.preheader:1  %tmp_54 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %out_w, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="14" op_0_bw="5">
<![CDATA[
.preheader5.preheader:2  %tmp_83_cast = zext i5 %tmp_54 to i14

]]></Node>
<StgValue><ssdm name="tmp_83_cast"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader5.preheader:3  %tmp_55 = add i12 %tmp_82_cast9, %tmp1

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="12">
<![CDATA[
.preheader5.preheader:4  %tmp_56 = zext i12 %tmp_55 to i64

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.preheader:5  %output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_56

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader:6  br label %.preheader5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.loopexit:0  br label %.preheader7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader5:0  %in_h = phi i2 [ 0, %.preheader5.preheader ], [ %in_h_1, %.preheader5.loopexit ]

]]></Node>
<StgValue><ssdm name="in_h"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="2">
<![CDATA[
.preheader5:1  %tmp_27 = trunc i2 %in_h to i1

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader5:2  %exitcond1 = icmp eq i2 %in_h, -2

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5:3  %empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader5:4  %in_h_1 = add i2 1, %in_h

]]></Node>
<StgValue><ssdm name="in_h_1"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:5  br i1 %exitcond1, label %.preheader6.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="9" op_0_bw="2">
<![CDATA[
.preheader.preheader:0  %tmp_86_cast = zext i2 %in_h to i9

]]></Node>
<StgValue><ssdm name="tmp_86_cast"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:1  %tmp4 = add i9 %phi_mul, %tmp_86_cast

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:2  %tmp2 = add i9 %tmp4, %tmp_80_cast

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="14" op_0_bw="9">
<![CDATA[
.preheader.preheader:3  %tmp2_cast = zext i9 %tmp2 to i14

]]></Node>
<StgValue><ssdm name="tmp2_cast"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader:4  %tmp3 = mul i14 %tmp2_cast, %tmp_73_cast

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader:5  %tmp_57 = add i14 %tmp3, %tmp_83_cast

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:6  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.loopexit:0  br label %.preheader6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader:0  %in_w = phi i2 [ %in_w_1, %5 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="in_w"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="2">
<![CDATA[
.preheader:1  %tmp_28 = trunc i2 %in_w to i1

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:2  %exitcond = icmp eq i2 %in_w, -2

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:4  %in_w_1 = add i2 1, %in_w

]]></Node>
<StgValue><ssdm name="in_w_1"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %exitcond, label %.preheader5.loopexit, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %tmp_58 = or i1 %tmp_28, %tmp_27

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_58, label %3, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="14" op_0_bw="2">
<![CDATA[
:0  %tmp_90_cast = zext i2 %in_w to i14

]]></Node>
<StgValue><ssdm name="tmp_90_cast"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1  %tmp_62 = add i14 %tmp_57, %tmp_90_cast

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="14">
<![CDATA[
:2  %tmp_63 = zext i14 %tmp_62 to i64

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_63

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="14">
<![CDATA[
:4  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="14">
<![CDATA[
:0  %output_load = load i16* %output_addr, align 2

]]></Node>
<StgValue><ssdm name="output_load"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="14" op_0_bw="2">
<![CDATA[
:1  %tmp_93_cast = zext i2 %in_w to i14

]]></Node>
<StgValue><ssdm name="tmp_93_cast"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %tmp_59 = add i14 %tmp_57, %tmp_93_cast

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="14">
<![CDATA[
:3  %tmp_60 = zext i14 %tmp_59 to i64

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %input_addr_1 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_60

]]></Node>
<StgValue><ssdm name="input_addr_1"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_1 = load i16* %input_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_load_1"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.loopexit:0  br label %.preheader5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="95" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="14">
<![CDATA[
:4  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 %input_load, i16* %output_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="14">
<![CDATA[
:0  %output_load = load i16* %output_addr, align 2

]]></Node>
<StgValue><ssdm name="output_load"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="14">
<![CDATA[
:5  %input_load_1 = load i16* %input_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_load_1"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %tmp_61 = icmp slt i16 %output_load, %input_load_1

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %tmp_61, label %4, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
<literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:0  store i16 %input_load_1, i16* %output_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
<literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:0  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="119" name="input_height" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_height"/></StgValue>
</port>
<port id="120" name="input_width" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_width"/></StgValue>
</port>
<port id="121" name="input_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="122" name="output_depth" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_depth"/></StgValue>
</port>
<port id="123" name="output_height" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_height"/></StgValue>
</port>
<port id="124" name="output_width" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_width"/></StgValue>
</port>
<port id="125" name="output_r" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_r"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="127" from="_ssdm_op_Read.ap_auto.i5" to="output_width_read" fromId="126" toId="8">
</dataflow>
<dataflow id="128" from="output_width" to="output_width_read" fromId="124" toId="8">
</dataflow>
<dataflow id="129" from="_ssdm_op_Read.ap_auto.i5" to="output_height_read" fromId="126" toId="9">
</dataflow>
<dataflow id="130" from="output_height" to="output_height_read" fromId="123" toId="9">
</dataflow>
<dataflow id="132" from="_ssdm_op_Read.ap_auto.i6" to="output_depth_read" fromId="131" toId="10">
</dataflow>
<dataflow id="133" from="output_depth" to="output_depth_read" fromId="122" toId="10">
</dataflow>
<dataflow id="134" from="_ssdm_op_Read.ap_auto.i6" to="input_width_read" fromId="131" toId="11">
</dataflow>
<dataflow id="135" from="input_width" to="input_width_read" fromId="120" toId="11">
</dataflow>
<dataflow id="137" from="_ssdm_op_Read.ap_auto.i7" to="input_height_read" fromId="136" toId="12">
</dataflow>
<dataflow id="138" from="input_height" to="input_height_read" fromId="119" toId="12">
</dataflow>
<dataflow id="139" from="output_width_read" to="output_width_cast3" fromId="8" toId="13">
</dataflow>
<dataflow id="140" from="output_height_read" to="output_height_cast2" fromId="9" toId="14">
</dataflow>
<dataflow id="141" from="input_width_read" to="input_width_cast" fromId="11" toId="15">
</dataflow>
<dataflow id="142" from="input_height_read" to="tmp_cast" fromId="12" toId="16">
</dataflow>
<dataflow id="143" from="input_width_cast" to="tmp_73_cast" fromId="15" toId="17">
</dataflow>
<dataflow id="144" from="output_height_cast2" to="tmp_74_cast" fromId="14" toId="18">
</dataflow>
<dataflow id="145" from="output_width_cast3" to="tmp_75_cast" fromId="13" toId="19">
</dataflow>
<dataflow id="147" from="StgValue_146" to="out_d" fromId="146" toId="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="148" from="StgValue_20" to="out_d" fromId="20" toId="21">
</dataflow>
<dataflow id="149" from="out_d_3" to="out_d" fromId="29" toId="21">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="150" from="StgValue_46" to="out_d" fromId="46" toId="21">
<BackEdge/>
</dataflow>
<dataflow id="152" from="StgValue_151" to="phi_mul" fromId="151" toId="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="153" from="StgValue_20" to="phi_mul" fromId="20" toId="22">
</dataflow>
<dataflow id="154" from="next_mul" to="phi_mul" fromId="25" toId="22">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="155" from="StgValue_46" to="phi_mul" fromId="46" toId="22">
<BackEdge/>
</dataflow>
<dataflow id="157" from="StgValue_156" to="phi_mul2" fromId="156" toId="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="158" from="StgValue_20" to="phi_mul2" fromId="20" toId="23">
</dataflow>
<dataflow id="159" from="next_mul3" to="phi_mul2" fromId="24" toId="23">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="160" from="StgValue_46" to="phi_mul2" fromId="46" toId="23">
<BackEdge/>
</dataflow>
<dataflow id="161" from="phi_mul2" to="next_mul3" fromId="23" toId="24">
</dataflow>
<dataflow id="162" from="tmp_74_cast" to="next_mul3" fromId="18" toId="24">
</dataflow>
<dataflow id="163" from="phi_mul" to="next_mul" fromId="22" toId="25">
</dataflow>
<dataflow id="164" from="tmp_cast" to="next_mul" fromId="16" toId="25">
</dataflow>
<dataflow id="165" from="out_d" to="out_d_cast" fromId="21" toId="26">
</dataflow>
<dataflow id="166" from="out_d_cast" to="exitcond4" fromId="26" toId="27">
</dataflow>
<dataflow id="167" from="output_depth_read" to="exitcond4" fromId="10" toId="27">
</dataflow>
<dataflow id="169" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="168" toId="28">
</dataflow>
<dataflow id="171" from="StgValue_170" to="empty" fromId="170" toId="28">
</dataflow>
<dataflow id="173" from="StgValue_172" to="empty" fromId="172" toId="28">
</dataflow>
<dataflow id="175" from="StgValue_174" to="empty" fromId="174" toId="28">
</dataflow>
<dataflow id="176" from="out_d" to="out_d_3" fromId="21" toId="29">
</dataflow>
<dataflow id="178" from="StgValue_177" to="out_d_3" fromId="177" toId="29">
</dataflow>
<dataflow id="179" from="exitcond4" to="StgValue_30" fromId="27" toId="30">
</dataflow>
<dataflow id="180" from="out_h_3" to="out_h" fromId="37" toId="33">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="181" from="StgValue_60" to="out_h" fromId="60" toId="33">
<BackEdge/>
</dataflow>
<dataflow id="183" from="StgValue_182" to="out_h" fromId="182" toId="33">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="184" from="StgValue_31" to="out_h" fromId="31" toId="33">
</dataflow>
<dataflow id="185" from="out_h" to="out_h_cast" fromId="33" toId="34">
</dataflow>
<dataflow id="186" from="out_h_cast" to="exitcond3" fromId="34" toId="35">
</dataflow>
<dataflow id="187" from="output_height_read" to="exitcond3" fromId="9" toId="35">
</dataflow>
<dataflow id="188" from="_ssdm_op_SpecLoopTripCount" to="empty_33" fromId="168" toId="36">
</dataflow>
<dataflow id="190" from="StgValue_189" to="empty_33" fromId="189" toId="36">
</dataflow>
<dataflow id="192" from="StgValue_191" to="empty_33" fromId="191" toId="36">
</dataflow>
<dataflow id="193" from="StgValue_174" to="empty_33" fromId="174" toId="36">
</dataflow>
<dataflow id="194" from="out_h" to="out_h_3" fromId="33" toId="37">
</dataflow>
<dataflow id="196" from="StgValue_195" to="out_h_3" fromId="195" toId="37">
</dataflow>
<dataflow id="197" from="exitcond3" to="StgValue_38" fromId="35" toId="38">
</dataflow>
<dataflow id="198" from="out_h" to="tmp_79_cast1" fromId="33" toId="39">
</dataflow>
<dataflow id="200" from="_ssdm_op_BitConcatenate.i5.i4.i1" to="tmp_s" fromId="199" toId="40">
</dataflow>
<dataflow id="201" from="out_h" to="tmp_s" fromId="33" toId="40">
</dataflow>
<dataflow id="203" from="StgValue_202" to="tmp_s" fromId="202" toId="40">
</dataflow>
<dataflow id="204" from="tmp_s" to="tmp_80_cast" fromId="40" toId="41">
</dataflow>
<dataflow id="205" from="tmp_79_cast1" to="tmp" fromId="39" toId="42">
</dataflow>
<dataflow id="206" from="phi_mul2" to="tmp" fromId="23" toId="42">
</dataflow>
<dataflow id="207" from="tmp" to="tmp_cast_34" fromId="42" toId="43">
</dataflow>
<dataflow id="208" from="tmp_75_cast" to="tmp1" fromId="19" toId="44">
</dataflow>
<dataflow id="209" from="tmp_cast_34" to="tmp1" fromId="43" toId="44">
</dataflow>
<dataflow id="210" from="StgValue_182" to="out_w" fromId="182" toId="47">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="211" from="StgValue_45" to="out_w" fromId="45" toId="47">
</dataflow>
<dataflow id="212" from="out_w_3" to="out_w" fromId="51" toId="47">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="213" from="StgValue_74" to="out_w" fromId="74" toId="47">
<BackEdge/>
</dataflow>
<dataflow id="214" from="out_w" to="out_w_cast" fromId="47" toId="48">
</dataflow>
<dataflow id="215" from="out_w_cast" to="exitcond2" fromId="48" toId="49">
</dataflow>
<dataflow id="216" from="output_width_read" to="exitcond2" fromId="8" toId="49">
</dataflow>
<dataflow id="217" from="_ssdm_op_SpecLoopTripCount" to="empty_35" fromId="168" toId="50">
</dataflow>
<dataflow id="218" from="StgValue_189" to="empty_35" fromId="189" toId="50">
</dataflow>
<dataflow id="219" from="StgValue_191" to="empty_35" fromId="191" toId="50">
</dataflow>
<dataflow id="220" from="StgValue_174" to="empty_35" fromId="174" toId="50">
</dataflow>
<dataflow id="221" from="out_w" to="out_w_3" fromId="47" toId="51">
</dataflow>
<dataflow id="222" from="StgValue_195" to="out_w_3" fromId="195" toId="51">
</dataflow>
<dataflow id="223" from="exitcond2" to="StgValue_52" fromId="49" toId="52">
</dataflow>
<dataflow id="224" from="out_w" to="tmp_82_cast9" fromId="47" toId="53">
</dataflow>
<dataflow id="225" from="_ssdm_op_BitConcatenate.i5.i4.i1" to="tmp_54" fromId="199" toId="54">
</dataflow>
<dataflow id="226" from="out_w" to="tmp_54" fromId="47" toId="54">
</dataflow>
<dataflow id="227" from="StgValue_202" to="tmp_54" fromId="202" toId="54">
</dataflow>
<dataflow id="228" from="tmp_54" to="tmp_83_cast" fromId="54" toId="55">
</dataflow>
<dataflow id="229" from="tmp_82_cast9" to="tmp_55" fromId="53" toId="56">
</dataflow>
<dataflow id="230" from="tmp1" to="tmp_55" fromId="44" toId="56">
</dataflow>
<dataflow id="231" from="tmp_55" to="tmp_56" fromId="56" toId="57">
</dataflow>
<dataflow id="232" from="output_r" to="output_addr" fromId="125" toId="58">
</dataflow>
<dataflow id="233" from="StgValue_174" to="output_addr" fromId="174" toId="58">
</dataflow>
<dataflow id="234" from="tmp_56" to="output_addr" fromId="57" toId="58">
</dataflow>
<dataflow id="236" from="StgValue_235" to="in_h" fromId="235" toId="61">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="237" from="StgValue_59" to="in_h" fromId="59" toId="61">
</dataflow>
<dataflow id="238" from="in_h_1" to="in_h" fromId="65" toId="61">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="239" from="StgValue_94" to="in_h" fromId="94" toId="61">
<BackEdge/>
</dataflow>
<dataflow id="240" from="in_h" to="tmp_27" fromId="61" toId="62">
</dataflow>
<dataflow id="241" from="in_h" to="exitcond1" fromId="61" toId="63">
</dataflow>
<dataflow id="243" from="StgValue_242" to="exitcond1" fromId="242" toId="63">
</dataflow>
<dataflow id="244" from="_ssdm_op_SpecLoopTripCount" to="empty_36" fromId="168" toId="64">
</dataflow>
<dataflow id="246" from="StgValue_245" to="empty_36" fromId="245" toId="64">
</dataflow>
<dataflow id="247" from="StgValue_245" to="empty_36" fromId="245" toId="64">
</dataflow>
<dataflow id="248" from="StgValue_245" to="empty_36" fromId="245" toId="64">
</dataflow>
<dataflow id="250" from="StgValue_249" to="in_h_1" fromId="249" toId="65">
</dataflow>
<dataflow id="251" from="in_h" to="in_h_1" fromId="61" toId="65">
</dataflow>
<dataflow id="252" from="exitcond1" to="StgValue_66" fromId="63" toId="66">
</dataflow>
<dataflow id="253" from="in_h" to="tmp_86_cast" fromId="61" toId="67">
</dataflow>
<dataflow id="254" from="phi_mul" to="tmp4" fromId="22" toId="68">
</dataflow>
<dataflow id="255" from="tmp_86_cast" to="tmp4" fromId="67" toId="68">
</dataflow>
<dataflow id="256" from="tmp4" to="tmp2" fromId="68" toId="69">
</dataflow>
<dataflow id="257" from="tmp_80_cast" to="tmp2" fromId="41" toId="69">
</dataflow>
<dataflow id="258" from="tmp2" to="tmp2_cast" fromId="69" toId="70">
</dataflow>
<dataflow id="259" from="tmp2_cast" to="tmp3" fromId="70" toId="71">
</dataflow>
<dataflow id="260" from="tmp_73_cast" to="tmp3" fromId="17" toId="71">
</dataflow>
<dataflow id="261" from="tmp3" to="tmp_57" fromId="71" toId="72">
</dataflow>
<dataflow id="262" from="tmp_83_cast" to="tmp_57" fromId="55" toId="72">
</dataflow>
<dataflow id="263" from="in_w_1" to="in_w" fromId="79" toId="75">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="264" from="StgValue_105" to="in_w" fromId="105" toId="75">
<BackEdge/>
</dataflow>
<dataflow id="265" from="StgValue_235" to="in_w" fromId="235" toId="75">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="266" from="StgValue_73" to="in_w" fromId="73" toId="75">
</dataflow>
<dataflow id="267" from="in_w" to="tmp_28" fromId="75" toId="76">
</dataflow>
<dataflow id="268" from="in_w" to="exitcond" fromId="75" toId="77">
</dataflow>
<dataflow id="269" from="StgValue_242" to="exitcond" fromId="242" toId="77">
</dataflow>
<dataflow id="270" from="_ssdm_op_SpecLoopTripCount" to="empty_37" fromId="168" toId="78">
</dataflow>
<dataflow id="271" from="StgValue_245" to="empty_37" fromId="245" toId="78">
</dataflow>
<dataflow id="272" from="StgValue_245" to="empty_37" fromId="245" toId="78">
</dataflow>
<dataflow id="273" from="StgValue_245" to="empty_37" fromId="245" toId="78">
</dataflow>
<dataflow id="274" from="StgValue_249" to="in_w_1" fromId="249" toId="79">
</dataflow>
<dataflow id="275" from="in_w" to="in_w_1" fromId="75" toId="79">
</dataflow>
<dataflow id="276" from="exitcond" to="StgValue_80" fromId="77" toId="80">
</dataflow>
<dataflow id="277" from="tmp_28" to="tmp_58" fromId="76" toId="81">
</dataflow>
<dataflow id="278" from="tmp_27" to="tmp_58" fromId="62" toId="81">
</dataflow>
<dataflow id="279" from="tmp_58" to="StgValue_82" fromId="81" toId="82">
</dataflow>
<dataflow id="280" from="in_w" to="tmp_90_cast" fromId="75" toId="83">
</dataflow>
<dataflow id="281" from="tmp_57" to="tmp_62" fromId="72" toId="84">
</dataflow>
<dataflow id="282" from="tmp_90_cast" to="tmp_62" fromId="83" toId="84">
</dataflow>
<dataflow id="283" from="tmp_62" to="tmp_63" fromId="84" toId="85">
</dataflow>
<dataflow id="284" from="input_r" to="input_addr" fromId="121" toId="86">
</dataflow>
<dataflow id="285" from="StgValue_174" to="input_addr" fromId="174" toId="86">
</dataflow>
<dataflow id="286" from="tmp_63" to="input_addr" fromId="85" toId="86">
</dataflow>
<dataflow id="287" from="input_addr" to="input_load" fromId="86" toId="87">
</dataflow>
<dataflow id="288" from="output_addr" to="output_load" fromId="58" toId="88">
</dataflow>
<dataflow id="289" from="in_w" to="tmp_93_cast" fromId="75" toId="89">
</dataflow>
<dataflow id="290" from="tmp_57" to="tmp_59" fromId="72" toId="90">
</dataflow>
<dataflow id="291" from="tmp_93_cast" to="tmp_59" fromId="89" toId="90">
</dataflow>
<dataflow id="292" from="tmp_59" to="tmp_60" fromId="90" toId="91">
</dataflow>
<dataflow id="293" from="input_r" to="input_addr_1" fromId="121" toId="92">
</dataflow>
<dataflow id="294" from="StgValue_174" to="input_addr_1" fromId="174" toId="92">
</dataflow>
<dataflow id="295" from="tmp_60" to="input_addr_1" fromId="91" toId="92">
</dataflow>
<dataflow id="296" from="input_addr_1" to="input_load_1" fromId="92" toId="93">
</dataflow>
<dataflow id="297" from="input_addr" to="input_load" fromId="86" toId="95">
</dataflow>
<dataflow id="298" from="input_load" to="StgValue_96" fromId="95" toId="96">
</dataflow>
<dataflow id="299" from="output_addr" to="StgValue_96" fromId="58" toId="96">
</dataflow>
<dataflow id="300" from="output_addr" to="output_load" fromId="58" toId="98">
</dataflow>
<dataflow id="301" from="input_addr_1" to="input_load_1" fromId="92" toId="99">
</dataflow>
<dataflow id="302" from="output_load" to="tmp_61" fromId="98" toId="100">
</dataflow>
<dataflow id="303" from="input_load_1" to="tmp_61" fromId="99" toId="100">
</dataflow>
<dataflow id="304" from="tmp_61" to="StgValue_101" fromId="100" toId="101">
</dataflow>
<dataflow id="305" from="input_load_1" to="StgValue_102" fromId="99" toId="102">
</dataflow>
<dataflow id="306" from="output_addr" to="StgValue_102" fromId="58" toId="102">
</dataflow>
<dataflow id="307" from="exitcond4" to="StgValue_2" fromId="27" toId="2">
</dataflow>
<dataflow id="308" from="exitcond3" to="StgValue_3" fromId="35" toId="3">
</dataflow>
<dataflow id="309" from="exitcond2" to="StgValue_4" fromId="49" toId="4">
</dataflow>
<dataflow id="310" from="exitcond1" to="StgValue_5" fromId="63" toId="5">
</dataflow>
<dataflow id="311" from="exitcond" to="StgValue_6" fromId="77" toId="6">
</dataflow>
<dataflow id="312" from="tmp_58" to="StgValue_6" fromId="81" toId="6">
</dataflow>
<dataflow id="313" from="tmp_58" to="StgValue_7" fromId="81" toId="7">
</dataflow>
<dataflow id="314" from="tmp_61" to="StgValue_7" fromId="100" toId="7">
</dataflow>
</dataflows>


</stg>
