

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s'
================================================================
* Date:           Fri May 24 19:13:54 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        kernel_wrapper
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.387 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  6.666 ns|  6.666 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.38>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%a_V = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_29"   --->   Operation 4 'load' 'a_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i16 %a_V"   --->   Operation 5 'sext' 'sext_ln1273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sext_ln1273_652 = sext i16 %a_V"   --->   Operation 6 'sext' 'sext_ln1273_652' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V, i3 0"   --->   Operation 7 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln1273_653 = sext i19 %shl_ln"   --->   Operation 8 'sext' 'sext_ln1273_653' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.80ns)   --->   "%r_V = sub i20 %sext_ln1273_653, i20 %sext_ln1273"   --->   Operation 9 'sub' 'r_V' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%mult_V = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V, i32 5, i32 19"   --->   Operation 10 'partselect' 'mult_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln818 = sext i15 %mult_V"   --->   Operation 11 'sext' 'sext_ln818' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%shl_ln1273_s = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V, i2 0"   --->   Operation 12 'bitconcatenate' 'shl_ln1273_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln1273_654 = sext i18 %shl_ln1273_s"   --->   Operation 13 'sext' 'sext_ln1273_654' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.79ns)   --->   "%r_V_2667 = sub i19 %sext_ln1273_652, i19 %sext_ln1273_654"   --->   Operation 14 'sub' 'r_V_2667' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%mult_V_1634 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2667, i32 5, i32 18"   --->   Operation 15 'partselect' 'mult_V_1634' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln17_1362 = sext i14 %mult_V_1634" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 16 'sext' 'sext_ln17_1362' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%mult_V_1635 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V, i32 2, i32 15"   --->   Operation 17 'partselect' 'mult_V_1635' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i14 %mult_V_1635" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 18 'sext' 'sext_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%shl_ln1273_378 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V, i1 0"   --->   Operation 19 'bitconcatenate' 'shl_ln1273_378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln1273_655 = sext i17 %shl_ln1273_378"   --->   Operation 20 'sext' 'sext_ln1273_655' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln1273_656 = sext i17 %shl_ln1273_378"   --->   Operation 21 'sext' 'sext_ln1273_656' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.80ns)   --->   "%r_V_2668 = sub i20 %sext_ln1273_656, i20 %sext_ln1273_653"   --->   Operation 22 'sub' 'r_V_2668' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%mult_V_1636 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2668, i32 5, i32 19"   --->   Operation 23 'partselect' 'mult_V_1636' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln818_489 = sext i15 %mult_V_1636"   --->   Operation 24 'sext' 'sext_ln818_489' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.80ns)   --->   "%r_V_2669 = sub i20 %sext_ln1273_653, i20 %sext_ln1273_656"   --->   Operation 25 'sub' 'r_V_2669' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%mult_V_1637 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2669, i32 5, i32 19"   --->   Operation 26 'partselect' 'mult_V_1637' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln818_490 = sext i15 %mult_V_1637"   --->   Operation 27 'sext' 'sext_ln818_490' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.79ns)   --->   "%r_V_2673 = sub i19 0, i19 %sext_ln1273_654"   --->   Operation 28 'sub' 'r_V_2673' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.80ns)   --->   "%r_V_2670 = sub i19 %r_V_2673, i19 %sext_ln1273_652"   --->   Operation 29 'sub' 'r_V_2670' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%mult_V_1638 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2670, i32 5, i32 18"   --->   Operation 30 'partselect' 'mult_V_1638' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.79ns)   --->   "%r_V_2671 = sub i18 0, i18 %sext_ln1273_655"   --->   Operation 31 'sub' 'r_V_2671' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%mult_V_1639 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2671, i32 5, i32 17"   --->   Operation 32 'partselect' 'mult_V_1639' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln17_1363 = sext i13 %mult_V_1639" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 33 'sext' 'sext_ln17_1363' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.80ns)   --->   "%r_V_2672 = add i20 %sext_ln1273_653, i20 %sext_ln1273"   --->   Operation 34 'add' 'r_V_2672' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%mult_V_1640 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2672, i32 5, i32 19"   --->   Operation 35 'partselect' 'mult_V_1640' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln818_492 = sext i15 %mult_V_1640"   --->   Operation 36 'sext' 'sext_ln818_492' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%mult_V_1641 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2673, i32 5, i32 18"   --->   Operation 37 'partselect' 'mult_V_1641' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln17_1364 = sext i14 %mult_V_1641" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 38 'sext' 'sext_ln17_1364' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%a_V_103 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_28"   --->   Operation 39 'load' 'a_V_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln1273_657 = sext i16 %a_V_103"   --->   Operation 40 'sext' 'sext_ln1273_657' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%shl_ln1273_379 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_103, i2 0"   --->   Operation 41 'bitconcatenate' 'shl_ln1273_379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln1273_658 = sext i18 %shl_ln1273_379"   --->   Operation 42 'sext' 'sext_ln1273_658' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.79ns)   --->   "%r_V_2674 = sub i19 %sext_ln1273_657, i19 %sext_ln1273_658"   --->   Operation 43 'sub' 'r_V_2674' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%mult_V_1642 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2674, i32 5, i32 18"   --->   Operation 44 'partselect' 'mult_V_1642' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln17_1365 = sext i14 %mult_V_1642" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 45 'sext' 'sext_ln17_1365' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%shl_ln1273_380 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_103, i1 0"   --->   Operation 46 'bitconcatenate' 'shl_ln1273_380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln1273_659 = sext i17 %shl_ln1273_380"   --->   Operation 47 'sext' 'sext_ln1273_659' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln1273_660 = sext i17 %shl_ln1273_380"   --->   Operation 48 'sext' 'sext_ln1273_660' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.79ns)   --->   "%r_V_2675 = sub i18 0, i18 %sext_ln1273_660"   --->   Operation 49 'sub' 'r_V_2675' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%mult_V_1643 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2675, i32 5, i32 17"   --->   Operation 50 'partselect' 'mult_V_1643' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln17_1366 = sext i13 %mult_V_1643" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 51 'sext' 'sext_ln17_1366' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%shl_ln1273_381 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_103, i3 0"   --->   Operation 52 'bitconcatenate' 'shl_ln1273_381' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln1273_661 = sext i19 %shl_ln1273_381"   --->   Operation 53 'sext' 'sext_ln1273_661' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.80ns)   --->   "%r_V_2676 = add i20 %sext_ln1273_661, i20 %sext_ln1273_659"   --->   Operation 54 'add' 'r_V_2676' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%mult_V_1644 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2676, i32 5, i32 19"   --->   Operation 55 'partselect' 'mult_V_1644' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln818_493 = sext i15 %mult_V_1644"   --->   Operation 56 'sext' 'sext_ln818_493' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.79ns)   --->   "%r_V_2677 = sub i19 %sext_ln1273_658, i19 %sext_ln1273_657"   --->   Operation 57 'sub' 'r_V_2677' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%mult_V_1645 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2677, i32 5, i32 18"   --->   Operation 58 'partselect' 'mult_V_1645' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln818_494 = sext i14 %mult_V_1645"   --->   Operation 59 'sext' 'sext_ln818_494' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.79ns)   --->   "%r_V_2678 = sub i19 0, i19 %sext_ln1273_658"   --->   Operation 60 'sub' 'r_V_2678' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%mult_V_1646 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2678, i32 5, i32 18"   --->   Operation 61 'partselect' 'mult_V_1646' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln818_495 = sext i14 %mult_V_1646"   --->   Operation 62 'sext' 'sext_ln818_495' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.80ns)   --->   "%r_V_2679 = sub i19 %r_V_2678, i19 %sext_ln1273_657"   --->   Operation 63 'sub' 'r_V_2679' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%mult_V_1647 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2679, i32 5, i32 18"   --->   Operation 64 'partselect' 'mult_V_1647' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln17_1367 = sext i14 %mult_V_1647" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 65 'sext' 'sext_ln17_1367' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%mult_V_1648 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_103, i32 3, i32 15"   --->   Operation 66 'partselect' 'mult_V_1648' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln17_1368 = sext i13 %mult_V_1648" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 67 'sext' 'sext_ln17_1368' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%a_V_104 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_27"   --->   Operation 68 'load' 'a_V_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln1273_662 = sext i16 %a_V_104"   --->   Operation 69 'sext' 'sext_ln1273_662' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln1273_663 = sext i16 %a_V_104"   --->   Operation 70 'sext' 'sext_ln1273_663' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%shl_ln1273_382 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_104, i2 0"   --->   Operation 71 'bitconcatenate' 'shl_ln1273_382' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln1273_664 = sext i18 %shl_ln1273_382"   --->   Operation 72 'sext' 'sext_ln1273_664' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.79ns)   --->   "%r_V_2680 = sub i19 %sext_ln1273_663, i19 %sext_ln1273_664"   --->   Operation 73 'sub' 'r_V_2680' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%mult_V_1649 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2680, i32 5, i32 18"   --->   Operation 74 'partselect' 'mult_V_1649' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln17_1369 = sext i14 %mult_V_1649" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 75 'sext' 'sext_ln17_1369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.79ns)   --->   "%r_V_2686 = sub i19 0, i19 %sext_ln1273_664"   --->   Operation 76 'sub' 'r_V_2686' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.80ns)   --->   "%r_V_2681 = sub i19 %r_V_2686, i19 %sext_ln1273_663"   --->   Operation 77 'sub' 'r_V_2681' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%mult_V_1650 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2681, i32 5, i32 18"   --->   Operation 78 'partselect' 'mult_V_1650' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln818_496 = sext i14 %mult_V_1650"   --->   Operation 79 'sext' 'sext_ln818_496' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln17_1370 = sext i14 %mult_V_1650" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 80 'sext' 'sext_ln17_1370' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%shl_ln1273_383 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_104, i3 0"   --->   Operation 81 'bitconcatenate' 'shl_ln1273_383' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln1273_665 = sext i19 %shl_ln1273_383"   --->   Operation 82 'sext' 'sext_ln1273_665' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%shl_ln1273_384 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_104, i1 0"   --->   Operation 83 'bitconcatenate' 'shl_ln1273_384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln1273_666 = sext i17 %shl_ln1273_384"   --->   Operation 84 'sext' 'sext_ln1273_666' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln1273_667 = sext i17 %shl_ln1273_384"   --->   Operation 85 'sext' 'sext_ln1273_667' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.80ns)   --->   "%r_V_2682 = sub i20 %sext_ln1273_667, i20 %sext_ln1273_665"   --->   Operation 86 'sub' 'r_V_2682' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%mult_V_1651 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2682, i32 5, i32 19"   --->   Operation 87 'partselect' 'mult_V_1651' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln818_497 = sext i15 %mult_V_1651"   --->   Operation 88 'sext' 'sext_ln818_497' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.79ns)   --->   "%r_V_2683 = add i19 %sext_ln1273_664, i19 %sext_ln1273_663"   --->   Operation 89 'add' 'r_V_2683' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%mult_V_1652 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2683, i32 5, i32 18"   --->   Operation 90 'partselect' 'mult_V_1652' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln17_1371 = sext i14 %mult_V_1652" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 91 'sext' 'sext_ln17_1371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.80ns)   --->   "%r_V_2684 = sub i20 %sext_ln1273_662, i20 %sext_ln1273_665"   --->   Operation 92 'sub' 'r_V_2684' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%mult_V_1653 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2684, i32 5, i32 19"   --->   Operation 93 'partselect' 'mult_V_1653' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln818_498 = sext i15 %mult_V_1653"   --->   Operation 94 'sext' 'sext_ln818_498' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%mult_V_1654 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_104, i32 3, i32 15"   --->   Operation 95 'partselect' 'mult_V_1654' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln17_1372 = sext i13 %mult_V_1654" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 96 'sext' 'sext_ln17_1372' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.79ns)   --->   "%r_V_2685 = sub i18 0, i18 %sext_ln1273_666"   --->   Operation 97 'sub' 'r_V_2685' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%mult_V_1655 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2685, i32 5, i32 17"   --->   Operation 98 'partselect' 'mult_V_1655' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln17_1373 = sext i13 %mult_V_1655" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 99 'sext' 'sext_ln17_1373' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%mult_V_1656 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2686, i32 5, i32 18"   --->   Operation 100 'partselect' 'mult_V_1656' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln17_1374 = sext i14 %mult_V_1656" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 101 'sext' 'sext_ln17_1374' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%a_V_105 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_26"   --->   Operation 102 'load' 'a_V_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln1273_668 = sext i16 %a_V_105"   --->   Operation 103 'sext' 'sext_ln1273_668' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%shl_ln1273_385 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_105, i2 0"   --->   Operation 104 'bitconcatenate' 'shl_ln1273_385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln1273_669 = sext i18 %shl_ln1273_385"   --->   Operation 105 'sext' 'sext_ln1273_669' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.79ns)   --->   "%r_V_2690 = sub i19 0, i19 %sext_ln1273_669"   --->   Operation 106 'sub' 'r_V_2690' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.80ns)   --->   "%r_V_2687 = sub i19 %r_V_2690, i19 %sext_ln1273_668"   --->   Operation 107 'sub' 'r_V_2687' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%mult_V_1657 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2687, i32 5, i32 18"   --->   Operation 108 'partselect' 'mult_V_1657' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln17_1375 = sext i14 %mult_V_1657" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 109 'sext' 'sext_ln17_1375' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%shl_ln1273_386 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_105, i3 0"   --->   Operation 110 'bitconcatenate' 'shl_ln1273_386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln1273_670 = sext i19 %shl_ln1273_386"   --->   Operation 111 'sext' 'sext_ln1273_670' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%shl_ln1273_387 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_105, i1 0"   --->   Operation 112 'bitconcatenate' 'shl_ln1273_387' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln1273_671 = sext i17 %shl_ln1273_387"   --->   Operation 113 'sext' 'sext_ln1273_671' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.80ns)   --->   "%r_V_2688 = sub i20 %sext_ln1273_671, i20 %sext_ln1273_670"   --->   Operation 114 'sub' 'r_V_2688' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%mult_V_1658 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2688, i32 5, i32 19"   --->   Operation 115 'partselect' 'mult_V_1658' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln818_499 = sext i15 %mult_V_1658"   --->   Operation 116 'sext' 'sext_ln818_499' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.79ns)   --->   "%r_V_2689 = sub i19 %sext_ln1273_669, i19 %sext_ln1273_668"   --->   Operation 117 'sub' 'r_V_2689' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%mult_V_1659 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2689, i32 5, i32 18"   --->   Operation 118 'partselect' 'mult_V_1659' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln17_1376 = sext i14 %mult_V_1659" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 119 'sext' 'sext_ln17_1376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%mult_V_1660 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2690, i32 5, i32 18"   --->   Operation 120 'partselect' 'mult_V_1660' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln17_1377 = sext i14 %mult_V_1660" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 121 'sext' 'sext_ln17_1377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.79ns)   --->   "%r_V_2691 = add i19 %sext_ln1273_669, i19 %sext_ln1273_668"   --->   Operation 122 'add' 'r_V_2691' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%mult_V_1661 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2691, i32 5, i32 18"   --->   Operation 123 'partselect' 'mult_V_1661' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln17_1378 = sext i14 %mult_V_1661" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 124 'sext' 'sext_ln17_1378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%a_V_106 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_25"   --->   Operation 125 'load' 'a_V_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln818_500 = sext i16 %a_V_106"   --->   Operation 126 'sext' 'sext_ln818_500' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%mult_V_1662 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_106, i32 4, i32 15"   --->   Operation 127 'partselect' 'mult_V_1662' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln17_1379 = sext i12 %mult_V_1662" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 128 'sext' 'sext_ln17_1379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%shl_ln1273_388 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_106, i2 0"   --->   Operation 129 'bitconcatenate' 'shl_ln1273_388' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln1273_672 = sext i18 %shl_ln1273_388"   --->   Operation 130 'sext' 'sext_ln1273_672' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.79ns)   --->   "%r_V_2692 = sub i19 %sext_ln818_500, i19 %sext_ln1273_672"   --->   Operation 131 'sub' 'r_V_2692' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%mult_V_1663 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2692, i32 5, i32 18"   --->   Operation 132 'partselect' 'mult_V_1663' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln17_1380 = sext i14 %mult_V_1663" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 133 'sext' 'sext_ln17_1380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.79ns)   --->   "%r_V_2693 = sub i19 0, i19 %sext_ln1273_672"   --->   Operation 134 'sub' 'r_V_2693' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%mult_V_1664 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2693, i32 5, i32 18"   --->   Operation 135 'partselect' 'mult_V_1664' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln17_1381 = sext i14 %mult_V_1664" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 136 'sext' 'sext_ln17_1381' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.79ns)   --->   "%r_V_2694 = add i19 %sext_ln1273_672, i19 %sext_ln818_500"   --->   Operation 137 'add' 'r_V_2694' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%mult_V_1665 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2694, i32 5, i32 18"   --->   Operation 138 'partselect' 'mult_V_1665' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln17_1382 = sext i14 %mult_V_1665" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 139 'sext' 'sext_ln17_1382' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.79ns)   --->   "%r_V_2695 = sub i19 %sext_ln1273_672, i19 %sext_ln818_500"   --->   Operation 140 'sub' 'r_V_2695' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%mult_V_1666 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2695, i32 5, i32 18"   --->   Operation 141 'partselect' 'mult_V_1666' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%mult_V_1667 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_106, i32 3, i32 15"   --->   Operation 142 'partselect' 'mult_V_1667' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln17_1383 = sext i13 %mult_V_1667" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 143 'sext' 'sext_ln17_1383' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.80ns)   --->   "%r_V_2696 = sub i19 %r_V_2693, i19 %sext_ln818_500"   --->   Operation 144 'sub' 'r_V_2696' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%mult_V_1668 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2696, i32 5, i32 18"   --->   Operation 145 'partselect' 'mult_V_1668' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln818_502 = sext i14 %mult_V_1668"   --->   Operation 146 'sext' 'sext_ln818_502' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%a_V_107 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_24"   --->   Operation 147 'load' 'a_V_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln1273_673 = sext i16 %a_V_107"   --->   Operation 148 'sext' 'sext_ln1273_673' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln1273_674 = sext i16 %a_V_107"   --->   Operation 149 'sext' 'sext_ln1273_674' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln1273_675 = sext i16 %a_V_107"   --->   Operation 150 'sext' 'sext_ln1273_675' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%shl_ln1273_389 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_107, i3 0"   --->   Operation 151 'bitconcatenate' 'shl_ln1273_389' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln1273_676 = sext i19 %shl_ln1273_389"   --->   Operation 152 'sext' 'sext_ln1273_676' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.80ns)   --->   "%r_V_2697 = sub i20 %sext_ln1273_674, i20 %sext_ln1273_676"   --->   Operation 153 'sub' 'r_V_2697' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%mult_V_1669 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2697, i32 5, i32 19"   --->   Operation 154 'partselect' 'mult_V_1669' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln818_503 = sext i15 %mult_V_1669"   --->   Operation 155 'sext' 'sext_ln818_503' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (1.94ns)   --->   "%r_V_2698 = mul i21 %sext_ln1273_673, i21 2097141"   --->   Operation 156 'mul' 'r_V_2698' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%mult_V_1670 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2698, i32 5, i32 20"   --->   Operation 157 'partselect' 'mult_V_1670' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%shl_ln1273_390 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_107, i1 0"   --->   Operation 158 'bitconcatenate' 'shl_ln1273_390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln1273_677 = sext i17 %shl_ln1273_390"   --->   Operation 159 'sext' 'sext_ln1273_677' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.80ns)   --->   "%r_V_2699 = sub i20 %sext_ln1273_677, i20 %sext_ln1273_676"   --->   Operation 160 'sub' 'r_V_2699' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%mult_V_1671 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2699, i32 5, i32 19"   --->   Operation 161 'partselect' 'mult_V_1671' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln818_504 = sext i15 %mult_V_1671"   --->   Operation 162 'sext' 'sext_ln818_504' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.80ns)   --->   "%r_V_2700 = sub i20 %sext_ln1273_676, i20 %sext_ln1273_674"   --->   Operation 163 'sub' 'r_V_2700' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%mult_V_1672 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2700, i32 5, i32 19"   --->   Operation 164 'partselect' 'mult_V_1672' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln818_505 = sext i15 %mult_V_1672"   --->   Operation 165 'sext' 'sext_ln818_505' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%shl_ln1273_391 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_107, i2 0"   --->   Operation 166 'bitconcatenate' 'shl_ln1273_391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln1273_678 = sext i18 %shl_ln1273_391"   --->   Operation 167 'sext' 'sext_ln1273_678' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.79ns)   --->   "%r_V_2702 = sub i19 0, i19 %sext_ln1273_678"   --->   Operation 168 'sub' 'r_V_2702' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 169 [1/1] (0.80ns)   --->   "%r_V_2701 = sub i19 %r_V_2702, i19 %sext_ln1273_675"   --->   Operation 169 'sub' 'r_V_2701' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%mult_V_1673 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2701, i32 5, i32 18"   --->   Operation 170 'partselect' 'mult_V_1673' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln17_1384 = sext i14 %mult_V_1673" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 171 'sext' 'sext_ln17_1384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%mult_V_1674 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2702, i32 5, i32 18"   --->   Operation 172 'partselect' 'mult_V_1674' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln17_1385 = sext i14 %mult_V_1674" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 173 'sext' 'sext_ln17_1385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.79ns)   --->   "%r_V_2703 = sub i19 %sext_ln1273_675, i19 %sext_ln1273_678"   --->   Operation 174 'sub' 'r_V_2703' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%mult_V_1675 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2703, i32 5, i32 18"   --->   Operation 175 'partselect' 'mult_V_1675' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln17_1386 = sext i14 %mult_V_1675" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 176 'sext' 'sext_ln17_1386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%a_V_108 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_23"   --->   Operation 177 'load' 'a_V_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln1273_679 = sext i16 %a_V_108"   --->   Operation 178 'sext' 'sext_ln1273_679' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln1273_680 = sext i16 %a_V_108"   --->   Operation 179 'sext' 'sext_ln1273_680' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%shl_ln1273_392 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_108, i2 0"   --->   Operation 180 'bitconcatenate' 'shl_ln1273_392' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln1273_681 = sext i18 %shl_ln1273_392"   --->   Operation 181 'sext' 'sext_ln1273_681' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.79ns)   --->   "%r_V_2704 = sub i19 %sext_ln1273_681, i19 %sext_ln1273_680"   --->   Operation 182 'sub' 'r_V_2704' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%mult_V_1676 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2704, i32 5, i32 18"   --->   Operation 183 'partselect' 'mult_V_1676' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln17_1387 = sext i14 %mult_V_1676" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 184 'sext' 'sext_ln17_1387' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.79ns)   --->   "%r_V_2705 = sub i19 0, i19 %sext_ln1273_681"   --->   Operation 185 'sub' 'r_V_2705' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%mult_V_1677 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2705, i32 5, i32 18"   --->   Operation 186 'partselect' 'mult_V_1677' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln818_506 = sext i14 %mult_V_1677"   --->   Operation 187 'sext' 'sext_ln818_506' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.79ns)   --->   "%r_V_2706 = sub i19 %sext_ln1273_680, i19 %sext_ln1273_681"   --->   Operation 188 'sub' 'r_V_2706' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%mult_V_1678 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2706, i32 5, i32 18"   --->   Operation 189 'partselect' 'mult_V_1678' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%shl_ln1273_393 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_108, i3 0"   --->   Operation 190 'bitconcatenate' 'shl_ln1273_393' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln1273_682 = sext i19 %shl_ln1273_393"   --->   Operation 191 'sext' 'sext_ln1273_682' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.80ns)   --->   "%r_V_2707 = sub i20 %sext_ln1273_679, i20 %sext_ln1273_682"   --->   Operation 192 'sub' 'r_V_2707' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%mult_V_1679 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2707, i32 5, i32 19"   --->   Operation 193 'partselect' 'mult_V_1679' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln818_508 = sext i15 %mult_V_1679"   --->   Operation 194 'sext' 'sext_ln818_508' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%a_V_109 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_22"   --->   Operation 195 'load' 'a_V_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln1273_683 = sext i16 %a_V_109"   --->   Operation 196 'sext' 'sext_ln1273_683' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln1273_684 = sext i16 %a_V_109"   --->   Operation 197 'sext' 'sext_ln1273_684' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%shl_ln1273_394 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_109, i3 0"   --->   Operation 198 'bitconcatenate' 'shl_ln1273_394' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln1273_685 = sext i19 %shl_ln1273_394"   --->   Operation 199 'sext' 'sext_ln1273_685' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%shl_ln1273_395 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_109, i1 0"   --->   Operation 200 'bitconcatenate' 'shl_ln1273_395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln1273_686 = sext i17 %shl_ln1273_395"   --->   Operation 201 'sext' 'sext_ln1273_686' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln1273_687 = sext i17 %shl_ln1273_395"   --->   Operation 202 'sext' 'sext_ln1273_687' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.80ns)   --->   "%r_V_2708 = sub i20 %sext_ln1273_687, i20 %sext_ln1273_685"   --->   Operation 203 'sub' 'r_V_2708' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%mult_V_1680 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2708, i32 5, i32 19"   --->   Operation 204 'partselect' 'mult_V_1680' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln818_509 = sext i15 %mult_V_1680"   --->   Operation 205 'sext' 'sext_ln818_509' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.80ns)   --->   "%r_V_2709 = sub i20 %sext_ln1273_683, i20 %sext_ln1273_685"   --->   Operation 206 'sub' 'r_V_2709' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%mult_V_1681 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2709, i32 5, i32 19"   --->   Operation 207 'partselect' 'mult_V_1681' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln818_510 = sext i15 %mult_V_1681"   --->   Operation 208 'sext' 'sext_ln818_510' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.80ns)   --->   "%r_V_2710 = sub i20 0, i20 %sext_ln1273_685"   --->   Operation 209 'sub' 'r_V_2710' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%mult_V_1682 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2710, i32 5, i32 19"   --->   Operation 210 'partselect' 'mult_V_1682' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln818_511 = sext i15 %mult_V_1682"   --->   Operation 211 'sext' 'sext_ln818_511' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%mult_V_1683 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_109, i32 2, i32 15"   --->   Operation 212 'partselect' 'mult_V_1683' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln818_512 = sext i14 %mult_V_1683"   --->   Operation 213 'sext' 'sext_ln818_512' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.79ns)   --->   "%r_V_2711 = sub i18 0, i18 %sext_ln1273_686"   --->   Operation 214 'sub' 'r_V_2711' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%mult_V_1684 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2711, i32 5, i32 17"   --->   Operation 215 'partselect' 'mult_V_1684' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln17_1388 = sext i13 %mult_V_1684" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 216 'sext' 'sext_ln17_1388' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%shl_ln1273_396 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_109, i2 0"   --->   Operation 217 'bitconcatenate' 'shl_ln1273_396' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln1273_688 = sext i18 %shl_ln1273_396"   --->   Operation 218 'sext' 'sext_ln1273_688' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.79ns)   --->   "%r_V_2712 = sub i19 %sext_ln1273_684, i19 %sext_ln1273_688"   --->   Operation 219 'sub' 'r_V_2712' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%mult_V_1685 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2712, i32 5, i32 18"   --->   Operation 220 'partselect' 'mult_V_1685' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln17_1389 = sext i14 %mult_V_1685" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 221 'sext' 'sext_ln17_1389' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%a_V_110 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_21"   --->   Operation 222 'load' 'a_V_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln1273_689 = sext i16 %a_V_110"   --->   Operation 223 'sext' 'sext_ln1273_689' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%shl_ln1273_397 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_110, i2 0"   --->   Operation 224 'bitconcatenate' 'shl_ln1273_397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln1273_690 = sext i18 %shl_ln1273_397"   --->   Operation 225 'sext' 'sext_ln1273_690' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273 = sub i19 0, i19 %sext_ln1273_690"   --->   Operation 226 'sub' 'sub_ln1273' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 227 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2713 = sub i19 %sub_ln1273, i19 %sext_ln1273_689"   --->   Operation 227 'sub' 'r_V_2713' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%mult_V_1686 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2713, i32 5, i32 18"   --->   Operation 228 'partselect' 'mult_V_1686' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln17_1390 = sext i14 %mult_V_1686" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 229 'sext' 'sext_ln17_1390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.79ns)   --->   "%r_V_2714 = add i19 %sext_ln1273_690, i19 %sext_ln1273_689"   --->   Operation 230 'add' 'r_V_2714' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%mult_V_1687 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2714, i32 5, i32 18"   --->   Operation 231 'partselect' 'mult_V_1687' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln17_1391 = sext i14 %mult_V_1687" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 232 'sext' 'sext_ln17_1391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%mult_V_1688 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_110, i32 3, i32 15"   --->   Operation 233 'partselect' 'mult_V_1688' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%sext_ln17_1392 = sext i13 %mult_V_1688" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 234 'sext' 'sext_ln17_1392' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%mult_V_1689 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_110, i32 4, i32 15"   --->   Operation 235 'partselect' 'mult_V_1689' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln17_1393 = sext i12 %mult_V_1689" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 236 'sext' 'sext_ln17_1393' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%mult_V_1690 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_110, i32 2, i32 15"   --->   Operation 237 'partselect' 'mult_V_1690' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%sext_ln17_1394 = sext i14 %mult_V_1690" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 238 'sext' 'sext_ln17_1394' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%shl_ln1273_398 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_110, i3 0"   --->   Operation 239 'bitconcatenate' 'shl_ln1273_398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln1273_691 = sext i19 %shl_ln1273_398"   --->   Operation 240 'sext' 'sext_ln1273_691' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%shl_ln1273_399 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_110, i1 0"   --->   Operation 241 'bitconcatenate' 'shl_ln1273_399' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln1273_692 = sext i17 %shl_ln1273_399"   --->   Operation 242 'sext' 'sext_ln1273_692' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.80ns)   --->   "%r_V_2715 = sub i20 %sext_ln1273_692, i20 %sext_ln1273_691"   --->   Operation 243 'sub' 'r_V_2715' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%mult_V_1691 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2715, i32 5, i32 19"   --->   Operation 244 'partselect' 'mult_V_1691' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln818_513 = sext i15 %mult_V_1691"   --->   Operation 245 'sext' 'sext_ln818_513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%mult_V_1692 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_110, i32 5, i32 15"   --->   Operation 246 'partselect' 'mult_V_1692' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%sext_ln17_1395 = sext i11 %mult_V_1692" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 247 'sext' 'sext_ln17_1395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%a_V_111 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_20"   --->   Operation 248 'load' 'a_V_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%sext_ln1273_693 = sext i16 %a_V_111"   --->   Operation 249 'sext' 'sext_ln1273_693' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%sext_ln1273_694 = sext i16 %a_V_111"   --->   Operation 250 'sext' 'sext_ln1273_694' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%shl_ln1273_400 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_111, i3 0"   --->   Operation 251 'bitconcatenate' 'shl_ln1273_400' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln1273_695 = sext i19 %shl_ln1273_400"   --->   Operation 252 'sext' 'sext_ln1273_695' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1200 = sub i20 0, i20 %sext_ln1273_695"   --->   Operation 253 'sub' 'sub_ln1273_1200' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 254 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2716 = sub i20 %sub_ln1273_1200, i20 %sext_ln1273_693"   --->   Operation 254 'sub' 'r_V_2716' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%mult_V_1693 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2716, i32 5, i32 19"   --->   Operation 255 'partselect' 'mult_V_1693' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln818_514 = sext i15 %mult_V_1693"   --->   Operation 256 'sext' 'sext_ln818_514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%mult_V_1694 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_111, i32 3, i32 15"   --->   Operation 257 'partselect' 'mult_V_1694' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln17_1396 = sext i13 %mult_V_1694" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 258 'sext' 'sext_ln17_1396' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%shl_ln1273_401 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_111, i2 0"   --->   Operation 259 'bitconcatenate' 'shl_ln1273_401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln1273_696 = sext i18 %shl_ln1273_401"   --->   Operation 260 'sext' 'sext_ln1273_696' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.79ns)   --->   "%r_V_2717 = sub i19 %sext_ln1273_694, i19 %sext_ln1273_696"   --->   Operation 261 'sub' 'r_V_2717' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%mult_V_1695 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2717, i32 5, i32 18"   --->   Operation 262 'partselect' 'mult_V_1695' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%sext_ln17_1397 = sext i14 %mult_V_1695" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 263 'sext' 'sext_ln17_1397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%mult_V_1696 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_111, i32 4, i32 15"   --->   Operation 264 'partselect' 'mult_V_1696' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%sext_ln17_1398 = sext i12 %mult_V_1696" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 265 'sext' 'sext_ln17_1398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1203 = sub i19 0, i19 %sext_ln1273_696"   --->   Operation 266 'sub' 'sub_ln1273_1203' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 267 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2718 = sub i19 %sub_ln1273_1203, i19 %sext_ln1273_694"   --->   Operation 267 'sub' 'r_V_2718' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%mult_V_1697 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2718, i32 5, i32 18"   --->   Operation 268 'partselect' 'mult_V_1697' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln17_1399 = sext i14 %mult_V_1697" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 269 'sext' 'sext_ln17_1399' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%a_V_112 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_418"   --->   Operation 270 'load' 'a_V_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%sext_ln1273_697 = sext i16 %a_V_112"   --->   Operation 271 'sext' 'sext_ln1273_697' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%sext_ln1273_698 = sext i16 %a_V_112"   --->   Operation 272 'sext' 'sext_ln1273_698' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%sext_ln1273_699 = sext i16 %a_V_112"   --->   Operation 273 'sext' 'sext_ln1273_699' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%shl_ln1273_402 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_112, i2 0"   --->   Operation 274 'bitconcatenate' 'shl_ln1273_402' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%sext_ln1273_700 = sext i18 %shl_ln1273_402"   --->   Operation 275 'sext' 'sext_ln1273_700' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1205 = sub i19 0, i19 %sext_ln1273_700"   --->   Operation 276 'sub' 'sub_ln1273_1205' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 277 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2719 = sub i19 %sub_ln1273_1205, i19 %sext_ln1273_699"   --->   Operation 277 'sub' 'r_V_2719' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%mult_V_1698 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2719, i32 5, i32 18"   --->   Operation 278 'partselect' 'mult_V_1698' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (1.94ns)   --->   "%r_V_2720 = mul i21 %sext_ln1273_698, i21 11"   --->   Operation 279 'mul' 'r_V_2720' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%mult_V_1699 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2720, i32 5, i32 20"   --->   Operation 280 'partselect' 'mult_V_1699' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%shl_ln1273_403 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_112, i3 0"   --->   Operation 281 'bitconcatenate' 'shl_ln1273_403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%sext_ln1273_701 = sext i19 %shl_ln1273_403"   --->   Operation 282 'sext' 'sext_ln1273_701' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.80ns)   --->   "%r_V_2721 = sub i20 %sext_ln1273_701, i20 %sext_ln1273_697"   --->   Operation 283 'sub' 'r_V_2721' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%mult_V_1700 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2721, i32 5, i32 19"   --->   Operation 284 'partselect' 'mult_V_1700' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%sext_ln818_516 = sext i15 %mult_V_1700"   --->   Operation 285 'sext' 'sext_ln818_516' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%shl_ln1273_404 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_112, i1 0"   --->   Operation 286 'bitconcatenate' 'shl_ln1273_404' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%sext_ln1273_702 = sext i17 %shl_ln1273_404"   --->   Operation 287 'sext' 'sext_ln1273_702' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.79ns)   --->   "%r_V_2722 = sub i18 0, i18 %sext_ln1273_702"   --->   Operation 288 'sub' 'r_V_2722' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%mult_V_1701 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2722, i32 5, i32 17"   --->   Operation 289 'partselect' 'mult_V_1701' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln17_1400 = sext i13 %mult_V_1701" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 290 'sext' 'sext_ln17_1400' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%a_V_113 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_429"   --->   Operation 291 'load' 'a_V_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%sext_ln1273_703 = sext i16 %a_V_113"   --->   Operation 292 'sext' 'sext_ln1273_703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%shl_ln1273_405 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_113, i2 0"   --->   Operation 293 'bitconcatenate' 'shl_ln1273_405' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%sext_ln1273_704 = sext i18 %shl_ln1273_405"   --->   Operation 294 'sext' 'sext_ln1273_704' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.79ns)   --->   "%r_V_2723 = sub i19 %sext_ln1273_704, i19 %sext_ln1273_703"   --->   Operation 295 'sub' 'r_V_2723' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%mult_V_1702 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2723, i32 5, i32 18"   --->   Operation 296 'partselect' 'mult_V_1702' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%sext_ln17_1401 = sext i14 %mult_V_1702" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 297 'sext' 'sext_ln17_1401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%mult_V_1703 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_113, i32 4, i32 15"   --->   Operation 298 'partselect' 'mult_V_1703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%sext_ln17_1402 = sext i12 %mult_V_1703" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 299 'sext' 'sext_ln17_1402' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%sext_ln17_1403 = sext i12 %mult_V_1703" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 300 'sext' 'sext_ln17_1403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.79ns)   --->   "%r_V_2726 = sub i19 0, i19 %sext_ln1273_704"   --->   Operation 301 'sub' 'r_V_2726' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 302 [1/1] (0.80ns)   --->   "%r_V_2724 = sub i19 %r_V_2726, i19 %sext_ln1273_703"   --->   Operation 302 'sub' 'r_V_2724' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%mult_V_1704 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2724, i32 5, i32 18"   --->   Operation 303 'partselect' 'mult_V_1704' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%sext_ln17_1404 = sext i14 %mult_V_1704" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 304 'sext' 'sext_ln17_1404' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%mult_V_1705 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_113, i32 3, i32 15"   --->   Operation 305 'partselect' 'mult_V_1705' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%sext_ln17_1405 = sext i13 %mult_V_1705" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 306 'sext' 'sext_ln17_1405' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.79ns)   --->   "%r_V_2725 = sub i19 %sext_ln1273_703, i19 %sext_ln1273_704"   --->   Operation 307 'sub' 'r_V_2725' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%mult_V_1706 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2725, i32 5, i32 18"   --->   Operation 308 'partselect' 'mult_V_1706' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%sext_ln17_1406 = sext i14 %mult_V_1706" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 309 'sext' 'sext_ln17_1406' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%mult_V_1707 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2726, i32 5, i32 18"   --->   Operation 310 'partselect' 'mult_V_1707' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%sext_ln17_1407 = sext i14 %mult_V_1707" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 311 'sext' 'sext_ln17_1407' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%a_V_114 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_440"   --->   Operation 312 'load' 'a_V_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%sext_ln1273_705 = sext i16 %a_V_114"   --->   Operation 313 'sext' 'sext_ln1273_705' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%sext_ln1273_706 = sext i16 %a_V_114"   --->   Operation 314 'sext' 'sext_ln1273_706' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%shl_ln1273_406 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_114, i3 0"   --->   Operation 315 'bitconcatenate' 'shl_ln1273_406' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%sext_ln1273_707 = sext i19 %shl_ln1273_406"   --->   Operation 316 'sext' 'sext_ln1273_707' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%shl_ln1273_407 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_114, i1 0"   --->   Operation 317 'bitconcatenate' 'shl_ln1273_407' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%sext_ln1273_708 = sext i17 %shl_ln1273_407"   --->   Operation 318 'sext' 'sext_ln1273_708' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%sext_ln1273_709 = sext i17 %shl_ln1273_407"   --->   Operation 319 'sext' 'sext_ln1273_709' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.80ns)   --->   "%r_V_2727 = sub i20 %sext_ln1273_709, i20 %sext_ln1273_707"   --->   Operation 320 'sub' 'r_V_2727' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%mult_V_1708 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2727, i32 5, i32 19"   --->   Operation 321 'partselect' 'mult_V_1708' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%sext_ln818_517 = sext i15 %mult_V_1708"   --->   Operation 322 'sext' 'sext_ln818_517' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%shl_ln1273_408 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_114, i2 0"   --->   Operation 323 'bitconcatenate' 'shl_ln1273_408' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%sext_ln1273_710 = sext i18 %shl_ln1273_408"   --->   Operation 324 'sext' 'sext_ln1273_710' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1214 = sub i19 0, i19 %sext_ln1273_710"   --->   Operation 325 'sub' 'sub_ln1273_1214' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 326 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2728 = sub i19 %sub_ln1273_1214, i19 %sext_ln1273_706"   --->   Operation 326 'sub' 'r_V_2728' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%mult_V_1709 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2728, i32 5, i32 18"   --->   Operation 327 'partselect' 'mult_V_1709' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%sext_ln17_1408 = sext i14 %mult_V_1709" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 328 'sext' 'sext_ln17_1408' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.80ns)   --->   "%r_V_2729 = add i20 %sext_ln1273_707, i20 %sext_ln1273_705"   --->   Operation 329 'add' 'r_V_2729' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%mult_V_1710 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2729, i32 5, i32 19"   --->   Operation 330 'partselect' 'mult_V_1710' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%sext_ln818_518 = sext i15 %mult_V_1710"   --->   Operation 331 'sext' 'sext_ln818_518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.79ns)   --->   "%r_V_2730 = sub i19 %sext_ln1273_710, i19 %sext_ln1273_706"   --->   Operation 332 'sub' 'r_V_2730' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%mult_V_1711 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2730, i32 5, i32 18"   --->   Operation 333 'partselect' 'mult_V_1711' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%sext_ln17_1409 = sext i14 %mult_V_1711" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 334 'sext' 'sext_ln17_1409' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.79ns)   --->   "%r_V_2731 = sub i19 %sext_ln1273_706, i19 %sext_ln1273_710"   --->   Operation 335 'sub' 'r_V_2731' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%mult_V_1712 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2731, i32 5, i32 18"   --->   Operation 336 'partselect' 'mult_V_1712' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%sext_ln17_1410 = sext i14 %mult_V_1712" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 337 'sext' 'sext_ln17_1410' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.80ns)   --->   "%r_V_2732 = sub i20 %sext_ln1273_707, i20 %sext_ln1273_705"   --->   Operation 338 'sub' 'r_V_2732' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%mult_V_1713 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2732, i32 5, i32 19"   --->   Operation 339 'partselect' 'mult_V_1713' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%sext_ln818_520 = sext i15 %mult_V_1713"   --->   Operation 340 'sext' 'sext_ln818_520' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (0.79ns)   --->   "%r_V_2733 = sub i18 0, i18 %sext_ln1273_708"   --->   Operation 341 'sub' 'r_V_2733' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "%mult_V_1714 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2733, i32 5, i32 17"   --->   Operation 342 'partselect' 'mult_V_1714' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%sext_ln17_1411 = sext i13 %mult_V_1714" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 343 'sext' 'sext_ln17_1411' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%mult_V_1715 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_114, i32 4, i32 15"   --->   Operation 344 'partselect' 'mult_V_1715' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%sext_ln17_1412 = sext i12 %mult_V_1715" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 345 'sext' 'sext_ln17_1412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1220 = sub i20 0, i20 %sext_ln1273_707"   --->   Operation 346 'sub' 'sub_ln1273_1220' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 347 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2734 = sub i20 %sub_ln1273_1220, i20 %sext_ln1273_709"   --->   Operation 347 'sub' 'r_V_2734' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%mult_V_1716 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2734, i32 5, i32 19"   --->   Operation 348 'partselect' 'mult_V_1716' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%sext_ln818_521 = sext i15 %mult_V_1716"   --->   Operation 349 'sext' 'sext_ln818_521' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%a_V_115 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_451"   --->   Operation 350 'load' 'a_V_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%sext_ln818_522 = sext i16 %a_V_115"   --->   Operation 351 'sext' 'sext_ln818_522' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%mult_V_1717 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_115, i32 3, i32 15"   --->   Operation 352 'partselect' 'mult_V_1717' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%sext_ln17_1413 = sext i13 %mult_V_1717" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 353 'sext' 'sext_ln17_1413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%shl_ln1273_409 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_115, i2 0"   --->   Operation 354 'bitconcatenate' 'shl_ln1273_409' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%sext_ln1273_711 = sext i18 %shl_ln1273_409"   --->   Operation 355 'sext' 'sext_ln1273_711' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.79ns)   --->   "%r_V_2735 = add i19 %sext_ln1273_711, i19 %sext_ln818_522"   --->   Operation 356 'add' 'r_V_2735' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%mult_V_1718 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2735, i32 5, i32 18"   --->   Operation 357 'partselect' 'mult_V_1718' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%sext_ln17_1414 = sext i14 %mult_V_1718" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 358 'sext' 'sext_ln17_1414' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%shl_ln1273_410 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_115, i3 0"   --->   Operation 359 'bitconcatenate' 'shl_ln1273_410' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%sext_ln1273_712 = sext i19 %shl_ln1273_410"   --->   Operation 360 'sext' 'sext_ln1273_712' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%shl_ln1273_411 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_115, i1 0"   --->   Operation 361 'bitconcatenate' 'shl_ln1273_411' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%sext_ln1273_713 = sext i17 %shl_ln1273_411"   --->   Operation 362 'sext' 'sext_ln1273_713' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.80ns)   --->   "%r_V_2736 = sub i20 %sext_ln1273_713, i20 %sext_ln1273_712"   --->   Operation 363 'sub' 'r_V_2736' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%mult_V_1719 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2736, i32 5, i32 19"   --->   Operation 364 'partselect' 'mult_V_1719' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%sext_ln818_523 = sext i15 %mult_V_1719"   --->   Operation 365 'sext' 'sext_ln818_523' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%mult_V_1720 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_115, i32 4, i32 15"   --->   Operation 366 'partselect' 'mult_V_1720' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%sext_ln17_1415 = sext i12 %mult_V_1720" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 367 'sext' 'sext_ln17_1415' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (0.79ns)   --->   "%r_V_2737 = sub i19 %sext_ln818_522, i19 %sext_ln1273_711"   --->   Operation 368 'sub' 'r_V_2737' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%mult_V_1721 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2737, i32 5, i32 18"   --->   Operation 369 'partselect' 'mult_V_1721' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%sext_ln17_1416 = sext i14 %mult_V_1721" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 370 'sext' 'sext_ln17_1416' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%mult_V_1722 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_115, i32 2, i32 15"   --->   Operation 371 'partselect' 'mult_V_1722' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%sext_ln17_1417 = sext i14 %mult_V_1722" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 372 'sext' 'sext_ln17_1417' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%a_V_116 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_462"   --->   Operation 373 'load' 'a_V_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "%sext_ln1273_714 = sext i16 %a_V_116"   --->   Operation 374 'sext' 'sext_ln1273_714' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%shl_ln1273_412 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_116, i2 0"   --->   Operation 375 'bitconcatenate' 'shl_ln1273_412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "%sext_ln1273_715 = sext i18 %shl_ln1273_412"   --->   Operation 376 'sext' 'sext_ln1273_715' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.79ns)   --->   "%r_V_2738 = sub i19 %sext_ln1273_714, i19 %sext_ln1273_715"   --->   Operation 377 'sub' 'r_V_2738' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 378 [1/1] (0.00ns)   --->   "%mult_V_1723 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2738, i32 5, i32 18"   --->   Operation 378 'partselect' 'mult_V_1723' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%sext_ln818_524 = sext i14 %mult_V_1723"   --->   Operation 379 'sext' 'sext_ln818_524' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.79ns)   --->   "%r_V_2739 = sub i19 %sext_ln1273_715, i19 %sext_ln1273_714"   --->   Operation 380 'sub' 'r_V_2739' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 381 [1/1] (0.00ns)   --->   "%mult_V_1724 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2739, i32 5, i32 18"   --->   Operation 381 'partselect' 'mult_V_1724' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (0.00ns)   --->   "%sext_ln818_525 = sext i14 %mult_V_1724"   --->   Operation 382 'sext' 'sext_ln818_525' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 383 [1/1] (0.00ns)   --->   "%a_V_117 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_467"   --->   Operation 383 'load' 'a_V_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%sext_ln1273_716 = sext i16 %a_V_117"   --->   Operation 384 'sext' 'sext_ln1273_716' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (0.00ns)   --->   "%sext_ln1273_717 = sext i16 %a_V_117"   --->   Operation 385 'sext' 'sext_ln1273_717' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%sext_ln1273_718 = sext i16 %a_V_117"   --->   Operation 386 'sext' 'sext_ln1273_718' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (0.00ns)   --->   "%shl_ln1273_413 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_117, i3 0"   --->   Operation 387 'bitconcatenate' 'shl_ln1273_413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (0.00ns)   --->   "%sext_ln1273_719 = sext i19 %shl_ln1273_413"   --->   Operation 388 'sext' 'sext_ln1273_719' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 389 [1/1] (0.80ns)   --->   "%r_V_2740 = add i20 %sext_ln1273_719, i20 %sext_ln1273_717"   --->   Operation 389 'add' 'r_V_2740' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "%mult_V_1725 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2740, i32 5, i32 19"   --->   Operation 390 'partselect' 'mult_V_1725' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 391 [1/1] (0.00ns)   --->   "%sext_ln818_526 = sext i15 %mult_V_1725"   --->   Operation 391 'sext' 'sext_ln818_526' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 392 [1/1] (0.00ns)   --->   "%shl_ln1273_414 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_117, i2 0"   --->   Operation 392 'bitconcatenate' 'shl_ln1273_414' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (0.00ns)   --->   "%sext_ln1273_720 = sext i18 %shl_ln1273_414"   --->   Operation 393 'sext' 'sext_ln1273_720' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 394 [1/1] (0.79ns)   --->   "%r_V_2741 = sub i19 %sext_ln1273_720, i19 %sext_ln1273_718"   --->   Operation 394 'sub' 'r_V_2741' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 395 [1/1] (0.00ns)   --->   "%mult_V_1726 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2741, i32 5, i32 18"   --->   Operation 395 'partselect' 'mult_V_1726' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "%sext_ln17_1418 = sext i14 %mult_V_1726" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 396 'sext' 'sext_ln17_1418' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (0.00ns)   --->   "%mult_V_1727 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_117, i32 3, i32 15"   --->   Operation 397 'partselect' 'mult_V_1727' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 398 [1/1] (0.00ns)   --->   "%sext_ln17_1419 = sext i13 %mult_V_1727" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 398 'sext' 'sext_ln17_1419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 399 [1/1] (0.79ns)   --->   "%r_V_2742 = sub i19 %sext_ln1273_718, i19 %sext_ln1273_720"   --->   Operation 399 'sub' 'r_V_2742' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 400 [1/1] (0.00ns)   --->   "%mult_V_1728 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2742, i32 5, i32 18"   --->   Operation 400 'partselect' 'mult_V_1728' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 401 [1/1] (0.00ns)   --->   "%sext_ln17_1420 = sext i14 %mult_V_1728" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 401 'sext' 'sext_ln17_1420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 402 [1/1] (0.00ns)   --->   "%shl_ln1273_415 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_117, i1 0"   --->   Operation 402 'bitconcatenate' 'shl_ln1273_415' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 403 [1/1] (0.00ns)   --->   "%sext_ln1273_721 = sext i17 %shl_ln1273_415"   --->   Operation 403 'sext' 'sext_ln1273_721' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 404 [1/1] (0.79ns)   --->   "%r_V_2743 = sub i18 0, i18 %sext_ln1273_721"   --->   Operation 404 'sub' 'r_V_2743' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 405 [1/1] (0.00ns)   --->   "%mult_V_1729 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2743, i32 5, i32 17"   --->   Operation 405 'partselect' 'mult_V_1729' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 406 [1/1] (0.00ns)   --->   "%sext_ln17_1421 = sext i13 %mult_V_1729" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 406 'sext' 'sext_ln17_1421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 407 [1/1] (1.94ns)   --->   "%r_V_2744 = mul i21 %sext_ln1273_716, i21 11"   --->   Operation 407 'mul' 'r_V_2744' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 408 [1/1] (0.00ns)   --->   "%mult_V_1730 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2744, i32 5, i32 20"   --->   Operation 408 'partselect' 'mult_V_1730' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 409 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1229 = sub i19 0, i19 %sext_ln1273_720"   --->   Operation 409 'sub' 'sub_ln1273_1229' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 410 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2745 = sub i19 %sub_ln1273_1229, i19 %sext_ln1273_718"   --->   Operation 410 'sub' 'r_V_2745' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 411 [1/1] (0.00ns)   --->   "%mult_V_1731 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2745, i32 5, i32 18"   --->   Operation 411 'partselect' 'mult_V_1731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 412 [1/1] (0.00ns)   --->   "%sext_ln17_1422 = sext i14 %mult_V_1731" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 412 'sext' 'sext_ln17_1422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 413 [1/1] (0.80ns)   --->   "%r_V_2746 = sub i20 %sext_ln1273_719, i20 %sext_ln1273_717"   --->   Operation 413 'sub' 'r_V_2746' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 414 [1/1] (0.00ns)   --->   "%mult_V_1732 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2746, i32 5, i32 19"   --->   Operation 414 'partselect' 'mult_V_1732' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 415 [1/1] (0.00ns)   --->   "%sext_ln818_527 = sext i15 %mult_V_1732"   --->   Operation 415 'sext' 'sext_ln818_527' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 416 [1/1] (0.00ns)   --->   "%a_V_118 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_468"   --->   Operation 416 'load' 'a_V_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 417 [1/1] (0.00ns)   --->   "%sext_ln1273_722 = sext i16 %a_V_118"   --->   Operation 417 'sext' 'sext_ln1273_722' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 418 [1/1] (0.00ns)   --->   "%sext_ln1273_723 = sext i16 %a_V_118"   --->   Operation 418 'sext' 'sext_ln1273_723' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 419 [1/1] (0.00ns)   --->   "%shl_ln1273_416 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_118, i3 0"   --->   Operation 419 'bitconcatenate' 'shl_ln1273_416' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 420 [1/1] (0.00ns)   --->   "%sext_ln1273_724 = sext i19 %shl_ln1273_416"   --->   Operation 420 'sext' 'sext_ln1273_724' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 421 [1/1] (0.00ns)   --->   "%shl_ln1273_417 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_118, i1 0"   --->   Operation 421 'bitconcatenate' 'shl_ln1273_417' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 422 [1/1] (0.00ns)   --->   "%sext_ln1273_725 = sext i17 %shl_ln1273_417"   --->   Operation 422 'sext' 'sext_ln1273_725' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 423 [1/1] (0.80ns)   --->   "%r_V_2747 = sub i20 %sext_ln1273_724, i20 %sext_ln1273_725"   --->   Operation 423 'sub' 'r_V_2747' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 424 [1/1] (0.00ns)   --->   "%mult_V_1733 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2747, i32 5, i32 19"   --->   Operation 424 'partselect' 'mult_V_1733' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 425 [1/1] (0.00ns)   --->   "%sext_ln818_528 = sext i15 %mult_V_1733"   --->   Operation 425 'sext' 'sext_ln818_528' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 426 [1/1] (0.80ns)   --->   "%r_V_2748 = sub i20 %sext_ln1273_725, i20 %sext_ln1273_724"   --->   Operation 426 'sub' 'r_V_2748' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 427 [1/1] (0.00ns)   --->   "%mult_V_1734 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2748, i32 5, i32 19"   --->   Operation 427 'partselect' 'mult_V_1734' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 428 [1/1] (0.00ns)   --->   "%sext_ln818_529 = sext i15 %mult_V_1734"   --->   Operation 428 'sext' 'sext_ln818_529' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 429 [1/1] (0.00ns)   --->   "%shl_ln1273_418 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_118, i2 0"   --->   Operation 429 'bitconcatenate' 'shl_ln1273_418' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 430 [1/1] (0.00ns)   --->   "%sext_ln1273_726 = sext i18 %shl_ln1273_418"   --->   Operation 430 'sext' 'sext_ln1273_726' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 431 [1/1] (0.79ns)   --->   "%r_V_2749 = sub i19 %sext_ln1273_723, i19 %sext_ln1273_726"   --->   Operation 431 'sub' 'r_V_2749' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 432 [1/1] (0.00ns)   --->   "%mult_V_1735 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2749, i32 5, i32 18"   --->   Operation 432 'partselect' 'mult_V_1735' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 433 [1/1] (0.00ns)   --->   "%sext_ln17_1423 = sext i14 %mult_V_1735" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 433 'sext' 'sext_ln17_1423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 434 [1/1] (0.00ns)   --->   "%mult_V_1736 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_118, i32 3, i32 15"   --->   Operation 434 'partselect' 'mult_V_1736' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 435 [1/1] (0.00ns)   --->   "%sext_ln17_1424 = sext i13 %mult_V_1736" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 435 'sext' 'sext_ln17_1424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 436 [1/1] (0.00ns)   --->   "%sext_ln17_1425 = sext i13 %mult_V_1736" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 436 'sext' 'sext_ln17_1425' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 437 [1/1] (0.00ns)   --->   "%shl_ln1273_419 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_118, i4 0"   --->   Operation 437 'bitconcatenate' 'shl_ln1273_419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 438 [1/1] (0.00ns)   --->   "%sext_ln1273_727 = sext i20 %shl_ln1273_419"   --->   Operation 438 'sext' 'sext_ln1273_727' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 439 [1/1] (0.00ns)   --->   "%sext_ln1273_728 = sext i18 %shl_ln1273_418"   --->   Operation 439 'sext' 'sext_ln1273_728' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 440 [1/1] (0.80ns)   --->   "%r_V_2750 = sub i21 %sext_ln1273_728, i21 %sext_ln1273_727"   --->   Operation 440 'sub' 'r_V_2750' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 441 [1/1] (0.00ns)   --->   "%mult_V_1737 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2750, i32 5, i32 20"   --->   Operation 441 'partselect' 'mult_V_1737' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 442 [1/1] (0.80ns)   --->   "%r_V_2751 = add i20 %sext_ln1273_724, i20 %sext_ln1273_722"   --->   Operation 442 'add' 'r_V_2751' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 443 [1/1] (0.00ns)   --->   "%mult_V_1738 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2751, i32 5, i32 19"   --->   Operation 443 'partselect' 'mult_V_1738' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 444 [1/1] (0.00ns)   --->   "%sext_ln818_530 = sext i15 %mult_V_1738"   --->   Operation 444 'sext' 'sext_ln818_530' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 445 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1236 = sub i19 0, i19 %sext_ln1273_726"   --->   Operation 445 'sub' 'sub_ln1273_1236' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 446 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2752 = sub i19 %sub_ln1273_1236, i19 %sext_ln1273_723"   --->   Operation 446 'sub' 'r_V_2752' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 447 [1/1] (0.00ns)   --->   "%mult_V_1739 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2752, i32 5, i32 18"   --->   Operation 447 'partselect' 'mult_V_1739' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 448 [1/1] (0.00ns)   --->   "%sext_ln17_1426 = sext i14 %mult_V_1739" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 448 'sext' 'sext_ln17_1426' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 449 [1/1] (0.80ns)   --->   "%r_V_2753 = sub i20 0, i20 %sext_ln1273_724"   --->   Operation 449 'sub' 'r_V_2753' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 450 [1/1] (0.00ns)   --->   "%mult_V_1740 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2753, i32 5, i32 19"   --->   Operation 450 'partselect' 'mult_V_1740' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 451 [1/1] (0.00ns)   --->   "%sext_ln818_531 = sext i15 %mult_V_1740"   --->   Operation 451 'sext' 'sext_ln818_531' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 452 [1/1] (0.80ns)   --->   "%r_V_2754 = sub i20 %sext_ln1273_722, i20 %sext_ln1273_724"   --->   Operation 452 'sub' 'r_V_2754' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 453 [1/1] (0.00ns)   --->   "%mult_V_1741 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2754, i32 5, i32 19"   --->   Operation 453 'partselect' 'mult_V_1741' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 454 [1/1] (0.00ns)   --->   "%sext_ln818_532 = sext i15 %mult_V_1741"   --->   Operation 454 'sext' 'sext_ln818_532' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 455 [1/1] (0.00ns)   --->   "%a_V_119 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_99"   --->   Operation 455 'load' 'a_V_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 456 [1/1] (0.00ns)   --->   "%sext_ln1273_729 = sext i16 %a_V_119"   --->   Operation 456 'sext' 'sext_ln1273_729' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 457 [1/1] (0.00ns)   --->   "%sext_ln1273_730 = sext i16 %a_V_119"   --->   Operation 457 'sext' 'sext_ln1273_730' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 458 [1/1] (0.00ns)   --->   "%shl_ln1273_420 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_119, i2 0"   --->   Operation 458 'bitconcatenate' 'shl_ln1273_420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 459 [1/1] (0.00ns)   --->   "%sext_ln1273_731 = sext i18 %shl_ln1273_420"   --->   Operation 459 'sext' 'sext_ln1273_731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 460 [1/1] (0.79ns)   --->   "%r_V_2761 = sub i19 0, i19 %sext_ln1273_731"   --->   Operation 460 'sub' 'r_V_2761' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 461 [1/1] (0.80ns)   --->   "%r_V_2755 = sub i19 %r_V_2761, i19 %sext_ln1273_730"   --->   Operation 461 'sub' 'r_V_2755' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 462 [1/1] (0.00ns)   --->   "%mult_V_1742 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2755, i32 5, i32 18"   --->   Operation 462 'partselect' 'mult_V_1742' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 463 [1/1] (0.00ns)   --->   "%sext_ln17_1427 = sext i14 %mult_V_1742" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 463 'sext' 'sext_ln17_1427' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 464 [1/1] (0.79ns)   --->   "%r_V_2756 = sub i19 %sext_ln1273_730, i19 %sext_ln1273_731"   --->   Operation 464 'sub' 'r_V_2756' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 465 [1/1] (0.00ns)   --->   "%mult_V_1743 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2756, i32 5, i32 18"   --->   Operation 465 'partselect' 'mult_V_1743' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 466 [1/1] (0.00ns)   --->   "%sext_ln17_1428 = sext i14 %mult_V_1743" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 466 'sext' 'sext_ln17_1428' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 467 [1/1] (0.79ns)   --->   "%r_V_2757 = sub i19 %sext_ln1273_731, i19 %sext_ln1273_730"   --->   Operation 467 'sub' 'r_V_2757' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 468 [1/1] (0.00ns)   --->   "%mult_V_1744 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2757, i32 5, i32 18"   --->   Operation 468 'partselect' 'mult_V_1744' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 469 [1/1] (0.00ns)   --->   "%sext_ln17_1429 = sext i14 %mult_V_1744" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 469 'sext' 'sext_ln17_1429' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 470 [1/1] (0.00ns)   --->   "%shl_ln1273_421 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_119, i3 0"   --->   Operation 470 'bitconcatenate' 'shl_ln1273_421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 471 [1/1] (0.00ns)   --->   "%sext_ln1273_732 = sext i19 %shl_ln1273_421"   --->   Operation 471 'sext' 'sext_ln1273_732' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 472 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1244 = sub i20 0, i20 %sext_ln1273_732"   --->   Operation 472 'sub' 'sub_ln1273_1244' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 473 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2758 = sub i20 %sub_ln1273_1244, i20 %sext_ln1273_729"   --->   Operation 473 'sub' 'r_V_2758' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 474 [1/1] (0.00ns)   --->   "%mult_V_1745 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2758, i32 5, i32 19"   --->   Operation 474 'partselect' 'mult_V_1745' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 475 [1/1] (0.00ns)   --->   "%sext_ln818_533 = sext i15 %mult_V_1745"   --->   Operation 475 'sext' 'sext_ln818_533' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 476 [1/1] (0.00ns)   --->   "%shl_ln1273_422 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_119, i1 0"   --->   Operation 476 'bitconcatenate' 'shl_ln1273_422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 477 [1/1] (0.00ns)   --->   "%sext_ln1273_733 = sext i17 %shl_ln1273_422"   --->   Operation 477 'sext' 'sext_ln1273_733' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 478 [1/1] (0.79ns)   --->   "%r_V_2759 = sub i18 0, i18 %sext_ln1273_733"   --->   Operation 478 'sub' 'r_V_2759' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 479 [1/1] (0.00ns)   --->   "%mult_V_1746 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2759, i32 5, i32 17"   --->   Operation 479 'partselect' 'mult_V_1746' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 480 [1/1] (0.00ns)   --->   "%sext_ln17_1430 = sext i13 %mult_V_1746" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 480 'sext' 'sext_ln17_1430' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 481 [1/1] (0.79ns)   --->   "%r_V_2760 = add i19 %sext_ln1273_731, i19 %sext_ln1273_730"   --->   Operation 481 'add' 'r_V_2760' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 482 [1/1] (0.00ns)   --->   "%mult_V_1747 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2760, i32 5, i32 18"   --->   Operation 482 'partselect' 'mult_V_1747' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 483 [1/1] (0.00ns)   --->   "%sext_ln17_1431 = sext i14 %mult_V_1747" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 483 'sext' 'sext_ln17_1431' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 484 [1/1] (0.00ns)   --->   "%mult_V_1748 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2761, i32 5, i32 18"   --->   Operation 484 'partselect' 'mult_V_1748' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 485 [1/1] (0.00ns)   --->   "%sext_ln17_1432 = sext i14 %mult_V_1748" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 485 'sext' 'sext_ln17_1432' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 486 [1/1] (0.00ns)   --->   "%mult_V_1749 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_119, i32 3, i32 15"   --->   Operation 486 'partselect' 'mult_V_1749' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 487 [1/1] (0.00ns)   --->   "%sext_ln17_1433 = sext i13 %mult_V_1749" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 487 'sext' 'sext_ln17_1433' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 488 [1/1] (0.00ns)   --->   "%a_V_120 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_98"   --->   Operation 488 'load' 'a_V_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 489 [1/1] (0.00ns)   --->   "%sext_ln1273_734 = sext i16 %a_V_120"   --->   Operation 489 'sext' 'sext_ln1273_734' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 490 [1/1] (0.00ns)   --->   "%shl_ln1273_423 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_120, i2 0"   --->   Operation 490 'bitconcatenate' 'shl_ln1273_423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 491 [1/1] (0.00ns)   --->   "%sext_ln1273_735 = sext i18 %shl_ln1273_423"   --->   Operation 491 'sext' 'sext_ln1273_735' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 492 [1/1] (0.79ns)   --->   "%r_V_2762 = sub i19 0, i19 %sext_ln1273_735"   --->   Operation 492 'sub' 'r_V_2762' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 493 [1/1] (0.00ns)   --->   "%mult_V_1750 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2762, i32 5, i32 18"   --->   Operation 493 'partselect' 'mult_V_1750' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 494 [1/1] (0.00ns)   --->   "%mult_V_1751 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_120, i32 3, i32 15"   --->   Operation 494 'partselect' 'mult_V_1751' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 495 [1/1] (0.00ns)   --->   "%sext_ln17_1434 = sext i13 %mult_V_1751" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 495 'sext' 'sext_ln17_1434' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 496 [1/1] (0.00ns)   --->   "%sext_ln17_1435 = sext i13 %mult_V_1751" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 496 'sext' 'sext_ln17_1435' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 497 [1/1] (0.00ns)   --->   "%shl_ln1273_424 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_120, i3 0"   --->   Operation 497 'bitconcatenate' 'shl_ln1273_424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 498 [1/1] (0.00ns)   --->   "%sext_ln1273_736 = sext i19 %shl_ln1273_424"   --->   Operation 498 'sext' 'sext_ln1273_736' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 499 [1/1] (0.00ns)   --->   "%shl_ln1273_425 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_120, i1 0"   --->   Operation 499 'bitconcatenate' 'shl_ln1273_425' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 500 [1/1] (0.00ns)   --->   "%sext_ln1273_737 = sext i17 %shl_ln1273_425"   --->   Operation 500 'sext' 'sext_ln1273_737' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 501 [1/1] (0.00ns)   --->   "%sext_ln1273_738 = sext i17 %shl_ln1273_425"   --->   Operation 501 'sext' 'sext_ln1273_738' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 502 [1/1] (0.80ns)   --->   "%r_V_2763 = sub i20 %sext_ln1273_738, i20 %sext_ln1273_736"   --->   Operation 502 'sub' 'r_V_2763' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 503 [1/1] (0.00ns)   --->   "%mult_V_1752 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2763, i32 5, i32 19"   --->   Operation 503 'partselect' 'mult_V_1752' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 504 [1/1] (0.00ns)   --->   "%sext_ln818_535 = sext i15 %mult_V_1752"   --->   Operation 504 'sext' 'sext_ln818_535' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 505 [1/1] (0.80ns)   --->   "%r_V_2764 = sub i20 0, i20 %sext_ln1273_736"   --->   Operation 505 'sub' 'r_V_2764' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 506 [1/1] (0.00ns)   --->   "%mult_V_1753 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2764, i32 5, i32 19"   --->   Operation 506 'partselect' 'mult_V_1753' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 507 [1/1] (0.00ns)   --->   "%sext_ln818_536 = sext i15 %mult_V_1753"   --->   Operation 507 'sext' 'sext_ln818_536' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 508 [1/1] (0.79ns)   --->   "%r_V_2765 = sub i18 0, i18 %sext_ln1273_737"   --->   Operation 508 'sub' 'r_V_2765' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 509 [1/1] (0.00ns)   --->   "%mult_V_1754 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2765, i32 5, i32 17"   --->   Operation 509 'partselect' 'mult_V_1754' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 510 [1/1] (0.00ns)   --->   "%sext_ln17_1436 = sext i13 %mult_V_1754" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 510 'sext' 'sext_ln17_1436' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 511 [1/1] (0.79ns)   --->   "%r_V_2766 = add i19 %sext_ln1273_735, i19 %sext_ln1273_734"   --->   Operation 511 'add' 'r_V_2766' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 512 [1/1] (0.00ns)   --->   "%mult_V_1755 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2766, i32 5, i32 18"   --->   Operation 512 'partselect' 'mult_V_1755' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 513 [1/1] (0.00ns)   --->   "%sext_ln17_1437 = sext i14 %mult_V_1755" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 513 'sext' 'sext_ln17_1437' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 514 [1/1] (0.80ns)   --->   "%r_V_2767 = sub i19 %r_V_2762, i19 %sext_ln1273_734"   --->   Operation 514 'sub' 'r_V_2767' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 515 [1/1] (0.00ns)   --->   "%mult_V_1756 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2767, i32 5, i32 18"   --->   Operation 515 'partselect' 'mult_V_1756' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 516 [1/1] (0.80ns)   --->   "%r_V_2768 = sub i20 %sext_ln1273_736, i20 %sext_ln1273_738"   --->   Operation 516 'sub' 'r_V_2768' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 517 [1/1] (0.00ns)   --->   "%mult_V_1757 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2768, i32 5, i32 19"   --->   Operation 517 'partselect' 'mult_V_1757' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 518 [1/1] (0.00ns)   --->   "%sext_ln818_538 = sext i15 %mult_V_1757"   --->   Operation 518 'sext' 'sext_ln818_538' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 519 [1/1] (0.00ns)   --->   "%a_V_121 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_97"   --->   Operation 519 'load' 'a_V_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 520 [1/1] (0.00ns)   --->   "%sext_ln1273_739 = sext i16 %a_V_121"   --->   Operation 520 'sext' 'sext_ln1273_739' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 521 [1/1] (0.00ns)   --->   "%shl_ln1273_426 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_121, i2 0"   --->   Operation 521 'bitconcatenate' 'shl_ln1273_426' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 522 [1/1] (0.00ns)   --->   "%sext_ln1273_740 = sext i18 %shl_ln1273_426"   --->   Operation 522 'sext' 'sext_ln1273_740' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 523 [1/1] (0.79ns)   --->   "%r_V_2769 = add i19 %sext_ln1273_740, i19 %sext_ln1273_739"   --->   Operation 523 'add' 'r_V_2769' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 524 [1/1] (0.00ns)   --->   "%mult_V_1758 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2769, i32 5, i32 18"   --->   Operation 524 'partselect' 'mult_V_1758' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 525 [1/1] (0.00ns)   --->   "%sext_ln818_539 = sext i14 %mult_V_1758"   --->   Operation 525 'sext' 'sext_ln818_539' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 526 [1/1] (0.00ns)   --->   "%sext_ln17_1438 = sext i14 %mult_V_1758" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 526 'sext' 'sext_ln17_1438' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 527 [1/1] (0.00ns)   --->   "%shl_ln1273_427 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_121, i3 0"   --->   Operation 527 'bitconcatenate' 'shl_ln1273_427' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 528 [1/1] (0.00ns)   --->   "%sext_ln1273_741 = sext i19 %shl_ln1273_427"   --->   Operation 528 'sext' 'sext_ln1273_741' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 529 [1/1] (0.00ns)   --->   "%shl_ln1273_428 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_121, i1 0"   --->   Operation 529 'bitconcatenate' 'shl_ln1273_428' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 530 [1/1] (0.00ns)   --->   "%sext_ln1273_742 = sext i17 %shl_ln1273_428"   --->   Operation 530 'sext' 'sext_ln1273_742' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 531 [1/1] (0.80ns)   --->   "%r_V_2770 = sub i20 %sext_ln1273_742, i20 %sext_ln1273_741"   --->   Operation 531 'sub' 'r_V_2770' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 532 [1/1] (0.00ns)   --->   "%mult_V_1759 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2770, i32 5, i32 19"   --->   Operation 532 'partselect' 'mult_V_1759' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 533 [1/1] (0.00ns)   --->   "%sext_ln818_540 = sext i15 %mult_V_1759"   --->   Operation 533 'sext' 'sext_ln818_540' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 534 [1/1] (0.79ns)   --->   "%r_V_2771 = sub i19 %sext_ln1273_739, i19 %sext_ln1273_740"   --->   Operation 534 'sub' 'r_V_2771' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 535 [1/1] (0.00ns)   --->   "%mult_V_1760 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2771, i32 5, i32 18"   --->   Operation 535 'partselect' 'mult_V_1760' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 536 [1/1] (0.00ns)   --->   "%sext_ln818_541 = sext i14 %mult_V_1760"   --->   Operation 536 'sext' 'sext_ln818_541' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 537 [1/1] (0.79ns)   --->   "%r_V_2772 = sub i19 0, i19 %sext_ln1273_740"   --->   Operation 537 'sub' 'r_V_2772' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 538 [1/1] (0.00ns)   --->   "%mult_V_1761 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2772, i32 5, i32 18"   --->   Operation 538 'partselect' 'mult_V_1761' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 539 [1/1] (0.00ns)   --->   "%sext_ln17_1439 = sext i14 %mult_V_1761" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 539 'sext' 'sext_ln17_1439' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 540 [1/1] (0.79ns)   --->   "%r_V_2773 = sub i19 %sext_ln1273_740, i19 %sext_ln1273_739"   --->   Operation 540 'sub' 'r_V_2773' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 541 [1/1] (0.00ns)   --->   "%mult_V_1762 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2773, i32 5, i32 18"   --->   Operation 541 'partselect' 'mult_V_1762' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 542 [1/1] (0.00ns)   --->   "%sext_ln17_1440 = sext i14 %mult_V_1762" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 542 'sext' 'sext_ln17_1440' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 543 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1257 = sub i20 0, i20 %sext_ln1273_741"   --->   Operation 543 'sub' 'sub_ln1273_1257' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 544 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2774 = sub i20 %sub_ln1273_1257, i20 %sext_ln1273_742"   --->   Operation 544 'sub' 'r_V_2774' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 545 [1/1] (0.00ns)   --->   "%mult_V_1763 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2774, i32 5, i32 19"   --->   Operation 545 'partselect' 'mult_V_1763' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 546 [1/1] (0.00ns)   --->   "%sext_ln818_542 = sext i15 %mult_V_1763"   --->   Operation 546 'sext' 'sext_ln818_542' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 547 [1/1] (0.00ns)   --->   "%a_V_122 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_96"   --->   Operation 547 'load' 'a_V_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 548 [1/1] (0.00ns)   --->   "%sext_ln1273_743 = sext i16 %a_V_122"   --->   Operation 548 'sext' 'sext_ln1273_743' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 549 [1/1] (0.00ns)   --->   "%sext_ln1273_744 = sext i16 %a_V_122"   --->   Operation 549 'sext' 'sext_ln1273_744' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 550 [1/1] (0.00ns)   --->   "%shl_ln1273_429 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_122, i3 0"   --->   Operation 550 'bitconcatenate' 'shl_ln1273_429' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 551 [1/1] (0.00ns)   --->   "%sext_ln1273_745 = sext i19 %shl_ln1273_429"   --->   Operation 551 'sext' 'sext_ln1273_745' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 552 [1/1] (0.80ns)   --->   "%r_V_2775 = sub i20 %sext_ln1273_745, i20 %sext_ln1273_743"   --->   Operation 552 'sub' 'r_V_2775' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 553 [1/1] (0.00ns)   --->   "%mult_V_1764 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2775, i32 5, i32 19"   --->   Operation 553 'partselect' 'mult_V_1764' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 554 [1/1] (0.00ns)   --->   "%sext_ln818_543 = sext i15 %mult_V_1764"   --->   Operation 554 'sext' 'sext_ln818_543' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 555 [1/1] (0.00ns)   --->   "%shl_ln1273_430 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_122, i1 0"   --->   Operation 555 'bitconcatenate' 'shl_ln1273_430' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 556 [1/1] (0.00ns)   --->   "%sext_ln1273_746 = sext i17 %shl_ln1273_430"   --->   Operation 556 'sext' 'sext_ln1273_746' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 557 [1/1] (0.00ns)   --->   "%sext_ln1273_747 = sext i17 %shl_ln1273_430"   --->   Operation 557 'sext' 'sext_ln1273_747' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 558 [1/1] (0.80ns)   --->   "%r_V_2776 = sub i20 %sext_ln1273_745, i20 %sext_ln1273_747"   --->   Operation 558 'sub' 'r_V_2776' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 559 [1/1] (0.00ns)   --->   "%mult_V_1765 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2776, i32 5, i32 19"   --->   Operation 559 'partselect' 'mult_V_1765' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 560 [1/1] (0.00ns)   --->   "%sext_ln818_544 = sext i15 %mult_V_1765"   --->   Operation 560 'sext' 'sext_ln818_544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 561 [1/1] (0.00ns)   --->   "%shl_ln1273_431 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_122, i2 0"   --->   Operation 561 'bitconcatenate' 'shl_ln1273_431' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 562 [1/1] (0.00ns)   --->   "%sext_ln1273_748 = sext i18 %shl_ln1273_431"   --->   Operation 562 'sext' 'sext_ln1273_748' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 563 [1/1] (0.79ns)   --->   "%r_V_2777 = add i19 %sext_ln1273_748, i19 %sext_ln1273_744"   --->   Operation 563 'add' 'r_V_2777' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 564 [1/1] (0.00ns)   --->   "%mult_V_1766 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2777, i32 5, i32 18"   --->   Operation 564 'partselect' 'mult_V_1766' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 565 [1/1] (0.00ns)   --->   "%sext_ln818_545 = sext i14 %mult_V_1766"   --->   Operation 565 'sext' 'sext_ln818_545' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 566 [1/1] (0.80ns)   --->   "%r_V_2778 = sub i20 %sext_ln1273_747, i20 %sext_ln1273_745"   --->   Operation 566 'sub' 'r_V_2778' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 567 [1/1] (0.00ns)   --->   "%mult_V_1767 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2778, i32 5, i32 19"   --->   Operation 567 'partselect' 'mult_V_1767' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 568 [1/1] (0.00ns)   --->   "%sext_ln818_546 = sext i15 %mult_V_1767"   --->   Operation 568 'sext' 'sext_ln818_546' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 569 [1/1] (0.79ns)   --->   "%r_V_2779 = sub i18 0, i18 %sext_ln1273_746"   --->   Operation 569 'sub' 'r_V_2779' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 570 [1/1] (0.00ns)   --->   "%mult_V_1768 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2779, i32 5, i32 17"   --->   Operation 570 'partselect' 'mult_V_1768' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 571 [1/1] (0.00ns)   --->   "%sext_ln17_1441 = sext i13 %mult_V_1768" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 571 'sext' 'sext_ln17_1441' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 572 [1/1] (0.00ns)   --->   "%a_V_123 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_95"   --->   Operation 572 'load' 'a_V_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 573 [1/1] (0.00ns)   --->   "%sext_ln1273_749 = sext i16 %a_V_123"   --->   Operation 573 'sext' 'sext_ln1273_749' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 574 [1/1] (0.00ns)   --->   "%sext_ln1273_750 = sext i16 %a_V_123"   --->   Operation 574 'sext' 'sext_ln1273_750' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 575 [1/1] (0.00ns)   --->   "%sext_ln1273_751 = sext i16 %a_V_123"   --->   Operation 575 'sext' 'sext_ln1273_751' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 576 [1/1] (0.78ns)   --->   "%r_V_2780 = sub i17 0, i17 %sext_ln1273_751"   --->   Operation 576 'sub' 'r_V_2780' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 577 [1/1] (0.00ns)   --->   "%mult_V_1769 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2780, i32 5, i32 16"   --->   Operation 577 'partselect' 'mult_V_1769' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 578 [1/1] (0.00ns)   --->   "%sext_ln17_1442 = sext i12 %mult_V_1769" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 578 'sext' 'sext_ln17_1442' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 579 [1/1] (0.00ns)   --->   "%shl_ln1273_432 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_123, i3 0"   --->   Operation 579 'bitconcatenate' 'shl_ln1273_432' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 580 [1/1] (0.00ns)   --->   "%sext_ln1273_752 = sext i19 %shl_ln1273_432"   --->   Operation 580 'sext' 'sext_ln1273_752' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 581 [1/1] (0.00ns)   --->   "%shl_ln1273_433 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_123, i1 0"   --->   Operation 581 'bitconcatenate' 'shl_ln1273_433' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 582 [1/1] (0.00ns)   --->   "%sext_ln1273_753 = sext i17 %shl_ln1273_433"   --->   Operation 582 'sext' 'sext_ln1273_753' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 583 [1/1] (0.80ns)   --->   "%r_V_2781 = sub i20 %sext_ln1273_753, i20 %sext_ln1273_752"   --->   Operation 583 'sub' 'r_V_2781' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 584 [1/1] (0.00ns)   --->   "%mult_V_1770 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2781, i32 5, i32 19"   --->   Operation 584 'partselect' 'mult_V_1770' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 585 [1/1] (0.00ns)   --->   "%sext_ln818_547 = sext i15 %mult_V_1770"   --->   Operation 585 'sext' 'sext_ln818_547' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 586 [1/1] (0.80ns)   --->   "%r_V_2782 = sub i20 %sext_ln1273_752, i20 %sext_ln1273_749"   --->   Operation 586 'sub' 'r_V_2782' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 587 [1/1] (0.00ns)   --->   "%mult_V_1771 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2782, i32 5, i32 19"   --->   Operation 587 'partselect' 'mult_V_1771' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 588 [1/1] (0.00ns)   --->   "%sext_ln818_548 = sext i15 %mult_V_1771"   --->   Operation 588 'sext' 'sext_ln818_548' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 589 [1/1] (0.00ns)   --->   "%shl_ln1273_434 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_123, i2 0"   --->   Operation 589 'bitconcatenate' 'shl_ln1273_434' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 590 [1/1] (0.00ns)   --->   "%sext_ln1273_754 = sext i18 %shl_ln1273_434"   --->   Operation 590 'sext' 'sext_ln1273_754' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 591 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1266 = sub i19 0, i19 %sext_ln1273_754"   --->   Operation 591 'sub' 'sub_ln1273_1266' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 592 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2783 = sub i19 %sub_ln1273_1266, i19 %sext_ln1273_750"   --->   Operation 592 'sub' 'r_V_2783' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 593 [1/1] (0.00ns)   --->   "%mult_V_1772 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2783, i32 5, i32 18"   --->   Operation 593 'partselect' 'mult_V_1772' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 594 [1/1] (0.00ns)   --->   "%sext_ln17_1443 = sext i14 %mult_V_1772" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 594 'sext' 'sext_ln17_1443' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 595 [1/1] (0.80ns)   --->   "%r_V_2784 = sub i20 %sext_ln1273_752, i20 %sext_ln1273_753"   --->   Operation 595 'sub' 'r_V_2784' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 596 [1/1] (0.00ns)   --->   "%mult_V_1773 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2784, i32 5, i32 19"   --->   Operation 596 'partselect' 'mult_V_1773' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 597 [1/1] (0.00ns)   --->   "%sext_ln818_549 = sext i15 %mult_V_1773"   --->   Operation 597 'sext' 'sext_ln818_549' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 598 [1/1] (0.00ns)   --->   "%a_V_124 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_94"   --->   Operation 598 'load' 'a_V_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 599 [1/1] (0.00ns)   --->   "%sext_ln1273_755 = sext i16 %a_V_124"   --->   Operation 599 'sext' 'sext_ln1273_755' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 600 [1/1] (0.00ns)   --->   "%sext_ln1273_756 = sext i16 %a_V_124"   --->   Operation 600 'sext' 'sext_ln1273_756' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 601 [1/1] (0.00ns)   --->   "%shl_ln1273_435 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_124, i2 0"   --->   Operation 601 'bitconcatenate' 'shl_ln1273_435' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 602 [1/1] (0.00ns)   --->   "%sext_ln1273_757 = sext i18 %shl_ln1273_435"   --->   Operation 602 'sext' 'sext_ln1273_757' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 603 [1/1] (0.79ns)   --->   "%r_V_2785 = sub i19 %sext_ln1273_757, i19 %sext_ln1273_756"   --->   Operation 603 'sub' 'r_V_2785' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 604 [1/1] (0.00ns)   --->   "%mult_V_1774 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2785, i32 5, i32 18"   --->   Operation 604 'partselect' 'mult_V_1774' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 605 [1/1] (0.00ns)   --->   "%sext_ln17_1444 = sext i14 %mult_V_1774" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 605 'sext' 'sext_ln17_1444' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 606 [1/1] (0.79ns)   --->   "%r_V_2786 = sub i19 0, i19 %sext_ln1273_757"   --->   Operation 606 'sub' 'r_V_2786' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 607 [1/1] (0.00ns)   --->   "%mult_V_1775 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2786, i32 5, i32 18"   --->   Operation 607 'partselect' 'mult_V_1775' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 608 [1/1] (0.00ns)   --->   "%sext_ln17_1445 = sext i14 %mult_V_1775" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 608 'sext' 'sext_ln17_1445' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 609 [1/1] (0.00ns)   --->   "%shl_ln1273_436 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_124, i3 0"   --->   Operation 609 'bitconcatenate' 'shl_ln1273_436' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 610 [1/1] (0.00ns)   --->   "%sext_ln1273_758 = sext i19 %shl_ln1273_436"   --->   Operation 610 'sext' 'sext_ln1273_758' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 611 [1/1] (0.80ns)   --->   "%r_V_2787 = add i20 %sext_ln1273_758, i20 %sext_ln1273_755"   --->   Operation 611 'add' 'r_V_2787' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 612 [1/1] (0.00ns)   --->   "%mult_V_1776 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2787, i32 5, i32 19"   --->   Operation 612 'partselect' 'mult_V_1776' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 613 [1/1] (0.00ns)   --->   "%sext_ln818_550 = sext i15 %mult_V_1776"   --->   Operation 613 'sext' 'sext_ln818_550' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 614 [1/1] (0.80ns)   --->   "%r_V_2788 = sub i19 %r_V_2786, i19 %sext_ln1273_756"   --->   Operation 614 'sub' 'r_V_2788' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 615 [1/1] (0.00ns)   --->   "%mult_V_1777 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2788, i32 5, i32 18"   --->   Operation 615 'partselect' 'mult_V_1777' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 616 [1/1] (0.00ns)   --->   "%sext_ln17_1446 = sext i14 %mult_V_1777" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 616 'sext' 'sext_ln17_1446' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 617 [1/1] (0.00ns)   --->   "%a_V_125 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_93"   --->   Operation 617 'load' 'a_V_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 618 [1/1] (0.00ns)   --->   "%sext_ln1273_759 = sext i16 %a_V_125"   --->   Operation 618 'sext' 'sext_ln1273_759' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 619 [1/1] (0.00ns)   --->   "%sext_ln1273_760 = sext i16 %a_V_125"   --->   Operation 619 'sext' 'sext_ln1273_760' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 620 [1/1] (0.00ns)   --->   "%shl_ln1273_437 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_125, i3 0"   --->   Operation 620 'bitconcatenate' 'shl_ln1273_437' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 621 [1/1] (0.00ns)   --->   "%sext_ln1273_761 = sext i19 %shl_ln1273_437"   --->   Operation 621 'sext' 'sext_ln1273_761' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 622 [1/1] (0.80ns)   --->   "%r_V_2789 = sub i20 0, i20 %sext_ln1273_761"   --->   Operation 622 'sub' 'r_V_2789' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 623 [1/1] (0.00ns)   --->   "%mult_V_1778 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2789, i32 5, i32 19"   --->   Operation 623 'partselect' 'mult_V_1778' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 624 [1/1] (0.00ns)   --->   "%sext_ln818_551 = sext i15 %mult_V_1778"   --->   Operation 624 'sext' 'sext_ln818_551' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 625 [1/1] (0.00ns)   --->   "%shl_ln1273_438 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_125, i2 0"   --->   Operation 625 'bitconcatenate' 'shl_ln1273_438' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 626 [1/1] (0.00ns)   --->   "%sext_ln1273_762 = sext i18 %shl_ln1273_438"   --->   Operation 626 'sext' 'sext_ln1273_762' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 627 [1/1] (0.79ns)   --->   "%r_V_2790 = add i19 %sext_ln1273_762, i19 %sext_ln1273_760"   --->   Operation 627 'add' 'r_V_2790' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 628 [1/1] (0.00ns)   --->   "%mult_V_1779 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2790, i32 5, i32 18"   --->   Operation 628 'partselect' 'mult_V_1779' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 629 [1/1] (0.00ns)   --->   "%sext_ln17_1447 = sext i14 %mult_V_1779" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 629 'sext' 'sext_ln17_1447' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 630 [1/1] (0.80ns)   --->   "%r_V_2791 = add i20 %sext_ln1273_761, i20 %sext_ln1273_759"   --->   Operation 630 'add' 'r_V_2791' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 631 [1/1] (0.00ns)   --->   "%mult_V_1780 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2791, i32 5, i32 19"   --->   Operation 631 'partselect' 'mult_V_1780' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 632 [1/1] (0.00ns)   --->   "%sext_ln818_552 = sext i15 %mult_V_1780"   --->   Operation 632 'sext' 'sext_ln818_552' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 633 [1/1] (0.00ns)   --->   "%mult_V_1781 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_125, i32 3, i32 15"   --->   Operation 633 'partselect' 'mult_V_1781' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 634 [1/1] (0.00ns)   --->   "%sext_ln17_1448 = sext i13 %mult_V_1781" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 634 'sext' 'sext_ln17_1448' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 635 [1/1] (0.00ns)   --->   "%shl_ln1273_439 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_125, i1 0"   --->   Operation 635 'bitconcatenate' 'shl_ln1273_439' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 636 [1/1] (0.00ns)   --->   "%sext_ln1273_763 = sext i17 %shl_ln1273_439"   --->   Operation 636 'sext' 'sext_ln1273_763' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 637 [1/1] (0.80ns)   --->   "%r_V_2792 = sub i20 %sext_ln1273_761, i20 %sext_ln1273_763"   --->   Operation 637 'sub' 'r_V_2792' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 638 [1/1] (0.00ns)   --->   "%mult_V_1782 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2792, i32 5, i32 19"   --->   Operation 638 'partselect' 'mult_V_1782' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 639 [1/1] (0.00ns)   --->   "%sext_ln818_553 = sext i15 %mult_V_1782"   --->   Operation 639 'sext' 'sext_ln818_553' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 640 [1/1] (0.79ns)   --->   "%r_V_2793 = sub i19 %sext_ln1273_760, i19 %sext_ln1273_762"   --->   Operation 640 'sub' 'r_V_2793' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 641 [1/1] (0.00ns)   --->   "%mult_V_1783 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2793, i32 5, i32 18"   --->   Operation 641 'partselect' 'mult_V_1783' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 642 [1/1] (0.00ns)   --->   "%sext_ln17_1449 = sext i14 %mult_V_1783" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 642 'sext' 'sext_ln17_1449' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 643 [1/1] (0.79ns)   --->   "%r_V_2794 = sub i19 0, i19 %sext_ln1273_762"   --->   Operation 643 'sub' 'r_V_2794' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 644 [1/1] (0.00ns)   --->   "%mult_V_1784 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2794, i32 5, i32 18"   --->   Operation 644 'partselect' 'mult_V_1784' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 645 [1/1] (0.00ns)   --->   "%sext_ln17_1450 = sext i14 %mult_V_1784" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 645 'sext' 'sext_ln17_1450' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 646 [1/1] (0.80ns)   --->   "%r_V_2795 = sub i20 %r_V_2789, i20 %sext_ln1273_759"   --->   Operation 646 'sub' 'r_V_2795' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 647 [1/1] (0.00ns)   --->   "%mult_V_1785 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2795, i32 5, i32 19"   --->   Operation 647 'partselect' 'mult_V_1785' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 648 [1/1] (0.00ns)   --->   "%sext_ln818_554 = sext i15 %mult_V_1785"   --->   Operation 648 'sext' 'sext_ln818_554' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 649 [1/1] (0.00ns)   --->   "%a_V_126 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_92"   --->   Operation 649 'load' 'a_V_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 650 [1/1] (0.00ns)   --->   "%sext_ln1273_764 = sext i16 %a_V_126"   --->   Operation 650 'sext' 'sext_ln1273_764' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 651 [1/1] (0.00ns)   --->   "%sext_ln1273_765 = sext i16 %a_V_126"   --->   Operation 651 'sext' 'sext_ln1273_765' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 652 [1/1] (0.00ns)   --->   "%shl_ln1273_440 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_126, i3 0"   --->   Operation 652 'bitconcatenate' 'shl_ln1273_440' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 653 [1/1] (0.00ns)   --->   "%sext_ln1273_766 = sext i19 %shl_ln1273_440"   --->   Operation 653 'sext' 'sext_ln1273_766' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 654 [1/1] (0.80ns)   --->   "%r_V_2796 = sub i20 %sext_ln1273_764, i20 %sext_ln1273_766"   --->   Operation 654 'sub' 'r_V_2796' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 655 [1/1] (0.00ns)   --->   "%mult_V_1786 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2796, i32 5, i32 19"   --->   Operation 655 'partselect' 'mult_V_1786' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 656 [1/1] (0.00ns)   --->   "%sext_ln818_555 = sext i15 %mult_V_1786"   --->   Operation 656 'sext' 'sext_ln818_555' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 657 [1/1] (0.00ns)   --->   "%shl_ln1273_441 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_126, i2 0"   --->   Operation 657 'bitconcatenate' 'shl_ln1273_441' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 658 [1/1] (0.00ns)   --->   "%sext_ln1273_767 = sext i18 %shl_ln1273_441"   --->   Operation 658 'sext' 'sext_ln1273_767' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 659 [1/1] (0.79ns)   --->   "%r_V_2797 = sub i19 %sext_ln1273_767, i19 %sext_ln1273_765"   --->   Operation 659 'sub' 'r_V_2797' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 660 [1/1] (0.00ns)   --->   "%mult_V_1787 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2797, i32 5, i32 18"   --->   Operation 660 'partselect' 'mult_V_1787' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 661 [1/1] (0.00ns)   --->   "%sext_ln17_1451 = sext i14 %mult_V_1787" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 661 'sext' 'sext_ln17_1451' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 662 [1/1] (0.79ns)   --->   "%r_V_2798 = sub i19 0, i19 %sext_ln1273_767"   --->   Operation 662 'sub' 'r_V_2798' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 663 [1/1] (0.00ns)   --->   "%mult_V_1788 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2798, i32 5, i32 18"   --->   Operation 663 'partselect' 'mult_V_1788' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 664 [1/1] (0.00ns)   --->   "%sext_ln17_1452 = sext i14 %mult_V_1788" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 664 'sext' 'sext_ln17_1452' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 665 [1/1] (0.00ns)   --->   "%mult_V_1789 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_126, i32 4, i32 15"   --->   Operation 665 'partselect' 'mult_V_1789' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 666 [1/1] (0.00ns)   --->   "%sext_ln17_1453 = sext i12 %mult_V_1789" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 666 'sext' 'sext_ln17_1453' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 667 [1/1] (0.00ns)   --->   "%mult_V_1790 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_126, i32 3, i32 15"   --->   Operation 667 'partselect' 'mult_V_1790' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 668 [1/1] (0.00ns)   --->   "%sext_ln17_1454 = sext i13 %mult_V_1790" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 668 'sext' 'sext_ln17_1454' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 669 [1/1] (0.79ns)   --->   "%r_V_2799 = add i19 %sext_ln1273_767, i19 %sext_ln1273_765"   --->   Operation 669 'add' 'r_V_2799' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 670 [1/1] (0.00ns)   --->   "%mult_V_1791 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2799, i32 5, i32 18"   --->   Operation 670 'partselect' 'mult_V_1791' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 671 [1/1] (0.00ns)   --->   "%sext_ln818_556 = sext i14 %mult_V_1791"   --->   Operation 671 'sext' 'sext_ln818_556' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 672 [1/1] (0.00ns)   --->   "%sext_ln17_1455 = sext i14 %mult_V_1791" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 672 'sext' 'sext_ln17_1455' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 673 [1/1] (0.79ns)   --->   "%r_V_2800 = sub i19 %sext_ln1273_765, i19 %sext_ln1273_767"   --->   Operation 673 'sub' 'r_V_2800' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 674 [1/1] (0.00ns)   --->   "%mult_V_1792 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2800, i32 5, i32 18"   --->   Operation 674 'partselect' 'mult_V_1792' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 675 [1/1] (0.00ns)   --->   "%sext_ln17_1456 = sext i14 %mult_V_1792" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 675 'sext' 'sext_ln17_1456' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 676 [1/1] (0.00ns)   --->   "%shl_ln1273_442 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_126, i1 0"   --->   Operation 676 'bitconcatenate' 'shl_ln1273_442' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 677 [1/1] (0.00ns)   --->   "%sext_ln1273_768 = sext i17 %shl_ln1273_442"   --->   Operation 677 'sext' 'sext_ln1273_768' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 678 [1/1] (0.80ns)   --->   "%r_V_2801 = sub i20 %sext_ln1273_768, i20 %sext_ln1273_766"   --->   Operation 678 'sub' 'r_V_2801' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 679 [1/1] (0.00ns)   --->   "%mult_V_1793 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2801, i32 5, i32 19"   --->   Operation 679 'partselect' 'mult_V_1793' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 680 [1/1] (0.00ns)   --->   "%sext_ln818_557 = sext i15 %mult_V_1793"   --->   Operation 680 'sext' 'sext_ln818_557' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 681 [1/1] (0.80ns)   --->   "%r_V_2802 = sub i19 %r_V_2798, i19 %sext_ln1273_765"   --->   Operation 681 'sub' 'r_V_2802' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 682 [1/1] (0.00ns)   --->   "%mult_V_1794 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2802, i32 5, i32 18"   --->   Operation 682 'partselect' 'mult_V_1794' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 683 [1/1] (0.00ns)   --->   "%sext_ln17_1457 = sext i14 %mult_V_1794" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 683 'sext' 'sext_ln17_1457' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 684 [1/1] (0.00ns)   --->   "%a_V_127 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_91"   --->   Operation 684 'load' 'a_V_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 685 [1/1] (0.00ns)   --->   "%sext_ln1273_769 = sext i16 %a_V_127"   --->   Operation 685 'sext' 'sext_ln1273_769' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 686 [1/1] (0.00ns)   --->   "%sext_ln1273_770 = sext i16 %a_V_127"   --->   Operation 686 'sext' 'sext_ln1273_770' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 687 [1/1] (0.00ns)   --->   "%shl_ln1273_443 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_127, i3 0"   --->   Operation 687 'bitconcatenate' 'shl_ln1273_443' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 688 [1/1] (0.00ns)   --->   "%sext_ln1273_771 = sext i19 %shl_ln1273_443"   --->   Operation 688 'sext' 'sext_ln1273_771' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 689 [1/1] (0.80ns)   --->   "%r_V_2803 = sub i20 %sext_ln1273_769, i20 %sext_ln1273_771"   --->   Operation 689 'sub' 'r_V_2803' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 690 [1/1] (0.00ns)   --->   "%mult_V_1795 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2803, i32 5, i32 19"   --->   Operation 690 'partselect' 'mult_V_1795' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 691 [1/1] (0.00ns)   --->   "%sext_ln818_558 = sext i15 %mult_V_1795"   --->   Operation 691 'sext' 'sext_ln818_558' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 692 [1/1] (0.00ns)   --->   "%mult_V_1796 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_127, i32 3, i32 15"   --->   Operation 692 'partselect' 'mult_V_1796' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 693 [1/1] (0.00ns)   --->   "%sext_ln17_1458 = sext i13 %mult_V_1796" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 693 'sext' 'sext_ln17_1458' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 694 [1/1] (0.00ns)   --->   "%mult_V_1797 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_127, i32 5, i32 15"   --->   Operation 694 'partselect' 'mult_V_1797' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 695 [1/1] (0.00ns)   --->   "%sext_ln17_1459 = sext i11 %mult_V_1797" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 695 'sext' 'sext_ln17_1459' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 696 [1/1] (0.00ns)   --->   "%shl_ln1273_444 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_127, i1 0"   --->   Operation 696 'bitconcatenate' 'shl_ln1273_444' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 697 [1/1] (0.00ns)   --->   "%sext_ln1273_772 = sext i17 %shl_ln1273_444"   --->   Operation 697 'sext' 'sext_ln1273_772' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 698 [1/1] (0.00ns)   --->   "%sext_ln1273_773 = sext i17 %shl_ln1273_444"   --->   Operation 698 'sext' 'sext_ln1273_773' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 699 [1/1] (0.79ns)   --->   "%r_V_2804 = sub i18 0, i18 %sext_ln1273_773"   --->   Operation 699 'sub' 'r_V_2804' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 700 [1/1] (0.00ns)   --->   "%mult_V_1798 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2804, i32 5, i32 17"   --->   Operation 700 'partselect' 'mult_V_1798' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 701 [1/1] (0.00ns)   --->   "%sext_ln17_1460 = sext i13 %mult_V_1798" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 701 'sext' 'sext_ln17_1460' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 702 [1/1] (0.80ns)   --->   "%r_V_2805 = sub i20 %sext_ln1273_772, i20 %sext_ln1273_771"   --->   Operation 702 'sub' 'r_V_2805' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 703 [1/1] (0.00ns)   --->   "%mult_V_1799 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2805, i32 5, i32 19"   --->   Operation 703 'partselect' 'mult_V_1799' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 704 [1/1] (0.00ns)   --->   "%sext_ln818_559 = sext i15 %mult_V_1799"   --->   Operation 704 'sext' 'sext_ln818_559' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 705 [1/1] (0.00ns)   --->   "%shl_ln1273_445 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_127, i2 0"   --->   Operation 705 'bitconcatenate' 'shl_ln1273_445' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 706 [1/1] (0.00ns)   --->   "%sext_ln1273_774 = sext i18 %shl_ln1273_445"   --->   Operation 706 'sext' 'sext_ln1273_774' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 707 [1/1] (0.79ns)   --->   "%r_V_2806 = sub i19 0, i19 %sext_ln1273_774"   --->   Operation 707 'sub' 'r_V_2806' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 708 [1/1] (0.00ns)   --->   "%mult_V_1800 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2806, i32 5, i32 18"   --->   Operation 708 'partselect' 'mult_V_1800' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 709 [1/1] (0.00ns)   --->   "%sext_ln17_1461 = sext i14 %mult_V_1800" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 709 'sext' 'sext_ln17_1461' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 710 [1/1] (0.79ns)   --->   "%r_V_2807 = sub i19 %sext_ln1273_774, i19 %sext_ln1273_770"   --->   Operation 710 'sub' 'r_V_2807' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 711 [1/1] (0.00ns)   --->   "%mult_V_1801 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2807, i32 5, i32 18"   --->   Operation 711 'partselect' 'mult_V_1801' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 712 [1/1] (0.00ns)   --->   "%sext_ln17_1462 = sext i14 %mult_V_1801" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 712 'sext' 'sext_ln17_1462' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 713 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1288 = sub i20 0, i20 %sext_ln1273_771"   --->   Operation 713 'sub' 'sub_ln1273_1288' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 714 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2808 = sub i20 %sub_ln1273_1288, i20 %sext_ln1273_772"   --->   Operation 714 'sub' 'r_V_2808' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 715 [1/1] (0.00ns)   --->   "%mult_V_1802 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2808, i32 5, i32 19"   --->   Operation 715 'partselect' 'mult_V_1802' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 716 [1/1] (0.00ns)   --->   "%sext_ln818_560 = sext i15 %mult_V_1802"   --->   Operation 716 'sext' 'sext_ln818_560' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 717 [1/1] (0.00ns)   --->   "%a_V_128 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_90"   --->   Operation 717 'load' 'a_V_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 718 [1/1] (0.00ns)   --->   "%sext_ln1273_775 = sext i16 %a_V_128"   --->   Operation 718 'sext' 'sext_ln1273_775' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 719 [1/1] (0.00ns)   --->   "%shl_ln1273_446 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_128, i2 0"   --->   Operation 719 'bitconcatenate' 'shl_ln1273_446' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 720 [1/1] (0.00ns)   --->   "%sext_ln1273_776 = sext i18 %shl_ln1273_446"   --->   Operation 720 'sext' 'sext_ln1273_776' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 721 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1290 = sub i19 0, i19 %sext_ln1273_776"   --->   Operation 721 'sub' 'sub_ln1273_1290' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 722 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2809 = sub i19 %sub_ln1273_1290, i19 %sext_ln1273_775"   --->   Operation 722 'sub' 'r_V_2809' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 723 [1/1] (0.00ns)   --->   "%mult_V_1803 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2809, i32 5, i32 18"   --->   Operation 723 'partselect' 'mult_V_1803' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 724 [1/1] (0.00ns)   --->   "%sext_ln17_1463 = sext i14 %mult_V_1803" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 724 'sext' 'sext_ln17_1463' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 725 [1/1] (0.79ns)   --->   "%r_V_2810 = sub i19 %sext_ln1273_775, i19 %sext_ln1273_776"   --->   Operation 725 'sub' 'r_V_2810' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 726 [1/1] (0.00ns)   --->   "%mult_V_1804 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2810, i32 5, i32 18"   --->   Operation 726 'partselect' 'mult_V_1804' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 727 [1/1] (0.00ns)   --->   "%sext_ln17_1464 = sext i14 %mult_V_1804" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 727 'sext' 'sext_ln17_1464' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 728 [1/1] (0.00ns)   --->   "%shl_ln1273_447 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_128, i1 0"   --->   Operation 728 'bitconcatenate' 'shl_ln1273_447' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 729 [1/1] (0.00ns)   --->   "%sext_ln1273_777 = sext i17 %shl_ln1273_447"   --->   Operation 729 'sext' 'sext_ln1273_777' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 730 [1/1] (0.79ns)   --->   "%r_V_2811 = sub i18 0, i18 %sext_ln1273_777"   --->   Operation 730 'sub' 'r_V_2811' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 731 [1/1] (0.00ns)   --->   "%mult_V_1805 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2811, i32 5, i32 17"   --->   Operation 731 'partselect' 'mult_V_1805' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 732 [1/1] (0.00ns)   --->   "%sext_ln17_1465 = sext i13 %mult_V_1805" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 732 'sext' 'sext_ln17_1465' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 733 [1/1] (0.00ns)   --->   "%mult_V_1806 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_128, i32 2, i32 15"   --->   Operation 733 'partselect' 'mult_V_1806' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 734 [1/1] (0.00ns)   --->   "%sext_ln17_1466 = sext i14 %mult_V_1806" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 734 'sext' 'sext_ln17_1466' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 735 [1/1] (0.00ns)   --->   "%mult_V_1807 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_128, i32 4, i32 15"   --->   Operation 735 'partselect' 'mult_V_1807' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 736 [1/1] (0.00ns)   --->   "%sext_ln17_1467 = sext i12 %mult_V_1807" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 736 'sext' 'sext_ln17_1467' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 737 [1/1] (0.00ns)   --->   "%a_V_129 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_89"   --->   Operation 737 'load' 'a_V_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 738 [1/1] (0.00ns)   --->   "%sext_ln1273_778 = sext i16 %a_V_129"   --->   Operation 738 'sext' 'sext_ln1273_778' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 739 [1/1] (0.00ns)   --->   "%sext_ln1273_779 = sext i16 %a_V_129"   --->   Operation 739 'sext' 'sext_ln1273_779' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 740 [1/1] (0.00ns)   --->   "%shl_ln1273_448 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_129, i2 0"   --->   Operation 740 'bitconcatenate' 'shl_ln1273_448' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 741 [1/1] (0.00ns)   --->   "%sext_ln1273_780 = sext i18 %shl_ln1273_448"   --->   Operation 741 'sext' 'sext_ln1273_780' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 742 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1294 = sub i19 0, i19 %sext_ln1273_780"   --->   Operation 742 'sub' 'sub_ln1273_1294' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 743 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2812 = sub i19 %sub_ln1273_1294, i19 %sext_ln1273_779"   --->   Operation 743 'sub' 'r_V_2812' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 744 [1/1] (0.00ns)   --->   "%mult_V_1808 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2812, i32 5, i32 18"   --->   Operation 744 'partselect' 'mult_V_1808' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 745 [1/1] (0.00ns)   --->   "%sext_ln17_1468 = sext i14 %mult_V_1808" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 745 'sext' 'sext_ln17_1468' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 746 [1/1] (0.00ns)   --->   "%shl_ln1273_449 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_129, i3 0"   --->   Operation 746 'bitconcatenate' 'shl_ln1273_449' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 747 [1/1] (0.00ns)   --->   "%sext_ln1273_781 = sext i19 %shl_ln1273_449"   --->   Operation 747 'sext' 'sext_ln1273_781' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 748 [1/1] (0.80ns)   --->   "%r_V_2813 = sub i20 %sext_ln1273_781, i20 %sext_ln1273_778"   --->   Operation 748 'sub' 'r_V_2813' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 749 [1/1] (0.00ns)   --->   "%mult_V_1809 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2813, i32 5, i32 19"   --->   Operation 749 'partselect' 'mult_V_1809' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 750 [1/1] (0.00ns)   --->   "%sext_ln818_561 = sext i15 %mult_V_1809"   --->   Operation 750 'sext' 'sext_ln818_561' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 751 [1/1] (0.00ns)   --->   "%shl_ln1273_450 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_129, i1 0"   --->   Operation 751 'bitconcatenate' 'shl_ln1273_450' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 752 [1/1] (0.00ns)   --->   "%sext_ln1273_782 = sext i17 %shl_ln1273_450"   --->   Operation 752 'sext' 'sext_ln1273_782' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 753 [1/1] (0.80ns)   --->   "%r_V_2814 = sub i20 %sext_ln1273_782, i20 %sext_ln1273_781"   --->   Operation 753 'sub' 'r_V_2814' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 754 [1/1] (0.00ns)   --->   "%mult_V_1810 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2814, i32 5, i32 19"   --->   Operation 754 'partselect' 'mult_V_1810' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 755 [1/1] (0.00ns)   --->   "%sext_ln818_562 = sext i15 %mult_V_1810"   --->   Operation 755 'sext' 'sext_ln818_562' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 756 [1/1] (0.79ns)   --->   "%r_V_2815 = add i19 %sext_ln1273_780, i19 %sext_ln1273_779"   --->   Operation 756 'add' 'r_V_2815' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 757 [1/1] (0.00ns)   --->   "%mult_V_1811 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2815, i32 5, i32 18"   --->   Operation 757 'partselect' 'mult_V_1811' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 758 [1/1] (0.00ns)   --->   "%sext_ln17_1469 = sext i14 %mult_V_1811" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 758 'sext' 'sext_ln17_1469' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 759 [1/1] (0.00ns)   --->   "%mult_V_1812 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_129, i32 3, i32 15"   --->   Operation 759 'partselect' 'mult_V_1812' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 760 [1/1] (0.00ns)   --->   "%sext_ln17_1470 = sext i13 %mult_V_1812" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 760 'sext' 'sext_ln17_1470' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 761 [1/1] (0.79ns)   --->   "%r_V_2816 = sub i19 %sext_ln1273_780, i19 %sext_ln1273_779"   --->   Operation 761 'sub' 'r_V_2816' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 762 [1/1] (0.00ns)   --->   "%mult_V_1813 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2816, i32 5, i32 18"   --->   Operation 762 'partselect' 'mult_V_1813' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 763 [1/1] (0.00ns)   --->   "%sext_ln17_1471 = sext i14 %mult_V_1813" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 763 'sext' 'sext_ln17_1471' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 764 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1299 = sub i20 0, i20 %sext_ln1273_781"   --->   Operation 764 'sub' 'sub_ln1273_1299' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 765 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2817 = sub i20 %sub_ln1273_1299, i20 %sext_ln1273_778"   --->   Operation 765 'sub' 'r_V_2817' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 766 [1/1] (0.00ns)   --->   "%mult_V_1814 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2817, i32 5, i32 19"   --->   Operation 766 'partselect' 'mult_V_1814' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 767 [1/1] (0.00ns)   --->   "%sext_ln818_563 = sext i15 %mult_V_1814"   --->   Operation 767 'sext' 'sext_ln818_563' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 768 [1/1] (0.00ns)   --->   "%mult_V_1815 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_129, i32 4, i32 15"   --->   Operation 768 'partselect' 'mult_V_1815' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 769 [1/1] (0.00ns)   --->   "%sext_ln17_1472 = sext i12 %mult_V_1815" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 769 'sext' 'sext_ln17_1472' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 770 [1/1] (0.00ns)   --->   "%a_V_130 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_88"   --->   Operation 770 'load' 'a_V_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 771 [1/1] (0.00ns)   --->   "%sext_ln1273_783 = sext i16 %a_V_130"   --->   Operation 771 'sext' 'sext_ln1273_783' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 772 [1/1] (0.00ns)   --->   "%sext_ln1273_784 = sext i16 %a_V_130"   --->   Operation 772 'sext' 'sext_ln1273_784' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 773 [1/1] (0.00ns)   --->   "%sext_ln1273_785 = sext i16 %a_V_130"   --->   Operation 773 'sext' 'sext_ln1273_785' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 774 [1/1] (0.00ns)   --->   "%shl_ln1273_451 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_130, i2 0"   --->   Operation 774 'bitconcatenate' 'shl_ln1273_451' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 775 [1/1] (0.00ns)   --->   "%sext_ln1273_786 = sext i18 %shl_ln1273_451"   --->   Operation 775 'sext' 'sext_ln1273_786' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 776 [1/1] (0.79ns)   --->   "%r_V_2818 = sub i19 0, i19 %sext_ln1273_786"   --->   Operation 776 'sub' 'r_V_2818' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 777 [1/1] (0.00ns)   --->   "%mult_V_1816 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2818, i32 5, i32 18"   --->   Operation 777 'partselect' 'mult_V_1816' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 778 [1/1] (0.00ns)   --->   "%sext_ln17_1473 = sext i14 %mult_V_1816" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 778 'sext' 'sext_ln17_1473' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 779 [1/1] (0.00ns)   --->   "%shl_ln1273_452 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_130, i3 0"   --->   Operation 779 'bitconcatenate' 'shl_ln1273_452' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 780 [1/1] (0.00ns)   --->   "%sext_ln1273_787 = sext i19 %shl_ln1273_452"   --->   Operation 780 'sext' 'sext_ln1273_787' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 781 [1/1] (0.00ns)   --->   "%shl_ln1273_453 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_130, i1 0"   --->   Operation 781 'bitconcatenate' 'shl_ln1273_453' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 782 [1/1] (0.00ns)   --->   "%sext_ln1273_788 = sext i17 %shl_ln1273_453"   --->   Operation 782 'sext' 'sext_ln1273_788' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 783 [1/1] (0.80ns)   --->   "%r_V_2819 = sub i20 %sext_ln1273_787, i20 %sext_ln1273_788"   --->   Operation 783 'sub' 'r_V_2819' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 784 [1/1] (0.00ns)   --->   "%mult_V_1817 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2819, i32 5, i32 19"   --->   Operation 784 'partselect' 'mult_V_1817' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 785 [1/1] (0.00ns)   --->   "%sext_ln818_564 = sext i15 %mult_V_1817"   --->   Operation 785 'sext' 'sext_ln818_564' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 786 [1/1] (0.80ns)   --->   "%sub_ln1273_1303 = sub i20 0, i20 %sext_ln1273_787"   --->   Operation 786 'sub' 'sub_ln1273_1303' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 787 [1/1] (0.80ns)   --->   "%r_V_2820 = sub i20 %sub_ln1273_1303, i20 %sext_ln1273_784"   --->   Operation 787 'sub' 'r_V_2820' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 788 [1/1] (0.00ns)   --->   "%mult_V_1818 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2820, i32 5, i32 19"   --->   Operation 788 'partselect' 'mult_V_1818' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 789 [1/1] (0.00ns)   --->   "%sext_ln818_565 = sext i15 %mult_V_1818"   --->   Operation 789 'sext' 'sext_ln818_565' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 790 [1/1] (0.80ns)   --->   "%r_V_2821 = sub i20 %sub_ln1273_1303, i20 %sext_ln1273_788"   --->   Operation 790 'sub' 'r_V_2821' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 791 [1/1] (0.00ns)   --->   "%mult_V_1819 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2821, i32 5, i32 19"   --->   Operation 791 'partselect' 'mult_V_1819' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 792 [1/1] (0.00ns)   --->   "%sext_ln818_566 = sext i15 %mult_V_1819"   --->   Operation 792 'sext' 'sext_ln818_566' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 793 [1/1] (0.79ns)   --->   "%r_V_2822 = add i19 %sext_ln1273_786, i19 %sext_ln1273_785"   --->   Operation 793 'add' 'r_V_2822' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 794 [1/1] (0.00ns)   --->   "%mult_V_1820 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2822, i32 5, i32 18"   --->   Operation 794 'partselect' 'mult_V_1820' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 795 [1/1] (0.00ns)   --->   "%sext_ln17_1474 = sext i14 %mult_V_1820" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 795 'sext' 'sext_ln17_1474' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 796 [1/1] (0.79ns)   --->   "%r_V_2823 = sub i19 %sext_ln1273_786, i19 %sext_ln1273_785"   --->   Operation 796 'sub' 'r_V_2823' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 797 [1/1] (0.00ns)   --->   "%mult_V_1821 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2823, i32 5, i32 18"   --->   Operation 797 'partselect' 'mult_V_1821' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 798 [1/1] (0.00ns)   --->   "%sext_ln17_1475 = sext i14 %mult_V_1821" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 798 'sext' 'sext_ln17_1475' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 799 [1/1] (0.00ns)   --->   "%mult_V_1822 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_130, i32 4, i32 15"   --->   Operation 799 'partselect' 'mult_V_1822' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 800 [1/1] (0.00ns)   --->   "%sext_ln17_1476 = sext i12 %mult_V_1822" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 800 'sext' 'sext_ln17_1476' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 801 [1/1] (1.94ns)   --->   "%r_V_2824 = mul i21 %sext_ln1273_783, i21 2097141"   --->   Operation 801 'mul' 'r_V_2824' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 802 [1/1] (0.00ns)   --->   "%mult_V_1823 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2824, i32 5, i32 20"   --->   Operation 802 'partselect' 'mult_V_1823' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 803 [1/1] (0.00ns)   --->   "%a_V_131 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_87"   --->   Operation 803 'load' 'a_V_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 804 [1/1] (0.00ns)   --->   "%sext_ln1273_789 = sext i16 %a_V_131"   --->   Operation 804 'sext' 'sext_ln1273_789' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 805 [1/1] (0.00ns)   --->   "%shl_ln1273_454 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_131, i3 0"   --->   Operation 805 'bitconcatenate' 'shl_ln1273_454' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 806 [1/1] (0.00ns)   --->   "%sext_ln1273_790 = sext i19 %shl_ln1273_454"   --->   Operation 806 'sext' 'sext_ln1273_790' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 807 [1/1] (0.00ns)   --->   "%shl_ln1273_455 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_131, i1 0"   --->   Operation 807 'bitconcatenate' 'shl_ln1273_455' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 808 [1/1] (0.00ns)   --->   "%sext_ln1273_791 = sext i17 %shl_ln1273_455"   --->   Operation 808 'sext' 'sext_ln1273_791' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 809 [1/1] (0.80ns)   --->   "%r_V_2825 = sub i20 %sext_ln1273_790, i20 %sext_ln1273_791"   --->   Operation 809 'sub' 'r_V_2825' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 810 [1/1] (0.00ns)   --->   "%mult_V_1824 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2825, i32 5, i32 19"   --->   Operation 810 'partselect' 'mult_V_1824' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 811 [1/1] (0.00ns)   --->   "%sext_ln818_567 = sext i15 %mult_V_1824"   --->   Operation 811 'sext' 'sext_ln818_567' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 812 [1/1] (0.80ns)   --->   "%r_V_2826 = sub i20 %sext_ln1273_791, i20 %sext_ln1273_790"   --->   Operation 812 'sub' 'r_V_2826' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 813 [1/1] (0.00ns)   --->   "%mult_V_1825 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2826, i32 5, i32 19"   --->   Operation 813 'partselect' 'mult_V_1825' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 814 [1/1] (0.00ns)   --->   "%sext_ln818_568 = sext i15 %mult_V_1825"   --->   Operation 814 'sext' 'sext_ln818_568' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 815 [1/1] (0.00ns)   --->   "%shl_ln1273_456 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_131, i2 0"   --->   Operation 815 'bitconcatenate' 'shl_ln1273_456' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 816 [1/1] (0.00ns)   --->   "%sext_ln1273_792 = sext i18 %shl_ln1273_456"   --->   Operation 816 'sext' 'sext_ln1273_792' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 817 [1/1] (0.79ns)   --->   "%r_V_2827 = sub i19 %sext_ln1273_789, i19 %sext_ln1273_792"   --->   Operation 817 'sub' 'r_V_2827' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 818 [1/1] (0.00ns)   --->   "%mult_V_1826 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2827, i32 5, i32 18"   --->   Operation 818 'partselect' 'mult_V_1826' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 819 [1/1] (0.00ns)   --->   "%sext_ln17_1477 = sext i14 %mult_V_1826" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 819 'sext' 'sext_ln17_1477' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 820 [1/1] (0.00ns)   --->   "%mult_V_1827 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_131, i32 4, i32 15"   --->   Operation 820 'partselect' 'mult_V_1827' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 821 [1/1] (0.00ns)   --->   "%sext_ln17_1478 = sext i12 %mult_V_1827" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 821 'sext' 'sext_ln17_1478' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 822 [1/1] (0.79ns)   --->   "%r_V_2828 = sub i19 %sext_ln1273_792, i19 %sext_ln1273_789"   --->   Operation 822 'sub' 'r_V_2828' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 823 [1/1] (0.00ns)   --->   "%mult_V_1828 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2828, i32 5, i32 18"   --->   Operation 823 'partselect' 'mult_V_1828' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 824 [1/1] (0.00ns)   --->   "%sext_ln17_1479 = sext i14 %mult_V_1828" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 824 'sext' 'sext_ln17_1479' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 825 [1/1] (0.00ns)   --->   "%a_V_132 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_86"   --->   Operation 825 'load' 'a_V_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 826 [1/1] (0.00ns)   --->   "%sext_ln1273_793 = sext i16 %a_V_132"   --->   Operation 826 'sext' 'sext_ln1273_793' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 827 [1/1] (0.00ns)   --->   "%sext_ln1273_794 = sext i16 %a_V_132"   --->   Operation 827 'sext' 'sext_ln1273_794' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 828 [1/1] (0.00ns)   --->   "%shl_ln1273_457 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_132, i2 0"   --->   Operation 828 'bitconcatenate' 'shl_ln1273_457' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 829 [1/1] (0.00ns)   --->   "%sext_ln1273_795 = sext i18 %shl_ln1273_457"   --->   Operation 829 'sext' 'sext_ln1273_795' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 830 [1/1] (0.79ns)   --->   "%r_V_2831 = sub i19 0, i19 %sext_ln1273_795"   --->   Operation 830 'sub' 'r_V_2831' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 831 [1/1] (0.80ns)   --->   "%r_V_2829 = sub i19 %r_V_2831, i19 %sext_ln1273_794"   --->   Operation 831 'sub' 'r_V_2829' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 832 [1/1] (0.00ns)   --->   "%mult_V_1829 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2829, i32 5, i32 18"   --->   Operation 832 'partselect' 'mult_V_1829' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 833 [1/1] (0.00ns)   --->   "%sext_ln17_1480 = sext i14 %mult_V_1829" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 833 'sext' 'sext_ln17_1480' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 834 [1/1] (0.78ns)   --->   "%r_V_2830 = sub i17 0, i17 %sext_ln1273_793"   --->   Operation 834 'sub' 'r_V_2830' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 835 [1/1] (0.00ns)   --->   "%mult_V_1830 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2830, i32 5, i32 16"   --->   Operation 835 'partselect' 'mult_V_1830' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 836 [1/1] (0.00ns)   --->   "%sext_ln17_1481 = sext i12 %mult_V_1830" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 836 'sext' 'sext_ln17_1481' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 837 [1/1] (0.00ns)   --->   "%mult_V_1831 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2831, i32 5, i32 18"   --->   Operation 837 'partselect' 'mult_V_1831' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 838 [1/1] (0.00ns)   --->   "%sext_ln17_1482 = sext i14 %mult_V_1831" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 838 'sext' 'sext_ln17_1482' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 839 [1/1] (0.79ns)   --->   "%r_V_2832 = sub i19 %sext_ln1273_794, i19 %sext_ln1273_795"   --->   Operation 839 'sub' 'r_V_2832' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 840 [1/1] (0.00ns)   --->   "%mult_V_1832 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2832, i32 5, i32 18"   --->   Operation 840 'partselect' 'mult_V_1832' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 841 [1/1] (0.00ns)   --->   "%sext_ln17_1483 = sext i14 %mult_V_1832" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 841 'sext' 'sext_ln17_1483' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 842 [1/1] (0.00ns)   --->   "%mult_V_1833 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_132, i32 4, i32 15"   --->   Operation 842 'partselect' 'mult_V_1833' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 843 [1/1] (0.00ns)   --->   "%sext_ln17_1484 = sext i12 %mult_V_1833" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 843 'sext' 'sext_ln17_1484' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 844 [1/1] (0.79ns)   --->   "%r_V_2833 = sub i19 %sext_ln1273_795, i19 %sext_ln1273_794"   --->   Operation 844 'sub' 'r_V_2833' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 845 [1/1] (0.00ns)   --->   "%mult_V_1834 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2833, i32 5, i32 18"   --->   Operation 845 'partselect' 'mult_V_1834' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 846 [1/1] (0.00ns)   --->   "%sext_ln17_1485 = sext i14 %mult_V_1834" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 846 'sext' 'sext_ln17_1485' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 847 [1/1] (0.00ns)   --->   "%a_V_133 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_85"   --->   Operation 847 'load' 'a_V_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 848 [1/1] (0.00ns)   --->   "%sext_ln1273_796 = sext i16 %a_V_133"   --->   Operation 848 'sext' 'sext_ln1273_796' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 849 [1/1] (0.00ns)   --->   "%sext_ln1273_797 = sext i16 %a_V_133"   --->   Operation 849 'sext' 'sext_ln1273_797' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 850 [1/1] (0.00ns)   --->   "%sext_ln1273_798 = sext i16 %a_V_133"   --->   Operation 850 'sext' 'sext_ln1273_798' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 851 [1/1] (0.00ns)   --->   "%shl_ln1273_458 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_133, i3 0"   --->   Operation 851 'bitconcatenate' 'shl_ln1273_458' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 852 [1/1] (0.00ns)   --->   "%sext_ln1273_799 = sext i19 %shl_ln1273_458"   --->   Operation 852 'sext' 'sext_ln1273_799' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 853 [1/1] (0.80ns)   --->   "%r_V_2834 = sub i20 %sext_ln1273_799, i20 %sext_ln1273_797"   --->   Operation 853 'sub' 'r_V_2834' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 854 [1/1] (0.00ns)   --->   "%mult_V_1835 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2834, i32 5, i32 19"   --->   Operation 854 'partselect' 'mult_V_1835' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 855 [1/1] (0.00ns)   --->   "%sext_ln818_569 = sext i15 %mult_V_1835"   --->   Operation 855 'sext' 'sext_ln818_569' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 856 [1/1] (0.00ns)   --->   "%shl_ln1273_459 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_133, i2 0"   --->   Operation 856 'bitconcatenate' 'shl_ln1273_459' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 857 [1/1] (0.00ns)   --->   "%sext_ln1273_800 = sext i18 %shl_ln1273_459"   --->   Operation 857 'sext' 'sext_ln1273_800' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 858 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1317 = sub i19 0, i19 %sext_ln1273_800"   --->   Operation 858 'sub' 'sub_ln1273_1317' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 859 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2835 = sub i19 %sub_ln1273_1317, i19 %sext_ln1273_798"   --->   Operation 859 'sub' 'r_V_2835' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 860 [1/1] (0.00ns)   --->   "%mult_V_1836 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2835, i32 5, i32 18"   --->   Operation 860 'partselect' 'mult_V_1836' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 861 [1/1] (0.00ns)   --->   "%sext_ln818_570 = sext i14 %mult_V_1836"   --->   Operation 861 'sext' 'sext_ln818_570' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 862 [1/1] (1.94ns)   --->   "%r_V_2836 = mul i21 %sext_ln1273_796, i21 2097141"   --->   Operation 862 'mul' 'r_V_2836' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 863 [1/1] (0.00ns)   --->   "%mult_V_1837 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2836, i32 5, i32 20"   --->   Operation 863 'partselect' 'mult_V_1837' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 864 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1319 = sub i20 0, i20 %sext_ln1273_799"   --->   Operation 864 'sub' 'sub_ln1273_1319' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 865 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2837 = sub i20 %sub_ln1273_1319, i20 %sext_ln1273_797"   --->   Operation 865 'sub' 'r_V_2837' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 866 [1/1] (0.00ns)   --->   "%mult_V_1838 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2837, i32 5, i32 19"   --->   Operation 866 'partselect' 'mult_V_1838' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 867 [1/1] (0.00ns)   --->   "%sext_ln818_571 = sext i15 %mult_V_1838"   --->   Operation 867 'sext' 'sext_ln818_571' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 868 [1/1] (0.00ns)   --->   "%shl_ln1273_460 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_133, i1 0"   --->   Operation 868 'bitconcatenate' 'shl_ln1273_460' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 869 [1/1] (0.00ns)   --->   "%sext_ln1273_801 = sext i17 %shl_ln1273_460"   --->   Operation 869 'sext' 'sext_ln1273_801' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 870 [1/1] (0.80ns)   --->   "%r_V_2838 = sub i20 %sext_ln1273_799, i20 %sext_ln1273_801"   --->   Operation 870 'sub' 'r_V_2838' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 871 [1/1] (0.00ns)   --->   "%mult_V_1839 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2838, i32 5, i32 19"   --->   Operation 871 'partselect' 'mult_V_1839' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 872 [1/1] (0.00ns)   --->   "%sext_ln818_572 = sext i15 %mult_V_1839"   --->   Operation 872 'sext' 'sext_ln818_572' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 873 [1/1] (0.00ns)   --->   "%mult_V_1840 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_133, i32 3, i32 15"   --->   Operation 873 'partselect' 'mult_V_1840' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 874 [1/1] (0.00ns)   --->   "%sext_ln17_1486 = sext i13 %mult_V_1840" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 874 'sext' 'sext_ln17_1486' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 875 [1/1] (0.00ns)   --->   "%shl_ln1273_461 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_133, i4 0"   --->   Operation 875 'bitconcatenate' 'shl_ln1273_461' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 876 [1/1] (0.00ns)   --->   "%sext_ln1273_802 = sext i20 %shl_ln1273_461"   --->   Operation 876 'sext' 'sext_ln1273_802' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 877 [1/1] (0.80ns)   --->   "%r_V_2839 = sub i21 %sext_ln1273_796, i21 %sext_ln1273_802"   --->   Operation 877 'sub' 'r_V_2839' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 878 [1/1] (0.00ns)   --->   "%mult_V_1841 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2839, i32 5, i32 20"   --->   Operation 878 'partselect' 'mult_V_1841' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 879 [1/1] (1.94ns)   --->   "%r_V_2840 = mul i21 %sext_ln1273_796, i21 11"   --->   Operation 879 'mul' 'r_V_2840' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 880 [1/1] (0.00ns)   --->   "%mult_V_1842 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2840, i32 5, i32 20"   --->   Operation 880 'partselect' 'mult_V_1842' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 881 [1/1] (0.80ns)   --->   "%r_V_2841 = sub i20 %sext_ln1273_797, i20 %sext_ln1273_799"   --->   Operation 881 'sub' 'r_V_2841' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 882 [1/1] (0.00ns)   --->   "%mult_V_1843 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2841, i32 5, i32 19"   --->   Operation 882 'partselect' 'mult_V_1843' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 883 [1/1] (0.00ns)   --->   "%sext_ln818_573 = sext i15 %mult_V_1843"   --->   Operation 883 'sext' 'sext_ln818_573' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 884 [1/1] (0.00ns)   --->   "%a_V_134 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_84"   --->   Operation 884 'load' 'a_V_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 885 [1/1] (0.00ns)   --->   "%sext_ln1273_803 = sext i16 %a_V_134"   --->   Operation 885 'sext' 'sext_ln1273_803' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 886 [1/1] (0.00ns)   --->   "%sext_ln1273_804 = sext i16 %a_V_134"   --->   Operation 886 'sext' 'sext_ln1273_804' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 887 [1/1] (0.00ns)   --->   "%sext_ln1273_805 = sext i16 %a_V_134"   --->   Operation 887 'sext' 'sext_ln1273_805' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 888 [1/1] (0.00ns)   --->   "%shl_ln1273_462 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_134, i3 0"   --->   Operation 888 'bitconcatenate' 'shl_ln1273_462' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 889 [1/1] (0.00ns)   --->   "%sext_ln1273_806 = sext i19 %shl_ln1273_462"   --->   Operation 889 'sext' 'sext_ln1273_806' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 890 [1/1] (0.80ns)   --->   "%r_V_2842 = sub i20 %sext_ln1273_804, i20 %sext_ln1273_806"   --->   Operation 890 'sub' 'r_V_2842' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 891 [1/1] (0.00ns)   --->   "%mult_V_1844 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2842, i32 5, i32 19"   --->   Operation 891 'partselect' 'mult_V_1844' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 892 [1/1] (0.00ns)   --->   "%sext_ln818_575 = sext i15 %mult_V_1844"   --->   Operation 892 'sext' 'sext_ln818_575' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 893 [1/1] (0.00ns)   --->   "%shl_ln1273_463 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_134, i2 0"   --->   Operation 893 'bitconcatenate' 'shl_ln1273_463' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 894 [1/1] (0.00ns)   --->   "%sext_ln1273_807 = sext i18 %shl_ln1273_463"   --->   Operation 894 'sext' 'sext_ln1273_807' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 895 [1/1] (0.79ns)   --->   "%r_V_2847 = sub i19 0, i19 %sext_ln1273_807"   --->   Operation 895 'sub' 'r_V_2847' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 896 [1/1] (0.80ns)   --->   "%r_V_2843 = sub i19 %r_V_2847, i19 %sext_ln1273_805"   --->   Operation 896 'sub' 'r_V_2843' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 897 [1/1] (0.00ns)   --->   "%mult_V_1845 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2843, i32 5, i32 18"   --->   Operation 897 'partselect' 'mult_V_1845' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 898 [1/1] (0.00ns)   --->   "%sext_ln17_1487 = sext i14 %mult_V_1845" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 898 'sext' 'sext_ln17_1487' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 899 [1/1] (0.00ns)   --->   "%shl_ln1273_464 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_134, i1 0"   --->   Operation 899 'bitconcatenate' 'shl_ln1273_464' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 900 [1/1] (0.00ns)   --->   "%sext_ln1273_808 = sext i17 %shl_ln1273_464"   --->   Operation 900 'sext' 'sext_ln1273_808' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 901 [1/1] (0.00ns)   --->   "%sext_ln1273_809 = sext i17 %shl_ln1273_464"   --->   Operation 901 'sext' 'sext_ln1273_809' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 902 [1/1] (0.80ns)   --->   "%r_V_2844 = sub i20 %sext_ln1273_806, i20 %sext_ln1273_809"   --->   Operation 902 'sub' 'r_V_2844' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 903 [1/1] (0.00ns)   --->   "%mult_V_1846 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2844, i32 5, i32 19"   --->   Operation 903 'partselect' 'mult_V_1846' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 904 [1/1] (0.00ns)   --->   "%sext_ln818_576 = sext i15 %mult_V_1846"   --->   Operation 904 'sext' 'sext_ln818_576' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 905 [1/1] (0.80ns)   --->   "%r_V_2845 = add i20 %sext_ln1273_806, i20 %sext_ln1273_809"   --->   Operation 905 'add' 'r_V_2845' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 906 [1/1] (0.00ns)   --->   "%mult_V_1847 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2845, i32 5, i32 19"   --->   Operation 906 'partselect' 'mult_V_1847' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 907 [1/1] (0.00ns)   --->   "%sext_ln818_578 = sext i15 %mult_V_1847"   --->   Operation 907 'sext' 'sext_ln818_578' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 908 [1/1] (0.80ns)   --->   "%r_V_2846 = sub i20 0, i20 %sext_ln1273_806"   --->   Operation 908 'sub' 'r_V_2846' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 909 [1/1] (0.00ns)   --->   "%mult_V_1848 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2846, i32 5, i32 19"   --->   Operation 909 'partselect' 'mult_V_1848' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 910 [1/1] (0.00ns)   --->   "%sext_ln818_581 = sext i15 %mult_V_1848"   --->   Operation 910 'sext' 'sext_ln818_581' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 911 [1/1] (0.00ns)   --->   "%mult_V_1849 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2847, i32 5, i32 18"   --->   Operation 911 'partselect' 'mult_V_1849' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 912 [1/1] (0.00ns)   --->   "%sext_ln17_1488 = sext i14 %mult_V_1849" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 912 'sext' 'sext_ln17_1488' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 913 [1/1] (0.79ns)   --->   "%r_V_2848 = add i19 %sext_ln1273_807, i19 %sext_ln1273_805"   --->   Operation 913 'add' 'r_V_2848' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 914 [1/1] (0.00ns)   --->   "%mult_V_1850 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2848, i32 5, i32 18"   --->   Operation 914 'partselect' 'mult_V_1850' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 915 [1/1] (0.00ns)   --->   "%sext_ln17_1489 = sext i14 %mult_V_1850" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 915 'sext' 'sext_ln17_1489' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 916 [1/1] (1.94ns)   --->   "%r_V_2849 = mul i21 %sext_ln1273_803, i21 2097141"   --->   Operation 916 'mul' 'r_V_2849' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 917 [1/1] (0.00ns)   --->   "%mult_V_1851 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2849, i32 5, i32 20"   --->   Operation 917 'partselect' 'mult_V_1851' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 918 [1/1] (0.79ns)   --->   "%r_V_2850 = sub i18 0, i18 %sext_ln1273_808"   --->   Operation 918 'sub' 'r_V_2850' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 919 [1/1] (0.00ns)   --->   "%mult_V_1852 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2850, i32 5, i32 17"   --->   Operation 919 'partselect' 'mult_V_1852' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 920 [1/1] (0.00ns)   --->   "%sext_ln17_1490 = sext i13 %mult_V_1852" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 920 'sext' 'sext_ln17_1490' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 921 [1/1] (0.00ns)   --->   "%a_V_135 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_83"   --->   Operation 921 'load' 'a_V_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 922 [1/1] (0.00ns)   --->   "%sext_ln1273_810 = sext i16 %a_V_135"   --->   Operation 922 'sext' 'sext_ln1273_810' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 923 [1/1] (0.00ns)   --->   "%shl_ln1273_465 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_135, i2 0"   --->   Operation 923 'bitconcatenate' 'shl_ln1273_465' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 924 [1/1] (0.00ns)   --->   "%sext_ln1273_811 = sext i18 %shl_ln1273_465"   --->   Operation 924 'sext' 'sext_ln1273_811' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 925 [1/1] (0.79ns)   --->   "%r_V_2851 = sub i19 0, i19 %sext_ln1273_811"   --->   Operation 925 'sub' 'r_V_2851' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 926 [1/1] (0.00ns)   --->   "%mult_V_1853 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2851, i32 5, i32 18"   --->   Operation 926 'partselect' 'mult_V_1853' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 927 [1/1] (0.00ns)   --->   "%sext_ln818_582 = sext i14 %mult_V_1853"   --->   Operation 927 'sext' 'sext_ln818_582' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 928 [1/1] (0.00ns)   --->   "%sext_ln17_1491 = sext i14 %mult_V_1853" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 928 'sext' 'sext_ln17_1491' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 929 [1/1] (0.80ns)   --->   "%r_V_2852 = sub i19 %r_V_2851, i19 %sext_ln1273_810"   --->   Operation 929 'sub' 'r_V_2852' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 930 [1/1] (0.00ns)   --->   "%mult_V_1854 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2852, i32 5, i32 18"   --->   Operation 930 'partselect' 'mult_V_1854' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 931 [1/1] (0.00ns)   --->   "%sext_ln17_1492 = sext i14 %mult_V_1854" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 931 'sext' 'sext_ln17_1492' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 932 [1/1] (0.79ns)   --->   "%r_V_2853 = add i19 %sext_ln1273_811, i19 %sext_ln1273_810"   --->   Operation 932 'add' 'r_V_2853' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 933 [1/1] (0.00ns)   --->   "%mult_V_1855 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2853, i32 5, i32 18"   --->   Operation 933 'partselect' 'mult_V_1855' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 934 [1/1] (0.00ns)   --->   "%sext_ln17_1493 = sext i14 %mult_V_1855" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 934 'sext' 'sext_ln17_1493' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 935 [1/1] (0.00ns)   --->   "%shl_ln1273_466 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_135, i1 0"   --->   Operation 935 'bitconcatenate' 'shl_ln1273_466' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 936 [1/1] (0.00ns)   --->   "%sext_ln1273_812 = sext i17 %shl_ln1273_466"   --->   Operation 936 'sext' 'sext_ln1273_812' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 937 [1/1] (0.79ns)   --->   "%r_V_2854 = sub i18 0, i18 %sext_ln1273_812"   --->   Operation 937 'sub' 'r_V_2854' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 938 [1/1] (0.00ns)   --->   "%mult_V_1856 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2854, i32 5, i32 17"   --->   Operation 938 'partselect' 'mult_V_1856' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 939 [1/1] (0.00ns)   --->   "%sext_ln17_1494 = sext i13 %mult_V_1856" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 939 'sext' 'sext_ln17_1494' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 940 [1/1] (0.00ns)   --->   "%a_V_136 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_82"   --->   Operation 940 'load' 'a_V_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 941 [1/1] (0.00ns)   --->   "%sext_ln1273_813 = sext i16 %a_V_136"   --->   Operation 941 'sext' 'sext_ln1273_813' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 942 [1/1] (0.00ns)   --->   "%sext_ln1273_814 = sext i16 %a_V_136"   --->   Operation 942 'sext' 'sext_ln1273_814' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 943 [1/1] (0.00ns)   --->   "%shl_ln1273_467 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_136, i3 0"   --->   Operation 943 'bitconcatenate' 'shl_ln1273_467' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 944 [1/1] (0.00ns)   --->   "%sext_ln1273_815 = sext i19 %shl_ln1273_467"   --->   Operation 944 'sext' 'sext_ln1273_815' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 945 [1/1] (0.00ns)   --->   "%shl_ln1273_468 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_136, i1 0"   --->   Operation 945 'bitconcatenate' 'shl_ln1273_468' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 946 [1/1] (0.00ns)   --->   "%sext_ln1273_816 = sext i17 %shl_ln1273_468"   --->   Operation 946 'sext' 'sext_ln1273_816' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 947 [1/1] (0.00ns)   --->   "%sext_ln1273_817 = sext i17 %shl_ln1273_468"   --->   Operation 947 'sext' 'sext_ln1273_817' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 948 [1/1] (0.80ns)   --->   "%r_V_2855 = sub i20 %sext_ln1273_815, i20 %sext_ln1273_817"   --->   Operation 948 'sub' 'r_V_2855' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 949 [1/1] (0.00ns)   --->   "%mult_V_1857 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2855, i32 5, i32 19"   --->   Operation 949 'partselect' 'mult_V_1857' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 950 [1/1] (0.00ns)   --->   "%sext_ln818_583 = sext i15 %mult_V_1857"   --->   Operation 950 'sext' 'sext_ln818_583' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 951 [1/1] (0.00ns)   --->   "%shl_ln1273_469 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_136, i2 0"   --->   Operation 951 'bitconcatenate' 'shl_ln1273_469' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 952 [1/1] (0.00ns)   --->   "%sext_ln1273_818 = sext i18 %shl_ln1273_469"   --->   Operation 952 'sext' 'sext_ln1273_818' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 953 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1334 = sub i19 0, i19 %sext_ln1273_818"   --->   Operation 953 'sub' 'sub_ln1273_1334' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 954 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2856 = sub i19 %sub_ln1273_1334, i19 %sext_ln1273_814"   --->   Operation 954 'sub' 'r_V_2856' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 955 [1/1] (0.00ns)   --->   "%mult_V_1858 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2856, i32 5, i32 18"   --->   Operation 955 'partselect' 'mult_V_1858' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 956 [1/1] (0.00ns)   --->   "%sext_ln17_1495 = sext i14 %mult_V_1858" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 956 'sext' 'sext_ln17_1495' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 957 [1/1] (0.79ns)   --->   "%r_V_2857 = sub i18 0, i18 %sext_ln1273_816"   --->   Operation 957 'sub' 'r_V_2857' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 958 [1/1] (0.00ns)   --->   "%mult_V_1859 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2857, i32 5, i32 17"   --->   Operation 958 'partselect' 'mult_V_1859' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 959 [1/1] (0.00ns)   --->   "%sext_ln17_1496 = sext i13 %mult_V_1859" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 959 'sext' 'sext_ln17_1496' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 960 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1337 = sub i20 0, i20 %sext_ln1273_815"   --->   Operation 960 'sub' 'sub_ln1273_1337' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 961 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2858 = sub i20 %sub_ln1273_1337, i20 %sext_ln1273_817"   --->   Operation 961 'sub' 'r_V_2858' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 962 [1/1] (0.00ns)   --->   "%mult_V_1860 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2858, i32 5, i32 19"   --->   Operation 962 'partselect' 'mult_V_1860' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 963 [1/1] (0.00ns)   --->   "%sext_ln818_584 = sext i15 %mult_V_1860"   --->   Operation 963 'sext' 'sext_ln818_584' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 964 [1/1] (0.00ns)   --->   "%mult_V_1861 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_136, i32 3, i32 15"   --->   Operation 964 'partselect' 'mult_V_1861' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 965 [1/1] (0.00ns)   --->   "%sext_ln17_1497 = sext i13 %mult_V_1861" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 965 'sext' 'sext_ln17_1497' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 966 [1/1] (0.79ns)   --->   "%r_V_2859 = sub i19 %sext_ln1273_818, i19 %sext_ln1273_814"   --->   Operation 966 'sub' 'r_V_2859' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 967 [1/1] (0.00ns)   --->   "%mult_V_1862 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2859, i32 5, i32 18"   --->   Operation 967 'partselect' 'mult_V_1862' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 968 [1/1] (0.00ns)   --->   "%sext_ln17_1498 = sext i14 %mult_V_1862" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 968 'sext' 'sext_ln17_1498' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 969 [1/1] (0.80ns)   --->   "%r_V_2860 = sub i20 %sext_ln1273_813, i20 %sext_ln1273_815"   --->   Operation 969 'sub' 'r_V_2860' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 970 [1/1] (0.00ns)   --->   "%mult_V_1863 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2860, i32 5, i32 19"   --->   Operation 970 'partselect' 'mult_V_1863' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 971 [1/1] (0.00ns)   --->   "%sext_ln818_585 = sext i15 %mult_V_1863"   --->   Operation 971 'sext' 'sext_ln818_585' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 972 [1/1] (0.80ns)   --->   "%r_V_2861 = sub i20 %sext_ln1273_817, i20 %sext_ln1273_815"   --->   Operation 972 'sub' 'r_V_2861' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 973 [1/1] (0.00ns)   --->   "%mult_V_1864 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2861, i32 5, i32 19"   --->   Operation 973 'partselect' 'mult_V_1864' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 974 [1/1] (0.00ns)   --->   "%sext_ln818_588 = sext i15 %mult_V_1864"   --->   Operation 974 'sext' 'sext_ln818_588' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 975 [1/1] (0.00ns)   --->   "%a_V_137 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_81"   --->   Operation 975 'load' 'a_V_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 976 [1/1] (0.00ns)   --->   "%sext_ln1273_819 = sext i16 %a_V_137"   --->   Operation 976 'sext' 'sext_ln1273_819' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 977 [1/1] (0.00ns)   --->   "%shl_ln1273_470 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_137, i2 0"   --->   Operation 977 'bitconcatenate' 'shl_ln1273_470' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 978 [1/1] (0.00ns)   --->   "%sext_ln1273_820 = sext i18 %shl_ln1273_470"   --->   Operation 978 'sext' 'sext_ln1273_820' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 979 [1/1] (0.79ns)   --->   "%r_V_2862 = add i19 %sext_ln1273_820, i19 %sext_ln1273_819"   --->   Operation 979 'add' 'r_V_2862' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 980 [1/1] (0.00ns)   --->   "%mult_V_1865 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2862, i32 5, i32 18"   --->   Operation 980 'partselect' 'mult_V_1865' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 981 [1/1] (0.00ns)   --->   "%sext_ln17_1499 = sext i14 %mult_V_1865" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 981 'sext' 'sext_ln17_1499' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 982 [1/1] (0.79ns)   --->   "%r_V_2863 = sub i19 %sext_ln1273_819, i19 %sext_ln1273_820"   --->   Operation 982 'sub' 'r_V_2863' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 983 [1/1] (0.00ns)   --->   "%mult_V_1866 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2863, i32 5, i32 18"   --->   Operation 983 'partselect' 'mult_V_1866' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 984 [1/1] (0.00ns)   --->   "%sext_ln17_1500 = sext i14 %mult_V_1866" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 984 'sext' 'sext_ln17_1500' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 985 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1343 = sub i19 0, i19 %sext_ln1273_820"   --->   Operation 985 'sub' 'sub_ln1273_1343' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 986 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2864 = sub i19 %sub_ln1273_1343, i19 %sext_ln1273_819"   --->   Operation 986 'sub' 'r_V_2864' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 987 [1/1] (0.00ns)   --->   "%mult_V_1867 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2864, i32 5, i32 18"   --->   Operation 987 'partselect' 'mult_V_1867' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 988 [1/1] (0.00ns)   --->   "%sext_ln818_589 = sext i14 %mult_V_1867"   --->   Operation 988 'sext' 'sext_ln818_589' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 989 [1/1] (0.00ns)   --->   "%sext_ln17_1501 = sext i14 %mult_V_1867" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 989 'sext' 'sext_ln17_1501' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 990 [1/1] (0.00ns)   --->   "%a_V_138 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_80"   --->   Operation 990 'load' 'a_V_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 991 [1/1] (0.00ns)   --->   "%sext_ln818_574 = sext i16 %a_V_138"   --->   Operation 991 'sext' 'sext_ln818_574' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 992 [1/1] (0.00ns)   --->   "%mult_V_1868 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_138, i32 3, i32 15"   --->   Operation 992 'partselect' 'mult_V_1868' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 993 [1/1] (0.00ns)   --->   "%sext_ln17_1502 = sext i13 %mult_V_1868" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 993 'sext' 'sext_ln17_1502' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 994 [1/1] (0.00ns)   --->   "%shl_ln1273_471 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_138, i2 0"   --->   Operation 994 'bitconcatenate' 'shl_ln1273_471' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 995 [1/1] (0.00ns)   --->   "%sext_ln1273_821 = sext i18 %shl_ln1273_471"   --->   Operation 995 'sext' 'sext_ln1273_821' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 996 [1/1] (0.79ns)   --->   "%r_V_2865 = sub i19 %sext_ln1273_821, i19 %sext_ln818_574"   --->   Operation 996 'sub' 'r_V_2865' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 997 [1/1] (0.00ns)   --->   "%mult_V_1869 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2865, i32 5, i32 18"   --->   Operation 997 'partselect' 'mult_V_1869' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 998 [1/1] (0.00ns)   --->   "%sext_ln17_1503 = sext i14 %mult_V_1869" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 998 'sext' 'sext_ln17_1503' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 999 [1/1] (0.79ns)   --->   "%r_V_2866 = sub i19 0, i19 %sext_ln1273_821"   --->   Operation 999 'sub' 'r_V_2866' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1000 [1/1] (0.00ns)   --->   "%mult_V_1870 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2866, i32 5, i32 18"   --->   Operation 1000 'partselect' 'mult_V_1870' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1001 [1/1] (0.00ns)   --->   "%sext_ln818_590 = sext i14 %mult_V_1870"   --->   Operation 1001 'sext' 'sext_ln818_590' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1002 [1/1] (0.00ns)   --->   "%shl_ln1273_472 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_138, i3 0"   --->   Operation 1002 'bitconcatenate' 'shl_ln1273_472' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1003 [1/1] (0.00ns)   --->   "%sext_ln1273_822 = sext i19 %shl_ln1273_472"   --->   Operation 1003 'sext' 'sext_ln1273_822' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1004 [1/1] (0.00ns)   --->   "%shl_ln1273_473 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_138, i1 0"   --->   Operation 1004 'bitconcatenate' 'shl_ln1273_473' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1005 [1/1] (0.00ns)   --->   "%sext_ln1273_823 = sext i17 %shl_ln1273_473"   --->   Operation 1005 'sext' 'sext_ln1273_823' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1006 [1/1] (0.00ns)   --->   "%sext_ln1273_824 = sext i17 %shl_ln1273_473"   --->   Operation 1006 'sext' 'sext_ln1273_824' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1007 [1/1] (0.80ns)   --->   "%r_V_2867 = sub i20 %sext_ln1273_822, i20 %sext_ln1273_824"   --->   Operation 1007 'sub' 'r_V_2867' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1008 [1/1] (0.00ns)   --->   "%mult_V_1871 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2867, i32 5, i32 19"   --->   Operation 1008 'partselect' 'mult_V_1871' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1009 [1/1] (0.00ns)   --->   "%sext_ln818_591 = sext i15 %mult_V_1871"   --->   Operation 1009 'sext' 'sext_ln818_591' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1010 [1/1] (0.79ns)   --->   "%r_V_2868 = sub i18 0, i18 %sext_ln1273_823"   --->   Operation 1010 'sub' 'r_V_2868' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1011 [1/1] (0.00ns)   --->   "%mult_V_1872 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2868, i32 5, i32 17"   --->   Operation 1011 'partselect' 'mult_V_1872' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1012 [1/1] (0.00ns)   --->   "%sext_ln17_1504 = sext i13 %mult_V_1872" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1012 'sext' 'sext_ln17_1504' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1013 [1/1] (0.79ns)   --->   "%r_V_2869 = add i19 %sext_ln1273_821, i19 %sext_ln818_574"   --->   Operation 1013 'add' 'r_V_2869' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1014 [1/1] (0.00ns)   --->   "%mult_V_1873 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2869, i32 5, i32 18"   --->   Operation 1014 'partselect' 'mult_V_1873' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1015 [1/1] (0.00ns)   --->   "%sext_ln17_1505 = sext i14 %mult_V_1873" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1015 'sext' 'sext_ln17_1505' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1016 [1/1] (0.00ns)   --->   "%a_V_139 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_79"   --->   Operation 1016 'load' 'a_V_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1017 [1/1] (0.00ns)   --->   "%sext_ln1273_825 = sext i16 %a_V_139"   --->   Operation 1017 'sext' 'sext_ln1273_825' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1018 [1/1] (0.00ns)   --->   "%sext_ln1273_826 = sext i16 %a_V_139"   --->   Operation 1018 'sext' 'sext_ln1273_826' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1019 [1/1] (0.00ns)   --->   "%shl_ln1273_474 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_139, i3 0"   --->   Operation 1019 'bitconcatenate' 'shl_ln1273_474' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1020 [1/1] (0.00ns)   --->   "%sext_ln1273_827 = sext i19 %shl_ln1273_474"   --->   Operation 1020 'sext' 'sext_ln1273_827' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1021 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1349 = sub i20 0, i20 %sext_ln1273_827"   --->   Operation 1021 'sub' 'sub_ln1273_1349' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1022 [1/1] (0.00ns)   --->   "%shl_ln1273_475 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_139, i1 0"   --->   Operation 1022 'bitconcatenate' 'shl_ln1273_475' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1023 [1/1] (0.00ns)   --->   "%sext_ln1273_828 = sext i17 %shl_ln1273_475"   --->   Operation 1023 'sext' 'sext_ln1273_828' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1024 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2870 = sub i20 %sub_ln1273_1349, i20 %sext_ln1273_828"   --->   Operation 1024 'sub' 'r_V_2870' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1025 [1/1] (0.00ns)   --->   "%mult_V_1874 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2870, i32 5, i32 19"   --->   Operation 1025 'partselect' 'mult_V_1874' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1026 [1/1] (0.00ns)   --->   "%sext_ln818_592 = sext i15 %mult_V_1874"   --->   Operation 1026 'sext' 'sext_ln818_592' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1027 [1/1] (0.80ns)   --->   "%r_V_2871 = sub i20 %sext_ln1273_827, i20 %sext_ln1273_828"   --->   Operation 1027 'sub' 'r_V_2871' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1028 [1/1] (0.00ns)   --->   "%mult_V_1875 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2871, i32 5, i32 19"   --->   Operation 1028 'partselect' 'mult_V_1875' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1029 [1/1] (0.00ns)   --->   "%sext_ln818_593 = sext i15 %mult_V_1875"   --->   Operation 1029 'sext' 'sext_ln818_593' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1030 [1/1] (0.00ns)   --->   "%shl_ln1273_476 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_139, i2 0"   --->   Operation 1030 'bitconcatenate' 'shl_ln1273_476' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1031 [1/1] (0.00ns)   --->   "%sext_ln1273_829 = sext i18 %shl_ln1273_476"   --->   Operation 1031 'sext' 'sext_ln1273_829' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1032 [1/1] (0.79ns)   --->   "%r_V_2872 = sub i19 %sext_ln1273_829, i19 %sext_ln1273_826"   --->   Operation 1032 'sub' 'r_V_2872' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1033 [1/1] (0.00ns)   --->   "%mult_V_1876 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2872, i32 5, i32 18"   --->   Operation 1033 'partselect' 'mult_V_1876' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1034 [1/1] (0.00ns)   --->   "%sext_ln17_1506 = sext i14 %mult_V_1876" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1034 'sext' 'sext_ln17_1506' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1035 [1/1] (0.80ns)   --->   "%r_V_2873 = sub i20 %sext_ln1273_825, i20 %sext_ln1273_827"   --->   Operation 1035 'sub' 'r_V_2873' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1036 [1/1] (0.00ns)   --->   "%mult_V_1877 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2873, i32 5, i32 19"   --->   Operation 1036 'partselect' 'mult_V_1877' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1037 [1/1] (0.00ns)   --->   "%sext_ln818_594 = sext i15 %mult_V_1877"   --->   Operation 1037 'sext' 'sext_ln818_594' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1038 [1/1] (0.80ns)   --->   "%r_V_2874 = sub i20 %sext_ln1273_827, i20 %sext_ln1273_825"   --->   Operation 1038 'sub' 'r_V_2874' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1039 [1/1] (0.00ns)   --->   "%mult_V_1878 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2874, i32 5, i32 19"   --->   Operation 1039 'partselect' 'mult_V_1878' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1040 [1/1] (0.00ns)   --->   "%sext_ln818_595 = sext i15 %mult_V_1878"   --->   Operation 1040 'sext' 'sext_ln818_595' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1041 [1/1] (0.00ns)   --->   "%a_V_140 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_78"   --->   Operation 1041 'load' 'a_V_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1042 [1/1] (0.00ns)   --->   "%sext_ln818_577 = sext i16 %a_V_140"   --->   Operation 1042 'sext' 'sext_ln818_577' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1043 [1/1] (0.00ns)   --->   "%mult_V_1879 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_140, i32 3, i32 15"   --->   Operation 1043 'partselect' 'mult_V_1879' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1044 [1/1] (0.00ns)   --->   "%sext_ln17_1507 = sext i13 %mult_V_1879" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1044 'sext' 'sext_ln17_1507' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1045 [1/1] (0.00ns)   --->   "%shl_ln1273_477 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_140, i3 0"   --->   Operation 1045 'bitconcatenate' 'shl_ln1273_477' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1046 [1/1] (0.00ns)   --->   "%sext_ln1273_830 = sext i19 %shl_ln1273_477"   --->   Operation 1046 'sext' 'sext_ln1273_830' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1047 [1/1] (0.00ns)   --->   "%shl_ln1273_478 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_140, i1 0"   --->   Operation 1047 'bitconcatenate' 'shl_ln1273_478' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1048 [1/1] (0.00ns)   --->   "%sext_ln1273_831 = sext i17 %shl_ln1273_478"   --->   Operation 1048 'sext' 'sext_ln1273_831' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1049 [1/1] (0.00ns)   --->   "%sext_ln1273_832 = sext i17 %shl_ln1273_478"   --->   Operation 1049 'sext' 'sext_ln1273_832' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1050 [1/1] (0.80ns)   --->   "%r_V_2875 = sub i20 %sext_ln1273_832, i20 %sext_ln1273_830"   --->   Operation 1050 'sub' 'r_V_2875' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1051 [1/1] (0.00ns)   --->   "%mult_V_1880 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2875, i32 5, i32 19"   --->   Operation 1051 'partselect' 'mult_V_1880' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1052 [1/1] (0.00ns)   --->   "%sext_ln818_596 = sext i15 %mult_V_1880"   --->   Operation 1052 'sext' 'sext_ln818_596' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1053 [1/1] (0.00ns)   --->   "%shl_ln1273_479 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_140, i2 0"   --->   Operation 1053 'bitconcatenate' 'shl_ln1273_479' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1054 [1/1] (0.00ns)   --->   "%sext_ln1273_833 = sext i18 %shl_ln1273_479"   --->   Operation 1054 'sext' 'sext_ln1273_833' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1055 [1/1] (0.79ns)   --->   "%r_V_2879 = sub i19 0, i19 %sext_ln1273_833"   --->   Operation 1055 'sub' 'r_V_2879' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1056 [1/1] (0.80ns)   --->   "%r_V_2876 = sub i19 %r_V_2879, i19 %sext_ln818_577"   --->   Operation 1056 'sub' 'r_V_2876' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1057 [1/1] (0.00ns)   --->   "%mult_V_1881 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2876, i32 5, i32 18"   --->   Operation 1057 'partselect' 'mult_V_1881' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1058 [1/1] (0.00ns)   --->   "%sext_ln17_1508 = sext i14 %mult_V_1881" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1058 'sext' 'sext_ln17_1508' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1059 [1/1] (0.80ns)   --->   "%r_V_2877 = sub i20 %sext_ln1273_830, i20 %sext_ln1273_832"   --->   Operation 1059 'sub' 'r_V_2877' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1060 [1/1] (0.00ns)   --->   "%mult_V_1882 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2877, i32 5, i32 19"   --->   Operation 1060 'partselect' 'mult_V_1882' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1061 [1/1] (0.00ns)   --->   "%sext_ln818_597 = sext i15 %mult_V_1882"   --->   Operation 1061 'sext' 'sext_ln818_597' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1062 [1/1] (0.79ns)   --->   "%r_V_2878 = sub i18 0, i18 %sext_ln1273_831"   --->   Operation 1062 'sub' 'r_V_2878' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1063 [1/1] (0.00ns)   --->   "%mult_V_1883 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2878, i32 5, i32 17"   --->   Operation 1063 'partselect' 'mult_V_1883' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1064 [1/1] (0.00ns)   --->   "%sext_ln17_1509 = sext i13 %mult_V_1883" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1064 'sext' 'sext_ln17_1509' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1065 [1/1] (0.00ns)   --->   "%mult_V_1884 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2879, i32 5, i32 18"   --->   Operation 1065 'partselect' 'mult_V_1884' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1066 [1/1] (0.00ns)   --->   "%sext_ln17_1510 = sext i14 %mult_V_1884" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1066 'sext' 'sext_ln17_1510' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1067 [1/1] (0.79ns)   --->   "%r_V_2880 = sub i19 %sext_ln818_577, i19 %sext_ln1273_833"   --->   Operation 1067 'sub' 'r_V_2880' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1068 [1/1] (0.00ns)   --->   "%mult_V_1885 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2880, i32 5, i32 18"   --->   Operation 1068 'partselect' 'mult_V_1885' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1069 [1/1] (0.00ns)   --->   "%sext_ln818_598 = sext i14 %mult_V_1885"   --->   Operation 1069 'sext' 'sext_ln818_598' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1070 [1/1] (0.00ns)   --->   "%a_V_141 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_77"   --->   Operation 1070 'load' 'a_V_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1071 [1/1] (0.00ns)   --->   "%sext_ln818_579 = sext i16 %a_V_141"   --->   Operation 1071 'sext' 'sext_ln818_579' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1072 [1/1] (0.00ns)   --->   "%sext_ln818_580 = sext i16 %a_V_141"   --->   Operation 1072 'sext' 'sext_ln818_580' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1073 [1/1] (0.00ns)   --->   "%mult_V_1886 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_141, i32 3, i32 15"   --->   Operation 1073 'partselect' 'mult_V_1886' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1074 [1/1] (0.00ns)   --->   "%sext_ln17_1511 = sext i13 %mult_V_1886" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1074 'sext' 'sext_ln17_1511' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1075 [1/1] (0.00ns)   --->   "%shl_ln1273_480 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_141, i2 0"   --->   Operation 1075 'bitconcatenate' 'shl_ln1273_480' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1076 [1/1] (0.00ns)   --->   "%sext_ln1273_834 = sext i18 %shl_ln1273_480"   --->   Operation 1076 'sext' 'sext_ln1273_834' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1077 [1/1] (0.79ns)   --->   "%r_V_2881 = sub i19 0, i19 %sext_ln1273_834"   --->   Operation 1077 'sub' 'r_V_2881' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1078 [1/1] (0.00ns)   --->   "%mult_V_1887 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2881, i32 5, i32 18"   --->   Operation 1078 'partselect' 'mult_V_1887' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1079 [1/1] (0.00ns)   --->   "%sext_ln17_1512 = sext i14 %mult_V_1887" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1079 'sext' 'sext_ln17_1512' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1080 [1/1] (0.79ns)   --->   "%r_V_2882 = add i19 %sext_ln1273_834, i19 %sext_ln818_580"   --->   Operation 1080 'add' 'r_V_2882' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1081 [1/1] (0.00ns)   --->   "%mult_V_1888 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2882, i32 5, i32 18"   --->   Operation 1081 'partselect' 'mult_V_1888' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1082 [1/1] (0.00ns)   --->   "%sext_ln17_1513 = sext i14 %mult_V_1888" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1082 'sext' 'sext_ln17_1513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1083 [1/1] (0.79ns)   --->   "%r_V_2883 = sub i19 %sext_ln818_580, i19 %sext_ln1273_834"   --->   Operation 1083 'sub' 'r_V_2883' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1084 [1/1] (0.00ns)   --->   "%mult_V_1889 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2883, i32 5, i32 18"   --->   Operation 1084 'partselect' 'mult_V_1889' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1085 [1/1] (0.00ns)   --->   "%sext_ln17_1514 = sext i14 %mult_V_1889" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1085 'sext' 'sext_ln17_1514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1086 [1/1] (0.00ns)   --->   "%shl_ln1273_481 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_141, i3 0"   --->   Operation 1086 'bitconcatenate' 'shl_ln1273_481' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1087 [1/1] (0.00ns)   --->   "%sext_ln1273_835 = sext i19 %shl_ln1273_481"   --->   Operation 1087 'sext' 'sext_ln1273_835' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1088 [1/1] (0.80ns)   --->   "%r_V_2884 = sub i20 %sext_ln1273_835, i20 %sext_ln818_579"   --->   Operation 1088 'sub' 'r_V_2884' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1089 [1/1] (0.00ns)   --->   "%mult_V_1890 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2884, i32 5, i32 19"   --->   Operation 1089 'partselect' 'mult_V_1890' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1090 [1/1] (0.00ns)   --->   "%sext_ln818_599 = sext i15 %mult_V_1890"   --->   Operation 1090 'sext' 'sext_ln818_599' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1091 [1/1] (0.80ns)   --->   "%r_V_2885 = sub i20 %sext_ln818_579, i20 %sext_ln1273_835"   --->   Operation 1091 'sub' 'r_V_2885' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1092 [1/1] (0.00ns)   --->   "%mult_V_1891 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2885, i32 5, i32 19"   --->   Operation 1092 'partselect' 'mult_V_1891' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1093 [1/1] (0.00ns)   --->   "%sext_ln818_600 = sext i15 %mult_V_1891"   --->   Operation 1093 'sext' 'sext_ln818_600' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1094 [1/1] (0.00ns)   --->   "%a_V_142 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_76"   --->   Operation 1094 'load' 'a_V_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1095 [1/1] (0.00ns)   --->   "%sext_ln1273_837 = sext i16 %a_V_142"   --->   Operation 1095 'sext' 'sext_ln1273_837' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1096 [1/1] (0.00ns)   --->   "%sext_ln1273_838 = sext i16 %a_V_142"   --->   Operation 1096 'sext' 'sext_ln1273_838' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1097 [1/1] (0.00ns)   --->   "%shl_ln1273_482 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_142, i3 0"   --->   Operation 1097 'bitconcatenate' 'shl_ln1273_482' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1098 [1/1] (0.00ns)   --->   "%sext_ln1273_839 = sext i19 %shl_ln1273_482"   --->   Operation 1098 'sext' 'sext_ln1273_839' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1099 [1/1] (0.80ns)   --->   "%r_V_2886 = add i20 %sext_ln1273_839, i20 %sext_ln1273_837"   --->   Operation 1099 'add' 'r_V_2886' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1100 [1/1] (0.00ns)   --->   "%mult_V_1892 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2886, i32 5, i32 19"   --->   Operation 1100 'partselect' 'mult_V_1892' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1101 [1/1] (0.00ns)   --->   "%sext_ln818_603 = sext i15 %mult_V_1892"   --->   Operation 1101 'sext' 'sext_ln818_603' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1102 [1/1] (0.00ns)   --->   "%shl_ln1273_483 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_142, i2 0"   --->   Operation 1102 'bitconcatenate' 'shl_ln1273_483' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1103 [1/1] (0.00ns)   --->   "%sext_ln1273_840 = sext i18 %shl_ln1273_483"   --->   Operation 1103 'sext' 'sext_ln1273_840' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1104 [1/1] (0.79ns)   --->   "%r_V_2887 = sub i19 %sext_ln1273_838, i19 %sext_ln1273_840"   --->   Operation 1104 'sub' 'r_V_2887' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1105 [1/1] (0.00ns)   --->   "%mult_V_1893 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2887, i32 5, i32 18"   --->   Operation 1105 'partselect' 'mult_V_1893' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1106 [1/1] (0.00ns)   --->   "%sext_ln17_1515 = sext i14 %mult_V_1893" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1106 'sext' 'sext_ln17_1515' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1107 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1366 = sub i19 0, i19 %sext_ln1273_840"   --->   Operation 1107 'sub' 'sub_ln1273_1366' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1108 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2888 = sub i19 %sub_ln1273_1366, i19 %sext_ln1273_838"   --->   Operation 1108 'sub' 'r_V_2888' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1109 [1/1] (0.00ns)   --->   "%mult_V_1894 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2888, i32 5, i32 18"   --->   Operation 1109 'partselect' 'mult_V_1894' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1110 [1/1] (0.00ns)   --->   "%sext_ln17_1516 = sext i14 %mult_V_1894" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1110 'sext' 'sext_ln17_1516' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1111 [1/1] (0.79ns)   --->   "%r_V_2890 = add i19 %sext_ln1273_840, i19 %sext_ln1273_838"   --->   Operation 1111 'add' 'r_V_2890' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1112 [1/1] (0.00ns)   --->   "%mult_V_1896 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2890, i32 5, i32 18"   --->   Operation 1112 'partselect' 'mult_V_1896' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1113 [1/1] (0.00ns)   --->   "%sext_ln17_1517 = sext i14 %mult_V_1896" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1113 'sext' 'sext_ln17_1517' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1114 [1/1] (0.79ns)   --->   "%r_V_2891 = sub i19 %sext_ln1273_840, i19 %sext_ln1273_838"   --->   Operation 1114 'sub' 'r_V_2891' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1115 [1/1] (0.00ns)   --->   "%mult_V_1897 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2891, i32 5, i32 18"   --->   Operation 1115 'partselect' 'mult_V_1897' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1116 [1/1] (0.00ns)   --->   "%sext_ln17_1518 = sext i14 %mult_V_1897" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1116 'sext' 'sext_ln17_1518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1117 [1/1] (0.00ns)   --->   "%a_V_143 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_75"   --->   Operation 1117 'load' 'a_V_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1118 [1/1] (0.00ns)   --->   "%sext_ln1273_842 = sext i16 %a_V_143"   --->   Operation 1118 'sext' 'sext_ln1273_842' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1119 [1/1] (0.00ns)   --->   "%sext_ln1273_843 = sext i16 %a_V_143"   --->   Operation 1119 'sext' 'sext_ln1273_843' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1120 [1/1] (0.00ns)   --->   "%shl_ln1273_485 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_143, i3 0"   --->   Operation 1120 'bitconcatenate' 'shl_ln1273_485' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1121 [1/1] (0.00ns)   --->   "%sext_ln1273_844 = sext i19 %shl_ln1273_485"   --->   Operation 1121 'sext' 'sext_ln1273_844' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1122 [1/1] (0.80ns)   --->   "%r_V_2892 = sub i20 %sext_ln1273_842, i20 %sext_ln1273_844"   --->   Operation 1122 'sub' 'r_V_2892' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1123 [1/1] (0.00ns)   --->   "%mult_V_1898 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2892, i32 5, i32 19"   --->   Operation 1123 'partselect' 'mult_V_1898' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1124 [1/1] (0.00ns)   --->   "%sext_ln818_604 = sext i15 %mult_V_1898"   --->   Operation 1124 'sext' 'sext_ln818_604' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1125 [1/1] (0.00ns)   --->   "%shl_ln1273_486 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_143, i1 0"   --->   Operation 1125 'bitconcatenate' 'shl_ln1273_486' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1126 [1/1] (0.00ns)   --->   "%sext_ln1273_845 = sext i17 %shl_ln1273_486"   --->   Operation 1126 'sext' 'sext_ln1273_845' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1127 [1/1] (0.80ns)   --->   "%r_V_2893 = sub i20 %sext_ln1273_844, i20 %sext_ln1273_845"   --->   Operation 1127 'sub' 'r_V_2893' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1128 [1/1] (0.00ns)   --->   "%mult_V_1899 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2893, i32 5, i32 19"   --->   Operation 1128 'partselect' 'mult_V_1899' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1129 [1/1] (0.00ns)   --->   "%sext_ln818_606 = sext i15 %mult_V_1899"   --->   Operation 1129 'sext' 'sext_ln818_606' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1130 [1/1] (0.00ns)   --->   "%shl_ln1273_487 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_143, i2 0"   --->   Operation 1130 'bitconcatenate' 'shl_ln1273_487' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1131 [1/1] (0.00ns)   --->   "%sext_ln1273_846 = sext i18 %shl_ln1273_487"   --->   Operation 1131 'sext' 'sext_ln1273_846' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1132 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1372 = sub i19 0, i19 %sext_ln1273_846"   --->   Operation 1132 'sub' 'sub_ln1273_1372' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1133 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2894 = sub i19 %sub_ln1273_1372, i19 %sext_ln1273_843"   --->   Operation 1133 'sub' 'r_V_2894' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1134 [1/1] (0.00ns)   --->   "%mult_V_1900 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2894, i32 5, i32 18"   --->   Operation 1134 'partselect' 'mult_V_1900' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1135 [1/1] (0.00ns)   --->   "%sext_ln17_1519 = sext i14 %mult_V_1900" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1135 'sext' 'sext_ln17_1519' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1136 [1/1] (0.00ns)   --->   "%mult_V_1901 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_143, i32 3, i32 15"   --->   Operation 1136 'partselect' 'mult_V_1901' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1137 [1/1] (0.00ns)   --->   "%sext_ln17_1520 = sext i13 %mult_V_1901" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1137 'sext' 'sext_ln17_1520' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1138 [1/1] (0.80ns)   --->   "%r_V_2895 = sub i20 %sext_ln1273_845, i20 %sext_ln1273_844"   --->   Operation 1138 'sub' 'r_V_2895' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1139 [1/1] (0.00ns)   --->   "%mult_V_1902 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2895, i32 5, i32 19"   --->   Operation 1139 'partselect' 'mult_V_1902' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1140 [1/1] (0.00ns)   --->   "%sext_ln818_608 = sext i15 %mult_V_1902"   --->   Operation 1140 'sext' 'sext_ln818_608' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1141 [1/1] (0.79ns)   --->   "%r_V_2896 = sub i19 %sext_ln1273_843, i19 %sext_ln1273_846"   --->   Operation 1141 'sub' 'r_V_2896' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1142 [1/1] (0.00ns)   --->   "%mult_V_1903 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2896, i32 5, i32 18"   --->   Operation 1142 'partselect' 'mult_V_1903' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1143 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1376 = sub i20 0, i20 %sext_ln1273_844"   --->   Operation 1143 'sub' 'sub_ln1273_1376' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1144 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2897 = sub i20 %sub_ln1273_1376, i20 %sext_ln1273_842"   --->   Operation 1144 'sub' 'r_V_2897' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1145 [1/1] (0.00ns)   --->   "%mult_V_1904 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2897, i32 5, i32 19"   --->   Operation 1145 'partselect' 'mult_V_1904' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1146 [1/1] (0.00ns)   --->   "%sext_ln818_611 = sext i15 %mult_V_1904"   --->   Operation 1146 'sext' 'sext_ln818_611' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1147 [1/1] (0.00ns)   --->   "%mult_V_1905 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_143, i32 4, i32 15"   --->   Operation 1147 'partselect' 'mult_V_1905' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1148 [1/1] (0.00ns)   --->   "%sext_ln17_1521 = sext i12 %mult_V_1905" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1148 'sext' 'sext_ln17_1521' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1149 [1/1] (0.00ns)   --->   "%a_V_144 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_74"   --->   Operation 1149 'load' 'a_V_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1150 [1/1] (0.00ns)   --->   "%sext_ln1273_847 = sext i16 %a_V_144"   --->   Operation 1150 'sext' 'sext_ln1273_847' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1151 [1/1] (0.00ns)   --->   "%sext_ln1273_848 = sext i16 %a_V_144"   --->   Operation 1151 'sext' 'sext_ln1273_848' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1152 [1/1] (0.78ns)   --->   "%r_V_2898 = sub i17 0, i17 %sext_ln1273_848"   --->   Operation 1152 'sub' 'r_V_2898' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1153 [1/1] (0.00ns)   --->   "%mult_V_1906 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2898, i32 5, i32 16"   --->   Operation 1153 'partselect' 'mult_V_1906' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1154 [1/1] (0.00ns)   --->   "%sext_ln17_1522 = sext i12 %mult_V_1906" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1154 'sext' 'sext_ln17_1522' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1155 [1/1] (0.00ns)   --->   "%shl_ln1273_488 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_144, i3 0"   --->   Operation 1155 'bitconcatenate' 'shl_ln1273_488' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1156 [1/1] (0.00ns)   --->   "%sext_ln1273_849 = sext i19 %shl_ln1273_488"   --->   Operation 1156 'sext' 'sext_ln1273_849' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1157 [1/1] (0.00ns)   --->   "%shl_ln1273_489 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_144, i1 0"   --->   Operation 1157 'bitconcatenate' 'shl_ln1273_489' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1158 [1/1] (0.00ns)   --->   "%sext_ln1273_850 = sext i17 %shl_ln1273_489"   --->   Operation 1158 'sext' 'sext_ln1273_850' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1159 [1/1] (0.80ns)   --->   "%r_V_2899 = sub i20 %sext_ln1273_849, i20 %sext_ln1273_850"   --->   Operation 1159 'sub' 'r_V_2899' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1160 [1/1] (0.00ns)   --->   "%mult_V_1907 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2899, i32 5, i32 19"   --->   Operation 1160 'partselect' 'mult_V_1907' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1161 [1/1] (0.00ns)   --->   "%sext_ln818_612 = sext i15 %mult_V_1907"   --->   Operation 1161 'sext' 'sext_ln818_612' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1162 [1/1] (0.00ns)   --->   "%shl_ln1273_490 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_144, i2 0"   --->   Operation 1162 'bitconcatenate' 'shl_ln1273_490' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1163 [1/1] (0.00ns)   --->   "%sext_ln1273_851 = sext i18 %shl_ln1273_490"   --->   Operation 1163 'sext' 'sext_ln1273_851' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1164 [1/1] (0.79ns)   --->   "%r_V_2900 = add i19 %sext_ln1273_851, i19 %sext_ln1273_847"   --->   Operation 1164 'add' 'r_V_2900' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1165 [1/1] (0.00ns)   --->   "%mult_V_1908 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2900, i32 5, i32 18"   --->   Operation 1165 'partselect' 'mult_V_1908' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1166 [1/1] (0.00ns)   --->   "%sext_ln818_613 = sext i14 %mult_V_1908"   --->   Operation 1166 'sext' 'sext_ln818_613' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1167 [1/1] (0.00ns)   --->   "%mult_V_1909 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_144, i32 3, i32 15"   --->   Operation 1167 'partselect' 'mult_V_1909' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1168 [1/1] (0.00ns)   --->   "%sext_ln17_1523 = sext i13 %mult_V_1909" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1168 'sext' 'sext_ln17_1523' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1169 [1/1] (0.00ns)   --->   "%a_V_145 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_73"   --->   Operation 1169 'load' 'a_V_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1170 [1/1] (0.00ns)   --->   "%sext_ln1273_852 = sext i16 %a_V_145"   --->   Operation 1170 'sext' 'sext_ln1273_852' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1171 [1/1] (0.00ns)   --->   "%sext_ln1273_853 = sext i16 %a_V_145"   --->   Operation 1171 'sext' 'sext_ln1273_853' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1172 [1/1] (0.00ns)   --->   "%shl_ln1273_491 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_145, i2 0"   --->   Operation 1172 'bitconcatenate' 'shl_ln1273_491' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1173 [1/1] (0.00ns)   --->   "%sext_ln1273_854 = sext i18 %shl_ln1273_491"   --->   Operation 1173 'sext' 'sext_ln1273_854' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1174 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1380 = sub i19 0, i19 %sext_ln1273_854"   --->   Operation 1174 'sub' 'sub_ln1273_1380' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1175 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2901 = sub i19 %sub_ln1273_1380, i19 %sext_ln1273_853"   --->   Operation 1175 'sub' 'r_V_2901' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1176 [1/1] (0.00ns)   --->   "%mult_V_1910 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2901, i32 5, i32 18"   --->   Operation 1176 'partselect' 'mult_V_1910' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1177 [1/1] (0.00ns)   --->   "%sext_ln17_1524 = sext i14 %mult_V_1910" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1177 'sext' 'sext_ln17_1524' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1178 [1/1] (0.00ns)   --->   "%shl_ln1273_492 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_145, i3 0"   --->   Operation 1178 'bitconcatenate' 'shl_ln1273_492' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1179 [1/1] (0.00ns)   --->   "%sext_ln1273_855 = sext i19 %shl_ln1273_492"   --->   Operation 1179 'sext' 'sext_ln1273_855' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1180 [1/1] (0.80ns)   --->   "%r_V_2902 = add i20 %sext_ln1273_855, i20 %sext_ln1273_852"   --->   Operation 1180 'add' 'r_V_2902' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1181 [1/1] (0.00ns)   --->   "%mult_V_1911 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2902, i32 5, i32 19"   --->   Operation 1181 'partselect' 'mult_V_1911' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1182 [1/1] (0.00ns)   --->   "%sext_ln818_614 = sext i15 %mult_V_1911"   --->   Operation 1182 'sext' 'sext_ln818_614' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1183 [1/1] (0.80ns)   --->   "%r_V_2903 = sub i20 0, i20 %sext_ln1273_855"   --->   Operation 1183 'sub' 'r_V_2903' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1184 [1/1] (0.00ns)   --->   "%mult_V_1912 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2903, i32 5, i32 19"   --->   Operation 1184 'partselect' 'mult_V_1912' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1185 [1/1] (0.00ns)   --->   "%sext_ln818_615 = sext i15 %mult_V_1912"   --->   Operation 1185 'sext' 'sext_ln818_615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1186 [1/1] (0.79ns)   --->   "%r_V_2904 = sub i19 %sext_ln1273_854, i19 %sext_ln1273_853"   --->   Operation 1186 'sub' 'r_V_2904' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1187 [1/1] (0.00ns)   --->   "%mult_V_1913 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2904, i32 5, i32 18"   --->   Operation 1187 'partselect' 'mult_V_1913' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1188 [1/1] (0.00ns)   --->   "%sext_ln17_1525 = sext i14 %mult_V_1913" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1188 'sext' 'sext_ln17_1525' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1189 [1/1] (0.00ns)   --->   "%a_V_146 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_72"   --->   Operation 1189 'load' 'a_V_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1190 [1/1] (0.00ns)   --->   "%sext_ln818_586 = sext i16 %a_V_146"   --->   Operation 1190 'sext' 'sext_ln818_586' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1191 [1/1] (0.00ns)   --->   "%sext_ln818_587 = sext i16 %a_V_146"   --->   Operation 1191 'sext' 'sext_ln818_587' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1192 [1/1] (0.00ns)   --->   "%mult_V_1914 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_146, i32 2, i32 15"   --->   Operation 1192 'partselect' 'mult_V_1914' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1193 [1/1] (0.00ns)   --->   "%sext_ln17_1526 = sext i14 %mult_V_1914" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1193 'sext' 'sext_ln17_1526' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1194 [1/1] (0.00ns)   --->   "%shl_ln1273_493 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_146, i2 0"   --->   Operation 1194 'bitconcatenate' 'shl_ln1273_493' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1195 [1/1] (0.00ns)   --->   "%sext_ln1273_856 = sext i18 %shl_ln1273_493"   --->   Operation 1195 'sext' 'sext_ln1273_856' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1196 [1/1] (0.79ns)   --->   "%r_V_2905 = sub i19 %sext_ln818_587, i19 %sext_ln1273_856"   --->   Operation 1196 'sub' 'r_V_2905' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1197 [1/1] (0.00ns)   --->   "%mult_V_1915 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2905, i32 5, i32 18"   --->   Operation 1197 'partselect' 'mult_V_1915' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1198 [1/1] (0.00ns)   --->   "%sext_ln17_1527 = sext i14 %mult_V_1915" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1198 'sext' 'sext_ln17_1527' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1199 [1/1] (0.00ns)   --->   "%shl_ln1273_494 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_146, i3 0"   --->   Operation 1199 'bitconcatenate' 'shl_ln1273_494' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1200 [1/1] (0.00ns)   --->   "%sext_ln1273_857 = sext i19 %shl_ln1273_494"   --->   Operation 1200 'sext' 'sext_ln1273_857' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1201 [1/1] (0.80ns)   --->   "%r_V_2906 = sub i20 %sext_ln818_586, i20 %sext_ln1273_857"   --->   Operation 1201 'sub' 'r_V_2906' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1202 [1/1] (0.00ns)   --->   "%mult_V_1916 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2906, i32 5, i32 19"   --->   Operation 1202 'partselect' 'mult_V_1916' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1203 [1/1] (0.00ns)   --->   "%sext_ln818_616 = sext i15 %mult_V_1916"   --->   Operation 1203 'sext' 'sext_ln818_616' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1204 [1/1] (0.80ns)   --->   "%r_V_2907 = sub i20 %sext_ln1273_857, i20 %sext_ln818_586"   --->   Operation 1204 'sub' 'r_V_2907' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1205 [1/1] (0.00ns)   --->   "%mult_V_1917 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2907, i32 5, i32 19"   --->   Operation 1205 'partselect' 'mult_V_1917' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1206 [1/1] (0.00ns)   --->   "%sext_ln818_617 = sext i15 %mult_V_1917"   --->   Operation 1206 'sext' 'sext_ln818_617' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1207 [1/1] (0.00ns)   --->   "%shl_ln1273_495 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_146, i4 0"   --->   Operation 1207 'bitconcatenate' 'shl_ln1273_495' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1208 [1/1] (0.00ns)   --->   "%sext_ln1273_858 = sext i20 %shl_ln1273_495"   --->   Operation 1208 'sext' 'sext_ln1273_858' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1209 [1/1] (0.00ns)   --->   "%sext_ln1273_859 = sext i18 %shl_ln1273_493"   --->   Operation 1209 'sext' 'sext_ln1273_859' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1210 [1/1] (0.80ns)   --->   "%r_V_2908 = sub i21 %sext_ln1273_859, i21 %sext_ln1273_858"   --->   Operation 1210 'sub' 'r_V_2908' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1211 [1/1] (0.00ns)   --->   "%mult_V_1918 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2908, i32 5, i32 20"   --->   Operation 1211 'partselect' 'mult_V_1918' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1212 [1/1] (0.00ns)   --->   "%mult_V_1919 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_146, i32 4, i32 15"   --->   Operation 1212 'partselect' 'mult_V_1919' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1213 [1/1] (0.00ns)   --->   "%sext_ln17_1528 = sext i12 %mult_V_1919" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1213 'sext' 'sext_ln17_1528' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1214 [1/1] (0.79ns)   --->   "%r_V_2909 = sub i19 0, i19 %sext_ln1273_856"   --->   Operation 1214 'sub' 'r_V_2909' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1215 [1/1] (0.00ns)   --->   "%mult_V_1920 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2909, i32 5, i32 18"   --->   Operation 1215 'partselect' 'mult_V_1920' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1216 [1/1] (0.00ns)   --->   "%sext_ln17_1529 = sext i14 %mult_V_1920" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1216 'sext' 'sext_ln17_1529' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1217 [1/1] (0.00ns)   --->   "%shl_ln1273_496 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_146, i1 0"   --->   Operation 1217 'bitconcatenate' 'shl_ln1273_496' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1218 [1/1] (0.00ns)   --->   "%sext_ln1273_860 = sext i17 %shl_ln1273_496"   --->   Operation 1218 'sext' 'sext_ln1273_860' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1219 [1/1] (0.80ns)   --->   "%r_V_2910 = sub i20 %sext_ln1273_857, i20 %sext_ln1273_860"   --->   Operation 1219 'sub' 'r_V_2910' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1220 [1/1] (0.00ns)   --->   "%mult_V_1921 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2910, i32 5, i32 19"   --->   Operation 1220 'partselect' 'mult_V_1921' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1221 [1/1] (0.00ns)   --->   "%sext_ln818_618 = sext i15 %mult_V_1921"   --->   Operation 1221 'sext' 'sext_ln818_618' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1222 [1/1] (0.00ns)   --->   "%a_V_147 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_71"   --->   Operation 1222 'load' 'a_V_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1223 [1/1] (0.00ns)   --->   "%sext_ln1273_861 = sext i16 %a_V_147"   --->   Operation 1223 'sext' 'sext_ln1273_861' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1224 [1/1] (0.00ns)   --->   "%sext_ln1273_862 = sext i16 %a_V_147"   --->   Operation 1224 'sext' 'sext_ln1273_862' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1225 [1/1] (0.00ns)   --->   "%sext_ln1273_863 = sext i16 %a_V_147"   --->   Operation 1225 'sext' 'sext_ln1273_863' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1226 [1/1] (0.00ns)   --->   "%shl_ln1273_497 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_147, i2 0"   --->   Operation 1226 'bitconcatenate' 'shl_ln1273_497' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1227 [1/1] (0.00ns)   --->   "%sext_ln1273_864 = sext i18 %shl_ln1273_497"   --->   Operation 1227 'sext' 'sext_ln1273_864' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1228 [1/1] (0.79ns)   --->   "%r_V_2911 = add i19 %sext_ln1273_864, i19 %sext_ln1273_863"   --->   Operation 1228 'add' 'r_V_2911' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1229 [1/1] (0.00ns)   --->   "%mult_V_1922 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2911, i32 5, i32 18"   --->   Operation 1229 'partselect' 'mult_V_1922' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1230 [1/1] (0.00ns)   --->   "%sext_ln17_1530 = sext i14 %mult_V_1922" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1230 'sext' 'sext_ln17_1530' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1231 [1/1] (0.79ns)   --->   "%r_V_2914 = sub i19 0, i19 %sext_ln1273_864"   --->   Operation 1231 'sub' 'r_V_2914' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1232 [1/1] (0.80ns)   --->   "%r_V_2912 = sub i19 %r_V_2914, i19 %sext_ln1273_863"   --->   Operation 1232 'sub' 'r_V_2912' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1233 [1/1] (0.00ns)   --->   "%mult_V_1923 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2912, i32 5, i32 18"   --->   Operation 1233 'partselect' 'mult_V_1923' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1234 [1/1] (0.00ns)   --->   "%sext_ln17_1531 = sext i14 %mult_V_1923" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1234 'sext' 'sext_ln17_1531' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1235 [1/1] (0.00ns)   --->   "%shl_ln1273_498 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_147, i3 0"   --->   Operation 1235 'bitconcatenate' 'shl_ln1273_498' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1236 [1/1] (0.00ns)   --->   "%sext_ln1273_865 = sext i19 %shl_ln1273_498"   --->   Operation 1236 'sext' 'sext_ln1273_865' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1237 [1/1] (0.80ns)   --->   "%r_V_2913 = sub i20 0, i20 %sext_ln1273_865"   --->   Operation 1237 'sub' 'r_V_2913' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1238 [1/1] (0.00ns)   --->   "%mult_V_1924 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2913, i32 5, i32 19"   --->   Operation 1238 'partselect' 'mult_V_1924' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1239 [1/1] (0.00ns)   --->   "%sext_ln818_619 = sext i15 %mult_V_1924"   --->   Operation 1239 'sext' 'sext_ln818_619' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1240 [1/1] (0.00ns)   --->   "%mult_V_1925 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2914, i32 5, i32 18"   --->   Operation 1240 'partselect' 'mult_V_1925' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1241 [1/1] (0.80ns)   --->   "%r_V_2915 = sub i20 %sext_ln1273_865, i20 %sext_ln1273_862"   --->   Operation 1241 'sub' 'r_V_2915' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1242 [1/1] (0.00ns)   --->   "%mult_V_1926 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2915, i32 5, i32 19"   --->   Operation 1242 'partselect' 'mult_V_1926' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1243 [1/1] (0.00ns)   --->   "%sext_ln818_623 = sext i15 %mult_V_1926"   --->   Operation 1243 'sext' 'sext_ln818_623' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1244 [1/1] (0.00ns)   --->   "%shl_ln1273_499 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_147, i1 0"   --->   Operation 1244 'bitconcatenate' 'shl_ln1273_499' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1245 [1/1] (0.00ns)   --->   "%sext_ln1273_866 = sext i17 %shl_ln1273_499"   --->   Operation 1245 'sext' 'sext_ln1273_866' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1246 [1/1] (0.79ns)   --->   "%r_V_2916 = sub i18 0, i18 %sext_ln1273_866"   --->   Operation 1246 'sub' 'r_V_2916' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1247 [1/1] (0.00ns)   --->   "%mult_V_1927 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2916, i32 5, i32 17"   --->   Operation 1247 'partselect' 'mult_V_1927' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1248 [1/1] (0.00ns)   --->   "%sext_ln17_1532 = sext i13 %mult_V_1927" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1248 'sext' 'sext_ln17_1532' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1249 [1/1] (0.00ns)   --->   "%mult_V_1928 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_147, i32 2, i32 15"   --->   Operation 1249 'partselect' 'mult_V_1928' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1250 [1/1] (0.00ns)   --->   "%sext_ln17_1533 = sext i14 %mult_V_1928" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1250 'sext' 'sext_ln17_1533' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1251 [1/1] (0.79ns)   --->   "%r_V_2917 = sub i19 %sext_ln1273_863, i19 %sext_ln1273_864"   --->   Operation 1251 'sub' 'r_V_2917' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1252 [1/1] (0.00ns)   --->   "%mult_V_1929 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2917, i32 5, i32 18"   --->   Operation 1252 'partselect' 'mult_V_1929' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1253 [1/1] (0.00ns)   --->   "%sext_ln17_1534 = sext i14 %mult_V_1929" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1253 'sext' 'sext_ln17_1534' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1254 [1/1] (0.00ns)   --->   "%mult_V_1930 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_147, i32 4, i32 15"   --->   Operation 1254 'partselect' 'mult_V_1930' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1255 [1/1] (0.00ns)   --->   "%sext_ln17_1535 = sext i12 %mult_V_1930" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1255 'sext' 'sext_ln17_1535' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1256 [1/1] (1.94ns)   --->   "%r_V_2918 = mul i21 %sext_ln1273_861, i21 2097141"   --->   Operation 1256 'mul' 'r_V_2918' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1257 [1/1] (0.00ns)   --->   "%mult_V_1931 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2918, i32 5, i32 20"   --->   Operation 1257 'partselect' 'mult_V_1931' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1258 [1/1] (0.00ns)   --->   "%a_V_148 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_70"   --->   Operation 1258 'load' 'a_V_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1259 [1/1] (0.00ns)   --->   "%sext_ln1273_867 = sext i16 %a_V_148"   --->   Operation 1259 'sext' 'sext_ln1273_867' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1260 [1/1] (0.00ns)   --->   "%sext_ln1273_868 = sext i16 %a_V_148"   --->   Operation 1260 'sext' 'sext_ln1273_868' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1261 [1/1] (0.00ns)   --->   "%sext_ln1273_869 = sext i16 %a_V_148"   --->   Operation 1261 'sext' 'sext_ln1273_869' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1262 [1/1] (0.00ns)   --->   "%shl_ln1273_500 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_148, i2 0"   --->   Operation 1262 'bitconcatenate' 'shl_ln1273_500' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1263 [1/1] (0.00ns)   --->   "%sext_ln1273_870 = sext i18 %shl_ln1273_500"   --->   Operation 1263 'sext' 'sext_ln1273_870' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1264 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1396 = sub i19 0, i19 %sext_ln1273_870"   --->   Operation 1264 'sub' 'sub_ln1273_1396' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1265 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2919 = sub i19 %sub_ln1273_1396, i19 %sext_ln1273_869"   --->   Operation 1265 'sub' 'r_V_2919' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1266 [1/1] (0.00ns)   --->   "%mult_V_1932 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2919, i32 5, i32 18"   --->   Operation 1266 'partselect' 'mult_V_1932' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1267 [1/1] (0.00ns)   --->   "%sext_ln17_1536 = sext i14 %mult_V_1932" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1267 'sext' 'sext_ln17_1536' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1268 [1/1] (0.00ns)   --->   "%shl_ln1273_501 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_148, i3 0"   --->   Operation 1268 'bitconcatenate' 'shl_ln1273_501' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1269 [1/1] (0.00ns)   --->   "%sext_ln1273_871 = sext i19 %shl_ln1273_501"   --->   Operation 1269 'sext' 'sext_ln1273_871' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1270 [1/1] (0.80ns)   --->   "%r_V_2920 = sub i20 %sext_ln1273_868, i20 %sext_ln1273_871"   --->   Operation 1270 'sub' 'r_V_2920' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1271 [1/1] (0.00ns)   --->   "%mult_V_1933 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2920, i32 5, i32 19"   --->   Operation 1271 'partselect' 'mult_V_1933' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1272 [1/1] (0.00ns)   --->   "%sext_ln818_624 = sext i15 %mult_V_1933"   --->   Operation 1272 'sext' 'sext_ln818_624' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1273 [1/1] (0.00ns)   --->   "%mult_V_1934 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_148, i32 3, i32 15"   --->   Operation 1273 'partselect' 'mult_V_1934' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1274 [1/1] (0.00ns)   --->   "%sext_ln17_1537 = sext i13 %mult_V_1934" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1274 'sext' 'sext_ln17_1537' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1275 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1399 = sub i20 0, i20 %sext_ln1273_871"   --->   Operation 1275 'sub' 'sub_ln1273_1399' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1276 [1/1] (0.00ns)   --->   "%shl_ln1273_502 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_148, i1 0"   --->   Operation 1276 'bitconcatenate' 'shl_ln1273_502' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1277 [1/1] (0.00ns)   --->   "%sext_ln1273_872 = sext i17 %shl_ln1273_502"   --->   Operation 1277 'sext' 'sext_ln1273_872' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1278 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2921 = sub i20 %sub_ln1273_1399, i20 %sext_ln1273_872"   --->   Operation 1278 'sub' 'r_V_2921' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1279 [1/1] (0.00ns)   --->   "%mult_V_1935 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2921, i32 5, i32 19"   --->   Operation 1279 'partselect' 'mult_V_1935' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1280 [1/1] (0.00ns)   --->   "%sext_ln818_625 = sext i15 %mult_V_1935"   --->   Operation 1280 'sext' 'sext_ln818_625' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1281 [1/1] (0.78ns)   --->   "%r_V_2922 = sub i17 0, i17 %sext_ln1273_867"   --->   Operation 1281 'sub' 'r_V_2922' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1282 [1/1] (0.00ns)   --->   "%mult_V_1936 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2922, i32 5, i32 16"   --->   Operation 1282 'partselect' 'mult_V_1936' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1283 [1/1] (0.00ns)   --->   "%sext_ln17_1538 = sext i12 %mult_V_1936" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1283 'sext' 'sext_ln17_1538' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1284 [1/1] (0.00ns)   --->   "%a_V_149 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_69"   --->   Operation 1284 'load' 'a_V_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1285 [1/1] (0.00ns)   --->   "%sext_ln1273_873 = sext i16 %a_V_149"   --->   Operation 1285 'sext' 'sext_ln1273_873' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1286 [1/1] (0.00ns)   --->   "%sext_ln1273_874 = sext i16 %a_V_149"   --->   Operation 1286 'sext' 'sext_ln1273_874' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1287 [1/1] (0.00ns)   --->   "%shl_ln1273_503 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_149, i2 0"   --->   Operation 1287 'bitconcatenate' 'shl_ln1273_503' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1288 [1/1] (0.00ns)   --->   "%sext_ln1273_875 = sext i18 %shl_ln1273_503"   --->   Operation 1288 'sext' 'sext_ln1273_875' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1289 [1/1] (0.00ns)   --->   "%sext_ln1273_876 = sext i18 %shl_ln1273_503"   --->   Operation 1289 'sext' 'sext_ln1273_876' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1290 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1402 = sub i19 0, i19 %sext_ln1273_876"   --->   Operation 1290 'sub' 'sub_ln1273_1402' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1291 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2923 = sub i19 %sub_ln1273_1402, i19 %sext_ln1273_874"   --->   Operation 1291 'sub' 'r_V_2923' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1292 [1/1] (0.00ns)   --->   "%mult_V_1937 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2923, i32 5, i32 18"   --->   Operation 1292 'partselect' 'mult_V_1937' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1293 [1/1] (0.00ns)   --->   "%sext_ln818_628 = sext i14 %mult_V_1937"   --->   Operation 1293 'sext' 'sext_ln818_628' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1294 [1/1] (0.00ns)   --->   "%sext_ln17_1539 = sext i14 %mult_V_1937" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1294 'sext' 'sext_ln17_1539' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1295 [1/1] (0.79ns)   --->   "%r_V_2924 = add i19 %sext_ln1273_876, i19 %sext_ln1273_874"   --->   Operation 1295 'add' 'r_V_2924' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1296 [1/1] (0.00ns)   --->   "%mult_V_1938 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2924, i32 5, i32 18"   --->   Operation 1296 'partselect' 'mult_V_1938' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1297 [1/1] (0.00ns)   --->   "%sext_ln818_629 = sext i14 %mult_V_1938"   --->   Operation 1297 'sext' 'sext_ln818_629' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1298 [1/1] (0.00ns)   --->   "%sext_ln17_1540 = sext i14 %mult_V_1938" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1298 'sext' 'sext_ln17_1540' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1299 [1/1] (0.00ns)   --->   "%shl_ln1273_504 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_149, i3 0"   --->   Operation 1299 'bitconcatenate' 'shl_ln1273_504' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1300 [1/1] (0.00ns)   --->   "%sext_ln1273_877 = sext i19 %shl_ln1273_504"   --->   Operation 1300 'sext' 'sext_ln1273_877' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1301 [1/1] (0.80ns)   --->   "%r_V_2925 = sub i20 %sext_ln1273_873, i20 %sext_ln1273_877"   --->   Operation 1301 'sub' 'r_V_2925' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1302 [1/1] (0.00ns)   --->   "%mult_V_1939 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2925, i32 5, i32 19"   --->   Operation 1302 'partselect' 'mult_V_1939' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1303 [1/1] (0.00ns)   --->   "%sext_ln818_630 = sext i15 %mult_V_1939"   --->   Operation 1303 'sext' 'sext_ln818_630' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1304 [1/1] (0.79ns)   --->   "%r_V_2926 = sub i19 %sext_ln1273_874, i19 %sext_ln1273_876"   --->   Operation 1304 'sub' 'r_V_2926' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1305 [1/1] (0.00ns)   --->   "%mult_V_1940 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2926, i32 5, i32 18"   --->   Operation 1305 'partselect' 'mult_V_1940' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1306 [1/1] (0.00ns)   --->   "%sext_ln17_1541 = sext i14 %mult_V_1940" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1306 'sext' 'sext_ln17_1541' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1307 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1406 = sub i20 0, i20 %sext_ln1273_877"   --->   Operation 1307 'sub' 'sub_ln1273_1406' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1308 [1/1] (0.00ns)   --->   "%shl_ln1273_505 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_149, i1 0"   --->   Operation 1308 'bitconcatenate' 'shl_ln1273_505' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1309 [1/1] (0.00ns)   --->   "%sext_ln1273_878 = sext i17 %shl_ln1273_505"   --->   Operation 1309 'sext' 'sext_ln1273_878' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1310 [1/1] (0.00ns)   --->   "%sext_ln1273_879 = sext i17 %shl_ln1273_505"   --->   Operation 1310 'sext' 'sext_ln1273_879' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1311 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2927 = sub i20 %sub_ln1273_1406, i20 %sext_ln1273_879"   --->   Operation 1311 'sub' 'r_V_2927' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1312 [1/1] (0.00ns)   --->   "%mult_V_1941 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2927, i32 5, i32 19"   --->   Operation 1312 'partselect' 'mult_V_1941' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1313 [1/1] (0.00ns)   --->   "%sext_ln818_631 = sext i15 %mult_V_1941"   --->   Operation 1313 'sext' 'sext_ln818_631' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1314 [1/1] (0.00ns)   --->   "%shl_ln1273_506 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_149, i4 0"   --->   Operation 1314 'bitconcatenate' 'shl_ln1273_506' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1315 [1/1] (0.00ns)   --->   "%sext_ln1273_880 = sext i20 %shl_ln1273_506"   --->   Operation 1315 'sext' 'sext_ln1273_880' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1316 [1/1] (0.80ns)   --->   "%r_V_2928 = sub i21 %sext_ln1273_880, i21 %sext_ln1273_878"   --->   Operation 1316 'sub' 'r_V_2928' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1317 [1/1] (0.00ns)   --->   "%mult_V_1942 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2928, i32 5, i32 20"   --->   Operation 1317 'partselect' 'mult_V_1942' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1318 [1/1] (0.80ns)   --->   "%r_V_2929 = sub i21 %sext_ln1273_875, i21 %sext_ln1273_880"   --->   Operation 1318 'sub' 'r_V_2929' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1319 [1/1] (0.00ns)   --->   "%mult_V_1943 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2929, i32 5, i32 20"   --->   Operation 1319 'partselect' 'mult_V_1943' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1320 [1/1] (0.00ns)   --->   "%mult_V_1944 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_149, i32 4, i32 15"   --->   Operation 1320 'partselect' 'mult_V_1944' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1321 [1/1] (0.00ns)   --->   "%sext_ln17_1542 = sext i12 %mult_V_1944" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1321 'sext' 'sext_ln17_1542' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1322 [1/1] (0.80ns)   --->   "%r_V_2930 = sub i20 %sext_ln1273_877, i20 %sext_ln1273_873"   --->   Operation 1322 'sub' 'r_V_2930' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1323 [1/1] (0.00ns)   --->   "%mult_V_1945 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2930, i32 5, i32 19"   --->   Operation 1323 'partselect' 'mult_V_1945' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1324 [1/1] (0.00ns)   --->   "%sext_ln818_632 = sext i15 %mult_V_1945"   --->   Operation 1324 'sext' 'sext_ln818_632' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1325 [1/1] (0.00ns)   --->   "%a_V_150 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_68"   --->   Operation 1325 'load' 'a_V_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1326 [1/1] (0.00ns)   --->   "%sext_ln1270 = sext i16 %a_V_150"   --->   Operation 1326 'sext' 'sext_ln1270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1327 [1/1] (0.00ns)   --->   "%sext_ln1273_881 = sext i16 %a_V_150"   --->   Operation 1327 'sext' 'sext_ln1273_881' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1328 [1/1] (0.00ns)   --->   "%sext_ln1273_882 = sext i16 %a_V_150"   --->   Operation 1328 'sext' 'sext_ln1273_882' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1329 [1/1] (0.00ns)   --->   "%shl_ln1273_507 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_150, i2 0"   --->   Operation 1329 'bitconcatenate' 'shl_ln1273_507' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1330 [1/1] (0.00ns)   --->   "%sext_ln1273_883 = sext i18 %shl_ln1273_507"   --->   Operation 1330 'sext' 'sext_ln1273_883' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1331 [1/1] (0.79ns)   --->   "%r_V_2931 = add i19 %sext_ln1273_883, i19 %sext_ln1273_882"   --->   Operation 1331 'add' 'r_V_2931' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1332 [1/1] (0.00ns)   --->   "%mult_V_1946 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2931, i32 5, i32 18"   --->   Operation 1332 'partselect' 'mult_V_1946' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1333 [1/1] (0.79ns)   --->   "%r_V_2932 = sub i19 0, i19 %sext_ln1273_883"   --->   Operation 1333 'sub' 'r_V_2932' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1334 [1/1] (0.00ns)   --->   "%mult_V_1947 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2932, i32 5, i32 18"   --->   Operation 1334 'partselect' 'mult_V_1947' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1335 [1/1] (0.00ns)   --->   "%sext_ln17_1543 = sext i14 %mult_V_1947" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1335 'sext' 'sext_ln17_1543' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1336 [1/1] (0.00ns)   --->   "%shl_ln1273_508 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_150, i3 0"   --->   Operation 1336 'bitconcatenate' 'shl_ln1273_508' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1337 [1/1] (0.00ns)   --->   "%sext_ln1273_884 = sext i19 %shl_ln1273_508"   --->   Operation 1337 'sext' 'sext_ln1273_884' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1338 [1/1] (0.00ns)   --->   "%shl_ln1273_509 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_150, i1 0"   --->   Operation 1338 'bitconcatenate' 'shl_ln1273_509' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1339 [1/1] (0.00ns)   --->   "%sext_ln1273_885 = sext i17 %shl_ln1273_509"   --->   Operation 1339 'sext' 'sext_ln1273_885' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1340 [1/1] (0.00ns)   --->   "%sext_ln1273_886 = sext i17 %shl_ln1273_509"   --->   Operation 1340 'sext' 'sext_ln1273_886' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1341 [1/1] (0.80ns)   --->   "%r_V_2933 = sub i20 %sext_ln1273_886, i20 %sext_ln1273_884"   --->   Operation 1341 'sub' 'r_V_2933' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1342 [1/1] (0.00ns)   --->   "%mult_V_1948 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2933, i32 5, i32 19"   --->   Operation 1342 'partselect' 'mult_V_1948' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1343 [1/1] (0.00ns)   --->   "%sext_ln818_636 = sext i15 %mult_V_1948"   --->   Operation 1343 'sext' 'sext_ln818_636' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1344 [1/1] (0.80ns)   --->   "%r_V_2934 = add i20 %sext_ln1273_884, i20 %sext_ln1273_886"   --->   Operation 1344 'add' 'r_V_2934' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1345 [1/1] (0.00ns)   --->   "%mult_V_1949 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2934, i32 5, i32 19"   --->   Operation 1345 'partselect' 'mult_V_1949' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1346 [1/1] (0.00ns)   --->   "%sext_ln818_637 = sext i15 %mult_V_1949"   --->   Operation 1346 'sext' 'sext_ln818_637' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1347 [1/1] (0.79ns)   --->   "%r_V_2935 = sub i19 %sext_ln1273_883, i19 %sext_ln1273_882"   --->   Operation 1347 'sub' 'r_V_2935' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1348 [1/1] (0.00ns)   --->   "%mult_V_1950 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2935, i32 5, i32 18"   --->   Operation 1348 'partselect' 'mult_V_1950' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1349 [1/1] (0.00ns)   --->   "%sext_ln17_1544 = sext i14 %mult_V_1950" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1349 'sext' 'sext_ln17_1544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1350 [1/1] (0.80ns)   --->   "%r_V_2936 = sub i20 %sext_ln1273_881, i20 %sext_ln1273_884"   --->   Operation 1350 'sub' 'r_V_2936' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1351 [1/1] (0.00ns)   --->   "%mult_V_1951 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2936, i32 5, i32 19"   --->   Operation 1351 'partselect' 'mult_V_1951' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1352 [1/1] (0.00ns)   --->   "%sext_ln818_638 = sext i15 %mult_V_1951"   --->   Operation 1352 'sext' 'sext_ln818_638' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1353 [1/1] (1.94ns)   --->   "%mul_ln1270 = mul i21 %sext_ln1270, i21 2097130"   --->   Operation 1353 'mul' 'mul_ln1270' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1354 [1/1] (0.00ns)   --->   "%mult_V_1952 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270, i32 5, i32 20"   --->   Operation 1354 'partselect' 'mult_V_1952' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1355 [1/1] (0.00ns)   --->   "%mult_V_1953 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_150, i32 3, i32 15"   --->   Operation 1355 'partselect' 'mult_V_1953' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1356 [1/1] (0.00ns)   --->   "%sext_ln17_1545 = sext i13 %mult_V_1953" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1356 'sext' 'sext_ln17_1545' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1357 [1/1] (0.80ns)   --->   "%r_V_2937 = sub i20 %sext_ln1273_884, i20 %sext_ln1273_886"   --->   Operation 1357 'sub' 'r_V_2937' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1358 [1/1] (0.00ns)   --->   "%mult_V_1954 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2937, i32 5, i32 19"   --->   Operation 1358 'partselect' 'mult_V_1954' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1359 [1/1] (0.00ns)   --->   "%sext_ln818_639 = sext i15 %mult_V_1954"   --->   Operation 1359 'sext' 'sext_ln818_639' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1360 [1/1] (0.79ns)   --->   "%r_V_2938 = sub i18 0, i18 %sext_ln1273_885"   --->   Operation 1360 'sub' 'r_V_2938' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1361 [1/1] (0.00ns)   --->   "%mult_V_1955 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2938, i32 5, i32 17"   --->   Operation 1361 'partselect' 'mult_V_1955' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1362 [1/1] (0.00ns)   --->   "%sext_ln17_1546 = sext i13 %mult_V_1955" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1362 'sext' 'sext_ln17_1546' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1363 [1/1] (0.00ns)   --->   "%a_V_151 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_67"   --->   Operation 1363 'load' 'a_V_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1364 [1/1] (0.00ns)   --->   "%sext_ln1273_887 = sext i16 %a_V_151"   --->   Operation 1364 'sext' 'sext_ln1273_887' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1365 [1/1] (0.00ns)   --->   "%shl_ln1273_510 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_151, i2 0"   --->   Operation 1365 'bitconcatenate' 'shl_ln1273_510' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1366 [1/1] (0.00ns)   --->   "%sext_ln1273_888 = sext i18 %shl_ln1273_510"   --->   Operation 1366 'sext' 'sext_ln1273_888' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1367 [1/1] (0.79ns)   --->   "%r_V_2939 = sub i19 0, i19 %sext_ln1273_888"   --->   Operation 1367 'sub' 'r_V_2939' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1368 [1/1] (0.00ns)   --->   "%mult_V_1956 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2939, i32 5, i32 18"   --->   Operation 1368 'partselect' 'mult_V_1956' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1369 [1/1] (0.00ns)   --->   "%sext_ln17_1547 = sext i14 %mult_V_1956" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1369 'sext' 'sext_ln17_1547' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1370 [1/1] (0.00ns)   --->   "%mult_V_1957 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_151, i32 3, i32 15"   --->   Operation 1370 'partselect' 'mult_V_1957' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1371 [1/1] (0.00ns)   --->   "%sext_ln17_1548 = sext i13 %mult_V_1957" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1371 'sext' 'sext_ln17_1548' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1372 [1/1] (0.79ns)   --->   "%r_V_2940 = add i19 %sext_ln1273_888, i19 %sext_ln1273_887"   --->   Operation 1372 'add' 'r_V_2940' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1373 [1/1] (0.00ns)   --->   "%mult_V_1958 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2940, i32 5, i32 18"   --->   Operation 1373 'partselect' 'mult_V_1958' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1374 [1/1] (0.00ns)   --->   "%sext_ln17_1549 = sext i14 %mult_V_1958" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1374 'sext' 'sext_ln17_1549' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1375 [1/1] (0.79ns)   --->   "%r_V_2941 = sub i19 %sext_ln1273_888, i19 %sext_ln1273_887"   --->   Operation 1375 'sub' 'r_V_2941' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1376 [1/1] (0.00ns)   --->   "%mult_V_1959 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2941, i32 5, i32 18"   --->   Operation 1376 'partselect' 'mult_V_1959' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1377 [1/1] (0.00ns)   --->   "%sext_ln17_1550 = sext i14 %mult_V_1959" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1377 'sext' 'sext_ln17_1550' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1378 [1/1] (0.00ns)   --->   "%a_V_152 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_66"   --->   Operation 1378 'load' 'a_V_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1379 [1/1] (0.00ns)   --->   "%sext_ln1273_889 = sext i16 %a_V_152"   --->   Operation 1379 'sext' 'sext_ln1273_889' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1380 [1/1] (0.00ns)   --->   "%sext_ln1273_890 = sext i16 %a_V_152"   --->   Operation 1380 'sext' 'sext_ln1273_890' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1381 [1/1] (0.00ns)   --->   "%shl_ln1273_511 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_152, i3 0"   --->   Operation 1381 'bitconcatenate' 'shl_ln1273_511' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1382 [1/1] (0.00ns)   --->   "%sext_ln1273_891 = sext i19 %shl_ln1273_511"   --->   Operation 1382 'sext' 'sext_ln1273_891' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1383 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1419 = sub i20 0, i20 %sext_ln1273_891"   --->   Operation 1383 'sub' 'sub_ln1273_1419' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1384 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2942 = sub i20 %sub_ln1273_1419, i20 %sext_ln1273_889"   --->   Operation 1384 'sub' 'r_V_2942' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1385 [1/1] (0.00ns)   --->   "%mult_V_1960 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2942, i32 5, i32 19"   --->   Operation 1385 'partselect' 'mult_V_1960' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1386 [1/1] (0.00ns)   --->   "%sext_ln818_640 = sext i15 %mult_V_1960"   --->   Operation 1386 'sext' 'sext_ln818_640' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1387 [1/1] (0.00ns)   --->   "%shl_ln1273_512 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_152, i2 0"   --->   Operation 1387 'bitconcatenate' 'shl_ln1273_512' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1388 [1/1] (0.00ns)   --->   "%sext_ln1273_892 = sext i18 %shl_ln1273_512"   --->   Operation 1388 'sext' 'sext_ln1273_892' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1389 [1/1] (0.79ns)   --->   "%r_V_2943 = sub i19 %sext_ln1273_890, i19 %sext_ln1273_892"   --->   Operation 1389 'sub' 'r_V_2943' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1390 [1/1] (0.00ns)   --->   "%mult_V_1961 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2943, i32 5, i32 18"   --->   Operation 1390 'partselect' 'mult_V_1961' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1391 [1/1] (0.00ns)   --->   "%sext_ln17_1551 = sext i14 %mult_V_1961" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1391 'sext' 'sext_ln17_1551' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1392 [1/1] (0.79ns)   --->   "%r_V_2944 = add i19 %sext_ln1273_892, i19 %sext_ln1273_890"   --->   Operation 1392 'add' 'r_V_2944' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1393 [1/1] (0.00ns)   --->   "%mult_V_1962 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2944, i32 5, i32 18"   --->   Operation 1393 'partselect' 'mult_V_1962' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1394 [1/1] (0.00ns)   --->   "%sext_ln17_1552 = sext i14 %mult_V_1962" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1394 'sext' 'sext_ln17_1552' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1395 [1/1] (0.00ns)   --->   "%shl_ln1273_513 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_152, i1 0"   --->   Operation 1395 'bitconcatenate' 'shl_ln1273_513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1396 [1/1] (0.00ns)   --->   "%sext_ln1273_893 = sext i17 %shl_ln1273_513"   --->   Operation 1396 'sext' 'sext_ln1273_893' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1397 [1/1] (0.80ns)   --->   "%r_V_2945 = sub i20 %sext_ln1273_893, i20 %sext_ln1273_891"   --->   Operation 1397 'sub' 'r_V_2945' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1398 [1/1] (0.00ns)   --->   "%mult_V_1963 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2945, i32 5, i32 19"   --->   Operation 1398 'partselect' 'mult_V_1963' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1399 [1/1] (0.00ns)   --->   "%sext_ln818_641 = sext i15 %mult_V_1963"   --->   Operation 1399 'sext' 'sext_ln818_641' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1400 [1/1] (0.00ns)   --->   "%mult_V_1964 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_152, i32 4, i32 15"   --->   Operation 1400 'partselect' 'mult_V_1964' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1401 [1/1] (0.00ns)   --->   "%sext_ln17_1553 = sext i12 %mult_V_1964" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1401 'sext' 'sext_ln17_1553' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1402 [1/1] (0.00ns)   --->   "%mult_V_1965 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_152, i32 3, i32 15"   --->   Operation 1402 'partselect' 'mult_V_1965' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1403 [1/1] (0.00ns)   --->   "%sext_ln17_1554 = sext i13 %mult_V_1965" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1403 'sext' 'sext_ln17_1554' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1404 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1423 = sub i19 0, i19 %sext_ln1273_892"   --->   Operation 1404 'sub' 'sub_ln1273_1423' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1405 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2946 = sub i19 %sub_ln1273_1423, i19 %sext_ln1273_890"   --->   Operation 1405 'sub' 'r_V_2946' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1406 [1/1] (0.00ns)   --->   "%mult_V_1966 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2946, i32 5, i32 18"   --->   Operation 1406 'partselect' 'mult_V_1966' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1407 [1/1] (0.00ns)   --->   "%sext_ln818_643 = sext i14 %mult_V_1966"   --->   Operation 1407 'sext' 'sext_ln818_643' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1408 [1/1] (0.00ns)   --->   "%a_V_153 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_65"   --->   Operation 1408 'load' 'a_V_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1409 [1/1] (0.00ns)   --->   "%sext_ln1273_894 = sext i16 %a_V_153"   --->   Operation 1409 'sext' 'sext_ln1273_894' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1410 [1/1] (0.00ns)   --->   "%sext_ln1273_895 = sext i16 %a_V_153"   --->   Operation 1410 'sext' 'sext_ln1273_895' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1411 [1/1] (0.00ns)   --->   "%shl_ln1273_514 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_153, i2 0"   --->   Operation 1411 'bitconcatenate' 'shl_ln1273_514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1412 [1/1] (0.00ns)   --->   "%sext_ln1273_896 = sext i18 %shl_ln1273_514"   --->   Operation 1412 'sext' 'sext_ln1273_896' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1413 [1/1] (0.79ns)   --->   "%r_V_2947 = sub i19 %sext_ln1273_896, i19 %sext_ln1273_895"   --->   Operation 1413 'sub' 'r_V_2947' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1414 [1/1] (0.00ns)   --->   "%mult_V_1967 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2947, i32 5, i32 18"   --->   Operation 1414 'partselect' 'mult_V_1967' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1415 [1/1] (0.00ns)   --->   "%sext_ln17_1555 = sext i14 %mult_V_1967" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1415 'sext' 'sext_ln17_1555' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1416 [1/1] (0.00ns)   --->   "%shl_ln1273_515 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_153, i1 0"   --->   Operation 1416 'bitconcatenate' 'shl_ln1273_515' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1417 [1/1] (0.00ns)   --->   "%sext_ln1273_897 = sext i17 %shl_ln1273_515"   --->   Operation 1417 'sext' 'sext_ln1273_897' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1418 [1/1] (0.00ns)   --->   "%sext_ln1273_898 = sext i17 %shl_ln1273_515"   --->   Operation 1418 'sext' 'sext_ln1273_898' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1419 [1/1] (0.79ns)   --->   "%r_V_2948 = sub i18 0, i18 %sext_ln1273_898"   --->   Operation 1419 'sub' 'r_V_2948' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1420 [1/1] (0.00ns)   --->   "%mult_V_1968 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2948, i32 5, i32 17"   --->   Operation 1420 'partselect' 'mult_V_1968' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1421 [1/1] (0.00ns)   --->   "%sext_ln17_1556 = sext i13 %mult_V_1968" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1421 'sext' 'sext_ln17_1556' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1422 [1/1] (0.00ns)   --->   "%shl_ln1273_516 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_153, i3 0"   --->   Operation 1422 'bitconcatenate' 'shl_ln1273_516' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1423 [1/1] (0.00ns)   --->   "%sext_ln1273_899 = sext i19 %shl_ln1273_516"   --->   Operation 1423 'sext' 'sext_ln1273_899' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1424 [1/1] (0.80ns)   --->   "%r_V_2949 = sub i20 %sext_ln1273_899, i20 %sext_ln1273_897"   --->   Operation 1424 'sub' 'r_V_2949' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1425 [1/1] (0.00ns)   --->   "%mult_V_1969 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2949, i32 5, i32 19"   --->   Operation 1425 'partselect' 'mult_V_1969' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1426 [1/1] (0.79ns)   --->   "%r_V_2953 = sub i19 0, i19 %sext_ln1273_896"   --->   Operation 1426 'sub' 'r_V_2953' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1427 [1/1] (0.80ns)   --->   "%r_V_2950 = sub i19 %r_V_2953, i19 %sext_ln1273_895"   --->   Operation 1427 'sub' 'r_V_2950' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1428 [1/1] (0.00ns)   --->   "%mult_V_1970 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2950, i32 5, i32 18"   --->   Operation 1428 'partselect' 'mult_V_1970' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1429 [1/1] (0.00ns)   --->   "%sext_ln17_1557 = sext i14 %mult_V_1970" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1429 'sext' 'sext_ln17_1557' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1430 [1/1] (0.80ns)   --->   "%r_V_2951 = sub i20 %sext_ln1273_899, i20 %sext_ln1273_894"   --->   Operation 1430 'sub' 'r_V_2951' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1431 [1/1] (0.00ns)   --->   "%mult_V_1971 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2951, i32 5, i32 19"   --->   Operation 1431 'partselect' 'mult_V_1971' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1432 [1/1] (0.00ns)   --->   "%sext_ln818_645 = sext i15 %mult_V_1971"   --->   Operation 1432 'sext' 'sext_ln818_645' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1433 [1/1] (0.79ns)   --->   "%r_V_2952 = sub i19 %sext_ln1273_895, i19 %sext_ln1273_896"   --->   Operation 1433 'sub' 'r_V_2952' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1434 [1/1] (0.00ns)   --->   "%mult_V_1972 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2952, i32 5, i32 18"   --->   Operation 1434 'partselect' 'mult_V_1972' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1435 [1/1] (0.00ns)   --->   "%sext_ln17_1558 = sext i14 %mult_V_1972" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1435 'sext' 'sext_ln17_1558' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1436 [1/1] (0.00ns)   --->   "%mult_V_1973 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2953, i32 5, i32 18"   --->   Operation 1436 'partselect' 'mult_V_1973' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1437 [1/1] (0.00ns)   --->   "%sext_ln17_1559 = sext i14 %mult_V_1973" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1437 'sext' 'sext_ln17_1559' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1438 [1/1] (0.00ns)   --->   "%a_V_154 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_64"   --->   Operation 1438 'load' 'a_V_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1439 [1/1] (0.00ns)   --->   "%sext_ln1273_900 = sext i16 %a_V_154"   --->   Operation 1439 'sext' 'sext_ln1273_900' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1440 [1/1] (0.00ns)   --->   "%sext_ln1273_901 = sext i16 %a_V_154"   --->   Operation 1440 'sext' 'sext_ln1273_901' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1441 [1/1] (0.00ns)   --->   "%shl_ln1273_517 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_154, i2 0"   --->   Operation 1441 'bitconcatenate' 'shl_ln1273_517' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1442 [1/1] (0.00ns)   --->   "%sext_ln1273_902 = sext i18 %shl_ln1273_517"   --->   Operation 1442 'sext' 'sext_ln1273_902' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1443 [1/1] (0.79ns)   --->   "%r_V_2954 = sub i19 0, i19 %sext_ln1273_902"   --->   Operation 1443 'sub' 'r_V_2954' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1444 [1/1] (0.00ns)   --->   "%mult_V_1974 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2954, i32 5, i32 18"   --->   Operation 1444 'partselect' 'mult_V_1974' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1445 [1/1] (0.00ns)   --->   "%sext_ln17_1560 = sext i14 %mult_V_1974" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1445 'sext' 'sext_ln17_1560' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1446 [1/1] (0.00ns)   --->   "%mult_V_1975 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_154, i32 3, i32 15"   --->   Operation 1446 'partselect' 'mult_V_1975' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1447 [1/1] (0.00ns)   --->   "%sext_ln17_1561 = sext i13 %mult_V_1975" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1447 'sext' 'sext_ln17_1561' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1448 [1/1] (0.79ns)   --->   "%r_V_2955 = sub i19 %sext_ln1273_902, i19 %sext_ln1273_901"   --->   Operation 1448 'sub' 'r_V_2955' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1449 [1/1] (0.00ns)   --->   "%mult_V_1976 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2955, i32 5, i32 18"   --->   Operation 1449 'partselect' 'mult_V_1976' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1450 [1/1] (0.00ns)   --->   "%sext_ln17_1562 = sext i14 %mult_V_1976" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1450 'sext' 'sext_ln17_1562' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1451 [1/1] (0.00ns)   --->   "%mult_V_1977 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_154, i32 4, i32 15"   --->   Operation 1451 'partselect' 'mult_V_1977' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1452 [1/1] (0.00ns)   --->   "%sext_ln17_1563 = sext i12 %mult_V_1977" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1452 'sext' 'sext_ln17_1563' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1453 [1/1] (0.00ns)   --->   "%shl_ln1273_518 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_154, i3 0"   --->   Operation 1453 'bitconcatenate' 'shl_ln1273_518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1454 [1/1] (0.00ns)   --->   "%sext_ln1273_903 = sext i19 %shl_ln1273_518"   --->   Operation 1454 'sext' 'sext_ln1273_903' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1455 [1/1] (0.80ns)   --->   "%r_V_2956 = add i20 %sext_ln1273_903, i20 %sext_ln1273_900"   --->   Operation 1455 'add' 'r_V_2956' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1456 [1/1] (0.00ns)   --->   "%mult_V_1978 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2956, i32 5, i32 19"   --->   Operation 1456 'partselect' 'mult_V_1978' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1457 [1/1] (0.00ns)   --->   "%sext_ln818_646 = sext i15 %mult_V_1978"   --->   Operation 1457 'sext' 'sext_ln818_646' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1458 [1/1] (0.00ns)   --->   "%a_V_155 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_63"   --->   Operation 1458 'load' 'a_V_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1459 [1/1] (0.00ns)   --->   "%sext_ln818_601 = sext i16 %a_V_155"   --->   Operation 1459 'sext' 'sext_ln818_601' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1460 [1/1] (0.00ns)   --->   "%sext_ln818_602 = sext i16 %a_V_155"   --->   Operation 1460 'sext' 'sext_ln818_602' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1461 [1/1] (0.00ns)   --->   "%mult_V_1979 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_155, i32 3, i32 15"   --->   Operation 1461 'partselect' 'mult_V_1979' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1462 [1/1] (0.00ns)   --->   "%sext_ln17_1564 = sext i13 %mult_V_1979" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1462 'sext' 'sext_ln17_1564' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1463 [1/1] (0.00ns)   --->   "%shl_ln1273_519 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_155, i2 0"   --->   Operation 1463 'bitconcatenate' 'shl_ln1273_519' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1464 [1/1] (0.00ns)   --->   "%sext_ln1273_904 = sext i18 %shl_ln1273_519"   --->   Operation 1464 'sext' 'sext_ln1273_904' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1465 [1/1] (0.79ns)   --->   "%r_V_2957 = sub i19 %sext_ln818_602, i19 %sext_ln1273_904"   --->   Operation 1465 'sub' 'r_V_2957' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1466 [1/1] (0.00ns)   --->   "%mult_V_1980 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2957, i32 5, i32 18"   --->   Operation 1466 'partselect' 'mult_V_1980' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1467 [1/1] (0.00ns)   --->   "%sext_ln17_1565 = sext i14 %mult_V_1980" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1467 'sext' 'sext_ln17_1565' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1468 [1/1] (0.00ns)   --->   "%shl_ln1273_520 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_155, i1 0"   --->   Operation 1468 'bitconcatenate' 'shl_ln1273_520' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1469 [1/1] (0.00ns)   --->   "%sext_ln1273_905 = sext i17 %shl_ln1273_520"   --->   Operation 1469 'sext' 'sext_ln1273_905' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1470 [1/1] (0.79ns)   --->   "%r_V_2958 = sub i18 0, i18 %sext_ln1273_905"   --->   Operation 1470 'sub' 'r_V_2958' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1471 [1/1] (0.00ns)   --->   "%mult_V_1981 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2958, i32 5, i32 17"   --->   Operation 1471 'partselect' 'mult_V_1981' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1472 [1/1] (0.00ns)   --->   "%sext_ln17_1566 = sext i13 %mult_V_1981" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1472 'sext' 'sext_ln17_1566' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1473 [1/1] (0.79ns)   --->   "%r_V_2959 = sub i19 %sext_ln1273_904, i19 %sext_ln818_602"   --->   Operation 1473 'sub' 'r_V_2959' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1474 [1/1] (0.00ns)   --->   "%mult_V_1982 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2959, i32 5, i32 18"   --->   Operation 1474 'partselect' 'mult_V_1982' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1475 [1/1] (0.00ns)   --->   "%sext_ln17_1567 = sext i14 %mult_V_1982" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1475 'sext' 'sext_ln17_1567' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1476 [1/1] (0.00ns)   --->   "%shl_ln1273_521 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_155, i3 0"   --->   Operation 1476 'bitconcatenate' 'shl_ln1273_521' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1477 [1/1] (0.00ns)   --->   "%sext_ln1273_906 = sext i19 %shl_ln1273_521"   --->   Operation 1477 'sext' 'sext_ln1273_906' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1478 [1/1] (0.80ns)   --->   "%r_V_2960 = sub i20 %sext_ln818_601, i20 %sext_ln1273_906"   --->   Operation 1478 'sub' 'r_V_2960' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1479 [1/1] (0.00ns)   --->   "%mult_V_1983 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2960, i32 5, i32 19"   --->   Operation 1479 'partselect' 'mult_V_1983' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1480 [1/1] (0.00ns)   --->   "%sext_ln818_647 = sext i15 %mult_V_1983"   --->   Operation 1480 'sext' 'sext_ln818_647' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1481 [1/1] (0.80ns)   --->   "%r_V_2961 = sub i20 0, i20 %sext_ln1273_906"   --->   Operation 1481 'sub' 'r_V_2961' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1482 [1/1] (0.00ns)   --->   "%mult_V_1984 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2961, i32 5, i32 19"   --->   Operation 1482 'partselect' 'mult_V_1984' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1483 [1/1] (0.00ns)   --->   "%sext_ln818_648 = sext i15 %mult_V_1984"   --->   Operation 1483 'sext' 'sext_ln818_648' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1484 [1/1] (0.00ns)   --->   "%a_V_156 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_62"   --->   Operation 1484 'load' 'a_V_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1485 [1/1] (0.00ns)   --->   "%sext_ln818_605 = sext i16 %a_V_156"   --->   Operation 1485 'sext' 'sext_ln818_605' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1486 [1/1] (0.00ns)   --->   "%sext_ln818_607 = sext i16 %a_V_156"   --->   Operation 1486 'sext' 'sext_ln818_607' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1487 [1/1] (0.00ns)   --->   "%mult_V_1985 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_156, i32 4, i32 15"   --->   Operation 1487 'partselect' 'mult_V_1985' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1488 [1/1] (0.00ns)   --->   "%sext_ln17_1568 = sext i12 %mult_V_1985" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1488 'sext' 'sext_ln17_1568' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1489 [1/1] (0.00ns)   --->   "%shl_ln1273_522 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_156, i3 0"   --->   Operation 1489 'bitconcatenate' 'shl_ln1273_522' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1490 [1/1] (0.00ns)   --->   "%sext_ln1273_907 = sext i19 %shl_ln1273_522"   --->   Operation 1490 'sext' 'sext_ln1273_907' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1491 [1/1] (0.00ns)   --->   "%shl_ln1273_523 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_156, i1 0"   --->   Operation 1491 'bitconcatenate' 'shl_ln1273_523' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1492 [1/1] (0.00ns)   --->   "%sext_ln1273_908 = sext i17 %shl_ln1273_523"   --->   Operation 1492 'sext' 'sext_ln1273_908' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1493 [1/1] (0.80ns)   --->   "%r_V_2962 = add i20 %sext_ln1273_907, i20 %sext_ln1273_908"   --->   Operation 1493 'add' 'r_V_2962' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1494 [1/1] (0.00ns)   --->   "%mult_V_1986 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2962, i32 5, i32 19"   --->   Operation 1494 'partselect' 'mult_V_1986' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1495 [1/1] (0.00ns)   --->   "%sext_ln818_649 = sext i15 %mult_V_1986"   --->   Operation 1495 'sext' 'sext_ln818_649' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1496 [1/1] (0.00ns)   --->   "%shl_ln1273_524 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_156, i2 0"   --->   Operation 1496 'bitconcatenate' 'shl_ln1273_524' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1497 [1/1] (0.00ns)   --->   "%sext_ln1273_909 = sext i18 %shl_ln1273_524"   --->   Operation 1497 'sext' 'sext_ln1273_909' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1498 [1/1] (0.79ns)   --->   "%r_V_2963 = sub i19 %sext_ln818_607, i19 %sext_ln1273_909"   --->   Operation 1498 'sub' 'r_V_2963' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1499 [1/1] (0.00ns)   --->   "%mult_V_1987 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2963, i32 5, i32 18"   --->   Operation 1499 'partselect' 'mult_V_1987' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1500 [1/1] (0.00ns)   --->   "%sext_ln17_1569 = sext i14 %mult_V_1987" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1500 'sext' 'sext_ln17_1569' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1501 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1440 = sub i19 0, i19 %sext_ln1273_909"   --->   Operation 1501 'sub' 'sub_ln1273_1440' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1502 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2964 = sub i19 %sub_ln1273_1440, i19 %sext_ln818_607"   --->   Operation 1502 'sub' 'r_V_2964' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1503 [1/1] (0.00ns)   --->   "%mult_V_1988 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2964, i32 5, i32 18"   --->   Operation 1503 'partselect' 'mult_V_1988' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1504 [1/1] (0.00ns)   --->   "%sext_ln17_1570 = sext i14 %mult_V_1988" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1504 'sext' 'sext_ln17_1570' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1505 [1/1] (0.80ns)   --->   "%r_V_2965 = sub i20 %sext_ln1273_907, i20 %sext_ln818_605"   --->   Operation 1505 'sub' 'r_V_2965' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1506 [1/1] (0.00ns)   --->   "%mult_V_1989 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2965, i32 5, i32 19"   --->   Operation 1506 'partselect' 'mult_V_1989' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1507 [1/1] (0.00ns)   --->   "%sext_ln818_651 = sext i15 %mult_V_1989"   --->   Operation 1507 'sext' 'sext_ln818_651' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1508 [1/1] (0.00ns)   --->   "%a_V_157 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_61"   --->   Operation 1508 'load' 'a_V_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1509 [1/1] (0.00ns)   --->   "%sext_ln1273_910 = sext i16 %a_V_157"   --->   Operation 1509 'sext' 'sext_ln1273_910' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1510 [1/1] (0.00ns)   --->   "%shl_ln1273_525 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_157, i2 0"   --->   Operation 1510 'bitconcatenate' 'shl_ln1273_525' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1511 [1/1] (0.00ns)   --->   "%sext_ln1273_911 = sext i18 %shl_ln1273_525"   --->   Operation 1511 'sext' 'sext_ln1273_911' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1512 [1/1] (0.79ns)   --->   "%r_V_2966 = sub i19 %sext_ln1273_910, i19 %sext_ln1273_911"   --->   Operation 1512 'sub' 'r_V_2966' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1513 [1/1] (0.00ns)   --->   "%mult_V_1990 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2966, i32 5, i32 18"   --->   Operation 1513 'partselect' 'mult_V_1990' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1514 [1/1] (0.00ns)   --->   "%sext_ln17_1571 = sext i14 %mult_V_1990" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1514 'sext' 'sext_ln17_1571' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1515 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1444 = sub i19 0, i19 %sext_ln1273_911"   --->   Operation 1515 'sub' 'sub_ln1273_1444' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1516 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2967 = sub i19 %sub_ln1273_1444, i19 %sext_ln1273_910"   --->   Operation 1516 'sub' 'r_V_2967' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1517 [1/1] (0.00ns)   --->   "%mult_V_1991 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2967, i32 5, i32 18"   --->   Operation 1517 'partselect' 'mult_V_1991' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1518 [1/1] (0.00ns)   --->   "%sext_ln17_1572 = sext i14 %mult_V_1991" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1518 'sext' 'sext_ln17_1572' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1519 [1/1] (0.00ns)   --->   "%shl_ln1273_526 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_157, i3 0"   --->   Operation 1519 'bitconcatenate' 'shl_ln1273_526' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1520 [1/1] (0.00ns)   --->   "%sext_ln1273_912 = sext i19 %shl_ln1273_526"   --->   Operation 1520 'sext' 'sext_ln1273_912' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1521 [1/1] (0.00ns)   --->   "%shl_ln1273_527 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_157, i1 0"   --->   Operation 1521 'bitconcatenate' 'shl_ln1273_527' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1522 [1/1] (0.00ns)   --->   "%sext_ln1273_913 = sext i17 %shl_ln1273_527"   --->   Operation 1522 'sext' 'sext_ln1273_913' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1523 [1/1] (0.00ns)   --->   "%sext_ln1273_914 = sext i17 %shl_ln1273_527"   --->   Operation 1523 'sext' 'sext_ln1273_914' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1524 [1/1] (0.80ns)   --->   "%r_V_2968 = sub i20 %sext_ln1273_914, i20 %sext_ln1273_912"   --->   Operation 1524 'sub' 'r_V_2968' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1525 [1/1] (0.00ns)   --->   "%mult_V_1992 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2968, i32 5, i32 19"   --->   Operation 1525 'partselect' 'mult_V_1992' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1526 [1/1] (0.00ns)   --->   "%sext_ln818_652 = sext i15 %mult_V_1992"   --->   Operation 1526 'sext' 'sext_ln818_652' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1527 [1/1] (0.00ns)   --->   "%mult_V_1993 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_157, i32 4, i32 15"   --->   Operation 1527 'partselect' 'mult_V_1993' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1528 [1/1] (0.00ns)   --->   "%sext_ln17_1573 = sext i12 %mult_V_1993" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1528 'sext' 'sext_ln17_1573' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1529 [1/1] (0.79ns)   --->   "%r_V_2969 = sub i18 0, i18 %sext_ln1273_913"   --->   Operation 1529 'sub' 'r_V_2969' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1530 [1/1] (0.00ns)   --->   "%mult_V_1994 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2969, i32 5, i32 17"   --->   Operation 1530 'partselect' 'mult_V_1994' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1531 [1/1] (0.00ns)   --->   "%sext_ln17_1574 = sext i13 %mult_V_1994" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1531 'sext' 'sext_ln17_1574' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1532 [1/1] (0.79ns)   --->   "%r_V_2970 = add i19 %sext_ln1273_911, i19 %sext_ln1273_910"   --->   Operation 1532 'add' 'r_V_2970' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1533 [1/1] (0.00ns)   --->   "%mult_V_1995 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2970, i32 5, i32 18"   --->   Operation 1533 'partselect' 'mult_V_1995' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1534 [1/1] (0.00ns)   --->   "%sext_ln17_1575 = sext i14 %mult_V_1995" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1534 'sext' 'sext_ln17_1575' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1535 [1/1] (0.79ns)   --->   "%r_V_2971 = sub i19 %sext_ln1273_911, i19 %sext_ln1273_910"   --->   Operation 1535 'sub' 'r_V_2971' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1536 [1/1] (0.00ns)   --->   "%mult_V_1996 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2971, i32 5, i32 18"   --->   Operation 1536 'partselect' 'mult_V_1996' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1537 [1/1] (0.00ns)   --->   "%sext_ln17_1576 = sext i14 %mult_V_1996" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1537 'sext' 'sext_ln17_1576' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1538 [1/1] (0.00ns)   --->   "%a_V_158 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_60"   --->   Operation 1538 'load' 'a_V_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1539 [1/1] (0.00ns)   --->   "%sext_ln818_610 = sext i16 %a_V_158"   --->   Operation 1539 'sext' 'sext_ln818_610' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1540 [1/1] (0.00ns)   --->   "%mult_V_1997 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_158, i32 3, i32 15"   --->   Operation 1540 'partselect' 'mult_V_1997' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1541 [1/1] (0.00ns)   --->   "%sext_ln17_1577 = sext i13 %mult_V_1997" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1541 'sext' 'sext_ln17_1577' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1542 [1/1] (0.00ns)   --->   "%shl_ln1273_528 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_158, i2 0"   --->   Operation 1542 'bitconcatenate' 'shl_ln1273_528' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1543 [1/1] (0.00ns)   --->   "%sext_ln1273_915 = sext i18 %shl_ln1273_528"   --->   Operation 1543 'sext' 'sext_ln1273_915' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1544 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1449 = sub i19 0, i19 %sext_ln1273_915"   --->   Operation 1544 'sub' 'sub_ln1273_1449' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1545 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2972 = sub i19 %sub_ln1273_1449, i19 %sext_ln818_610"   --->   Operation 1545 'sub' 'r_V_2972' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1546 [1/1] (0.00ns)   --->   "%mult_V_1998 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2972, i32 5, i32 18"   --->   Operation 1546 'partselect' 'mult_V_1998' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1547 [1/1] (0.00ns)   --->   "%sext_ln17_1578 = sext i14 %mult_V_1998" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1547 'sext' 'sext_ln17_1578' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1548 [1/1] (0.00ns)   --->   "%shl_ln1273_529 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_158, i3 0"   --->   Operation 1548 'bitconcatenate' 'shl_ln1273_529' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1549 [1/1] (0.00ns)   --->   "%sext_ln1273_916 = sext i19 %shl_ln1273_529"   --->   Operation 1549 'sext' 'sext_ln1273_916' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1550 [1/1] (0.00ns)   --->   "%shl_ln1273_530 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_158, i1 0"   --->   Operation 1550 'bitconcatenate' 'shl_ln1273_530' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1551 [1/1] (0.00ns)   --->   "%sext_ln1273_917 = sext i17 %shl_ln1273_530"   --->   Operation 1551 'sext' 'sext_ln1273_917' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1552 [1/1] (0.80ns)   --->   "%r_V_2973 = sub i20 %sext_ln1273_917, i20 %sext_ln1273_916"   --->   Operation 1552 'sub' 'r_V_2973' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1553 [1/1] (0.00ns)   --->   "%mult_V_1999 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2973, i32 5, i32 19"   --->   Operation 1553 'partselect' 'mult_V_1999' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1554 [1/1] (0.00ns)   --->   "%sext_ln818_653 = sext i15 %mult_V_1999"   --->   Operation 1554 'sext' 'sext_ln818_653' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1555 [1/1] (0.79ns)   --->   "%r_V_2974 = sub i19 %sext_ln818_610, i19 %sext_ln1273_915"   --->   Operation 1555 'sub' 'r_V_2974' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1556 [1/1] (0.00ns)   --->   "%mult_V_2000 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2974, i32 5, i32 18"   --->   Operation 1556 'partselect' 'mult_V_2000' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1557 [1/1] (0.00ns)   --->   "%sext_ln17_1579 = sext i14 %mult_V_2000" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1557 'sext' 'sext_ln17_1579' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1558 [1/1] (0.79ns)   --->   "%r_V_2975 = sub i19 %sext_ln1273_915, i19 %sext_ln818_610"   --->   Operation 1558 'sub' 'r_V_2975' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1559 [1/1] (0.00ns)   --->   "%mult_V_2001 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2975, i32 5, i32 18"   --->   Operation 1559 'partselect' 'mult_V_2001' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1560 [1/1] (0.00ns)   --->   "%sext_ln17_1580 = sext i14 %mult_V_2001" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1560 'sext' 'sext_ln17_1580' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1561 [1/1] (0.00ns)   --->   "%a_V_159 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_59"   --->   Operation 1561 'load' 'a_V_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1562 [1/1] (0.00ns)   --->   "%sext_ln1273_918 = sext i16 %a_V_159"   --->   Operation 1562 'sext' 'sext_ln1273_918' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1563 [1/1] (0.00ns)   --->   "%sext_ln1273_919 = sext i16 %a_V_159"   --->   Operation 1563 'sext' 'sext_ln1273_919' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1564 [1/1] (0.00ns)   --->   "%shl_ln1273_531 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_159, i3 0"   --->   Operation 1564 'bitconcatenate' 'shl_ln1273_531' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1565 [1/1] (0.00ns)   --->   "%sext_ln1273_920 = sext i19 %shl_ln1273_531"   --->   Operation 1565 'sext' 'sext_ln1273_920' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1566 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1454 = sub i20 0, i20 %sext_ln1273_920"   --->   Operation 1566 'sub' 'sub_ln1273_1454' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1567 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2976 = sub i20 %sub_ln1273_1454, i20 %sext_ln1273_918"   --->   Operation 1567 'sub' 'r_V_2976' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1568 [1/1] (0.00ns)   --->   "%mult_V_2002 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2976, i32 5, i32 19"   --->   Operation 1568 'partselect' 'mult_V_2002' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1569 [1/1] (0.00ns)   --->   "%sext_ln818_654 = sext i15 %mult_V_2002"   --->   Operation 1569 'sext' 'sext_ln818_654' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1570 [1/1] (0.00ns)   --->   "%shl_ln1273_532 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_159, i2 0"   --->   Operation 1570 'bitconcatenate' 'shl_ln1273_532' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1571 [1/1] (0.00ns)   --->   "%sext_ln1273_921 = sext i18 %shl_ln1273_532"   --->   Operation 1571 'sext' 'sext_ln1273_921' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1572 [1/1] (0.79ns)   --->   "%r_V_2980 = sub i19 0, i19 %sext_ln1273_921"   --->   Operation 1572 'sub' 'r_V_2980' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1573 [1/1] (0.80ns)   --->   "%r_V_2977 = sub i19 %r_V_2980, i19 %sext_ln1273_919"   --->   Operation 1573 'sub' 'r_V_2977' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1574 [1/1] (0.00ns)   --->   "%mult_V_2003 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2977, i32 5, i32 18"   --->   Operation 1574 'partselect' 'mult_V_2003' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1575 [1/1] (0.00ns)   --->   "%sext_ln17_1581 = sext i14 %mult_V_2003" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1575 'sext' 'sext_ln17_1581' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1576 [1/1] (0.00ns)   --->   "%shl_ln1273_533 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_159, i1 0"   --->   Operation 1576 'bitconcatenate' 'shl_ln1273_533' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1577 [1/1] (0.00ns)   --->   "%sext_ln1273_922 = sext i17 %shl_ln1273_533"   --->   Operation 1577 'sext' 'sext_ln1273_922' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1578 [1/1] (0.79ns)   --->   "%r_V_2978 = sub i18 0, i18 %sext_ln1273_922"   --->   Operation 1578 'sub' 'r_V_2978' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1579 [1/1] (0.00ns)   --->   "%mult_V_2004 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2978, i32 5, i32 17"   --->   Operation 1579 'partselect' 'mult_V_2004' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1580 [1/1] (0.00ns)   --->   "%sext_ln17_1582 = sext i13 %mult_V_2004" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1580 'sext' 'sext_ln17_1582' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1581 [1/1] (0.79ns)   --->   "%r_V_2979 = add i19 %sext_ln1273_921, i19 %sext_ln1273_919"   --->   Operation 1581 'add' 'r_V_2979' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1582 [1/1] (0.00ns)   --->   "%mult_V_2005 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2979, i32 5, i32 18"   --->   Operation 1582 'partselect' 'mult_V_2005' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1583 [1/1] (0.00ns)   --->   "%sext_ln17_1583 = sext i14 %mult_V_2005" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1583 'sext' 'sext_ln17_1583' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1584 [1/1] (0.00ns)   --->   "%mult_V_2006 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2980, i32 5, i32 18"   --->   Operation 1584 'partselect' 'mult_V_2006' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1585 [1/1] (0.00ns)   --->   "%sext_ln17_1584 = sext i14 %mult_V_2006" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1585 'sext' 'sext_ln17_1584' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1586 [1/1] (0.80ns)   --->   "%r_V_2981 = add i20 %sext_ln1273_920, i20 %sext_ln1273_918"   --->   Operation 1586 'add' 'r_V_2981' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1587 [1/1] (0.00ns)   --->   "%mult_V_2007 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2981, i32 5, i32 19"   --->   Operation 1587 'partselect' 'mult_V_2007' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1588 [1/1] (0.00ns)   --->   "%sext_ln818_656 = sext i15 %mult_V_2007"   --->   Operation 1588 'sext' 'sext_ln818_656' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1589 [1/1] (0.80ns)   --->   "%r_V_2982 = sub i20 %sext_ln1273_918, i20 %sext_ln1273_920"   --->   Operation 1589 'sub' 'r_V_2982' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1590 [1/1] (0.00ns)   --->   "%mult_V_2008 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2982, i32 5, i32 19"   --->   Operation 1590 'partselect' 'mult_V_2008' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1591 [1/1] (0.00ns)   --->   "%sext_ln818_657 = sext i15 %mult_V_2008"   --->   Operation 1591 'sext' 'sext_ln818_657' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1592 [1/1] (0.79ns)   --->   "%r_V_2983 = sub i19 %sext_ln1273_919, i19 %sext_ln1273_921"   --->   Operation 1592 'sub' 'r_V_2983' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1593 [1/1] (0.00ns)   --->   "%mult_V_2009 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2983, i32 5, i32 18"   --->   Operation 1593 'partselect' 'mult_V_2009' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1594 [1/1] (0.00ns)   --->   "%sext_ln17_1585 = sext i14 %mult_V_2009" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1594 'sext' 'sext_ln17_1585' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1595 [1/1] (0.79ns)   --->   "%r_V_2984 = sub i19 %sext_ln1273_921, i19 %sext_ln1273_919"   --->   Operation 1595 'sub' 'r_V_2984' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1596 [1/1] (0.00ns)   --->   "%mult_V_2010 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2984, i32 5, i32 18"   --->   Operation 1596 'partselect' 'mult_V_2010' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1597 [1/1] (0.00ns)   --->   "%sext_ln818_659 = sext i14 %mult_V_2010"   --->   Operation 1597 'sext' 'sext_ln818_659' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1598 [1/1] (0.00ns)   --->   "%a_V_160 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_58"   --->   Operation 1598 'load' 'a_V_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1599 [1/1] (0.00ns)   --->   "%sext_ln1273_923 = sext i16 %a_V_160"   --->   Operation 1599 'sext' 'sext_ln1273_923' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1600 [1/1] (0.00ns)   --->   "%sext_ln1273_924 = sext i16 %a_V_160"   --->   Operation 1600 'sext' 'sext_ln1273_924' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1601 [1/1] (0.00ns)   --->   "%sext_ln1273_925 = sext i16 %a_V_160"   --->   Operation 1601 'sext' 'sext_ln1273_925' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1602 [1/1] (0.00ns)   --->   "%shl_ln1273_534 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_160, i2 0"   --->   Operation 1602 'bitconcatenate' 'shl_ln1273_534' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1603 [1/1] (0.00ns)   --->   "%sext_ln1273_926 = sext i18 %shl_ln1273_534"   --->   Operation 1603 'sext' 'sext_ln1273_926' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1604 [1/1] (0.79ns)   --->   "%r_V_2985 = sub i19 %sext_ln1273_925, i19 %sext_ln1273_926"   --->   Operation 1604 'sub' 'r_V_2985' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1605 [1/1] (0.00ns)   --->   "%mult_V_2011 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2985, i32 5, i32 18"   --->   Operation 1605 'partselect' 'mult_V_2011' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1606 [1/1] (0.00ns)   --->   "%sext_ln17_1586 = sext i14 %mult_V_2011" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1606 'sext' 'sext_ln17_1586' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1607 [1/1] (0.00ns)   --->   "%mult_V_2012 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_160, i32 4, i32 15"   --->   Operation 1607 'partselect' 'mult_V_2012' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1608 [1/1] (0.00ns)   --->   "%sext_ln17_1587 = sext i12 %mult_V_2012" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1608 'sext' 'sext_ln17_1587' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1609 [1/1] (0.00ns)   --->   "%shl_ln1273_535 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_160, i1 0"   --->   Operation 1609 'bitconcatenate' 'shl_ln1273_535' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1610 [1/1] (0.00ns)   --->   "%sext_ln1273_927 = sext i17 %shl_ln1273_535"   --->   Operation 1610 'sext' 'sext_ln1273_927' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1611 [1/1] (0.79ns)   --->   "%r_V_2986 = sub i18 0, i18 %sext_ln1273_927"   --->   Operation 1611 'sub' 'r_V_2986' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1612 [1/1] (0.00ns)   --->   "%mult_V_2013 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_2986, i32 5, i32 17"   --->   Operation 1612 'partselect' 'mult_V_2013' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1613 [1/1] (0.00ns)   --->   "%sext_ln17_1588 = sext i13 %mult_V_2013" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1613 'sext' 'sext_ln17_1588' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1614 [1/1] (0.00ns)   --->   "%shl_ln1273_536 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_160, i3 0"   --->   Operation 1614 'bitconcatenate' 'shl_ln1273_536' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1615 [1/1] (0.00ns)   --->   "%sext_ln1273_928 = sext i19 %shl_ln1273_536"   --->   Operation 1615 'sext' 'sext_ln1273_928' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1616 [1/1] (0.80ns)   --->   "%r_V_2987 = add i20 %sext_ln1273_928, i20 %sext_ln1273_923"   --->   Operation 1616 'add' 'r_V_2987' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1617 [1/1] (0.00ns)   --->   "%mult_V_2014 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2987, i32 5, i32 19"   --->   Operation 1617 'partselect' 'mult_V_2014' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1618 [1/1] (0.00ns)   --->   "%sext_ln818_660 = sext i15 %mult_V_2014"   --->   Operation 1618 'sext' 'sext_ln818_660' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1619 [1/1] (0.79ns)   --->   "%r_V_2988 = sub i19 %sext_ln1273_926, i19 %sext_ln1273_925"   --->   Operation 1619 'sub' 'r_V_2988' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1620 [1/1] (0.00ns)   --->   "%mult_V_2015 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2988, i32 5, i32 18"   --->   Operation 1620 'partselect' 'mult_V_2015' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1621 [1/1] (0.00ns)   --->   "%sext_ln818_661 = sext i14 %mult_V_2015"   --->   Operation 1621 'sext' 'sext_ln818_661' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1622 [1/1] (0.78ns)   --->   "%r_V_2989 = sub i17 0, i17 %sext_ln1273_924"   --->   Operation 1622 'sub' 'r_V_2989' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1623 [1/1] (0.00ns)   --->   "%mult_V_2016 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_2989, i32 5, i32 16"   --->   Operation 1623 'partselect' 'mult_V_2016' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1624 [1/1] (0.00ns)   --->   "%sext_ln17_1589 = sext i12 %mult_V_2016" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1624 'sext' 'sext_ln17_1589' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1625 [1/1] (0.00ns)   --->   "%mult_V_2017 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_160, i32 3, i32 15"   --->   Operation 1625 'partselect' 'mult_V_2017' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1626 [1/1] (0.00ns)   --->   "%sext_ln17_1590 = sext i13 %mult_V_2017" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1626 'sext' 'sext_ln17_1590' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1627 [1/1] (0.79ns)   --->   "%r_V_2990 = sub i19 0, i19 %sext_ln1273_926"   --->   Operation 1627 'sub' 'r_V_2990' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1628 [1/1] (0.00ns)   --->   "%mult_V_2018 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2990, i32 5, i32 18"   --->   Operation 1628 'partselect' 'mult_V_2018' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1629 [1/1] (0.00ns)   --->   "%sext_ln17_1591 = sext i14 %mult_V_2018" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1629 'sext' 'sext_ln17_1591' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1630 [1/1] (0.00ns)   --->   "%a_V_161 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_57"   --->   Operation 1630 'load' 'a_V_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1631 [1/1] (0.00ns)   --->   "%sext_ln1273_929 = sext i16 %a_V_161"   --->   Operation 1631 'sext' 'sext_ln1273_929' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1632 [1/1] (0.00ns)   --->   "%sext_ln1273_930 = sext i16 %a_V_161"   --->   Operation 1632 'sext' 'sext_ln1273_930' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1633 [1/1] (0.00ns)   --->   "%shl_ln1273_537 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_161, i3 0"   --->   Operation 1633 'bitconcatenate' 'shl_ln1273_537' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1634 [1/1] (0.00ns)   --->   "%sext_ln1273_931 = sext i19 %shl_ln1273_537"   --->   Operation 1634 'sext' 'sext_ln1273_931' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1635 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1467 = sub i20 0, i20 %sext_ln1273_931"   --->   Operation 1635 'sub' 'sub_ln1273_1467' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1636 [1/1] (0.00ns)   --->   "%shl_ln1273_538 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_161, i1 0"   --->   Operation 1636 'bitconcatenate' 'shl_ln1273_538' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1637 [1/1] (0.00ns)   --->   "%sext_ln1273_932 = sext i17 %shl_ln1273_538"   --->   Operation 1637 'sext' 'sext_ln1273_932' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1638 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_2991 = sub i20 %sub_ln1273_1467, i20 %sext_ln1273_932"   --->   Operation 1638 'sub' 'r_V_2991' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1639 [1/1] (0.00ns)   --->   "%mult_V_2019 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2991, i32 5, i32 19"   --->   Operation 1639 'partselect' 'mult_V_2019' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1640 [1/1] (0.00ns)   --->   "%sext_ln818_662 = sext i15 %mult_V_2019"   --->   Operation 1640 'sext' 'sext_ln818_662' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1641 [1/1] (0.80ns)   --->   "%r_V_2992 = sub i20 %sext_ln1273_929, i20 %sext_ln1273_931"   --->   Operation 1641 'sub' 'r_V_2992' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1642 [1/1] (0.00ns)   --->   "%mult_V_2020 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2992, i32 5, i32 19"   --->   Operation 1642 'partselect' 'mult_V_2020' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1643 [1/1] (0.00ns)   --->   "%sext_ln818_663 = sext i15 %mult_V_2020"   --->   Operation 1643 'sext' 'sext_ln818_663' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1644 [1/1] (0.00ns)   --->   "%shl_ln1273_539 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_161, i2 0"   --->   Operation 1644 'bitconcatenate' 'shl_ln1273_539' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1645 [1/1] (0.00ns)   --->   "%sext_ln1273_933 = sext i18 %shl_ln1273_539"   --->   Operation 1645 'sext' 'sext_ln1273_933' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1646 [1/1] (0.79ns)   --->   "%r_V_2993 = sub i19 0, i19 %sext_ln1273_933"   --->   Operation 1646 'sub' 'r_V_2993' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1647 [1/1] (0.00ns)   --->   "%mult_V_2021 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2993, i32 5, i32 18"   --->   Operation 1647 'partselect' 'mult_V_2021' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1648 [1/1] (0.00ns)   --->   "%sext_ln17_1592 = sext i14 %mult_V_2021" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1648 'sext' 'sext_ln17_1592' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1649 [1/1] (0.79ns)   --->   "%r_V_2994 = add i19 %sext_ln1273_933, i19 %sext_ln1273_930"   --->   Operation 1649 'add' 'r_V_2994' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1650 [1/1] (0.00ns)   --->   "%mult_V_2022 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2994, i32 5, i32 18"   --->   Operation 1650 'partselect' 'mult_V_2022' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1651 [1/1] (0.00ns)   --->   "%sext_ln17_1593 = sext i14 %mult_V_2022" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1651 'sext' 'sext_ln17_1593' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1652 [1/1] (0.80ns)   --->   "%r_V_2995 = sub i20 %sext_ln1273_931, i20 %sext_ln1273_932"   --->   Operation 1652 'sub' 'r_V_2995' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1653 [1/1] (0.00ns)   --->   "%mult_V_2023 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2995, i32 5, i32 19"   --->   Operation 1653 'partselect' 'mult_V_2023' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1654 [1/1] (0.00ns)   --->   "%sext_ln818_664 = sext i15 %mult_V_2023"   --->   Operation 1654 'sext' 'sext_ln818_664' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1655 [1/1] (0.80ns)   --->   "%r_V_2996 = sub i20 %sext_ln1273_931, i20 %sext_ln1273_929"   --->   Operation 1655 'sub' 'r_V_2996' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1656 [1/1] (0.00ns)   --->   "%mult_V_2024 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2996, i32 5, i32 19"   --->   Operation 1656 'partselect' 'mult_V_2024' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1657 [1/1] (0.00ns)   --->   "%sext_ln818_665 = sext i15 %mult_V_2024"   --->   Operation 1657 'sext' 'sext_ln818_665' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1658 [1/1] (0.80ns)   --->   "%r_V_2997 = sub i19 %r_V_2993, i19 %sext_ln1273_930"   --->   Operation 1658 'sub' 'r_V_2997' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1659 [1/1] (0.00ns)   --->   "%mult_V_2025 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2997, i32 5, i32 18"   --->   Operation 1659 'partselect' 'mult_V_2025' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1660 [1/1] (0.00ns)   --->   "%sext_ln17_1594 = sext i14 %mult_V_2025" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1660 'sext' 'sext_ln17_1594' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1661 [1/1] (0.00ns)   --->   "%a_V_162 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_56"   --->   Operation 1661 'load' 'a_V_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1662 [1/1] (0.00ns)   --->   "%sext_ln1273_934 = sext i16 %a_V_162"   --->   Operation 1662 'sext' 'sext_ln1273_934' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1663 [1/1] (0.00ns)   --->   "%sext_ln1273_935 = sext i16 %a_V_162"   --->   Operation 1663 'sext' 'sext_ln1273_935' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1664 [1/1] (0.00ns)   --->   "%sext_ln1273_936 = sext i16 %a_V_162"   --->   Operation 1664 'sext' 'sext_ln1273_936' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1665 [1/1] (0.00ns)   --->   "%shl_ln1273_540 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_162, i3 0"   --->   Operation 1665 'bitconcatenate' 'shl_ln1273_540' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1666 [1/1] (0.00ns)   --->   "%sext_ln1273_937 = sext i19 %shl_ln1273_540"   --->   Operation 1666 'sext' 'sext_ln1273_937' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1667 [1/1] (0.80ns)   --->   "%r_V_2998 = sub i20 %sext_ln1273_935, i20 %sext_ln1273_937"   --->   Operation 1667 'sub' 'r_V_2998' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1668 [1/1] (0.00ns)   --->   "%mult_V_2026 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_2998, i32 5, i32 19"   --->   Operation 1668 'partselect' 'mult_V_2026' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1669 [1/1] (0.00ns)   --->   "%sext_ln818_666 = sext i15 %mult_V_2026"   --->   Operation 1669 'sext' 'sext_ln818_666' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1670 [1/1] (0.00ns)   --->   "%mult_V_2027 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_162, i32 3, i32 15"   --->   Operation 1670 'partselect' 'mult_V_2027' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1671 [1/1] (0.00ns)   --->   "%sext_ln17_1595 = sext i13 %mult_V_2027" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1671 'sext' 'sext_ln17_1595' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1672 [1/1] (0.00ns)   --->   "%sext_ln17_1596 = sext i13 %mult_V_2027" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1672 'sext' 'sext_ln17_1596' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1673 [1/1] (0.00ns)   --->   "%shl_ln1273_541 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_162, i2 0"   --->   Operation 1673 'bitconcatenate' 'shl_ln1273_541' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1674 [1/1] (0.00ns)   --->   "%sext_ln1273_938 = sext i18 %shl_ln1273_541"   --->   Operation 1674 'sext' 'sext_ln1273_938' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1675 [1/1] (0.79ns)   --->   "%r_V_2999 = sub i19 %sext_ln1273_936, i19 %sext_ln1273_938"   --->   Operation 1675 'sub' 'r_V_2999' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1676 [1/1] (0.00ns)   --->   "%mult_V_2028 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_2999, i32 5, i32 18"   --->   Operation 1676 'partselect' 'mult_V_2028' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1677 [1/1] (0.00ns)   --->   "%sext_ln17_1597 = sext i14 %mult_V_2028" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1677 'sext' 'sext_ln17_1597' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1678 [1/1] (0.79ns)   --->   "%r_V_3000 = sub i19 %sext_ln1273_938, i19 %sext_ln1273_936"   --->   Operation 1678 'sub' 'r_V_3000' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1679 [1/1] (0.00ns)   --->   "%mult_V_2029 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3000, i32 5, i32 18"   --->   Operation 1679 'partselect' 'mult_V_2029' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1680 [1/1] (0.00ns)   --->   "%sext_ln17_1598 = sext i14 %mult_V_2029" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1680 'sext' 'sext_ln17_1598' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1681 [1/1] (0.00ns)   --->   "%shl_ln1273_542 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_162, i1 0"   --->   Operation 1681 'bitconcatenate' 'shl_ln1273_542' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1682 [1/1] (0.00ns)   --->   "%sext_ln1273_939 = sext i17 %shl_ln1273_542"   --->   Operation 1682 'sext' 'sext_ln1273_939' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1683 [1/1] (0.79ns)   --->   "%r_V_3001 = sub i18 0, i18 %sext_ln1273_939"   --->   Operation 1683 'sub' 'r_V_3001' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1684 [1/1] (0.00ns)   --->   "%mult_V_2030 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_3001, i32 5, i32 17"   --->   Operation 1684 'partselect' 'mult_V_2030' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1685 [1/1] (0.00ns)   --->   "%sext_ln17_1599 = sext i13 %mult_V_2030" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1685 'sext' 'sext_ln17_1599' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1686 [1/1] (0.80ns)   --->   "%r_V_3002 = sub i20 %sext_ln1273_937, i20 %sext_ln1273_935"   --->   Operation 1686 'sub' 'r_V_3002' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1687 [1/1] (0.00ns)   --->   "%mult_V_2031 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3002, i32 5, i32 19"   --->   Operation 1687 'partselect' 'mult_V_2031' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1688 [1/1] (0.00ns)   --->   "%sext_ln818_667 = sext i15 %mult_V_2031"   --->   Operation 1688 'sext' 'sext_ln818_667' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1689 [1/1] (0.78ns)   --->   "%r_V_3003 = sub i17 0, i17 %sext_ln1273_934"   --->   Operation 1689 'sub' 'r_V_3003' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1690 [1/1] (0.00ns)   --->   "%mult_V_2032 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_3003, i32 5, i32 16"   --->   Operation 1690 'partselect' 'mult_V_2032' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1691 [1/1] (0.00ns)   --->   "%sext_ln17_1600 = sext i12 %mult_V_2032" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1691 'sext' 'sext_ln17_1600' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1692 [1/1] (0.79ns)   --->   "%r_V_3004 = add i19 %sext_ln1273_938, i19 %sext_ln1273_936"   --->   Operation 1692 'add' 'r_V_3004' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1693 [1/1] (0.00ns)   --->   "%mult_V_2033 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3004, i32 5, i32 18"   --->   Operation 1693 'partselect' 'mult_V_2033' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1694 [1/1] (0.00ns)   --->   "%sext_ln17_1601 = sext i14 %mult_V_2033" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1694 'sext' 'sext_ln17_1601' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1695 [1/1] (0.00ns)   --->   "%a_V_163 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_55"   --->   Operation 1695 'load' 'a_V_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1696 [1/1] (0.00ns)   --->   "%sext_ln1273_940 = sext i16 %a_V_163"   --->   Operation 1696 'sext' 'sext_ln1273_940' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1697 [1/1] (0.00ns)   --->   "%sext_ln1273_941 = sext i16 %a_V_163"   --->   Operation 1697 'sext' 'sext_ln1273_941' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1698 [1/1] (0.00ns)   --->   "%shl_ln1273_543 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_163, i2 0"   --->   Operation 1698 'bitconcatenate' 'shl_ln1273_543' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1699 [1/1] (0.00ns)   --->   "%sext_ln1273_942 = sext i18 %shl_ln1273_543"   --->   Operation 1699 'sext' 'sext_ln1273_942' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1700 [1/1] (0.79ns)   --->   "%r_V_3005 = sub i19 %sext_ln1273_941, i19 %sext_ln1273_942"   --->   Operation 1700 'sub' 'r_V_3005' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1701 [1/1] (0.00ns)   --->   "%mult_V_2034 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3005, i32 5, i32 18"   --->   Operation 1701 'partselect' 'mult_V_2034' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1702 [1/1] (0.00ns)   --->   "%sext_ln17_1602 = sext i14 %mult_V_2034" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1702 'sext' 'sext_ln17_1602' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1703 [1/1] (0.79ns)   --->   "%r_V_3006 = sub i19 %sext_ln1273_942, i19 %sext_ln1273_941"   --->   Operation 1703 'sub' 'r_V_3006' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1704 [1/1] (0.00ns)   --->   "%mult_V_2035 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3006, i32 5, i32 18"   --->   Operation 1704 'partselect' 'mult_V_2035' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1705 [1/1] (0.00ns)   --->   "%sext_ln17_1603 = sext i14 %mult_V_2035" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1705 'sext' 'sext_ln17_1603' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1706 [1/1] (0.79ns)   --->   "%r_V_3007 = sub i19 0, i19 %sext_ln1273_942"   --->   Operation 1706 'sub' 'r_V_3007' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1707 [1/1] (0.00ns)   --->   "%mult_V_2036 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3007, i32 5, i32 18"   --->   Operation 1707 'partselect' 'mult_V_2036' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1708 [1/1] (0.00ns)   --->   "%sext_ln17_1604 = sext i14 %mult_V_2036" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1708 'sext' 'sext_ln17_1604' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1709 [1/1] (0.00ns)   --->   "%mult_V_2037 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_163, i32 3, i32 15"   --->   Operation 1709 'partselect' 'mult_V_2037' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1710 [1/1] (0.00ns)   --->   "%sext_ln17_1605 = sext i13 %mult_V_2037" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1710 'sext' 'sext_ln17_1605' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1711 [1/1] (0.00ns)   --->   "%shl_ln1273_544 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_163, i3 0"   --->   Operation 1711 'bitconcatenate' 'shl_ln1273_544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1712 [1/1] (0.00ns)   --->   "%sext_ln1273_943 = sext i19 %shl_ln1273_544"   --->   Operation 1712 'sext' 'sext_ln1273_943' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1713 [1/1] (0.80ns)   --->   "%r_V_3008 = sub i20 0, i20 %sext_ln1273_943"   --->   Operation 1713 'sub' 'r_V_3008' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1714 [1/1] (0.00ns)   --->   "%mult_V_2038 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3008, i32 5, i32 19"   --->   Operation 1714 'partselect' 'mult_V_2038' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1715 [1/1] (0.00ns)   --->   "%sext_ln818_668 = sext i15 %mult_V_2038"   --->   Operation 1715 'sext' 'sext_ln818_668' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1716 [1/1] (0.80ns)   --->   "%r_V_3009 = add i20 %sext_ln1273_943, i20 %sext_ln1273_940"   --->   Operation 1716 'add' 'r_V_3009' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1717 [1/1] (0.00ns)   --->   "%mult_V_2039 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3009, i32 5, i32 19"   --->   Operation 1717 'partselect' 'mult_V_2039' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1718 [1/1] (0.00ns)   --->   "%sext_ln818_669 = sext i15 %mult_V_2039"   --->   Operation 1718 'sext' 'sext_ln818_669' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1719 [1/1] (0.80ns)   --->   "%r_V_3010 = sub i19 %r_V_3007, i19 %sext_ln1273_941"   --->   Operation 1719 'sub' 'r_V_3010' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1720 [1/1] (0.00ns)   --->   "%mult_V_2040 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3010, i32 5, i32 18"   --->   Operation 1720 'partselect' 'mult_V_2040' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1721 [1/1] (0.00ns)   --->   "%sext_ln17_1606 = sext i14 %mult_V_2040" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1721 'sext' 'sext_ln17_1606' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1722 [1/1] (0.00ns)   --->   "%a_V_164 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_54"   --->   Operation 1722 'load' 'a_V_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1723 [1/1] (0.00ns)   --->   "%sext_ln1273_944 = sext i16 %a_V_164"   --->   Operation 1723 'sext' 'sext_ln1273_944' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1724 [1/1] (0.00ns)   --->   "%sext_ln1273_945 = sext i16 %a_V_164"   --->   Operation 1724 'sext' 'sext_ln1273_945' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1725 [1/1] (0.00ns)   --->   "%shl_ln1273_545 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_164, i2 0"   --->   Operation 1725 'bitconcatenate' 'shl_ln1273_545' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1726 [1/1] (0.00ns)   --->   "%sext_ln1273_946 = sext i18 %shl_ln1273_545"   --->   Operation 1726 'sext' 'sext_ln1273_946' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1727 [1/1] (0.79ns)   --->   "%r_V_3011 = sub i19 %sext_ln1273_945, i19 %sext_ln1273_946"   --->   Operation 1727 'sub' 'r_V_3011' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1728 [1/1] (0.00ns)   --->   "%mult_V_2041 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3011, i32 5, i32 18"   --->   Operation 1728 'partselect' 'mult_V_2041' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1729 [1/1] (0.00ns)   --->   "%sext_ln17_1607 = sext i14 %mult_V_2041" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1729 'sext' 'sext_ln17_1607' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1730 [1/1] (1.94ns)   --->   "%r_V_3012 = mul i21 %sext_ln1273_944, i21 2097141"   --->   Operation 1730 'mul' 'r_V_3012' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1731 [1/1] (0.00ns)   --->   "%mult_V_2042 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3012, i32 5, i32 20"   --->   Operation 1731 'partselect' 'mult_V_2042' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1732 [1/1] (0.00ns)   --->   "%a_V_165 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_53"   --->   Operation 1732 'load' 'a_V_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1733 [1/1] (0.00ns)   --->   "%sext_ln1270_103 = sext i16 %a_V_165"   --->   Operation 1733 'sext' 'sext_ln1270_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1734 [1/1] (0.00ns)   --->   "%sext_ln1273_947 = sext i16 %a_V_165"   --->   Operation 1734 'sext' 'sext_ln1273_947' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1735 [1/1] (0.00ns)   --->   "%sext_ln1273_948 = sext i16 %a_V_165"   --->   Operation 1735 'sext' 'sext_ln1273_948' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1736 [1/1] (0.00ns)   --->   "%shl_ln1273_546 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_165, i3 0"   --->   Operation 1736 'bitconcatenate' 'shl_ln1273_546' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1737 [1/1] (0.00ns)   --->   "%sext_ln1273_949 = sext i19 %shl_ln1273_546"   --->   Operation 1737 'sext' 'sext_ln1273_949' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1738 [1/1] (0.00ns)   --->   "%shl_ln1273_547 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_165, i1 0"   --->   Operation 1738 'bitconcatenate' 'shl_ln1273_547' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1739 [1/1] (0.00ns)   --->   "%sext_ln1273_950 = sext i17 %shl_ln1273_547"   --->   Operation 1739 'sext' 'sext_ln1273_950' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1740 [1/1] (0.80ns)   --->   "%r_V_3013 = sub i20 %sext_ln1273_949, i20 %sext_ln1273_950"   --->   Operation 1740 'sub' 'r_V_3013' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1741 [1/1] (0.00ns)   --->   "%mult_V_2043 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3013, i32 5, i32 19"   --->   Operation 1741 'partselect' 'mult_V_2043' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1742 [1/1] (0.00ns)   --->   "%sext_ln818_670 = sext i15 %mult_V_2043"   --->   Operation 1742 'sext' 'sext_ln818_670' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1743 [1/1] (0.80ns)   --->   "%r_V_3014 = sub i20 0, i20 %sext_ln1273_949"   --->   Operation 1743 'sub' 'r_V_3014' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1744 [1/1] (0.00ns)   --->   "%mult_V_2044 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3014, i32 5, i32 19"   --->   Operation 1744 'partselect' 'mult_V_2044' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1745 [1/1] (0.00ns)   --->   "%sext_ln818_671 = sext i15 %mult_V_2044"   --->   Operation 1745 'sext' 'sext_ln818_671' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1746 [1/1] (0.80ns)   --->   "%r_V_3015 = sub i20 %sext_ln1273_949, i20 %sext_ln1273_947"   --->   Operation 1746 'sub' 'r_V_3015' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1747 [1/1] (0.00ns)   --->   "%mult_V_2045 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3015, i32 5, i32 19"   --->   Operation 1747 'partselect' 'mult_V_2045' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1748 [1/1] (0.00ns)   --->   "%sext_ln818_672 = sext i15 %mult_V_2045"   --->   Operation 1748 'sext' 'sext_ln818_672' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1749 [1/1] (0.00ns)   --->   "%shl_ln1273_548 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_165, i2 0"   --->   Operation 1749 'bitconcatenate' 'shl_ln1273_548' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1750 [1/1] (0.00ns)   --->   "%sext_ln1273_951 = sext i18 %shl_ln1273_548"   --->   Operation 1750 'sext' 'sext_ln1273_951' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1751 [1/1] (0.79ns)   --->   "%r_V_3016 = sub i19 %sext_ln1273_951, i19 %sext_ln1273_948"   --->   Operation 1751 'sub' 'r_V_3016' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1752 [1/1] (0.00ns)   --->   "%mult_V_2046 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3016, i32 5, i32 18"   --->   Operation 1752 'partselect' 'mult_V_2046' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1753 [1/1] (0.00ns)   --->   "%sext_ln17_1608 = sext i14 %mult_V_2046" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1753 'sext' 'sext_ln17_1608' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1754 [1/1] (1.94ns)   --->   "%mul_ln1270_10 = mul i21 %sext_ln1270_103, i21 2097131"   --->   Operation 1754 'mul' 'mul_ln1270_10' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1755 [1/1] (0.00ns)   --->   "%mult_V_2047 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_10, i32 5, i32 20"   --->   Operation 1755 'partselect' 'mult_V_2047' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1756 [1/1] (0.80ns)   --->   "%r_V_3017 = sub i20 %sext_ln1273_950, i20 %sext_ln1273_949"   --->   Operation 1756 'sub' 'r_V_3017' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1757 [1/1] (0.00ns)   --->   "%mult_V_2048 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3017, i32 5, i32 19"   --->   Operation 1757 'partselect' 'mult_V_2048' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1758 [1/1] (0.00ns)   --->   "%sext_ln818_673 = sext i15 %mult_V_2048"   --->   Operation 1758 'sext' 'sext_ln818_673' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1759 [1/1] (0.00ns)   --->   "%mult_V_2049 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_165, i32 3, i32 15"   --->   Operation 1759 'partselect' 'mult_V_2049' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1760 [1/1] (0.00ns)   --->   "%sext_ln17_1609 = sext i13 %mult_V_2049" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1760 'sext' 'sext_ln17_1609' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1761 [1/1] (0.00ns)   --->   "%a_V_166 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_52"   --->   Operation 1761 'load' 'a_V_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1762 [1/1] (0.00ns)   --->   "%sext_ln1273_952 = sext i16 %a_V_166"   --->   Operation 1762 'sext' 'sext_ln1273_952' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1763 [1/1] (0.00ns)   --->   "%sext_ln1273_953 = sext i16 %a_V_166"   --->   Operation 1763 'sext' 'sext_ln1273_953' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1764 [1/1] (0.00ns)   --->   "%shl_ln1273_549 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_166, i3 0"   --->   Operation 1764 'bitconcatenate' 'shl_ln1273_549' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1765 [1/1] (0.00ns)   --->   "%sext_ln1273_954 = sext i19 %shl_ln1273_549"   --->   Operation 1765 'sext' 'sext_ln1273_954' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1766 [1/1] (0.80ns)   --->   "%r_V_3018 = add i20 %sext_ln1273_954, i20 %sext_ln1273_952"   --->   Operation 1766 'add' 'r_V_3018' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1767 [1/1] (0.00ns)   --->   "%mult_V_2050 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3018, i32 5, i32 19"   --->   Operation 1767 'partselect' 'mult_V_2050' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1768 [1/1] (0.00ns)   --->   "%sext_ln818_674 = sext i15 %mult_V_2050"   --->   Operation 1768 'sext' 'sext_ln818_674' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1769 [1/1] (0.00ns)   --->   "%mult_V_2051 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_166, i32 3, i32 15"   --->   Operation 1769 'partselect' 'mult_V_2051' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1770 [1/1] (0.00ns)   --->   "%sext_ln17_1610 = sext i13 %mult_V_2051" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1770 'sext' 'sext_ln17_1610' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1771 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1491 = sub i20 0, i20 %sext_ln1273_954"   --->   Operation 1771 'sub' 'sub_ln1273_1491' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1772 [1/1] (0.00ns)   --->   "%shl_ln1273_550 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_166, i1 0"   --->   Operation 1772 'bitconcatenate' 'shl_ln1273_550' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1773 [1/1] (0.00ns)   --->   "%sext_ln1273_955 = sext i17 %shl_ln1273_550"   --->   Operation 1773 'sext' 'sext_ln1273_955' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1774 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_3019 = sub i20 %sub_ln1273_1491, i20 %sext_ln1273_955"   --->   Operation 1774 'sub' 'r_V_3019' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1775 [1/1] (0.00ns)   --->   "%mult_V_2052 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3019, i32 5, i32 19"   --->   Operation 1775 'partselect' 'mult_V_2052' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1776 [1/1] (0.00ns)   --->   "%sext_ln818_677 = sext i15 %mult_V_2052"   --->   Operation 1776 'sext' 'sext_ln818_677' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1777 [1/1] (0.00ns)   --->   "%shl_ln1273_551 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_166, i2 0"   --->   Operation 1777 'bitconcatenate' 'shl_ln1273_551' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1778 [1/1] (0.00ns)   --->   "%sext_ln1273_956 = sext i18 %shl_ln1273_551"   --->   Operation 1778 'sext' 'sext_ln1273_956' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1779 [1/1] (0.79ns)   --->   "%r_V_3020 = sub i19 %sext_ln1273_953, i19 %sext_ln1273_956"   --->   Operation 1779 'sub' 'r_V_3020' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1780 [1/1] (0.00ns)   --->   "%mult_V_2053 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3020, i32 5, i32 18"   --->   Operation 1780 'partselect' 'mult_V_2053' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1781 [1/1] (0.00ns)   --->   "%sext_ln17_1611 = sext i14 %mult_V_2053" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1781 'sext' 'sext_ln17_1611' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1782 [1/1] (0.00ns)   --->   "%a_V_167 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_51"   --->   Operation 1782 'load' 'a_V_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1783 [1/1] (0.00ns)   --->   "%sext_ln1273_957 = sext i16 %a_V_167"   --->   Operation 1783 'sext' 'sext_ln1273_957' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1784 [1/1] (0.00ns)   --->   "%sext_ln1273_958 = sext i16 %a_V_167"   --->   Operation 1784 'sext' 'sext_ln1273_958' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1785 [1/1] (0.00ns)   --->   "%shl_ln1273_552 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_167, i2 0"   --->   Operation 1785 'bitconcatenate' 'shl_ln1273_552' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1786 [1/1] (0.00ns)   --->   "%sext_ln1273_959 = sext i18 %shl_ln1273_552"   --->   Operation 1786 'sext' 'sext_ln1273_959' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1787 [1/1] (0.79ns)   --->   "%r_V_3021 = sub i19 %sext_ln1273_958, i19 %sext_ln1273_959"   --->   Operation 1787 'sub' 'r_V_3021' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1788 [1/1] (0.00ns)   --->   "%mult_V_2054 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3021, i32 5, i32 18"   --->   Operation 1788 'partselect' 'mult_V_2054' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1789 [1/1] (0.00ns)   --->   "%sext_ln17_1612 = sext i14 %mult_V_2054" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1789 'sext' 'sext_ln17_1612' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1790 [1/1] (0.00ns)   --->   "%shl_ln1273_553 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_167, i1 0"   --->   Operation 1790 'bitconcatenate' 'shl_ln1273_553' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1791 [1/1] (0.00ns)   --->   "%sext_ln1273_960 = sext i17 %shl_ln1273_553"   --->   Operation 1791 'sext' 'sext_ln1273_960' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1792 [1/1] (0.79ns)   --->   "%r_V_3022 = sub i18 0, i18 %sext_ln1273_960"   --->   Operation 1792 'sub' 'r_V_3022' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1793 [1/1] (0.00ns)   --->   "%mult_V_2055 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_3022, i32 5, i32 17"   --->   Operation 1793 'partselect' 'mult_V_2055' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1794 [1/1] (0.00ns)   --->   "%sext_ln17_1613 = sext i13 %mult_V_2055" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1794 'sext' 'sext_ln17_1613' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1795 [1/1] (0.00ns)   --->   "%shl_ln1273_554 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_167, i3 0"   --->   Operation 1795 'bitconcatenate' 'shl_ln1273_554' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1796 [1/1] (0.00ns)   --->   "%sext_ln1273_961 = sext i19 %shl_ln1273_554"   --->   Operation 1796 'sext' 'sext_ln1273_961' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1797 [1/1] (0.80ns)   --->   "%r_V_3023 = add i20 %sext_ln1273_961, i20 %sext_ln1273_957"   --->   Operation 1797 'add' 'r_V_3023' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1798 [1/1] (0.00ns)   --->   "%mult_V_2056 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3023, i32 5, i32 19"   --->   Operation 1798 'partselect' 'mult_V_2056' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1799 [1/1] (0.00ns)   --->   "%sext_ln818_678 = sext i15 %mult_V_2056"   --->   Operation 1799 'sext' 'sext_ln818_678' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1800 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1496 = sub i19 0, i19 %sext_ln1273_959"   --->   Operation 1800 'sub' 'sub_ln1273_1496' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1801 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_3024 = sub i19 %sub_ln1273_1496, i19 %sext_ln1273_958"   --->   Operation 1801 'sub' 'r_V_3024' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1802 [1/1] (0.00ns)   --->   "%mult_V_2057 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3024, i32 5, i32 18"   --->   Operation 1802 'partselect' 'mult_V_2057' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1803 [1/1] (0.00ns)   --->   "%sext_ln17_1614 = sext i14 %mult_V_2057" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1803 'sext' 'sext_ln17_1614' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1804 [1/1] (0.00ns)   --->   "%a_V_168 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_50"   --->   Operation 1804 'load' 'a_V_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1805 [1/1] (0.00ns)   --->   "%sext_ln1273_962 = sext i16 %a_V_168"   --->   Operation 1805 'sext' 'sext_ln1273_962' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1806 [1/1] (0.00ns)   --->   "%sext_ln1273_963 = sext i16 %a_V_168"   --->   Operation 1806 'sext' 'sext_ln1273_963' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1807 [1/1] (0.00ns)   --->   "%shl_ln1273_555 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_168, i3 0"   --->   Operation 1807 'bitconcatenate' 'shl_ln1273_555' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1808 [1/1] (0.00ns)   --->   "%sext_ln1273_964 = sext i19 %shl_ln1273_555"   --->   Operation 1808 'sext' 'sext_ln1273_964' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1809 [1/1] (0.80ns)   --->   "%r_V_3025 = sub i20 %sext_ln1273_962, i20 %sext_ln1273_964"   --->   Operation 1809 'sub' 'r_V_3025' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1810 [1/1] (0.00ns)   --->   "%mult_V_2058 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3025, i32 5, i32 19"   --->   Operation 1810 'partselect' 'mult_V_2058' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1811 [1/1] (0.00ns)   --->   "%sext_ln818_682 = sext i15 %mult_V_2058"   --->   Operation 1811 'sext' 'sext_ln818_682' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1812 [1/1] (0.00ns)   --->   "%mult_V_2059 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_168, i32 3, i32 15"   --->   Operation 1812 'partselect' 'mult_V_2059' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1813 [1/1] (0.00ns)   --->   "%sext_ln17_1615 = sext i13 %mult_V_2059" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1813 'sext' 'sext_ln17_1615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1814 [1/1] (0.00ns)   --->   "%shl_ln1273_556 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_168, i2 0"   --->   Operation 1814 'bitconcatenate' 'shl_ln1273_556' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1815 [1/1] (0.00ns)   --->   "%sext_ln1273_965 = sext i18 %shl_ln1273_556"   --->   Operation 1815 'sext' 'sext_ln1273_965' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1816 [1/1] (0.79ns)   --->   "%r_V_3026 = sub i19 %sext_ln1273_963, i19 %sext_ln1273_965"   --->   Operation 1816 'sub' 'r_V_3026' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1817 [1/1] (0.00ns)   --->   "%mult_V_2060 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3026, i32 5, i32 18"   --->   Operation 1817 'partselect' 'mult_V_2060' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1818 [1/1] (0.00ns)   --->   "%sext_ln17_1616 = sext i14 %mult_V_2060" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1818 'sext' 'sext_ln17_1616' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1819 [1/1] (0.00ns)   --->   "%shl_ln1273_557 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_168, i1 0"   --->   Operation 1819 'bitconcatenate' 'shl_ln1273_557' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1820 [1/1] (0.00ns)   --->   "%sext_ln1273_966 = sext i17 %shl_ln1273_557"   --->   Operation 1820 'sext' 'sext_ln1273_966' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1821 [1/1] (0.80ns)   --->   "%r_V_3027 = sub i20 %sext_ln1273_966, i20 %sext_ln1273_964"   --->   Operation 1821 'sub' 'r_V_3027' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1822 [1/1] (0.00ns)   --->   "%mult_V_2061 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3027, i32 5, i32 19"   --->   Operation 1822 'partselect' 'mult_V_2061' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1823 [1/1] (0.00ns)   --->   "%sext_ln818_683 = sext i15 %mult_V_2061"   --->   Operation 1823 'sext' 'sext_ln818_683' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1824 [1/1] (0.79ns)   --->   "%r_V_3030 = sub i19 0, i19 %sext_ln1273_965"   --->   Operation 1824 'sub' 'r_V_3030' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1825 [1/1] (0.80ns)   --->   "%r_V_3028 = sub i19 %r_V_3030, i19 %sext_ln1273_963"   --->   Operation 1825 'sub' 'r_V_3028' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1826 [1/1] (0.00ns)   --->   "%mult_V_2062 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3028, i32 5, i32 18"   --->   Operation 1826 'partselect' 'mult_V_2062' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1827 [1/1] (0.00ns)   --->   "%sext_ln818_684 = sext i14 %mult_V_2062"   --->   Operation 1827 'sext' 'sext_ln818_684' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1828 [1/1] (0.00ns)   --->   "%sext_ln17_1617 = sext i14 %mult_V_2062" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1828 'sext' 'sext_ln17_1617' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1829 [1/1] (0.80ns)   --->   "%r_V_3029 = sub i20 %sext_ln1273_964, i20 %sext_ln1273_962"   --->   Operation 1829 'sub' 'r_V_3029' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1830 [1/1] (0.00ns)   --->   "%mult_V_2063 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3029, i32 5, i32 19"   --->   Operation 1830 'partselect' 'mult_V_2063' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1831 [1/1] (0.00ns)   --->   "%sext_ln818_687 = sext i15 %mult_V_2063"   --->   Operation 1831 'sext' 'sext_ln818_687' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1832 [1/1] (0.00ns)   --->   "%mult_V_2064 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3030, i32 5, i32 18"   --->   Operation 1832 'partselect' 'mult_V_2064' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1833 [1/1] (0.00ns)   --->   "%sext_ln17_1618 = sext i14 %mult_V_2064" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1833 'sext' 'sext_ln17_1618' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1834 [1/1] (0.00ns)   --->   "%a_V_169 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_49"   --->   Operation 1834 'load' 'a_V_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1835 [1/1] (0.00ns)   --->   "%sext_ln818_620 = sext i16 %a_V_169"   --->   Operation 1835 'sext' 'sext_ln818_620' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1836 [1/1] (0.00ns)   --->   "%sext_ln818_621 = sext i16 %a_V_169"   --->   Operation 1836 'sext' 'sext_ln818_621' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1837 [1/1] (0.00ns)   --->   "%mult_V_2065 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_169, i32 3, i32 15"   --->   Operation 1837 'partselect' 'mult_V_2065' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1838 [1/1] (0.00ns)   --->   "%sext_ln17_1619 = sext i13 %mult_V_2065" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1838 'sext' 'sext_ln17_1619' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1839 [1/1] (0.00ns)   --->   "%shl_ln1273_558 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_169, i2 0"   --->   Operation 1839 'bitconcatenate' 'shl_ln1273_558' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1840 [1/1] (0.00ns)   --->   "%sext_ln1273_967 = sext i18 %shl_ln1273_558"   --->   Operation 1840 'sext' 'sext_ln1273_967' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1841 [1/1] (0.79ns)   --->   "%r_V_3031 = sub i19 %sext_ln818_621, i19 %sext_ln1273_967"   --->   Operation 1841 'sub' 'r_V_3031' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1842 [1/1] (0.00ns)   --->   "%mult_V_2066 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3031, i32 5, i32 18"   --->   Operation 1842 'partselect' 'mult_V_2066' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1843 [1/1] (0.00ns)   --->   "%sext_ln17_1620 = sext i14 %mult_V_2066" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1843 'sext' 'sext_ln17_1620' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1844 [1/1] (0.79ns)   --->   "%r_V_3032 = add i19 %sext_ln1273_967, i19 %sext_ln818_621"   --->   Operation 1844 'add' 'r_V_3032' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1845 [1/1] (0.00ns)   --->   "%mult_V_2067 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3032, i32 5, i32 18"   --->   Operation 1845 'partselect' 'mult_V_2067' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1846 [1/1] (0.00ns)   --->   "%sext_ln17_1621 = sext i14 %mult_V_2067" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1846 'sext' 'sext_ln17_1621' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1847 [1/1] (0.00ns)   --->   "%shl_ln1273_559 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_169, i3 0"   --->   Operation 1847 'bitconcatenate' 'shl_ln1273_559' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1848 [1/1] (0.00ns)   --->   "%sext_ln1273_968 = sext i19 %shl_ln1273_559"   --->   Operation 1848 'sext' 'sext_ln1273_968' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1849 [1/1] (0.80ns)   --->   "%r_V_3033 = sub i20 %sext_ln818_620, i20 %sext_ln1273_968"   --->   Operation 1849 'sub' 'r_V_3033' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1850 [1/1] (0.00ns)   --->   "%mult_V_2068 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3033, i32 5, i32 19"   --->   Operation 1850 'partselect' 'mult_V_2068' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1851 [1/1] (0.00ns)   --->   "%sext_ln818_688 = sext i15 %mult_V_2068"   --->   Operation 1851 'sext' 'sext_ln818_688' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1852 [1/1] (0.00ns)   --->   "%a_V_170 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_48"   --->   Operation 1852 'load' 'a_V_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1853 [1/1] (0.00ns)   --->   "%sext_ln1273_969 = sext i16 %a_V_170"   --->   Operation 1853 'sext' 'sext_ln1273_969' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1854 [1/1] (0.00ns)   --->   "%shl_ln1273_560 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_170, i2 0"   --->   Operation 1854 'bitconcatenate' 'shl_ln1273_560' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1855 [1/1] (0.00ns)   --->   "%sext_ln1273_970 = sext i18 %shl_ln1273_560"   --->   Operation 1855 'sext' 'sext_ln1273_970' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1856 [1/1] (0.79ns)   --->   "%r_V_3034 = sub i19 %sext_ln1273_969, i19 %sext_ln1273_970"   --->   Operation 1856 'sub' 'r_V_3034' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1857 [1/1] (0.00ns)   --->   "%mult_V_2069 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3034, i32 5, i32 18"   --->   Operation 1857 'partselect' 'mult_V_2069' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1858 [1/1] (0.00ns)   --->   "%sext_ln17_1622 = sext i14 %mult_V_2069" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1858 'sext' 'sext_ln17_1622' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1859 [1/1] (0.79ns)   --->   "%r_V_3035 = sub i19 %sext_ln1273_970, i19 %sext_ln1273_969"   --->   Operation 1859 'sub' 'r_V_3035' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1860 [1/1] (0.00ns)   --->   "%mult_V_2070 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3035, i32 5, i32 18"   --->   Operation 1860 'partselect' 'mult_V_2070' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1861 [1/1] (0.00ns)   --->   "%sext_ln818_689 = sext i14 %mult_V_2070"   --->   Operation 1861 'sext' 'sext_ln818_689' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1862 [1/1] (0.00ns)   --->   "%sext_ln17_1623 = sext i14 %mult_V_2070" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1862 'sext' 'sext_ln17_1623' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1863 [1/1] (0.79ns)   --->   "%r_V_3036 = add i19 %sext_ln1273_970, i19 %sext_ln1273_969"   --->   Operation 1863 'add' 'r_V_3036' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1864 [1/1] (0.00ns)   --->   "%mult_V_2071 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3036, i32 5, i32 18"   --->   Operation 1864 'partselect' 'mult_V_2071' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1865 [1/1] (0.00ns)   --->   "%sext_ln17_1624 = sext i14 %mult_V_2071" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1865 'sext' 'sext_ln17_1624' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1866 [1/1] (0.79ns)   --->   "%r_V_3037 = sub i19 0, i19 %sext_ln1273_970"   --->   Operation 1866 'sub' 'r_V_3037' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1867 [1/1] (0.00ns)   --->   "%mult_V_2072 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3037, i32 5, i32 18"   --->   Operation 1867 'partselect' 'mult_V_2072' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1868 [1/1] (0.00ns)   --->   "%sext_ln17_1625 = sext i14 %mult_V_2072" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1868 'sext' 'sext_ln17_1625' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1869 [1/1] (0.00ns)   --->   "%a_V_171 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_47"   --->   Operation 1869 'load' 'a_V_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1870 [1/1] (0.00ns)   --->   "%sext_ln1273_971 = sext i16 %a_V_171"   --->   Operation 1870 'sext' 'sext_ln1273_971' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1871 [1/1] (0.00ns)   --->   "%sext_ln1273_972 = sext i16 %a_V_171"   --->   Operation 1871 'sext' 'sext_ln1273_972' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1872 [1/1] (0.00ns)   --->   "%shl_ln1273_561 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_171, i2 0"   --->   Operation 1872 'bitconcatenate' 'shl_ln1273_561' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1873 [1/1] (0.00ns)   --->   "%sext_ln1273_973 = sext i18 %shl_ln1273_561"   --->   Operation 1873 'sext' 'sext_ln1273_973' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1874 [1/1] (0.79ns)   --->   "%r_V_3038 = sub i19 %sext_ln1273_972, i19 %sext_ln1273_973"   --->   Operation 1874 'sub' 'r_V_3038' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1875 [1/1] (0.00ns)   --->   "%mult_V_2073 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3038, i32 5, i32 18"   --->   Operation 1875 'partselect' 'mult_V_2073' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1876 [1/1] (0.00ns)   --->   "%sext_ln17_1626 = sext i14 %mult_V_2073" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1876 'sext' 'sext_ln17_1626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1877 [1/1] (0.00ns)   --->   "%shl_ln1273_562 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_171, i3 0"   --->   Operation 1877 'bitconcatenate' 'shl_ln1273_562' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1878 [1/1] (0.00ns)   --->   "%sext_ln1273_974 = sext i19 %shl_ln1273_562"   --->   Operation 1878 'sext' 'sext_ln1273_974' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1879 [1/1] (0.80ns)   --->   "%r_V_3039 = sub i20 %sext_ln1273_971, i20 %sext_ln1273_974"   --->   Operation 1879 'sub' 'r_V_3039' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1880 [1/1] (0.00ns)   --->   "%mult_V_2074 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3039, i32 5, i32 19"   --->   Operation 1880 'partselect' 'mult_V_2074' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1881 [1/1] (0.00ns)   --->   "%sext_ln818_690 = sext i15 %mult_V_2074"   --->   Operation 1881 'sext' 'sext_ln818_690' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1882 [1/1] (0.79ns)   --->   "%r_V_3041 = sub i19 0, i19 %sext_ln1273_973"   --->   Operation 1882 'sub' 'r_V_3041' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1883 [1/1] (0.80ns)   --->   "%r_V_3040 = sub i19 %r_V_3041, i19 %sext_ln1273_972"   --->   Operation 1883 'sub' 'r_V_3040' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1884 [1/1] (0.00ns)   --->   "%mult_V_2075 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3040, i32 5, i32 18"   --->   Operation 1884 'partselect' 'mult_V_2075' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1885 [1/1] (0.00ns)   --->   "%sext_ln17_1627 = sext i14 %mult_V_2075" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1885 'sext' 'sext_ln17_1627' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1886 [1/1] (0.00ns)   --->   "%mult_V_2076 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3041, i32 5, i32 18"   --->   Operation 1886 'partselect' 'mult_V_2076' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1887 [1/1] (0.00ns)   --->   "%sext_ln17_1628 = sext i14 %mult_V_2076" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1887 'sext' 'sext_ln17_1628' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1888 [1/1] (0.79ns)   --->   "%r_V_3042 = sub i19 %sext_ln1273_973, i19 %sext_ln1273_972"   --->   Operation 1888 'sub' 'r_V_3042' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1889 [1/1] (0.00ns)   --->   "%mult_V_2077 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3042, i32 5, i32 18"   --->   Operation 1889 'partselect' 'mult_V_2077' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1890 [1/1] (0.00ns)   --->   "%sext_ln17_1629 = sext i14 %mult_V_2077" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1890 'sext' 'sext_ln17_1629' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1891 [1/1] (0.00ns)   --->   "%mult_V_2078 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_171, i32 4, i32 15"   --->   Operation 1891 'partselect' 'mult_V_2078' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1892 [1/1] (0.00ns)   --->   "%sext_ln17_1630 = sext i12 %mult_V_2078" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1892 'sext' 'sext_ln17_1630' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1893 [1/1] (0.80ns)   --->   "%r_V_3043 = sub i20 %sext_ln1273_974, i20 %sext_ln1273_971"   --->   Operation 1893 'sub' 'r_V_3043' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1894 [1/1] (0.00ns)   --->   "%mult_V_2079 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3043, i32 5, i32 19"   --->   Operation 1894 'partselect' 'mult_V_2079' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1895 [1/1] (0.00ns)   --->   "%sext_ln818_691 = sext i15 %mult_V_2079"   --->   Operation 1895 'sext' 'sext_ln818_691' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1896 [1/1] (0.00ns)   --->   "%a_V_172 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_46"   --->   Operation 1896 'load' 'a_V_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1897 [1/1] (0.00ns)   --->   "%sext_ln1273_975 = sext i16 %a_V_172"   --->   Operation 1897 'sext' 'sext_ln1273_975' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1898 [1/1] (0.00ns)   --->   "%sext_ln1273_976 = sext i16 %a_V_172"   --->   Operation 1898 'sext' 'sext_ln1273_976' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1899 [1/1] (0.00ns)   --->   "%shl_ln1273_563 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_172, i3 0"   --->   Operation 1899 'bitconcatenate' 'shl_ln1273_563' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1900 [1/1] (0.00ns)   --->   "%sext_ln1273_977 = sext i19 %shl_ln1273_563"   --->   Operation 1900 'sext' 'sext_ln1273_977' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1901 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1515 = sub i20 0, i20 %sext_ln1273_977"   --->   Operation 1901 'sub' 'sub_ln1273_1515' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1902 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_3044 = sub i20 %sub_ln1273_1515, i20 %sext_ln1273_975"   --->   Operation 1902 'sub' 'r_V_3044' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1903 [1/1] (0.00ns)   --->   "%mult_V_2080 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3044, i32 5, i32 19"   --->   Operation 1903 'partselect' 'mult_V_2080' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1904 [1/1] (0.00ns)   --->   "%sext_ln818_692 = sext i15 %mult_V_2080"   --->   Operation 1904 'sext' 'sext_ln818_692' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1905 [1/1] (0.00ns)   --->   "%shl_ln1273_564 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_172, i2 0"   --->   Operation 1905 'bitconcatenate' 'shl_ln1273_564' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1906 [1/1] (0.00ns)   --->   "%sext_ln1273_978 = sext i18 %shl_ln1273_564"   --->   Operation 1906 'sext' 'sext_ln1273_978' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1907 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1517 = sub i19 0, i19 %sext_ln1273_978"   --->   Operation 1907 'sub' 'sub_ln1273_1517' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1908 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_3045 = sub i19 %sub_ln1273_1517, i19 %sext_ln1273_976"   --->   Operation 1908 'sub' 'r_V_3045' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1909 [1/1] (0.00ns)   --->   "%mult_V_2081 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3045, i32 5, i32 18"   --->   Operation 1909 'partselect' 'mult_V_2081' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1910 [1/1] (0.00ns)   --->   "%sext_ln17_1631 = sext i14 %mult_V_2081" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1910 'sext' 'sext_ln17_1631' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1911 [1/1] (0.80ns)   --->   "%r_V_3046 = sub i20 %sext_ln1273_975, i20 %sext_ln1273_977"   --->   Operation 1911 'sub' 'r_V_3046' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1912 [1/1] (0.00ns)   --->   "%mult_V_2082 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3046, i32 5, i32 19"   --->   Operation 1912 'partselect' 'mult_V_2082' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1913 [1/1] (0.00ns)   --->   "%sext_ln818_693 = sext i15 %mult_V_2082"   --->   Operation 1913 'sext' 'sext_ln818_693' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1914 [1/1] (0.79ns)   --->   "%r_V_3047 = sub i19 %sext_ln1273_978, i19 %sext_ln1273_976"   --->   Operation 1914 'sub' 'r_V_3047' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1915 [1/1] (0.00ns)   --->   "%mult_V_2083 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3047, i32 5, i32 18"   --->   Operation 1915 'partselect' 'mult_V_2083' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1916 [1/1] (0.00ns)   --->   "%sext_ln17_1632 = sext i14 %mult_V_2083" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1916 'sext' 'sext_ln17_1632' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1917 [1/1] (0.80ns)   --->   "%r_V_3048 = add i20 %sext_ln1273_977, i20 %sext_ln1273_975"   --->   Operation 1917 'add' 'r_V_3048' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1918 [1/1] (0.00ns)   --->   "%mult_V_2084 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3048, i32 5, i32 19"   --->   Operation 1918 'partselect' 'mult_V_2084' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1919 [1/1] (0.00ns)   --->   "%sext_ln818_694 = sext i15 %mult_V_2084"   --->   Operation 1919 'sext' 'sext_ln818_694' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1920 [1/1] (0.79ns)   --->   "%r_V_3049 = sub i19 %sext_ln1273_976, i19 %sext_ln1273_978"   --->   Operation 1920 'sub' 'r_V_3049' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1921 [1/1] (0.00ns)   --->   "%mult_V_2085 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3049, i32 5, i32 18"   --->   Operation 1921 'partselect' 'mult_V_2085' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1922 [1/1] (0.00ns)   --->   "%sext_ln17_1633 = sext i14 %mult_V_2085" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1922 'sext' 'sext_ln17_1633' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1923 [1/1] (0.00ns)   --->   "%mult_V_2086 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_172, i32 3, i32 15"   --->   Operation 1923 'partselect' 'mult_V_2086' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1924 [1/1] (0.00ns)   --->   "%sext_ln17_1634 = sext i13 %mult_V_2086" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1924 'sext' 'sext_ln17_1634' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1925 [1/1] (0.00ns)   --->   "%shl_ln1273_565 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_172, i1 0"   --->   Operation 1925 'bitconcatenate' 'shl_ln1273_565' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1926 [1/1] (0.00ns)   --->   "%sext_ln1273_979 = sext i17 %shl_ln1273_565"   --->   Operation 1926 'sext' 'sext_ln1273_979' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1927 [1/1] (0.80ns)   --->   "%r_V_3050 = sub i20 %sext_ln1273_979, i20 %sext_ln1273_977"   --->   Operation 1927 'sub' 'r_V_3050' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1928 [1/1] (0.00ns)   --->   "%mult_V_2087 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3050, i32 5, i32 19"   --->   Operation 1928 'partselect' 'mult_V_2087' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1929 [1/1] (0.00ns)   --->   "%sext_ln818_695 = sext i15 %mult_V_2087"   --->   Operation 1929 'sext' 'sext_ln818_695' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1930 [1/1] (0.00ns)   --->   "%a_V_173 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_45"   --->   Operation 1930 'load' 'a_V_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1931 [1/1] (0.00ns)   --->   "%sext_ln1273_980 = sext i16 %a_V_173"   --->   Operation 1931 'sext' 'sext_ln1273_980' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1932 [1/1] (0.00ns)   --->   "%shl_ln1273_566 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_173, i2 0"   --->   Operation 1932 'bitconcatenate' 'shl_ln1273_566' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1933 [1/1] (0.00ns)   --->   "%sext_ln1273_981 = sext i18 %shl_ln1273_566"   --->   Operation 1933 'sext' 'sext_ln1273_981' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1934 [1/1] (0.79ns)   --->   "%r_V_3057 = sub i19 0, i19 %sext_ln1273_981"   --->   Operation 1934 'sub' 'r_V_3057' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1935 [1/1] (0.80ns)   --->   "%r_V_3051 = sub i19 %r_V_3057, i19 %sext_ln1273_980"   --->   Operation 1935 'sub' 'r_V_3051' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1936 [1/1] (0.00ns)   --->   "%mult_V_2088 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3051, i32 5, i32 18"   --->   Operation 1936 'partselect' 'mult_V_2088' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1937 [1/1] (0.00ns)   --->   "%sext_ln17_1635 = sext i14 %mult_V_2088" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1937 'sext' 'sext_ln17_1635' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1938 [1/1] (0.00ns)   --->   "%shl_ln1273_567 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_173, i3 0"   --->   Operation 1938 'bitconcatenate' 'shl_ln1273_567' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1939 [1/1] (0.00ns)   --->   "%sext_ln1273_982 = sext i19 %shl_ln1273_567"   --->   Operation 1939 'sext' 'sext_ln1273_982' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1940 [1/1] (0.80ns)   --->   "%r_V_3052 = sub i20 0, i20 %sext_ln1273_982"   --->   Operation 1940 'sub' 'r_V_3052' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1941 [1/1] (0.00ns)   --->   "%mult_V_2089 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3052, i32 5, i32 19"   --->   Operation 1941 'partselect' 'mult_V_2089' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1942 [1/1] (0.00ns)   --->   "%sext_ln818_696 = sext i15 %mult_V_2089"   --->   Operation 1942 'sext' 'sext_ln818_696' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1943 [1/1] (0.79ns)   --->   "%r_V_3053 = sub i19 %sext_ln1273_981, i19 %sext_ln1273_980"   --->   Operation 1943 'sub' 'r_V_3053' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1944 [1/1] (0.00ns)   --->   "%mult_V_2090 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3053, i32 5, i32 18"   --->   Operation 1944 'partselect' 'mult_V_2090' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1945 [1/1] (0.00ns)   --->   "%sext_ln17_1636 = sext i14 %mult_V_2090" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1945 'sext' 'sext_ln17_1636' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1946 [1/1] (0.00ns)   --->   "%shl_ln1273_568 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_173, i1 0"   --->   Operation 1946 'bitconcatenate' 'shl_ln1273_568' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1947 [1/1] (0.00ns)   --->   "%sext_ln1273_983 = sext i17 %shl_ln1273_568"   --->   Operation 1947 'sext' 'sext_ln1273_983' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1948 [1/1] (0.00ns)   --->   "%sext_ln1273_984 = sext i17 %shl_ln1273_568"   --->   Operation 1948 'sext' 'sext_ln1273_984' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1949 [1/1] (0.79ns)   --->   "%r_V_3054 = sub i18 0, i18 %sext_ln1273_984"   --->   Operation 1949 'sub' 'r_V_3054' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1950 [1/1] (0.00ns)   --->   "%mult_V_2091 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_3054, i32 5, i32 17"   --->   Operation 1950 'partselect' 'mult_V_2091' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1951 [1/1] (0.00ns)   --->   "%sext_ln17_1637 = sext i13 %mult_V_2091" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1951 'sext' 'sext_ln17_1637' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1952 [1/1] (0.80ns)   --->   "%r_V_3055 = sub i20 %sext_ln1273_982, i20 %sext_ln1273_983"   --->   Operation 1952 'sub' 'r_V_3055' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1953 [1/1] (0.00ns)   --->   "%mult_V_2092 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3055, i32 5, i32 19"   --->   Operation 1953 'partselect' 'mult_V_2092' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1954 [1/1] (0.00ns)   --->   "%sext_ln818_698 = sext i15 %mult_V_2092"   --->   Operation 1954 'sext' 'sext_ln818_698' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1955 [1/1] (0.79ns)   --->   "%r_V_3056 = sub i19 %sext_ln1273_980, i19 %sext_ln1273_981"   --->   Operation 1955 'sub' 'r_V_3056' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1956 [1/1] (0.00ns)   --->   "%mult_V_2093 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3056, i32 5, i32 18"   --->   Operation 1956 'partselect' 'mult_V_2093' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1957 [1/1] (0.00ns)   --->   "%sext_ln17_1638 = sext i14 %mult_V_2093" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1957 'sext' 'sext_ln17_1638' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1958 [1/1] (0.00ns)   --->   "%mult_V_2094 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3057, i32 5, i32 18"   --->   Operation 1958 'partselect' 'mult_V_2094' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1959 [1/1] (0.00ns)   --->   "%sext_ln17_1639 = sext i14 %mult_V_2094" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1959 'sext' 'sext_ln17_1639' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1960 [1/1] (0.00ns)   --->   "%a_V_174 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_44"   --->   Operation 1960 'load' 'a_V_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1961 [1/1] (0.00ns)   --->   "%sext_ln818_626 = sext i16 %a_V_174"   --->   Operation 1961 'sext' 'sext_ln818_626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1962 [1/1] (0.00ns)   --->   "%sext_ln818_627 = sext i16 %a_V_174"   --->   Operation 1962 'sext' 'sext_ln818_627' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1963 [1/1] (0.00ns)   --->   "%mult_V_2095 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_174, i32 4, i32 15"   --->   Operation 1963 'partselect' 'mult_V_2095' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1964 [1/1] (0.00ns)   --->   "%sext_ln17_1640 = sext i12 %mult_V_2095" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1964 'sext' 'sext_ln17_1640' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1965 [1/1] (0.00ns)   --->   "%shl_ln1273_569 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_174, i2 0"   --->   Operation 1965 'bitconcatenate' 'shl_ln1273_569' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1966 [1/1] (0.00ns)   --->   "%sext_ln1273_985 = sext i18 %shl_ln1273_569"   --->   Operation 1966 'sext' 'sext_ln1273_985' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1967 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1530 = sub i19 0, i19 %sext_ln1273_985"   --->   Operation 1967 'sub' 'sub_ln1273_1530' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1968 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_3058 = sub i19 %sub_ln1273_1530, i19 %sext_ln818_627"   --->   Operation 1968 'sub' 'r_V_3058' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1969 [1/1] (0.00ns)   --->   "%mult_V_2096 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3058, i32 5, i32 18"   --->   Operation 1969 'partselect' 'mult_V_2096' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1970 [1/1] (0.00ns)   --->   "%sext_ln17_1641 = sext i14 %mult_V_2096" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1970 'sext' 'sext_ln17_1641' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1971 [1/1] (0.79ns)   --->   "%r_V_3059 = sub i19 %sext_ln818_627, i19 %sext_ln1273_985"   --->   Operation 1971 'sub' 'r_V_3059' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1972 [1/1] (0.00ns)   --->   "%mult_V_2097 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3059, i32 5, i32 18"   --->   Operation 1972 'partselect' 'mult_V_2097' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1973 [1/1] (0.00ns)   --->   "%sext_ln818_699 = sext i14 %mult_V_2097"   --->   Operation 1973 'sext' 'sext_ln818_699' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1974 [1/1] (0.00ns)   --->   "%sext_ln17_1642 = sext i14 %mult_V_2097" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1974 'sext' 'sext_ln17_1642' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1975 [1/1] (0.00ns)   --->   "%shl_ln1273_570 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_174, i3 0"   --->   Operation 1975 'bitconcatenate' 'shl_ln1273_570' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1976 [1/1] (0.00ns)   --->   "%sext_ln1273_986 = sext i19 %shl_ln1273_570"   --->   Operation 1976 'sext' 'sext_ln1273_986' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1977 [1/1] (0.80ns)   --->   "%r_V_3060 = sub i20 %sext_ln818_626, i20 %sext_ln1273_986"   --->   Operation 1977 'sub' 'r_V_3060' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1978 [1/1] (0.00ns)   --->   "%mult_V_2098 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3060, i32 5, i32 19"   --->   Operation 1978 'partselect' 'mult_V_2098' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1979 [1/1] (0.00ns)   --->   "%sext_ln818_700 = sext i15 %mult_V_2098"   --->   Operation 1979 'sext' 'sext_ln818_700' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1980 [1/1] (0.80ns)   --->   "%r_V_3061 = sub i20 0, i20 %sext_ln1273_986"   --->   Operation 1980 'sub' 'r_V_3061' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1981 [1/1] (0.00ns)   --->   "%mult_V_2099 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3061, i32 5, i32 19"   --->   Operation 1981 'partselect' 'mult_V_2099' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1982 [1/1] (0.00ns)   --->   "%sext_ln818_701 = sext i15 %mult_V_2099"   --->   Operation 1982 'sext' 'sext_ln818_701' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1983 [1/1] (0.00ns)   --->   "%mult_V_2100 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_174, i32 3, i32 15"   --->   Operation 1983 'partselect' 'mult_V_2100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1984 [1/1] (0.00ns)   --->   "%sext_ln17_1643 = sext i13 %mult_V_2100" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1984 'sext' 'sext_ln17_1643' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1985 [1/1] (0.00ns)   --->   "%a_V_175 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_43"   --->   Operation 1985 'load' 'a_V_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1986 [1/1] (0.00ns)   --->   "%sext_ln1273_987 = sext i16 %a_V_175"   --->   Operation 1986 'sext' 'sext_ln1273_987' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1987 [1/1] (0.00ns)   --->   "%sext_ln1273_988 = sext i16 %a_V_175"   --->   Operation 1987 'sext' 'sext_ln1273_988' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1988 [1/1] (0.00ns)   --->   "%sext_ln1273_989 = sext i16 %a_V_175"   --->   Operation 1988 'sext' 'sext_ln1273_989' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1989 [1/1] (0.00ns)   --->   "%shl_ln1273_571 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_175, i1 0"   --->   Operation 1989 'bitconcatenate' 'shl_ln1273_571' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1990 [1/1] (0.00ns)   --->   "%sext_ln1273_990 = sext i17 %shl_ln1273_571"   --->   Operation 1990 'sext' 'sext_ln1273_990' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1991 [1/1] (0.00ns)   --->   "%sext_ln1273_991 = sext i17 %shl_ln1273_571"   --->   Operation 1991 'sext' 'sext_ln1273_991' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1992 [1/1] (0.79ns)   --->   "%r_V_3062 = sub i18 0, i18 %sext_ln1273_991"   --->   Operation 1992 'sub' 'r_V_3062' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1993 [1/1] (0.00ns)   --->   "%mult_V_2101 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_3062, i32 5, i32 17"   --->   Operation 1993 'partselect' 'mult_V_2101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1994 [1/1] (0.00ns)   --->   "%sext_ln17_1644 = sext i13 %mult_V_2101" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1994 'sext' 'sext_ln17_1644' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1995 [1/1] (0.00ns)   --->   "%sext_ln17_1645 = sext i13 %mult_V_2101" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 1995 'sext' 'sext_ln17_1645' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1996 [1/1] (1.94ns)   --->   "%r_V_3063 = mul i21 %sext_ln1273_989, i21 2097141"   --->   Operation 1996 'mul' 'r_V_3063' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1997 [1/1] (0.00ns)   --->   "%mult_V_2102 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3063, i32 5, i32 20"   --->   Operation 1997 'partselect' 'mult_V_2102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1998 [1/1] (0.00ns)   --->   "%shl_ln1273_572 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_175, i2 0"   --->   Operation 1998 'bitconcatenate' 'shl_ln1273_572' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1999 [1/1] (0.00ns)   --->   "%sext_ln1273_992 = sext i18 %shl_ln1273_572"   --->   Operation 1999 'sext' 'sext_ln1273_992' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2000 [1/1] (0.79ns)   --->   "%r_V_3064 = sub i19 %sext_ln1273_988, i19 %sext_ln1273_992"   --->   Operation 2000 'sub' 'r_V_3064' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2001 [1/1] (0.00ns)   --->   "%mult_V_2103 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3064, i32 5, i32 18"   --->   Operation 2001 'partselect' 'mult_V_2103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2002 [1/1] (0.00ns)   --->   "%sext_ln818_702 = sext i14 %mult_V_2103"   --->   Operation 2002 'sext' 'sext_ln818_702' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2003 [1/1] (0.00ns)   --->   "%shl_ln1273_573 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_175, i3 0"   --->   Operation 2003 'bitconcatenate' 'shl_ln1273_573' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2004 [1/1] (0.00ns)   --->   "%sext_ln1273_993 = sext i19 %shl_ln1273_573"   --->   Operation 2004 'sext' 'sext_ln1273_993' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2005 [1/1] (0.80ns)   --->   "%r_V_3065 = sub i20 0, i20 %sext_ln1273_993"   --->   Operation 2005 'sub' 'r_V_3065' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2006 [1/1] (0.00ns)   --->   "%mult_V_2104 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3065, i32 5, i32 19"   --->   Operation 2006 'partselect' 'mult_V_2104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2007 [1/1] (0.00ns)   --->   "%sext_ln818_703 = sext i15 %mult_V_2104"   --->   Operation 2007 'sext' 'sext_ln818_703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2008 [1/1] (0.79ns)   --->   "%r_V_3070 = sub i19 0, i19 %sext_ln1273_992"   --->   Operation 2008 'sub' 'r_V_3070' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2009 [1/1] (0.80ns)   --->   "%r_V_3066 = sub i19 %r_V_3070, i19 %sext_ln1273_988"   --->   Operation 2009 'sub' 'r_V_3066' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2010 [1/1] (0.00ns)   --->   "%mult_V_2105 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3066, i32 5, i32 18"   --->   Operation 2010 'partselect' 'mult_V_2105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2011 [1/1] (0.00ns)   --->   "%sext_ln17_1646 = sext i14 %mult_V_2105" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2011 'sext' 'sext_ln17_1646' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2012 [1/1] (0.80ns)   --->   "%r_V_3067 = sub i20 %sext_ln1273_990, i20 %sext_ln1273_993"   --->   Operation 2012 'sub' 'r_V_3067' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2013 [1/1] (0.00ns)   --->   "%mult_V_2106 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3067, i32 5, i32 19"   --->   Operation 2013 'partselect' 'mult_V_2106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2014 [1/1] (0.00ns)   --->   "%sext_ln818_704 = sext i15 %mult_V_2106"   --->   Operation 2014 'sext' 'sext_ln818_704' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2015 [1/1] (0.79ns)   --->   "%r_V_3068 = sub i19 %sext_ln1273_992, i19 %sext_ln1273_988"   --->   Operation 2015 'sub' 'r_V_3068' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2016 [1/1] (0.00ns)   --->   "%mult_V_2107 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3068, i32 5, i32 18"   --->   Operation 2016 'partselect' 'mult_V_2107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2017 [1/1] (0.00ns)   --->   "%sext_ln17_1647 = sext i14 %mult_V_2107" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2017 'sext' 'sext_ln17_1647' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2018 [1/1] (0.80ns)   --->   "%r_V_3069 = add i20 %sext_ln1273_993, i20 %sext_ln1273_987"   --->   Operation 2018 'add' 'r_V_3069' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2019 [1/1] (0.00ns)   --->   "%mult_V_2108 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3069, i32 5, i32 19"   --->   Operation 2019 'partselect' 'mult_V_2108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2020 [1/1] (0.00ns)   --->   "%sext_ln818_705 = sext i15 %mult_V_2108"   --->   Operation 2020 'sext' 'sext_ln818_705' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2021 [1/1] (0.00ns)   --->   "%mult_V_2109 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3070, i32 5, i32 18"   --->   Operation 2021 'partselect' 'mult_V_2109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2022 [1/1] (0.00ns)   --->   "%sext_ln17_1648 = sext i14 %mult_V_2109" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2022 'sext' 'sext_ln17_1648' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2023 [1/1] (0.00ns)   --->   "%a_V_176 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_42"   --->   Operation 2023 'load' 'a_V_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2024 [1/1] (0.00ns)   --->   "%sext_ln1273_994 = sext i16 %a_V_176"   --->   Operation 2024 'sext' 'sext_ln1273_994' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2025 [1/1] (0.00ns)   --->   "%sext_ln1273_995 = sext i16 %a_V_176"   --->   Operation 2025 'sext' 'sext_ln1273_995' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2026 [1/1] (0.78ns)   --->   "%r_V_3071 = sub i17 0, i17 %sext_ln1273_995"   --->   Operation 2026 'sub' 'r_V_3071' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2027 [1/1] (0.00ns)   --->   "%mult_V_2110 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_3071, i32 5, i32 16"   --->   Operation 2027 'partselect' 'mult_V_2110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2028 [1/1] (0.00ns)   --->   "%sext_ln17_1649 = sext i12 %mult_V_2110" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2028 'sext' 'sext_ln17_1649' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2029 [1/1] (0.00ns)   --->   "%shl_ln1273_574 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_176, i2 0"   --->   Operation 2029 'bitconcatenate' 'shl_ln1273_574' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2030 [1/1] (0.00ns)   --->   "%sext_ln1273_996 = sext i18 %shl_ln1273_574"   --->   Operation 2030 'sext' 'sext_ln1273_996' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2031 [1/1] (0.79ns)   --->   "%r_V_3072 = add i19 %sext_ln1273_996, i19 %sext_ln1273_994"   --->   Operation 2031 'add' 'r_V_3072' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2032 [1/1] (0.00ns)   --->   "%mult_V_2111 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3072, i32 5, i32 18"   --->   Operation 2032 'partselect' 'mult_V_2111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2033 [1/1] (0.00ns)   --->   "%sext_ln17_1650 = sext i14 %mult_V_2111" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2033 'sext' 'sext_ln17_1650' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2034 [1/1] (0.00ns)   --->   "%a_V_177 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_41"   --->   Operation 2034 'load' 'a_V_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2035 [1/1] (0.00ns)   --->   "%sext_ln1273_997 = sext i16 %a_V_177"   --->   Operation 2035 'sext' 'sext_ln1273_997' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2036 [1/1] (0.00ns)   --->   "%sext_ln1273_998 = sext i16 %a_V_177"   --->   Operation 2036 'sext' 'sext_ln1273_998' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2037 [1/1] (0.00ns)   --->   "%shl_ln1273_575 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_177, i2 0"   --->   Operation 2037 'bitconcatenate' 'shl_ln1273_575' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2038 [1/1] (0.00ns)   --->   "%sext_ln1273_999 = sext i18 %shl_ln1273_575"   --->   Operation 2038 'sext' 'sext_ln1273_999' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2039 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1543 = sub i19 0, i19 %sext_ln1273_999"   --->   Operation 2039 'sub' 'sub_ln1273_1543' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2040 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_3073 = sub i19 %sub_ln1273_1543, i19 %sext_ln1273_998"   --->   Operation 2040 'sub' 'r_V_3073' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2041 [1/1] (0.00ns)   --->   "%mult_V_2112 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3073, i32 5, i32 18"   --->   Operation 2041 'partselect' 'mult_V_2112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2042 [1/1] (0.00ns)   --->   "%sext_ln17_1651 = sext i14 %mult_V_2112" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2042 'sext' 'sext_ln17_1651' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2043 [1/1] (0.79ns)   --->   "%r_V_3074 = sub i19 %sext_ln1273_999, i19 %sext_ln1273_998"   --->   Operation 2043 'sub' 'r_V_3074' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2044 [1/1] (0.00ns)   --->   "%mult_V_2113 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3074, i32 5, i32 18"   --->   Operation 2044 'partselect' 'mult_V_2113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2045 [1/1] (0.00ns)   --->   "%sext_ln818_708 = sext i14 %mult_V_2113"   --->   Operation 2045 'sext' 'sext_ln818_708' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2046 [1/1] (0.00ns)   --->   "%sext_ln17_1652 = sext i14 %mult_V_2113" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2046 'sext' 'sext_ln17_1652' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2047 [1/1] (0.00ns)   --->   "%shl_ln1273_576 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_177, i3 0"   --->   Operation 2047 'bitconcatenate' 'shl_ln1273_576' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2048 [1/1] (0.00ns)   --->   "%sext_ln1273_1000 = sext i19 %shl_ln1273_576"   --->   Operation 2048 'sext' 'sext_ln1273_1000' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2049 [1/1] (0.80ns)   --->   "%r_V_3075 = sub i20 %sext_ln1273_997, i20 %sext_ln1273_1000"   --->   Operation 2049 'sub' 'r_V_3075' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2050 [1/1] (0.00ns)   --->   "%mult_V_2114 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3075, i32 5, i32 19"   --->   Operation 2050 'partselect' 'mult_V_2114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2051 [1/1] (0.00ns)   --->   "%sext_ln818_709 = sext i15 %mult_V_2114"   --->   Operation 2051 'sext' 'sext_ln818_709' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2052 [1/1] (0.00ns)   --->   "%mult_V_2115 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_177, i32 3, i32 15"   --->   Operation 2052 'partselect' 'mult_V_2115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2053 [1/1] (0.00ns)   --->   "%sext_ln17_1653 = sext i13 %mult_V_2115" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2053 'sext' 'sext_ln17_1653' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2054 [1/1] (0.79ns)   --->   "%r_V_3076 = sub i19 %sext_ln1273_998, i19 %sext_ln1273_999"   --->   Operation 2054 'sub' 'r_V_3076' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2055 [1/1] (0.00ns)   --->   "%mult_V_2116 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3076, i32 5, i32 18"   --->   Operation 2055 'partselect' 'mult_V_2116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2056 [1/1] (0.00ns)   --->   "%sext_ln17_1654 = sext i14 %mult_V_2116" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2056 'sext' 'sext_ln17_1654' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2057 [1/1] (0.00ns)   --->   "%shl_ln1273_577 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_177, i1 0"   --->   Operation 2057 'bitconcatenate' 'shl_ln1273_577' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2058 [1/1] (0.00ns)   --->   "%sext_ln1273_1001 = sext i17 %shl_ln1273_577"   --->   Operation 2058 'sext' 'sext_ln1273_1001' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2059 [1/1] (0.79ns)   --->   "%r_V_3077 = sub i18 0, i18 %sext_ln1273_1001"   --->   Operation 2059 'sub' 'r_V_3077' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2060 [1/1] (0.00ns)   --->   "%mult_V_2117 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_3077, i32 5, i32 17"   --->   Operation 2060 'partselect' 'mult_V_2117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2061 [1/1] (0.00ns)   --->   "%sext_ln17_1655 = sext i13 %mult_V_2117" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2061 'sext' 'sext_ln17_1655' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2062 [1/1] (0.00ns)   --->   "%a_V_178 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_40"   --->   Operation 2062 'load' 'a_V_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2063 [1/1] (0.00ns)   --->   "%sext_ln1273_1002 = sext i16 %a_V_178"   --->   Operation 2063 'sext' 'sext_ln1273_1002' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2064 [1/1] (0.00ns)   --->   "%shl_ln1273_578 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_178, i3 0"   --->   Operation 2064 'bitconcatenate' 'shl_ln1273_578' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2065 [1/1] (0.00ns)   --->   "%sext_ln1273_1003 = sext i19 %shl_ln1273_578"   --->   Operation 2065 'sext' 'sext_ln1273_1003' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2066 [1/1] (0.00ns)   --->   "%shl_ln1273_579 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_178, i1 0"   --->   Operation 2066 'bitconcatenate' 'shl_ln1273_579' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2067 [1/1] (0.00ns)   --->   "%sext_ln1273_1004 = sext i17 %shl_ln1273_579"   --->   Operation 2067 'sext' 'sext_ln1273_1004' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2068 [1/1] (0.00ns)   --->   "%sext_ln1273_1005 = sext i17 %shl_ln1273_579"   --->   Operation 2068 'sext' 'sext_ln1273_1005' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2069 [1/1] (0.80ns)   --->   "%r_V_3078 = sub i20 %sext_ln1273_1005, i20 %sext_ln1273_1003"   --->   Operation 2069 'sub' 'r_V_3078' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2070 [1/1] (0.00ns)   --->   "%mult_V_2118 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3078, i32 5, i32 19"   --->   Operation 2070 'partselect' 'mult_V_2118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2071 [1/1] (0.00ns)   --->   "%sext_ln818_710 = sext i15 %mult_V_2118"   --->   Operation 2071 'sext' 'sext_ln818_710' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2072 [1/1] (0.00ns)   --->   "%mult_V_2119 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_178, i32 2, i32 15"   --->   Operation 2072 'partselect' 'mult_V_2119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2073 [1/1] (0.00ns)   --->   "%sext_ln17_1656 = sext i14 %mult_V_2119" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2073 'sext' 'sext_ln17_1656' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2074 [1/1] (0.00ns)   --->   "%shl_ln1273_580 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_178, i2 0"   --->   Operation 2074 'bitconcatenate' 'shl_ln1273_580' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2075 [1/1] (0.00ns)   --->   "%sext_ln1273_1006 = sext i18 %shl_ln1273_580"   --->   Operation 2075 'sext' 'sext_ln1273_1006' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2076 [1/1] (0.79ns)   --->   "%r_V_3079 = sub i19 %sext_ln1273_1002, i19 %sext_ln1273_1006"   --->   Operation 2076 'sub' 'r_V_3079' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2077 [1/1] (0.00ns)   --->   "%mult_V_2120 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3079, i32 5, i32 18"   --->   Operation 2077 'partselect' 'mult_V_2120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2078 [1/1] (0.00ns)   --->   "%sext_ln17_1657 = sext i14 %mult_V_2120" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2078 'sext' 'sext_ln17_1657' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2079 [1/1] (0.79ns)   --->   "%r_V_3080 = sub i18 0, i18 %sext_ln1273_1004"   --->   Operation 2079 'sub' 'r_V_3080' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2080 [1/1] (0.00ns)   --->   "%mult_V_2121 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_3080, i32 5, i32 17"   --->   Operation 2080 'partselect' 'mult_V_2121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2081 [1/1] (0.00ns)   --->   "%sext_ln17_1658 = sext i13 %mult_V_2121" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2081 'sext' 'sext_ln17_1658' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2082 [1/1] (0.00ns)   --->   "%mult_V_2122 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_178, i32 4, i32 15"   --->   Operation 2082 'partselect' 'mult_V_2122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2083 [1/1] (0.00ns)   --->   "%sext_ln17_1659 = sext i12 %mult_V_2122" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2083 'sext' 'sext_ln17_1659' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2084 [1/1] (0.79ns)   --->   "%r_V_3081 = add i19 %sext_ln1273_1006, i19 %sext_ln1273_1002"   --->   Operation 2084 'add' 'r_V_3081' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2085 [1/1] (0.00ns)   --->   "%mult_V_2123 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3081, i32 5, i32 18"   --->   Operation 2085 'partselect' 'mult_V_2123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2086 [1/1] (0.00ns)   --->   "%sext_ln818_711 = sext i14 %mult_V_2123"   --->   Operation 2086 'sext' 'sext_ln818_711' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2087 [1/1] (0.00ns)   --->   "%a_V_179 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_39"   --->   Operation 2087 'load' 'a_V_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2088 [1/1] (0.00ns)   --->   "%sext_ln818_634 = sext i16 %a_V_179"   --->   Operation 2088 'sext' 'sext_ln818_634' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2089 [1/1] (0.00ns)   --->   "%sext_ln818_635 = sext i16 %a_V_179"   --->   Operation 2089 'sext' 'sext_ln818_635' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2090 [1/1] (0.00ns)   --->   "%mult_V_2124 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_179, i32 3, i32 15"   --->   Operation 2090 'partselect' 'mult_V_2124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2091 [1/1] (0.00ns)   --->   "%sext_ln17_1660 = sext i13 %mult_V_2124" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2091 'sext' 'sext_ln17_1660' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2092 [1/1] (0.00ns)   --->   "%shl_ln1273_581 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_179, i3 0"   --->   Operation 2092 'bitconcatenate' 'shl_ln1273_581' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2093 [1/1] (0.00ns)   --->   "%sext_ln1273_1007 = sext i19 %shl_ln1273_581"   --->   Operation 2093 'sext' 'sext_ln1273_1007' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2094 [1/1] (0.80ns)   --->   "%r_V_3082 = sub i20 %sext_ln1273_1007, i20 %sext_ln818_634"   --->   Operation 2094 'sub' 'r_V_3082' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2095 [1/1] (0.00ns)   --->   "%mult_V_2125 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3082, i32 5, i32 19"   --->   Operation 2095 'partselect' 'mult_V_2125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2096 [1/1] (0.00ns)   --->   "%sext_ln818_712 = sext i15 %mult_V_2125"   --->   Operation 2096 'sext' 'sext_ln818_712' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2097 [1/1] (0.00ns)   --->   "%shl_ln1273_582 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_179, i2 0"   --->   Operation 2097 'bitconcatenate' 'shl_ln1273_582' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2098 [1/1] (0.00ns)   --->   "%sext_ln1273_1008 = sext i18 %shl_ln1273_582"   --->   Operation 2098 'sext' 'sext_ln1273_1008' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2099 [1/1] (0.79ns)   --->   "%r_V_3083 = add i19 %sext_ln1273_1008, i19 %sext_ln818_635"   --->   Operation 2099 'add' 'r_V_3083' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2100 [1/1] (0.00ns)   --->   "%mult_V_2126 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3083, i32 5, i32 18"   --->   Operation 2100 'partselect' 'mult_V_2126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2101 [1/1] (0.00ns)   --->   "%sext_ln17_1661 = sext i14 %mult_V_2126" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2101 'sext' 'sext_ln17_1661' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2102 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1553 = sub i20 0, i20 %sext_ln1273_1007"   --->   Operation 2102 'sub' 'sub_ln1273_1553' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2103 [1/1] (0.00ns)   --->   "%shl_ln1273_583 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_179, i1 0"   --->   Operation 2103 'bitconcatenate' 'shl_ln1273_583' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2104 [1/1] (0.00ns)   --->   "%sext_ln1273_1009 = sext i17 %shl_ln1273_583"   --->   Operation 2104 'sext' 'sext_ln1273_1009' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2105 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_3084 = sub i20 %sub_ln1273_1553, i20 %sext_ln1273_1009"   --->   Operation 2105 'sub' 'r_V_3084' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2106 [1/1] (0.00ns)   --->   "%mult_V_2127 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3084, i32 5, i32 19"   --->   Operation 2106 'partselect' 'mult_V_2127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2107 [1/1] (0.00ns)   --->   "%sext_ln818_713 = sext i15 %mult_V_2127"   --->   Operation 2107 'sext' 'sext_ln818_713' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2108 [1/1] (0.79ns)   --->   "%r_V_3085 = sub i19 %sext_ln1273_1008, i19 %sext_ln818_635"   --->   Operation 2108 'sub' 'r_V_3085' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2109 [1/1] (0.00ns)   --->   "%mult_V_2128 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3085, i32 5, i32 18"   --->   Operation 2109 'partselect' 'mult_V_2128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2110 [1/1] (0.00ns)   --->   "%sext_ln17_1662 = sext i14 %mult_V_2128" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2110 'sext' 'sext_ln17_1662' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2111 [1/1] (0.80ns)   --->   "%r_V_3086 = sub i20 %sext_ln1273_1009, i20 %sext_ln1273_1007"   --->   Operation 2111 'sub' 'r_V_3086' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2112 [1/1] (0.00ns)   --->   "%mult_V_2129 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3086, i32 5, i32 19"   --->   Operation 2112 'partselect' 'mult_V_2129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2113 [1/1] (0.00ns)   --->   "%sext_ln818_714 = sext i15 %mult_V_2129"   --->   Operation 2113 'sext' 'sext_ln818_714' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2114 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1557 = sub i19 0, i19 %sext_ln1273_1008"   --->   Operation 2114 'sub' 'sub_ln1273_1557' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2115 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_3087 = sub i19 %sub_ln1273_1557, i19 %sext_ln818_635"   --->   Operation 2115 'sub' 'r_V_3087' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2116 [1/1] (0.00ns)   --->   "%mult_V_2130 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3087, i32 5, i32 18"   --->   Operation 2116 'partselect' 'mult_V_2130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2117 [1/1] (0.00ns)   --->   "%sext_ln17_1663 = sext i14 %mult_V_2130" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2117 'sext' 'sext_ln17_1663' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2118 [1/1] (0.00ns)   --->   "%a_V_180 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_38"   --->   Operation 2118 'load' 'a_V_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2119 [1/1] (0.00ns)   --->   "%sext_ln1273_1010 = sext i16 %a_V_180"   --->   Operation 2119 'sext' 'sext_ln1273_1010' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2120 [1/1] (0.00ns)   --->   "%sext_ln1273_1011 = sext i16 %a_V_180"   --->   Operation 2120 'sext' 'sext_ln1273_1011' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2121 [1/1] (0.00ns)   --->   "%shl_ln1273_584 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_180, i2 0"   --->   Operation 2121 'bitconcatenate' 'shl_ln1273_584' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2122 [1/1] (0.00ns)   --->   "%sext_ln1273_1012 = sext i18 %shl_ln1273_584"   --->   Operation 2122 'sext' 'sext_ln1273_1012' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2123 [1/1] (0.79ns)   --->   "%r_V_3088 = sub i19 %sext_ln1273_1011, i19 %sext_ln1273_1012"   --->   Operation 2123 'sub' 'r_V_3088' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2124 [1/1] (0.00ns)   --->   "%mult_V_2131 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3088, i32 5, i32 18"   --->   Operation 2124 'partselect' 'mult_V_2131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2125 [1/1] (0.00ns)   --->   "%sext_ln17_1664 = sext i14 %mult_V_2131" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2125 'sext' 'sext_ln17_1664' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2126 [1/1] (0.79ns)   --->   "%r_V_3089 = sub i19 0, i19 %sext_ln1273_1012"   --->   Operation 2126 'sub' 'r_V_3089' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2127 [1/1] (0.00ns)   --->   "%mult_V_2132 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3089, i32 5, i32 18"   --->   Operation 2127 'partselect' 'mult_V_2132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2128 [1/1] (0.00ns)   --->   "%sext_ln17_1665 = sext i14 %mult_V_2132" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2128 'sext' 'sext_ln17_1665' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2129 [1/1] (0.80ns)   --->   "%r_V_3090 = sub i19 %r_V_3089, i19 %sext_ln1273_1011"   --->   Operation 2129 'sub' 'r_V_3090' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2130 [1/1] (0.00ns)   --->   "%mult_V_2133 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3090, i32 5, i32 18"   --->   Operation 2130 'partselect' 'mult_V_2133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2131 [1/1] (0.00ns)   --->   "%sext_ln17_1666 = sext i14 %mult_V_2133" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2131 'sext' 'sext_ln17_1666' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2132 [1/1] (0.78ns)   --->   "%r_V_3091 = sub i17 0, i17 %sext_ln1273_1010"   --->   Operation 2132 'sub' 'r_V_3091' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2133 [1/1] (0.00ns)   --->   "%mult_V_2134 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_3091, i32 5, i32 16"   --->   Operation 2133 'partselect' 'mult_V_2134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2134 [1/1] (0.00ns)   --->   "%sext_ln17_1667 = sext i12 %mult_V_2134" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2134 'sext' 'sext_ln17_1667' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2135 [1/1] (0.00ns)   --->   "%a_V_181 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_37"   --->   Operation 2135 'load' 'a_V_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2136 [1/1] (0.00ns)   --->   "%sext_ln1273_1014 = sext i16 %a_V_181"   --->   Operation 2136 'sext' 'sext_ln1273_1014' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2137 [1/1] (0.00ns)   --->   "%sext_ln1273_1015 = sext i16 %a_V_181"   --->   Operation 2137 'sext' 'sext_ln1273_1015' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2138 [1/1] (0.00ns)   --->   "%shl_ln1273_585 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_181, i3 0"   --->   Operation 2138 'bitconcatenate' 'shl_ln1273_585' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2139 [1/1] (0.00ns)   --->   "%sext_ln1273_1016 = sext i19 %shl_ln1273_585"   --->   Operation 2139 'sext' 'sext_ln1273_1016' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2140 [1/1] (0.80ns)   --->   "%r_V_3092 = add i20 %sext_ln1273_1016, i20 %sext_ln1273_1014"   --->   Operation 2140 'add' 'r_V_3092' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2141 [1/1] (0.00ns)   --->   "%mult_V_2135 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3092, i32 5, i32 19"   --->   Operation 2141 'partselect' 'mult_V_2135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2142 [1/1] (0.00ns)   --->   "%sext_ln818_715 = sext i15 %mult_V_2135"   --->   Operation 2142 'sext' 'sext_ln818_715' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2143 [1/1] (0.00ns)   --->   "%mult_V_2136 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_181, i32 3, i32 15"   --->   Operation 2143 'partselect' 'mult_V_2136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2144 [1/1] (0.00ns)   --->   "%sext_ln17_1668 = sext i13 %mult_V_2136" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2144 'sext' 'sext_ln17_1668' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2145 [1/1] (0.00ns)   --->   "%shl_ln1273_586 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_181, i1 0"   --->   Operation 2145 'bitconcatenate' 'shl_ln1273_586' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2146 [1/1] (0.00ns)   --->   "%sext_ln1273_1017 = sext i17 %shl_ln1273_586"   --->   Operation 2146 'sext' 'sext_ln1273_1017' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2147 [1/1] (0.80ns)   --->   "%r_V_3093 = sub i20 %sext_ln1273_1017, i20 %sext_ln1273_1016"   --->   Operation 2147 'sub' 'r_V_3093' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2148 [1/1] (0.00ns)   --->   "%mult_V_2137 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3093, i32 5, i32 19"   --->   Operation 2148 'partselect' 'mult_V_2137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2149 [1/1] (0.00ns)   --->   "%sext_ln818_716 = sext i15 %mult_V_2137"   --->   Operation 2149 'sext' 'sext_ln818_716' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2150 [1/1] (0.00ns)   --->   "%shl_ln1273_587 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_181, i2 0"   --->   Operation 2150 'bitconcatenate' 'shl_ln1273_587' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2151 [1/1] (0.00ns)   --->   "%sext_ln1273_1018 = sext i18 %shl_ln1273_587"   --->   Operation 2151 'sext' 'sext_ln1273_1018' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2152 [1/1] (0.79ns)   --->   "%r_V_3094 = sub i19 %sext_ln1273_1018, i19 %sext_ln1273_1015"   --->   Operation 2152 'sub' 'r_V_3094' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2153 [1/1] (0.00ns)   --->   "%mult_V_2138 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3094, i32 5, i32 18"   --->   Operation 2153 'partselect' 'mult_V_2138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2154 [1/1] (0.00ns)   --->   "%sext_ln17_1669 = sext i14 %mult_V_2138" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2154 'sext' 'sext_ln17_1669' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2155 [1/1] (0.79ns)   --->   "%r_V_3095 = sub i19 0, i19 %sext_ln1273_1018"   --->   Operation 2155 'sub' 'r_V_3095' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2156 [1/1] (0.00ns)   --->   "%mult_V_2139 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3095, i32 5, i32 18"   --->   Operation 2156 'partselect' 'mult_V_2139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2157 [1/1] (0.00ns)   --->   "%sext_ln818_719 = sext i14 %mult_V_2139"   --->   Operation 2157 'sext' 'sext_ln818_719' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2158 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1566 = sub i20 0, i20 %sext_ln1273_1016"   --->   Operation 2158 'sub' 'sub_ln1273_1566' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2159 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_3096 = sub i20 %sub_ln1273_1566, i20 %sext_ln1273_1017"   --->   Operation 2159 'sub' 'r_V_3096' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2160 [1/1] (0.00ns)   --->   "%mult_V_2140 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3096, i32 5, i32 19"   --->   Operation 2160 'partselect' 'mult_V_2140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2161 [1/1] (0.00ns)   --->   "%sext_ln818_720 = sext i15 %mult_V_2140"   --->   Operation 2161 'sext' 'sext_ln818_720' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2162 [1/1] (0.79ns)   --->   "%r_V_3098 = add i19 %sext_ln1273_1018, i19 %sext_ln1273_1015"   --->   Operation 2162 'add' 'r_V_3098' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2163 [1/1] (0.00ns)   --->   "%mult_V_2142 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3098, i32 5, i32 18"   --->   Operation 2163 'partselect' 'mult_V_2142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2164 [1/1] (0.00ns)   --->   "%sext_ln17_1670 = sext i14 %mult_V_2142" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2164 'sext' 'sext_ln17_1670' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2165 [1/1] (0.80ns)   --->   "%r_V_3099 = sub i20 %sext_ln1273_1014, i20 %sext_ln1273_1016"   --->   Operation 2165 'sub' 'r_V_3099' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2166 [1/1] (0.00ns)   --->   "%mult_V_2143 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3099, i32 5, i32 19"   --->   Operation 2166 'partselect' 'mult_V_2143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2167 [1/1] (0.00ns)   --->   "%sext_ln818_721 = sext i15 %mult_V_2143"   --->   Operation 2167 'sext' 'sext_ln818_721' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2168 [1/1] (0.00ns)   --->   "%a_V_182 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_36"   --->   Operation 2168 'load' 'a_V_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2169 [1/1] (0.00ns)   --->   "%sext_ln1273_1020 = sext i16 %a_V_182"   --->   Operation 2169 'sext' 'sext_ln1273_1020' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2170 [1/1] (0.00ns)   --->   "%sext_ln1273_1021 = sext i16 %a_V_182"   --->   Operation 2170 'sext' 'sext_ln1273_1021' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2171 [1/1] (0.00ns)   --->   "%shl_ln1273_589 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_182, i3 0"   --->   Operation 2171 'bitconcatenate' 'shl_ln1273_589' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2172 [1/1] (0.00ns)   --->   "%sext_ln1273_1022 = sext i19 %shl_ln1273_589"   --->   Operation 2172 'sext' 'sext_ln1273_1022' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2173 [1/1] (0.00ns)   --->   "%shl_ln1273_590 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_182, i1 0"   --->   Operation 2173 'bitconcatenate' 'shl_ln1273_590' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2174 [1/1] (0.00ns)   --->   "%sext_ln1273_1023 = sext i17 %shl_ln1273_590"   --->   Operation 2174 'sext' 'sext_ln1273_1023' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2175 [1/1] (0.80ns)   --->   "%r_V_3100 = sub i20 %sext_ln1273_1023, i20 %sext_ln1273_1022"   --->   Operation 2175 'sub' 'r_V_3100' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2176 [1/1] (0.00ns)   --->   "%mult_V_2144 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3100, i32 5, i32 19"   --->   Operation 2176 'partselect' 'mult_V_2144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2177 [1/1] (0.00ns)   --->   "%sext_ln818_722 = sext i15 %mult_V_2144"   --->   Operation 2177 'sext' 'sext_ln818_722' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2178 [1/1] (0.80ns)   --->   "%r_V_3101 = sub i20 0, i20 %sext_ln1273_1022"   --->   Operation 2178 'sub' 'r_V_3101' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2179 [1/1] (0.00ns)   --->   "%mult_V_2145 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3101, i32 5, i32 19"   --->   Operation 2179 'partselect' 'mult_V_2145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2180 [1/1] (0.00ns)   --->   "%sext_ln818_723 = sext i15 %mult_V_2145"   --->   Operation 2180 'sext' 'sext_ln818_723' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2181 [1/1] (0.80ns)   --->   "%r_V_3102 = sub i20 %sext_ln1273_1020, i20 %sext_ln1273_1022"   --->   Operation 2181 'sub' 'r_V_3102' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2182 [1/1] (0.00ns)   --->   "%mult_V_2146 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3102, i32 5, i32 19"   --->   Operation 2182 'partselect' 'mult_V_2146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2183 [1/1] (0.00ns)   --->   "%sext_ln818_724 = sext i15 %mult_V_2146"   --->   Operation 2183 'sext' 'sext_ln818_724' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2184 [1/1] (0.00ns)   --->   "%mult_V_2147 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_182, i32 3, i32 15"   --->   Operation 2184 'partselect' 'mult_V_2147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2185 [1/1] (0.00ns)   --->   "%sext_ln17_1671 = sext i13 %mult_V_2147" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2185 'sext' 'sext_ln17_1671' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2186 [1/1] (0.00ns)   --->   "%sext_ln17_1672 = sext i13 %mult_V_2147" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2186 'sext' 'sext_ln17_1672' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2187 [1/1] (0.80ns)   --->   "%r_V_3103 = add i20 %sext_ln1273_1022, i20 %sext_ln1273_1020"   --->   Operation 2187 'add' 'r_V_3103' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2188 [1/1] (0.00ns)   --->   "%mult_V_2148 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3103, i32 5, i32 19"   --->   Operation 2188 'partselect' 'mult_V_2148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2189 [1/1] (0.00ns)   --->   "%sext_ln818_725 = sext i15 %mult_V_2148"   --->   Operation 2189 'sext' 'sext_ln818_725' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2190 [1/1] (0.00ns)   --->   "%shl_ln1273_591 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_182, i2 0"   --->   Operation 2190 'bitconcatenate' 'shl_ln1273_591' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2191 [1/1] (0.00ns)   --->   "%sext_ln1273_1024 = sext i18 %shl_ln1273_591"   --->   Operation 2191 'sext' 'sext_ln1273_1024' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2192 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1573 = sub i19 0, i19 %sext_ln1273_1024"   --->   Operation 2192 'sub' 'sub_ln1273_1573' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2193 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_3104 = sub i19 %sub_ln1273_1573, i19 %sext_ln1273_1021"   --->   Operation 2193 'sub' 'r_V_3104' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2194 [1/1] (0.00ns)   --->   "%mult_V_2149 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3104, i32 5, i32 18"   --->   Operation 2194 'partselect' 'mult_V_2149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2195 [1/1] (0.00ns)   --->   "%sext_ln17_1673 = sext i14 %mult_V_2149" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2195 'sext' 'sext_ln17_1673' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2196 [1/1] (0.79ns)   --->   "%r_V_3105 = add i19 %sext_ln1273_1024, i19 %sext_ln1273_1021"   --->   Operation 2196 'add' 'r_V_3105' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2197 [1/1] (0.00ns)   --->   "%mult_V_2150 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3105, i32 5, i32 18"   --->   Operation 2197 'partselect' 'mult_V_2150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2198 [1/1] (0.00ns)   --->   "%sext_ln17_1674 = sext i14 %mult_V_2150" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2198 'sext' 'sext_ln17_1674' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2199 [1/1] (0.00ns)   --->   "%a_V_183 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_35"   --->   Operation 2199 'load' 'a_V_183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2200 [1/1] (0.00ns)   --->   "%sext_ln1273_1025 = sext i16 %a_V_183"   --->   Operation 2200 'sext' 'sext_ln1273_1025' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2201 [1/1] (0.00ns)   --->   "%sext_ln1273_1026 = sext i16 %a_V_183"   --->   Operation 2201 'sext' 'sext_ln1273_1026' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2202 [1/1] (0.00ns)   --->   "%shl_ln1273_592 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_183, i1 0"   --->   Operation 2202 'bitconcatenate' 'shl_ln1273_592' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2203 [1/1] (0.00ns)   --->   "%sext_ln1273_1027 = sext i17 %shl_ln1273_592"   --->   Operation 2203 'sext' 'sext_ln1273_1027' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2204 [1/1] (0.79ns)   --->   "%r_V_3106 = sub i18 0, i18 %sext_ln1273_1027"   --->   Operation 2204 'sub' 'r_V_3106' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2205 [1/1] (0.00ns)   --->   "%mult_V_2151 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_3106, i32 5, i32 17"   --->   Operation 2205 'partselect' 'mult_V_2151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2206 [1/1] (0.00ns)   --->   "%sext_ln17_1675 = sext i13 %mult_V_2151" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2206 'sext' 'sext_ln17_1675' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2207 [1/1] (0.00ns)   --->   "%shl_ln1273_593 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_183, i3 0"   --->   Operation 2207 'bitconcatenate' 'shl_ln1273_593' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2208 [1/1] (0.00ns)   --->   "%sext_ln1273_1028 = sext i19 %shl_ln1273_593"   --->   Operation 2208 'sext' 'sext_ln1273_1028' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2209 [1/1] (0.80ns)   --->   "%r_V_3109 = sub i20 0, i20 %sext_ln1273_1028"   --->   Operation 2209 'sub' 'r_V_3109' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2210 [1/1] (0.80ns)   --->   "%r_V_3107 = sub i20 %r_V_3109, i20 %sext_ln1273_1025"   --->   Operation 2210 'sub' 'r_V_3107' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2211 [1/1] (0.00ns)   --->   "%mult_V_2152 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3107, i32 5, i32 19"   --->   Operation 2211 'partselect' 'mult_V_2152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2212 [1/1] (0.00ns)   --->   "%sext_ln818_726 = sext i15 %mult_V_2152"   --->   Operation 2212 'sext' 'sext_ln818_726' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2213 [1/1] (0.00ns)   --->   "%shl_ln1273_594 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_183, i2 0"   --->   Operation 2213 'bitconcatenate' 'shl_ln1273_594' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2214 [1/1] (0.00ns)   --->   "%sext_ln1273_1029 = sext i18 %shl_ln1273_594"   --->   Operation 2214 'sext' 'sext_ln1273_1029' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2215 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1578 = sub i19 0, i19 %sext_ln1273_1029"   --->   Operation 2215 'sub' 'sub_ln1273_1578' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2216 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_3108 = sub i19 %sub_ln1273_1578, i19 %sext_ln1273_1026"   --->   Operation 2216 'sub' 'r_V_3108' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2217 [1/1] (0.00ns)   --->   "%mult_V_2153 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3108, i32 5, i32 18"   --->   Operation 2217 'partselect' 'mult_V_2153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2218 [1/1] (0.00ns)   --->   "%sext_ln17_1676 = sext i14 %mult_V_2153" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2218 'sext' 'sext_ln17_1676' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2219 [1/1] (0.00ns)   --->   "%mult_V_2154 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3109, i32 5, i32 19"   --->   Operation 2219 'partselect' 'mult_V_2154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2220 [1/1] (0.00ns)   --->   "%a_V_184 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_34"   --->   Operation 2220 'load' 'a_V_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2221 [1/1] (0.00ns)   --->   "%sext_ln1273_1030 = sext i16 %a_V_184"   --->   Operation 2221 'sext' 'sext_ln1273_1030' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2222 [1/1] (0.00ns)   --->   "%sext_ln1273_1031 = sext i16 %a_V_184"   --->   Operation 2222 'sext' 'sext_ln1273_1031' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2223 [1/1] (0.00ns)   --->   "%shl_ln1273_595 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_184, i4 0"   --->   Operation 2223 'bitconcatenate' 'shl_ln1273_595' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2224 [1/1] (0.00ns)   --->   "%sext_ln1273_1032 = sext i20 %shl_ln1273_595"   --->   Operation 2224 'sext' 'sext_ln1273_1032' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2225 [1/1] (0.00ns)   --->   "%shl_ln1273_596 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_184, i2 0"   --->   Operation 2225 'bitconcatenate' 'shl_ln1273_596' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2226 [1/1] (0.00ns)   --->   "%sext_ln1273_1033 = sext i18 %shl_ln1273_596"   --->   Operation 2226 'sext' 'sext_ln1273_1033' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2227 [1/1] (0.00ns)   --->   "%sext_ln1273_1034 = sext i18 %shl_ln1273_596"   --->   Operation 2227 'sext' 'sext_ln1273_1034' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2228 [1/1] (0.80ns)   --->   "%r_V_3110 = sub i21 %sext_ln1273_1034, i21 %sext_ln1273_1032"   --->   Operation 2228 'sub' 'r_V_3110' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2229 [1/1] (0.00ns)   --->   "%mult_V_2155 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3110, i32 5, i32 20"   --->   Operation 2229 'partselect' 'mult_V_2155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2230 [1/1] (0.00ns)   --->   "%mult_V_2156 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_184, i32 4, i32 15"   --->   Operation 2230 'partselect' 'mult_V_2156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2231 [1/1] (0.00ns)   --->   "%sext_ln17_1677 = sext i12 %mult_V_2156" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2231 'sext' 'sext_ln17_1677' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2232 [1/1] (0.79ns)   --->   "%r_V_3111 = add i19 %sext_ln1273_1033, i19 %sext_ln1273_1031"   --->   Operation 2232 'add' 'r_V_3111' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2233 [1/1] (0.00ns)   --->   "%mult_V_2157 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3111, i32 5, i32 18"   --->   Operation 2233 'partselect' 'mult_V_2157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2234 [1/1] (0.00ns)   --->   "%sext_ln17_1678 = sext i14 %mult_V_2157" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2234 'sext' 'sext_ln17_1678' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2235 [1/1] (0.79ns)   --->   "%r_V_3112 = sub i19 0, i19 %sext_ln1273_1033"   --->   Operation 2235 'sub' 'r_V_3112' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2236 [1/1] (0.00ns)   --->   "%mult_V_2158 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3112, i32 5, i32 18"   --->   Operation 2236 'partselect' 'mult_V_2158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2237 [1/1] (0.00ns)   --->   "%sext_ln17_1679 = sext i14 %mult_V_2158" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2237 'sext' 'sext_ln17_1679' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2238 [1/1] (0.80ns)   --->   "%r_V_3113 = sub i21 %sext_ln1273_1032, i21 %sext_ln1273_1030"   --->   Operation 2238 'sub' 'r_V_3113' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2239 [1/1] (0.00ns)   --->   "%mult_V_2159 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3113, i32 5, i32 20"   --->   Operation 2239 'partselect' 'mult_V_2159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2240 [1/1] (0.79ns)   --->   "%r_V_3114 = sub i19 %sext_ln1273_1031, i19 %sext_ln1273_1033"   --->   Operation 2240 'sub' 'r_V_3114' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2241 [1/1] (0.00ns)   --->   "%mult_V_2160 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3114, i32 5, i32 18"   --->   Operation 2241 'partselect' 'mult_V_2160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2242 [1/1] (0.00ns)   --->   "%sext_ln17_1680 = sext i14 %mult_V_2160" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2242 'sext' 'sext_ln17_1680' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2243 [1/1] (0.79ns)   --->   "%r_V_3115 = sub i19 %sext_ln1273_1033, i19 %sext_ln1273_1031"   --->   Operation 2243 'sub' 'r_V_3115' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2244 [1/1] (0.00ns)   --->   "%mult_V_2161 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3115, i32 5, i32 18"   --->   Operation 2244 'partselect' 'mult_V_2161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2245 [1/1] (0.00ns)   --->   "%sext_ln17_1681 = sext i14 %mult_V_2161" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2245 'sext' 'sext_ln17_1681' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2246 [1/1] (0.00ns)   --->   "%shl_ln1273_597 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_184, i3 0"   --->   Operation 2246 'bitconcatenate' 'shl_ln1273_597' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2247 [1/1] (0.00ns)   --->   "%sext_ln1273_1035 = sext i19 %shl_ln1273_597"   --->   Operation 2247 'sext' 'sext_ln1273_1035' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2248 [1/1] (0.00ns)   --->   "%shl_ln1273_598 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_184, i1 0"   --->   Operation 2248 'bitconcatenate' 'shl_ln1273_598' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2249 [1/1] (0.00ns)   --->   "%sext_ln1273_1036 = sext i17 %shl_ln1273_598"   --->   Operation 2249 'sext' 'sext_ln1273_1036' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2250 [1/1] (0.80ns)   --->   "%r_V_3116 = sub i20 %sext_ln1273_1035, i20 %sext_ln1273_1036"   --->   Operation 2250 'sub' 'r_V_3116' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2251 [1/1] (0.00ns)   --->   "%mult_V_2162 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3116, i32 5, i32 19"   --->   Operation 2251 'partselect' 'mult_V_2162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2252 [1/1] (0.00ns)   --->   "%sext_ln818_728 = sext i15 %mult_V_2162"   --->   Operation 2252 'sext' 'sext_ln818_728' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2253 [1/1] (0.00ns)   --->   "%a_V_185 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_33"   --->   Operation 2253 'load' 'a_V_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2254 [1/1] (0.00ns)   --->   "%sext_ln1273_1037 = sext i16 %a_V_185"   --->   Operation 2254 'sext' 'sext_ln1273_1037' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2255 [1/1] (0.00ns)   --->   "%sext_ln1273_1038 = sext i16 %a_V_185"   --->   Operation 2255 'sext' 'sext_ln1273_1038' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2256 [1/1] (0.00ns)   --->   "%shl_ln1273_599 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_185, i2 0"   --->   Operation 2256 'bitconcatenate' 'shl_ln1273_599' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2257 [1/1] (0.00ns)   --->   "%sext_ln1273_1039 = sext i18 %shl_ln1273_599"   --->   Operation 2257 'sext' 'sext_ln1273_1039' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2258 [1/1] (0.79ns)   --->   "%r_V_3117 = add i19 %sext_ln1273_1039, i19 %sext_ln1273_1038"   --->   Operation 2258 'add' 'r_V_3117' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2259 [1/1] (0.00ns)   --->   "%mult_V_2163 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3117, i32 5, i32 18"   --->   Operation 2259 'partselect' 'mult_V_2163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2260 [1/1] (0.00ns)   --->   "%sext_ln818_729 = sext i14 %mult_V_2163"   --->   Operation 2260 'sext' 'sext_ln818_729' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2261 [1/1] (0.79ns)   --->   "%r_V_3118 = sub i19 %sext_ln1273_1038, i19 %sext_ln1273_1039"   --->   Operation 2261 'sub' 'r_V_3118' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2262 [1/1] (0.00ns)   --->   "%mult_V_2164 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3118, i32 5, i32 18"   --->   Operation 2262 'partselect' 'mult_V_2164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2263 [1/1] (0.00ns)   --->   "%sext_ln818_730 = sext i14 %mult_V_2164"   --->   Operation 2263 'sext' 'sext_ln818_730' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2264 [1/1] (0.00ns)   --->   "%sext_ln17_1682 = sext i14 %mult_V_2164" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2264 'sext' 'sext_ln17_1682' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2265 [1/1] (0.00ns)   --->   "%shl_ln1273_600 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_185, i3 0"   --->   Operation 2265 'bitconcatenate' 'shl_ln1273_600' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2266 [1/1] (0.00ns)   --->   "%sext_ln1273_1040 = sext i19 %shl_ln1273_600"   --->   Operation 2266 'sext' 'sext_ln1273_1040' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2267 [1/1] (0.80ns)   --->   "%r_V_3119 = sub i20 %sext_ln1273_1037, i20 %sext_ln1273_1040"   --->   Operation 2267 'sub' 'r_V_3119' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2268 [1/1] (0.00ns)   --->   "%mult_V_2165 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3119, i32 5, i32 19"   --->   Operation 2268 'partselect' 'mult_V_2165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2269 [1/1] (0.00ns)   --->   "%sext_ln818_731 = sext i15 %mult_V_2165"   --->   Operation 2269 'sext' 'sext_ln818_731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2270 [1/1] (0.00ns)   --->   "%mult_V_2166 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_185, i32 4, i32 15"   --->   Operation 2270 'partselect' 'mult_V_2166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2271 [1/1] (0.00ns)   --->   "%sext_ln17_1683 = sext i12 %mult_V_2166" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2271 'sext' 'sext_ln17_1683' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2272 [1/1] (0.79ns)   --->   "%r_V_3120 = sub i19 %sext_ln1273_1039, i19 %sext_ln1273_1038"   --->   Operation 2272 'sub' 'r_V_3120' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2273 [1/1] (0.00ns)   --->   "%mult_V_2167 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3120, i32 5, i32 18"   --->   Operation 2273 'partselect' 'mult_V_2167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2274 [1/1] (0.00ns)   --->   "%sext_ln818_732 = sext i14 %mult_V_2167"   --->   Operation 2274 'sext' 'sext_ln818_732' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2275 [1/1] (0.00ns)   --->   "%sext_ln17_1684 = sext i14 %mult_V_2167" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2275 'sext' 'sext_ln17_1684' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2276 [1/1] (0.00ns)   --->   "%shl_ln1273_601 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_185, i1 0"   --->   Operation 2276 'bitconcatenate' 'shl_ln1273_601' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2277 [1/1] (0.00ns)   --->   "%sext_ln1273_1041 = sext i17 %shl_ln1273_601"   --->   Operation 2277 'sext' 'sext_ln1273_1041' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2278 [1/1] (0.80ns)   --->   "%r_V_3121 = sub i20 %sext_ln1273_1040, i20 %sext_ln1273_1041"   --->   Operation 2278 'sub' 'r_V_3121' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2279 [1/1] (0.00ns)   --->   "%mult_V_2168 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3121, i32 5, i32 19"   --->   Operation 2279 'partselect' 'mult_V_2168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2280 [1/1] (0.00ns)   --->   "%sext_ln818_733 = sext i15 %mult_V_2168"   --->   Operation 2280 'sext' 'sext_ln818_733' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2281 [1/1] (0.80ns)   --->   "%r_V_3122 = sub i20 %sext_ln1273_1040, i20 %sext_ln1273_1037"   --->   Operation 2281 'sub' 'r_V_3122' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2282 [1/1] (0.00ns)   --->   "%mult_V_2169 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3122, i32 5, i32 19"   --->   Operation 2282 'partselect' 'mult_V_2169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2283 [1/1] (0.00ns)   --->   "%sext_ln818_734 = sext i15 %mult_V_2169"   --->   Operation 2283 'sext' 'sext_ln818_734' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2284 [1/1] (0.00ns)   --->   "%a_V_186 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_32"   --->   Operation 2284 'load' 'a_V_186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2285 [1/1] (0.00ns)   --->   "%sext_ln1273_1042 = sext i16 %a_V_186"   --->   Operation 2285 'sext' 'sext_ln1273_1042' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2286 [1/1] (0.00ns)   --->   "%sext_ln1273_1043 = sext i16 %a_V_186"   --->   Operation 2286 'sext' 'sext_ln1273_1043' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2287 [1/1] (0.00ns)   --->   "%shl_ln1273_602 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_186, i3 0"   --->   Operation 2287 'bitconcatenate' 'shl_ln1273_602' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2288 [1/1] (0.00ns)   --->   "%sext_ln1273_1044 = sext i19 %shl_ln1273_602"   --->   Operation 2288 'sext' 'sext_ln1273_1044' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2289 [1/1] (0.80ns)   --->   "%r_V_3123 = sub i20 %sext_ln1273_1042, i20 %sext_ln1273_1044"   --->   Operation 2289 'sub' 'r_V_3123' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2290 [1/1] (0.00ns)   --->   "%mult_V_2170 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3123, i32 5, i32 19"   --->   Operation 2290 'partselect' 'mult_V_2170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2291 [1/1] (0.00ns)   --->   "%sext_ln818_735 = sext i15 %mult_V_2170"   --->   Operation 2291 'sext' 'sext_ln818_735' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2292 [1/1] (0.00ns)   --->   "%shl_ln1273_603 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_186, i1 0"   --->   Operation 2292 'bitconcatenate' 'shl_ln1273_603' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2293 [1/1] (0.00ns)   --->   "%sext_ln1273_1045 = sext i17 %shl_ln1273_603"   --->   Operation 2293 'sext' 'sext_ln1273_1045' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2294 [1/1] (0.80ns)   --->   "%r_V_3124 = sub i20 %sext_ln1273_1044, i20 %sext_ln1273_1045"   --->   Operation 2294 'sub' 'r_V_3124' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2295 [1/1] (0.00ns)   --->   "%mult_V_2171 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3124, i32 5, i32 19"   --->   Operation 2295 'partselect' 'mult_V_2171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2296 [1/1] (0.00ns)   --->   "%sext_ln818_736 = sext i15 %mult_V_2171"   --->   Operation 2296 'sext' 'sext_ln818_736' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2297 [1/1] (0.80ns)   --->   "%r_V_3125 = sub i20 %sext_ln1273_1044, i20 %sext_ln1273_1042"   --->   Operation 2297 'sub' 'r_V_3125' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2298 [1/1] (0.00ns)   --->   "%mult_V_2172 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3125, i32 5, i32 19"   --->   Operation 2298 'partselect' 'mult_V_2172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2299 [1/1] (0.00ns)   --->   "%sext_ln818_737 = sext i15 %mult_V_2172"   --->   Operation 2299 'sext' 'sext_ln818_737' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2300 [1/1] (0.00ns)   --->   "%shl_ln1273_604 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_186, i2 0"   --->   Operation 2300 'bitconcatenate' 'shl_ln1273_604' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2301 [1/1] (0.00ns)   --->   "%sext_ln1273_1046 = sext i18 %shl_ln1273_604"   --->   Operation 2301 'sext' 'sext_ln1273_1046' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2302 [1/1] (0.79ns)   --->   "%r_V_3126 = add i19 %sext_ln1273_1046, i19 %sext_ln1273_1043"   --->   Operation 2302 'add' 'r_V_3126' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2303 [1/1] (0.00ns)   --->   "%mult_V_2173 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3126, i32 5, i32 18"   --->   Operation 2303 'partselect' 'mult_V_2173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2304 [1/1] (0.00ns)   --->   "%sext_ln17_1685 = sext i14 %mult_V_2173" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2304 'sext' 'sext_ln17_1685' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2305 [1/1] (0.79ns)   --->   "%r_V_3127 = sub i19 0, i19 %sext_ln1273_1046"   --->   Operation 2305 'sub' 'r_V_3127' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2306 [1/1] (0.00ns)   --->   "%mult_V_2174 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3127, i32 5, i32 18"   --->   Operation 2306 'partselect' 'mult_V_2174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2307 [1/1] (0.00ns)   --->   "%sext_ln17_1686 = sext i14 %mult_V_2174" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2307 'sext' 'sext_ln17_1686' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2308 [1/1] (0.80ns)   --->   "%r_V_3128 = sub i20 %sext_ln1273_1045, i20 %sext_ln1273_1044"   --->   Operation 2308 'sub' 'r_V_3128' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2309 [1/1] (0.00ns)   --->   "%mult_V_2175 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3128, i32 5, i32 19"   --->   Operation 2309 'partselect' 'mult_V_2175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2310 [1/1] (0.00ns)   --->   "%sext_ln818_738 = sext i15 %mult_V_2175"   --->   Operation 2310 'sext' 'sext_ln818_738' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2311 [1/1] (0.80ns)   --->   "%r_V_3129 = sub i20 0, i20 %sext_ln1273_1044"   --->   Operation 2311 'sub' 'r_V_3129' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2312 [1/1] (0.00ns)   --->   "%mult_V_2176 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3129, i32 5, i32 19"   --->   Operation 2312 'partselect' 'mult_V_2176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2313 [1/1] (0.00ns)   --->   "%sext_ln818_739 = sext i15 %mult_V_2176"   --->   Operation 2313 'sext' 'sext_ln818_739' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2314 [1/1] (0.79ns)   --->   "%r_V_3130 = sub i19 %sext_ln1273_1043, i19 %sext_ln1273_1046"   --->   Operation 2314 'sub' 'r_V_3130' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2315 [1/1] (0.00ns)   --->   "%mult_V_2177 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3130, i32 5, i32 18"   --->   Operation 2315 'partselect' 'mult_V_2177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2316 [1/1] (0.00ns)   --->   "%sext_ln17_1687 = sext i14 %mult_V_2177" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2316 'sext' 'sext_ln17_1687' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2317 [1/1] (0.80ns)   --->   "%r_V_3131 = add i20 %sext_ln1273_1044, i20 %sext_ln1273_1045"   --->   Operation 2317 'add' 'r_V_3131' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2318 [1/1] (0.00ns)   --->   "%mult_V_2178 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3131, i32 5, i32 19"   --->   Operation 2318 'partselect' 'mult_V_2178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2319 [1/1] (0.00ns)   --->   "%sext_ln818_740 = sext i15 %mult_V_2178"   --->   Operation 2319 'sext' 'sext_ln818_740' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2320 [1/1] (0.00ns)   --->   "%a_V_187 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_31"   --->   Operation 2320 'load' 'a_V_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2321 [1/1] (0.00ns)   --->   "%sext_ln1273_1047 = sext i16 %a_V_187"   --->   Operation 2321 'sext' 'sext_ln1273_1047' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2322 [1/1] (0.00ns)   --->   "%shl_ln1273_605 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_187, i3 0"   --->   Operation 2322 'bitconcatenate' 'shl_ln1273_605' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2323 [1/1] (0.00ns)   --->   "%sext_ln1273_1048 = sext i19 %shl_ln1273_605"   --->   Operation 2323 'sext' 'sext_ln1273_1048' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2324 [1/1] (0.80ns)   --->   "%r_V_3132 = sub i20 0, i20 %sext_ln1273_1048"   --->   Operation 2324 'sub' 'r_V_3132' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2325 [1/1] (0.00ns)   --->   "%mult_V_2179 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3132, i32 5, i32 19"   --->   Operation 2325 'partselect' 'mult_V_2179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2326 [1/1] (0.00ns)   --->   "%sext_ln818_741 = sext i15 %mult_V_2179"   --->   Operation 2326 'sext' 'sext_ln818_741' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2327 [1/1] (0.00ns)   --->   "%shl_ln1273_606 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_187, i1 0"   --->   Operation 2327 'bitconcatenate' 'shl_ln1273_606' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2328 [1/1] (0.00ns)   --->   "%sext_ln1273_1049 = sext i17 %shl_ln1273_606"   --->   Operation 2328 'sext' 'sext_ln1273_1049' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2329 [1/1] (0.00ns)   --->   "%sext_ln1273_1050 = sext i17 %shl_ln1273_606"   --->   Operation 2329 'sext' 'sext_ln1273_1050' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2330 [1/1] (0.79ns)   --->   "%r_V_3133 = sub i18 0, i18 %sext_ln1273_1050"   --->   Operation 2330 'sub' 'r_V_3133' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2331 [1/1] (0.00ns)   --->   "%mult_V_2180 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_3133, i32 5, i32 17"   --->   Operation 2331 'partselect' 'mult_V_2180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2332 [1/1] (0.00ns)   --->   "%sext_ln17_1688 = sext i13 %mult_V_2180" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2332 'sext' 'sext_ln17_1688' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2333 [1/1] (0.80ns)   --->   "%r_V_3134 = sub i20 %sext_ln1273_1048, i20 %sext_ln1273_1049"   --->   Operation 2333 'sub' 'r_V_3134' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2334 [1/1] (0.00ns)   --->   "%mult_V_2181 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3134, i32 5, i32 19"   --->   Operation 2334 'partselect' 'mult_V_2181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2335 [1/1] (0.00ns)   --->   "%sext_ln818_742 = sext i15 %mult_V_2181"   --->   Operation 2335 'sext' 'sext_ln818_742' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2336 [1/1] (0.00ns)   --->   "%shl_ln1273_607 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_187, i2 0"   --->   Operation 2336 'bitconcatenate' 'shl_ln1273_607' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2337 [1/1] (0.00ns)   --->   "%sext_ln1273_1051 = sext i18 %shl_ln1273_607"   --->   Operation 2337 'sext' 'sext_ln1273_1051' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2338 [1/1] (0.79ns)   --->   "%r_V_3135 = sub i19 0, i19 %sext_ln1273_1051"   --->   Operation 2338 'sub' 'r_V_3135' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2339 [1/1] (0.00ns)   --->   "%mult_V_2182 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3135, i32 5, i32 18"   --->   Operation 2339 'partselect' 'mult_V_2182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2340 [1/1] (0.00ns)   --->   "%sext_ln17_1689 = sext i14 %mult_V_2182" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2340 'sext' 'sext_ln17_1689' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2341 [1/1] (0.79ns)   --->   "%r_V_3136 = add i19 %sext_ln1273_1051, i19 %sext_ln1273_1047"   --->   Operation 2341 'add' 'r_V_3136' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2342 [1/1] (0.00ns)   --->   "%mult_V_2183 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3136, i32 5, i32 18"   --->   Operation 2342 'partselect' 'mult_V_2183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2343 [1/1] (0.00ns)   --->   "%sext_ln17_1690 = sext i14 %mult_V_2183" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2343 'sext' 'sext_ln17_1690' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2344 [1/1] (0.00ns)   --->   "%mult_V_2184 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_187, i32 2, i32 15"   --->   Operation 2344 'partselect' 'mult_V_2184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2345 [1/1] (0.00ns)   --->   "%sext_ln17_1691 = sext i14 %mult_V_2184" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2345 'sext' 'sext_ln17_1691' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2346 [1/1] (0.00ns)   --->   "%a_V_188 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_30"   --->   Operation 2346 'load' 'a_V_188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2347 [1/1] (0.00ns)   --->   "%sext_ln818_642 = sext i16 %a_V_188"   --->   Operation 2347 'sext' 'sext_ln818_642' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2348 [1/1] (0.00ns)   --->   "%mult_V_2185 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_188, i32 4, i32 15"   --->   Operation 2348 'partselect' 'mult_V_2185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2349 [1/1] (0.00ns)   --->   "%sext_ln17_1692 = sext i12 %mult_V_2185" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2349 'sext' 'sext_ln17_1692' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2350 [1/1] (0.00ns)   --->   "%mult_V_2186 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_188, i32 3, i32 15"   --->   Operation 2350 'partselect' 'mult_V_2186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2351 [1/1] (0.00ns)   --->   "%sext_ln17_1693 = sext i13 %mult_V_2186" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2351 'sext' 'sext_ln17_1693' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2352 [1/1] (0.00ns)   --->   "%shl_ln1273_608 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_188, i2 0"   --->   Operation 2352 'bitconcatenate' 'shl_ln1273_608' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2353 [1/1] (0.00ns)   --->   "%sext_ln1273_1052 = sext i18 %shl_ln1273_608"   --->   Operation 2353 'sext' 'sext_ln1273_1052' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2354 [1/1] (0.79ns)   --->   "%r_V_3138 = sub i19 0, i19 %sext_ln1273_1052"   --->   Operation 2354 'sub' 'r_V_3138' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2355 [1/1] (0.80ns)   --->   "%r_V_3137 = sub i19 %r_V_3138, i19 %sext_ln818_642"   --->   Operation 2355 'sub' 'r_V_3137' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2356 [1/1] (0.00ns)   --->   "%mult_V_2187 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3137, i32 5, i32 18"   --->   Operation 2356 'partselect' 'mult_V_2187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2357 [1/1] (0.00ns)   --->   "%sext_ln17_1694 = sext i14 %mult_V_2187" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2357 'sext' 'sext_ln17_1694' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2358 [1/1] (0.00ns)   --->   "%mult_V_2188 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3138, i32 5, i32 18"   --->   Operation 2358 'partselect' 'mult_V_2188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2359 [1/1] (0.00ns)   --->   "%sext_ln17_1695 = sext i14 %mult_V_2188" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2359 'sext' 'sext_ln17_1695' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2360 [1/1] (0.79ns)   --->   "%r_V_3139 = sub i19 %sext_ln818_642, i19 %sext_ln1273_1052"   --->   Operation 2360 'sub' 'r_V_3139' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2361 [1/1] (0.00ns)   --->   "%mult_V_2189 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3139, i32 5, i32 18"   --->   Operation 2361 'partselect' 'mult_V_2189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2362 [1/1] (0.00ns)   --->   "%sext_ln818_743 = sext i14 %mult_V_2189"   --->   Operation 2362 'sext' 'sext_ln818_743' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2363 [1/1] (0.00ns)   --->   "%a_V_189 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_29"   --->   Operation 2363 'load' 'a_V_189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2364 [1/1] (0.00ns)   --->   "%sext_ln1273_1053 = sext i16 %a_V_189"   --->   Operation 2364 'sext' 'sext_ln1273_1053' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2365 [1/1] (0.00ns)   --->   "%sext_ln1273_1054 = sext i16 %a_V_189"   --->   Operation 2365 'sext' 'sext_ln1273_1054' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2366 [1/1] (0.00ns)   --->   "%shl_ln1273_609 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_189, i3 0"   --->   Operation 2366 'bitconcatenate' 'shl_ln1273_609' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2367 [1/1] (0.00ns)   --->   "%sext_ln1273_1055 = sext i19 %shl_ln1273_609"   --->   Operation 2367 'sext' 'sext_ln1273_1055' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2368 [1/1] (0.80ns)   --->   "%r_V_3142 = sub i20 0, i20 %sext_ln1273_1055"   --->   Operation 2368 'sub' 'r_V_3142' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2369 [1/1] (0.80ns)   --->   "%r_V_3140 = sub i20 %r_V_3142, i20 %sext_ln1273_1053"   --->   Operation 2369 'sub' 'r_V_3140' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2370 [1/1] (0.00ns)   --->   "%mult_V_2190 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3140, i32 5, i32 19"   --->   Operation 2370 'partselect' 'mult_V_2190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2371 [1/1] (0.00ns)   --->   "%sext_ln818_744 = sext i15 %mult_V_2190"   --->   Operation 2371 'sext' 'sext_ln818_744' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2372 [1/1] (0.00ns)   --->   "%shl_ln1273_610 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_189, i2 0"   --->   Operation 2372 'bitconcatenate' 'shl_ln1273_610' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2373 [1/1] (0.00ns)   --->   "%sext_ln1273_1056 = sext i18 %shl_ln1273_610"   --->   Operation 2373 'sext' 'sext_ln1273_1056' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2374 [1/1] (0.79ns)   --->   "%r_V_3141 = sub i19 0, i19 %sext_ln1273_1056"   --->   Operation 2374 'sub' 'r_V_3141' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2375 [1/1] (0.00ns)   --->   "%mult_V_2191 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3141, i32 5, i32 18"   --->   Operation 2375 'partselect' 'mult_V_2191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2376 [1/1] (0.00ns)   --->   "%sext_ln17_1696 = sext i14 %mult_V_2191" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2376 'sext' 'sext_ln17_1696' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2377 [1/1] (0.00ns)   --->   "%mult_V_2192 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_189, i32 3, i32 15"   --->   Operation 2377 'partselect' 'mult_V_2192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2378 [1/1] (0.00ns)   --->   "%sext_ln17_1697 = sext i13 %mult_V_2192" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2378 'sext' 'sext_ln17_1697' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2379 [1/1] (0.00ns)   --->   "%mult_V_2193 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3142, i32 5, i32 19"   --->   Operation 2379 'partselect' 'mult_V_2193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2380 [1/1] (0.00ns)   --->   "%sext_ln818_745 = sext i15 %mult_V_2193"   --->   Operation 2380 'sext' 'sext_ln818_745' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2381 [1/1] (0.79ns)   --->   "%r_V_3143 = sub i19 %sext_ln1273_1056, i19 %sext_ln1273_1054"   --->   Operation 2381 'sub' 'r_V_3143' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2382 [1/1] (0.00ns)   --->   "%mult_V_2194 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3143, i32 5, i32 18"   --->   Operation 2382 'partselect' 'mult_V_2194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2383 [1/1] (0.00ns)   --->   "%sext_ln17_1698 = sext i14 %mult_V_2194" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2383 'sext' 'sext_ln17_1698' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2384 [1/1] (0.80ns)   --->   "%r_V_3144 = sub i20 %sext_ln1273_1053, i20 %sext_ln1273_1055"   --->   Operation 2384 'sub' 'r_V_3144' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2385 [1/1] (0.00ns)   --->   "%mult_V_2195 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3144, i32 5, i32 19"   --->   Operation 2385 'partselect' 'mult_V_2195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2386 [1/1] (0.00ns)   --->   "%sext_ln818_746 = sext i15 %mult_V_2195"   --->   Operation 2386 'sext' 'sext_ln818_746' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2387 [1/1] (0.00ns)   --->   "%shl_ln1273_611 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_189, i1 0"   --->   Operation 2387 'bitconcatenate' 'shl_ln1273_611' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2388 [1/1] (0.00ns)   --->   "%sext_ln1273_1057 = sext i17 %shl_ln1273_611"   --->   Operation 2388 'sext' 'sext_ln1273_1057' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2389 [1/1] (0.80ns)   --->   "%r_V_3145 = sub i20 %sext_ln1273_1055, i20 %sext_ln1273_1057"   --->   Operation 2389 'sub' 'r_V_3145' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2390 [1/1] (0.00ns)   --->   "%mult_V_2196 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3145, i32 5, i32 19"   --->   Operation 2390 'partselect' 'mult_V_2196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2391 [1/1] (0.00ns)   --->   "%sext_ln818_747 = sext i15 %mult_V_2196"   --->   Operation 2391 'sext' 'sext_ln818_747' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2392 [1/1] (0.79ns)   --->   "%r_V_3146 = sub i19 %sext_ln1273_1054, i19 %sext_ln1273_1056"   --->   Operation 2392 'sub' 'r_V_3146' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2393 [1/1] (0.00ns)   --->   "%mult_V_2197 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3146, i32 5, i32 18"   --->   Operation 2393 'partselect' 'mult_V_2197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2394 [1/1] (0.00ns)   --->   "%sext_ln17_1699 = sext i14 %mult_V_2197" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2394 'sext' 'sext_ln17_1699' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2395 [1/1] (0.00ns)   --->   "%a_V_190 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_28"   --->   Operation 2395 'load' 'a_V_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2396 [1/1] (0.00ns)   --->   "%sext_ln1273_1058 = sext i16 %a_V_190"   --->   Operation 2396 'sext' 'sext_ln1273_1058' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2397 [1/1] (0.00ns)   --->   "%sext_ln1273_1059 = sext i16 %a_V_190"   --->   Operation 2397 'sext' 'sext_ln1273_1059' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2398 [1/1] (0.00ns)   --->   "%shl_ln1273_612 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_190, i2 0"   --->   Operation 2398 'bitconcatenate' 'shl_ln1273_612' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2399 [1/1] (0.00ns)   --->   "%sext_ln1273_1060 = sext i18 %shl_ln1273_612"   --->   Operation 2399 'sext' 'sext_ln1273_1060' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2400 [1/1] (0.79ns)   --->   "%r_V_3147 = sub i19 %sext_ln1273_1060, i19 %sext_ln1273_1059"   --->   Operation 2400 'sub' 'r_V_3147' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2401 [1/1] (0.00ns)   --->   "%mult_V_2198 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3147, i32 5, i32 18"   --->   Operation 2401 'partselect' 'mult_V_2198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2402 [1/1] (0.00ns)   --->   "%sext_ln17_1700 = sext i14 %mult_V_2198" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2402 'sext' 'sext_ln17_1700' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2403 [1/1] (0.00ns)   --->   "%mult_V_2199 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_190, i32 4, i32 15"   --->   Operation 2403 'partselect' 'mult_V_2199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2404 [1/1] (0.00ns)   --->   "%sext_ln17_1701 = sext i12 %mult_V_2199" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2404 'sext' 'sext_ln17_1701' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2405 [1/1] (0.00ns)   --->   "%shl_ln1273_613 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_190, i3 0"   --->   Operation 2405 'bitconcatenate' 'shl_ln1273_613' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2406 [1/1] (0.00ns)   --->   "%sext_ln1273_1061 = sext i19 %shl_ln1273_613"   --->   Operation 2406 'sext' 'sext_ln1273_1061' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2407 [1/1] (0.80ns)   --->   "%r_V_3148 = sub i20 %sext_ln1273_1058, i20 %sext_ln1273_1061"   --->   Operation 2407 'sub' 'r_V_3148' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2408 [1/1] (0.00ns)   --->   "%mult_V_2200 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3148, i32 5, i32 19"   --->   Operation 2408 'partselect' 'mult_V_2200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2409 [1/1] (0.00ns)   --->   "%sext_ln818_748 = sext i15 %mult_V_2200"   --->   Operation 2409 'sext' 'sext_ln818_748' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2410 [1/1] (0.00ns)   --->   "%mult_V_2201 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_190, i32 3, i32 15"   --->   Operation 2410 'partselect' 'mult_V_2201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2411 [1/1] (0.00ns)   --->   "%sext_ln17_1702 = sext i13 %mult_V_2201" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2411 'sext' 'sext_ln17_1702' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2412 [1/1] (0.00ns)   --->   "%shl_ln1273_614 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_190, i1 0"   --->   Operation 2412 'bitconcatenate' 'shl_ln1273_614' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2413 [1/1] (0.00ns)   --->   "%sext_ln1273_1062 = sext i17 %shl_ln1273_614"   --->   Operation 2413 'sext' 'sext_ln1273_1062' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2414 [1/1] (0.80ns)   --->   "%r_V_3149 = sub i20 %sext_ln1273_1062, i20 %sext_ln1273_1061"   --->   Operation 2414 'sub' 'r_V_3149' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2415 [1/1] (0.00ns)   --->   "%mult_V_2202 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3149, i32 5, i32 19"   --->   Operation 2415 'partselect' 'mult_V_2202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2416 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1615 = sub i19 0, i19 %sext_ln1273_1060"   --->   Operation 2416 'sub' 'sub_ln1273_1615' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2417 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_3150 = sub i19 %sub_ln1273_1615, i19 %sext_ln1273_1059"   --->   Operation 2417 'sub' 'r_V_3150' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2418 [1/1] (0.00ns)   --->   "%mult_V_2203 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3150, i32 5, i32 18"   --->   Operation 2418 'partselect' 'mult_V_2203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2419 [1/1] (0.00ns)   --->   "%sext_ln17_1703 = sext i14 %mult_V_2203" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2419 'sext' 'sext_ln17_1703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2420 [1/1] (0.80ns)   --->   "%r_V_3151 = sub i20 %sext_ln1273_1061, i20 %sext_ln1273_1058"   --->   Operation 2420 'sub' 'r_V_3151' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2421 [1/1] (0.00ns)   --->   "%mult_V_2204 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3151, i32 5, i32 19"   --->   Operation 2421 'partselect' 'mult_V_2204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2422 [1/1] (0.00ns)   --->   "%sext_ln818_750 = sext i15 %mult_V_2204"   --->   Operation 2422 'sext' 'sext_ln818_750' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2423 [1/1] (0.00ns)   --->   "%a_V_191 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_27"   --->   Operation 2423 'load' 'a_V_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2424 [1/1] (0.00ns)   --->   "%sext_ln1273_1063 = sext i16 %a_V_191"   --->   Operation 2424 'sext' 'sext_ln1273_1063' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2425 [1/1] (0.00ns)   --->   "%sext_ln1273_1064 = sext i16 %a_V_191"   --->   Operation 2425 'sext' 'sext_ln1273_1064' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2426 [1/1] (0.00ns)   --->   "%shl_ln1273_615 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_191, i2 0"   --->   Operation 2426 'bitconcatenate' 'shl_ln1273_615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2427 [1/1] (0.00ns)   --->   "%sext_ln1273_1065 = sext i18 %shl_ln1273_615"   --->   Operation 2427 'sext' 'sext_ln1273_1065' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2428 [1/1] (0.79ns)   --->   "%r_V_3152 = sub i19 %sext_ln1273_1065, i19 %sext_ln1273_1064"   --->   Operation 2428 'sub' 'r_V_3152' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2429 [1/1] (0.00ns)   --->   "%mult_V_2205 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3152, i32 5, i32 18"   --->   Operation 2429 'partselect' 'mult_V_2205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2430 [1/1] (0.00ns)   --->   "%sext_ln17_1704 = sext i14 %mult_V_2205" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2430 'sext' 'sext_ln17_1704' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2431 [1/1] (0.00ns)   --->   "%shl_ln1273_616 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_191, i3 0"   --->   Operation 2431 'bitconcatenate' 'shl_ln1273_616' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2432 [1/1] (0.00ns)   --->   "%sext_ln1273_1066 = sext i19 %shl_ln1273_616"   --->   Operation 2432 'sext' 'sext_ln1273_1066' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2433 [1/1] (0.80ns)   --->   "%r_V_3153 = sub i20 %sext_ln1273_1066, i20 %sext_ln1273_1063"   --->   Operation 2433 'sub' 'r_V_3153' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2434 [1/1] (0.00ns)   --->   "%mult_V_2206 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3153, i32 5, i32 19"   --->   Operation 2434 'partselect' 'mult_V_2206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2435 [1/1] (0.00ns)   --->   "%sext_ln818_751 = sext i15 %mult_V_2206"   --->   Operation 2435 'sext' 'sext_ln818_751' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2436 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1620 = sub i20 0, i20 %sext_ln1273_1066"   --->   Operation 2436 'sub' 'sub_ln1273_1620' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2437 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_3154 = sub i20 %sub_ln1273_1620, i20 %sext_ln1273_1063"   --->   Operation 2437 'sub' 'r_V_3154' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2438 [1/1] (0.00ns)   --->   "%mult_V_2207 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3154, i32 5, i32 19"   --->   Operation 2438 'partselect' 'mult_V_2207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2439 [1/1] (0.00ns)   --->   "%sext_ln818_752 = sext i15 %mult_V_2207"   --->   Operation 2439 'sext' 'sext_ln818_752' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2440 [1/1] (0.00ns)   --->   "%mult_V_2208 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_191, i32 4, i32 15"   --->   Operation 2440 'partselect' 'mult_V_2208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2441 [1/1] (0.00ns)   --->   "%sext_ln17_1705 = sext i12 %mult_V_2208" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2441 'sext' 'sext_ln17_1705' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2442 [1/1] (0.00ns)   --->   "%shl_ln1273_617 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_191, i1 0"   --->   Operation 2442 'bitconcatenate' 'shl_ln1273_617' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2443 [1/1] (0.00ns)   --->   "%sext_ln1273_1067 = sext i17 %shl_ln1273_617"   --->   Operation 2443 'sext' 'sext_ln1273_1067' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2444 [1/1] (0.80ns)   --->   "%r_V_3155 = sub i20 %sext_ln1273_1067, i20 %sext_ln1273_1066"   --->   Operation 2444 'sub' 'r_V_3155' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2445 [1/1] (0.00ns)   --->   "%mult_V_2209 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3155, i32 5, i32 19"   --->   Operation 2445 'partselect' 'mult_V_2209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2446 [1/1] (0.00ns)   --->   "%sext_ln818_753 = sext i15 %mult_V_2209"   --->   Operation 2446 'sext' 'sext_ln818_753' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2447 [1/1] (0.00ns)   --->   "%a_V_192 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_26"   --->   Operation 2447 'load' 'a_V_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2448 [1/1] (0.00ns)   --->   "%sext_ln818_650 = sext i16 %a_V_192"   --->   Operation 2448 'sext' 'sext_ln818_650' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2449 [1/1] (0.00ns)   --->   "%mult_V_2210 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_192, i32 3, i32 15"   --->   Operation 2449 'partselect' 'mult_V_2210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2450 [1/1] (0.00ns)   --->   "%sext_ln17_1706 = sext i13 %mult_V_2210" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2450 'sext' 'sext_ln17_1706' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2451 [1/1] (0.00ns)   --->   "%shl_ln1273_618 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_192, i2 0"   --->   Operation 2451 'bitconcatenate' 'shl_ln1273_618' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2452 [1/1] (0.00ns)   --->   "%sext_ln1273_1068 = sext i18 %shl_ln1273_618"   --->   Operation 2452 'sext' 'sext_ln1273_1068' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2453 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1623 = sub i19 0, i19 %sext_ln1273_1068"   --->   Operation 2453 'sub' 'sub_ln1273_1623' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2454 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_3156 = sub i19 %sub_ln1273_1623, i19 %sext_ln818_650"   --->   Operation 2454 'sub' 'r_V_3156' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2455 [1/1] (0.00ns)   --->   "%mult_V_2211 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3156, i32 5, i32 18"   --->   Operation 2455 'partselect' 'mult_V_2211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2456 [1/1] (0.00ns)   --->   "%sext_ln17_1707 = sext i14 %mult_V_2211" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2456 'sext' 'sext_ln17_1707' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2457 [1/1] (0.79ns)   --->   "%r_V_3157 = sub i19 %sext_ln818_650, i19 %sext_ln1273_1068"   --->   Operation 2457 'sub' 'r_V_3157' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2458 [1/1] (0.00ns)   --->   "%mult_V_2212 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3157, i32 5, i32 18"   --->   Operation 2458 'partselect' 'mult_V_2212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2459 [1/1] (0.00ns)   --->   "%sext_ln818_754 = sext i14 %mult_V_2212"   --->   Operation 2459 'sext' 'sext_ln818_754' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2460 [1/1] (0.00ns)   --->   "%sext_ln17_1708 = sext i14 %mult_V_2212" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2460 'sext' 'sext_ln17_1708' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2461 [1/1] (0.00ns)   --->   "%a_V_193 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_25"   --->   Operation 2461 'load' 'a_V_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2462 [1/1] (0.00ns)   --->   "%sext_ln1273_1069 = sext i16 %a_V_193"   --->   Operation 2462 'sext' 'sext_ln1273_1069' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2463 [1/1] (0.00ns)   --->   "%shl_ln1273_619 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_193, i2 0"   --->   Operation 2463 'bitconcatenate' 'shl_ln1273_619' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2464 [1/1] (0.00ns)   --->   "%sext_ln1273_1070 = sext i18 %shl_ln1273_619"   --->   Operation 2464 'sext' 'sext_ln1273_1070' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2465 [1/1] (0.00ns)   --->   "%sext_ln1273_1071 = sext i18 %shl_ln1273_619"   --->   Operation 2465 'sext' 'sext_ln1273_1071' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2466 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1626 = sub i19 0, i19 %sext_ln1273_1071"   --->   Operation 2466 'sub' 'sub_ln1273_1626' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2467 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_3158 = sub i19 %sub_ln1273_1626, i19 %sext_ln1273_1069"   --->   Operation 2467 'sub' 'r_V_3158' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2468 [1/1] (0.00ns)   --->   "%mult_V_2213 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3158, i32 5, i32 18"   --->   Operation 2468 'partselect' 'mult_V_2213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2469 [1/1] (0.00ns)   --->   "%sext_ln17_1709 = sext i14 %mult_V_2213" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2469 'sext' 'sext_ln17_1709' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2470 [1/1] (0.00ns)   --->   "%shl_ln1273_620 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_193, i3 0"   --->   Operation 2470 'bitconcatenate' 'shl_ln1273_620' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2471 [1/1] (0.00ns)   --->   "%sext_ln1273_1072 = sext i19 %shl_ln1273_620"   --->   Operation 2471 'sext' 'sext_ln1273_1072' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2472 [1/1] (0.00ns)   --->   "%shl_ln1273_621 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_193, i1 0"   --->   Operation 2472 'bitconcatenate' 'shl_ln1273_621' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2473 [1/1] (0.00ns)   --->   "%sext_ln1273_1073 = sext i17 %shl_ln1273_621"   --->   Operation 2473 'sext' 'sext_ln1273_1073' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2474 [1/1] (0.80ns)   --->   "%r_V_3159 = sub i20 %sext_ln1273_1072, i20 %sext_ln1273_1073"   --->   Operation 2474 'sub' 'r_V_3159' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2475 [1/1] (0.00ns)   --->   "%mult_V_2214 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3159, i32 5, i32 19"   --->   Operation 2475 'partselect' 'mult_V_2214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2476 [1/1] (0.00ns)   --->   "%sext_ln818_755 = sext i15 %mult_V_2214"   --->   Operation 2476 'sext' 'sext_ln818_755' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2477 [1/1] (0.00ns)   --->   "%shl_ln1273_622 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_193, i4 0"   --->   Operation 2477 'bitconcatenate' 'shl_ln1273_622' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2478 [1/1] (0.00ns)   --->   "%sext_ln1273_1074 = sext i20 %shl_ln1273_622"   --->   Operation 2478 'sext' 'sext_ln1273_1074' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2479 [1/1] (0.80ns)   --->   "%r_V_3160 = sub i21 %sext_ln1273_1070, i21 %sext_ln1273_1074"   --->   Operation 2479 'sub' 'r_V_3160' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2480 [1/1] (0.00ns)   --->   "%mult_V_2215 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3160, i32 5, i32 20"   --->   Operation 2480 'partselect' 'mult_V_2215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2481 [1/1] (0.00ns)   --->   "%mult_V_2216 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_193, i32 5, i32 15"   --->   Operation 2481 'partselect' 'mult_V_2216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2482 [1/1] (0.00ns)   --->   "%sext_ln17_1710 = sext i11 %mult_V_2216" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2482 'sext' 'sext_ln17_1710' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2483 [1/1] (0.00ns)   --->   "%mult_V_2217 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_193, i32 4, i32 15"   --->   Operation 2483 'partselect' 'mult_V_2217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2484 [1/1] (0.00ns)   --->   "%sext_ln17_1711 = sext i12 %mult_V_2217" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2484 'sext' 'sext_ln17_1711' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2485 [1/1] (0.80ns)   --->   "%r_V_3161 = sub i20 %sext_ln1273_1073, i20 %sext_ln1273_1072"   --->   Operation 2485 'sub' 'r_V_3161' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2486 [1/1] (0.00ns)   --->   "%mult_V_2218 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3161, i32 5, i32 19"   --->   Operation 2486 'partselect' 'mult_V_2218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2487 [1/1] (0.00ns)   --->   "%sext_ln818_756 = sext i15 %mult_V_2218"   --->   Operation 2487 'sext' 'sext_ln818_756' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2488 [1/1] (0.00ns)   --->   "%a_V_194 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_24"   --->   Operation 2488 'load' 'a_V_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2489 [1/1] (0.00ns)   --->   "%sext_ln818_655 = sext i16 %a_V_194"   --->   Operation 2489 'sext' 'sext_ln818_655' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2490 [1/1] (0.00ns)   --->   "%mult_V_2219 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_194, i32 3, i32 15"   --->   Operation 2490 'partselect' 'mult_V_2219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2491 [1/1] (0.00ns)   --->   "%sext_ln17_1712 = sext i13 %mult_V_2219" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2491 'sext' 'sext_ln17_1712' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2492 [1/1] (0.00ns)   --->   "%shl_ln1273_623 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_194, i3 0"   --->   Operation 2492 'bitconcatenate' 'shl_ln1273_623' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2493 [1/1] (0.00ns)   --->   "%sext_ln1273_1075 = sext i19 %shl_ln1273_623"   --->   Operation 2493 'sext' 'sext_ln1273_1075' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2494 [1/1] (0.80ns)   --->   "%r_V_3162 = sub i20 %sext_ln818_655, i20 %sext_ln1273_1075"   --->   Operation 2494 'sub' 'r_V_3162' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2495 [1/1] (0.00ns)   --->   "%mult_V_2220 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3162, i32 5, i32 19"   --->   Operation 2495 'partselect' 'mult_V_2220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2496 [1/1] (0.00ns)   --->   "%sext_ln818_757 = sext i15 %mult_V_2220"   --->   Operation 2496 'sext' 'sext_ln818_757' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2497 [1/1] (0.00ns)   --->   "%shl_ln1273_624 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_194, i1 0"   --->   Operation 2497 'bitconcatenate' 'shl_ln1273_624' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2498 [1/1] (0.00ns)   --->   "%sext_ln1273_1076 = sext i17 %shl_ln1273_624"   --->   Operation 2498 'sext' 'sext_ln1273_1076' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2499 [1/1] (0.80ns)   --->   "%r_V_3163 = add i20 %sext_ln1273_1075, i20 %sext_ln1273_1076"   --->   Operation 2499 'add' 'r_V_3163' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2500 [1/1] (0.00ns)   --->   "%mult_V_2221 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3163, i32 5, i32 19"   --->   Operation 2500 'partselect' 'mult_V_2221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2501 [1/1] (0.00ns)   --->   "%sext_ln818_758 = sext i15 %mult_V_2221"   --->   Operation 2501 'sext' 'sext_ln818_758' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2502 [1/1] (0.00ns)   --->   "%mult_V_2222 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_194, i32 2, i32 15"   --->   Operation 2502 'partselect' 'mult_V_2222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2503 [1/1] (0.80ns)   --->   "%r_V_3164 = add i20 %sext_ln1273_1075, i20 %sext_ln818_655"   --->   Operation 2503 'add' 'r_V_3164' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2504 [1/1] (0.00ns)   --->   "%mult_V_2223 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3164, i32 5, i32 19"   --->   Operation 2504 'partselect' 'mult_V_2223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2505 [1/1] (0.00ns)   --->   "%sext_ln818_759 = sext i15 %mult_V_2223"   --->   Operation 2505 'sext' 'sext_ln818_759' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2506 [1/1] (0.00ns)   --->   "%a_V_195 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_23"   --->   Operation 2506 'load' 'a_V_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2507 [1/1] (0.00ns)   --->   "%sext_ln1273_1079 = sext i16 %a_V_195"   --->   Operation 2507 'sext' 'sext_ln1273_1079' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2508 [1/1] (0.00ns)   --->   "%sext_ln1273_1080 = sext i16 %a_V_195"   --->   Operation 2508 'sext' 'sext_ln1273_1080' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2509 [1/1] (0.00ns)   --->   "%sext_ln1273_1081 = sext i16 %a_V_195"   --->   Operation 2509 'sext' 'sext_ln1273_1081' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2510 [1/1] (0.00ns)   --->   "%shl_ln1273_627 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_195, i3 0"   --->   Operation 2510 'bitconcatenate' 'shl_ln1273_627' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2511 [1/1] (0.00ns)   --->   "%sext_ln1273_1082 = sext i19 %shl_ln1273_627"   --->   Operation 2511 'sext' 'sext_ln1273_1082' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2512 [1/1] (0.00ns)   --->   "%shl_ln1273_628 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_195, i1 0"   --->   Operation 2512 'bitconcatenate' 'shl_ln1273_628' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2513 [1/1] (0.00ns)   --->   "%sext_ln1273_1083 = sext i17 %shl_ln1273_628"   --->   Operation 2513 'sext' 'sext_ln1273_1083' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2514 [1/1] (0.00ns)   --->   "%sext_ln1273_1084 = sext i17 %shl_ln1273_628"   --->   Operation 2514 'sext' 'sext_ln1273_1084' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2515 [1/1] (0.80ns)   --->   "%r_V_3166 = sub i20 %sext_ln1273_1084, i20 %sext_ln1273_1082"   --->   Operation 2515 'sub' 'r_V_3166' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2516 [1/1] (0.00ns)   --->   "%mult_V_2225 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3166, i32 5, i32 19"   --->   Operation 2516 'partselect' 'mult_V_2225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2517 [1/1] (0.00ns)   --->   "%sext_ln818_760 = sext i15 %mult_V_2225"   --->   Operation 2517 'sext' 'sext_ln818_760' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2518 [1/1] (0.00ns)   --->   "%shl_ln1273_629 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_195, i2 0"   --->   Operation 2518 'bitconcatenate' 'shl_ln1273_629' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2519 [1/1] (0.00ns)   --->   "%sext_ln1273_1085 = sext i18 %shl_ln1273_629"   --->   Operation 2519 'sext' 'sext_ln1273_1085' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2520 [1/1] (0.79ns)   --->   "%r_V_3167 = sub i19 0, i19 %sext_ln1273_1085"   --->   Operation 2520 'sub' 'r_V_3167' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2521 [1/1] (0.00ns)   --->   "%mult_V_2226 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3167, i32 5, i32 18"   --->   Operation 2521 'partselect' 'mult_V_2226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2522 [1/1] (0.00ns)   --->   "%sext_ln17_1713 = sext i14 %mult_V_2226" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2522 'sext' 'sext_ln17_1713' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2523 [1/1] (0.79ns)   --->   "%r_V_3168 = sub i18 0, i18 %sext_ln1273_1083"   --->   Operation 2523 'sub' 'r_V_3168' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2524 [1/1] (0.00ns)   --->   "%mult_V_2227 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_3168, i32 5, i32 17"   --->   Operation 2524 'partselect' 'mult_V_2227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2525 [1/1] (0.00ns)   --->   "%sext_ln17_1714 = sext i13 %mult_V_2227" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2525 'sext' 'sext_ln17_1714' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2526 [1/1] (1.94ns)   --->   "%r_V_3169 = mul i21 %sext_ln1273_1080, i21 11"   --->   Operation 2526 'mul' 'r_V_3169' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2527 [1/1] (0.00ns)   --->   "%mult_V_2228 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3169, i32 5, i32 20"   --->   Operation 2527 'partselect' 'mult_V_2228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2528 [1/1] (0.80ns)   --->   "%r_V_3170 = sub i20 0, i20 %sext_ln1273_1082"   --->   Operation 2528 'sub' 'r_V_3170' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2529 [1/1] (0.00ns)   --->   "%mult_V_2229 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3170, i32 5, i32 19"   --->   Operation 2529 'partselect' 'mult_V_2229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2530 [1/1] (0.00ns)   --->   "%sext_ln818_761 = sext i15 %mult_V_2229"   --->   Operation 2530 'sext' 'sext_ln818_761' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2531 [1/1] (0.79ns)   --->   "%r_V_3171 = sub i19 %sext_ln1273_1085, i19 %sext_ln1273_1081"   --->   Operation 2531 'sub' 'r_V_3171' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2532 [1/1] (0.00ns)   --->   "%mult_V_2230 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3171, i32 5, i32 18"   --->   Operation 2532 'partselect' 'mult_V_2230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2533 [1/1] (0.00ns)   --->   "%sext_ln17_1715 = sext i14 %mult_V_2230" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2533 'sext' 'sext_ln17_1715' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2534 [1/1] (0.80ns)   --->   "%r_V_3172 = sub i20 %sext_ln1273_1082, i20 %sext_ln1273_1079"   --->   Operation 2534 'sub' 'r_V_3172' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2535 [1/1] (0.00ns)   --->   "%mult_V_2231 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3172, i32 5, i32 19"   --->   Operation 2535 'partselect' 'mult_V_2231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2536 [1/1] (0.00ns)   --->   "%sext_ln818_762 = sext i15 %mult_V_2231"   --->   Operation 2536 'sext' 'sext_ln818_762' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2537 [1/1] (0.00ns)   --->   "%a_V_196 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_22"   --->   Operation 2537 'load' 'a_V_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2538 [1/1] (0.00ns)   --->   "%sext_ln1273_1086 = sext i16 %a_V_196"   --->   Operation 2538 'sext' 'sext_ln1273_1086' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2539 [1/1] (0.00ns)   --->   "%sext_ln1273_1087 = sext i16 %a_V_196"   --->   Operation 2539 'sext' 'sext_ln1273_1087' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2540 [1/1] (0.00ns)   --->   "%shl_ln1273_630 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_196, i1 0"   --->   Operation 2540 'bitconcatenate' 'shl_ln1273_630' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2541 [1/1] (0.00ns)   --->   "%sext_ln1273_1088 = sext i17 %shl_ln1273_630"   --->   Operation 2541 'sext' 'sext_ln1273_1088' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2542 [1/1] (0.00ns)   --->   "%sext_ln1273_1089 = sext i17 %shl_ln1273_630"   --->   Operation 2542 'sext' 'sext_ln1273_1089' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2543 [1/1] (0.79ns)   --->   "%r_V_3173 = sub i18 0, i18 %sext_ln1273_1089"   --->   Operation 2543 'sub' 'r_V_3173' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2544 [1/1] (0.00ns)   --->   "%mult_V_2232 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_3173, i32 5, i32 17"   --->   Operation 2544 'partselect' 'mult_V_2232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2545 [1/1] (0.00ns)   --->   "%sext_ln17_1716 = sext i13 %mult_V_2232" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2545 'sext' 'sext_ln17_1716' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2546 [1/1] (0.00ns)   --->   "%shl_ln1273_631 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_196, i3 0"   --->   Operation 2546 'bitconcatenate' 'shl_ln1273_631' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2547 [1/1] (0.00ns)   --->   "%sext_ln1273_1090 = sext i19 %shl_ln1273_631"   --->   Operation 2547 'sext' 'sext_ln1273_1090' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2548 [1/1] (0.80ns)   --->   "%r_V_3174 = sub i20 %sext_ln1273_1088, i20 %sext_ln1273_1090"   --->   Operation 2548 'sub' 'r_V_3174' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2549 [1/1] (0.00ns)   --->   "%mult_V_2233 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3174, i32 5, i32 19"   --->   Operation 2549 'partselect' 'mult_V_2233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2550 [1/1] (0.00ns)   --->   "%sext_ln818_763 = sext i15 %mult_V_2233"   --->   Operation 2550 'sext' 'sext_ln818_763' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2551 [1/1] (0.00ns)   --->   "%mult_V_2234 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_196, i32 4, i32 15"   --->   Operation 2551 'partselect' 'mult_V_2234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2552 [1/1] (0.00ns)   --->   "%sext_ln17_1717 = sext i12 %mult_V_2234" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2552 'sext' 'sext_ln17_1717' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2553 [1/1] (0.00ns)   --->   "%shl_ln1273_632 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_196, i2 0"   --->   Operation 2553 'bitconcatenate' 'shl_ln1273_632' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2554 [1/1] (0.00ns)   --->   "%sext_ln1273_1091 = sext i18 %shl_ln1273_632"   --->   Operation 2554 'sext' 'sext_ln1273_1091' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2555 [1/1] (0.79ns)   --->   "%r_V_3175 = add i19 %sext_ln1273_1091, i19 %sext_ln1273_1086"   --->   Operation 2555 'add' 'r_V_3175' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2556 [1/1] (0.00ns)   --->   "%mult_V_2235 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3175, i32 5, i32 18"   --->   Operation 2556 'partselect' 'mult_V_2235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2557 [1/1] (0.00ns)   --->   "%sext_ln17_1718 = sext i14 %mult_V_2235" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2557 'sext' 'sext_ln17_1718' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2558 [1/1] (0.78ns)   --->   "%r_V_3176 = sub i17 0, i17 %sext_ln1273_1087"   --->   Operation 2558 'sub' 'r_V_3176' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2559 [1/1] (0.00ns)   --->   "%mult_V_2236 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_3176, i32 5, i32 16"   --->   Operation 2559 'partselect' 'mult_V_2236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2560 [1/1] (0.00ns)   --->   "%sext_ln17_1719 = sext i12 %mult_V_2236" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2560 'sext' 'sext_ln17_1719' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2561 [1/1] (0.00ns)   --->   "%a_V_197 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_21"   --->   Operation 2561 'load' 'a_V_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2562 [1/1] (0.00ns)   --->   "%sext_ln1273_1092 = sext i16 %a_V_197"   --->   Operation 2562 'sext' 'sext_ln1273_1092' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2563 [1/1] (0.00ns)   --->   "%shl_ln1273_633 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_197, i2 0"   --->   Operation 2563 'bitconcatenate' 'shl_ln1273_633' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2564 [1/1] (0.00ns)   --->   "%sext_ln1273_1093 = sext i18 %shl_ln1273_633"   --->   Operation 2564 'sext' 'sext_ln1273_1093' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2565 [1/1] (0.79ns)   --->   "%r_V_3177 = sub i19 0, i19 %sext_ln1273_1093"   --->   Operation 2565 'sub' 'r_V_3177' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2566 [1/1] (0.00ns)   --->   "%mult_V_2237 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3177, i32 5, i32 18"   --->   Operation 2566 'partselect' 'mult_V_2237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2567 [1/1] (0.00ns)   --->   "%sext_ln818_764 = sext i14 %mult_V_2237"   --->   Operation 2567 'sext' 'sext_ln818_764' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2568 [1/1] (0.00ns)   --->   "%shl_ln1273_634 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_197, i1 0"   --->   Operation 2568 'bitconcatenate' 'shl_ln1273_634' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2569 [1/1] (0.00ns)   --->   "%sext_ln1273_1094 = sext i17 %shl_ln1273_634"   --->   Operation 2569 'sext' 'sext_ln1273_1094' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2570 [1/1] (0.00ns)   --->   "%sext_ln1273_1095 = sext i17 %shl_ln1273_634"   --->   Operation 2570 'sext' 'sext_ln1273_1095' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2571 [1/1] (0.79ns)   --->   "%r_V_3178 = sub i18 0, i18 %sext_ln1273_1095"   --->   Operation 2571 'sub' 'r_V_3178' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2572 [1/1] (0.00ns)   --->   "%mult_V_2238 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_3178, i32 5, i32 17"   --->   Operation 2572 'partselect' 'mult_V_2238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2573 [1/1] (0.00ns)   --->   "%sext_ln17_1720 = sext i13 %mult_V_2238" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2573 'sext' 'sext_ln17_1720' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2574 [1/1] (0.00ns)   --->   "%shl_ln1273_635 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_197, i3 0"   --->   Operation 2574 'bitconcatenate' 'shl_ln1273_635' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2575 [1/1] (0.00ns)   --->   "%sext_ln1273_1096 = sext i19 %shl_ln1273_635"   --->   Operation 2575 'sext' 'sext_ln1273_1096' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2576 [1/1] (0.80ns)   --->   "%r_V_3179 = sub i20 %sext_ln1273_1094, i20 %sext_ln1273_1096"   --->   Operation 2576 'sub' 'r_V_3179' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2577 [1/1] (0.00ns)   --->   "%mult_V_2239 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3179, i32 5, i32 19"   --->   Operation 2577 'partselect' 'mult_V_2239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2578 [1/1] (0.00ns)   --->   "%sext_ln818_765 = sext i15 %mult_V_2239"   --->   Operation 2578 'sext' 'sext_ln818_765' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2579 [1/1] (0.80ns)   --->   "%r_V_3180 = sub i19 %r_V_3177, i19 %sext_ln1273_1092"   --->   Operation 2579 'sub' 'r_V_3180' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2580 [1/1] (0.00ns)   --->   "%mult_V_2240 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3180, i32 5, i32 18"   --->   Operation 2580 'partselect' 'mult_V_2240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2581 [1/1] (0.00ns)   --->   "%sext_ln17_1721 = sext i14 %mult_V_2240" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2581 'sext' 'sext_ln17_1721' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2582 [1/1] (0.00ns)   --->   "%a_V_198 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_20"   --->   Operation 2582 'load' 'a_V_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2583 [1/1] (0.00ns)   --->   "%sext_ln1273_1097 = sext i16 %a_V_198"   --->   Operation 2583 'sext' 'sext_ln1273_1097' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2584 [1/1] (0.00ns)   --->   "%sext_ln1273_1098 = sext i16 %a_V_198"   --->   Operation 2584 'sext' 'sext_ln1273_1098' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2585 [1/1] (0.00ns)   --->   "%sext_ln1273_1099 = sext i16 %a_V_198"   --->   Operation 2585 'sext' 'sext_ln1273_1099' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2586 [1/1] (0.00ns)   --->   "%shl_ln1273_636 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_198, i3 0"   --->   Operation 2586 'bitconcatenate' 'shl_ln1273_636' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2587 [1/1] (0.00ns)   --->   "%sext_ln1273_1100 = sext i19 %shl_ln1273_636"   --->   Operation 2587 'sext' 'sext_ln1273_1100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2588 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1646 = sub i20 0, i20 %sext_ln1273_1100"   --->   Operation 2588 'sub' 'sub_ln1273_1646' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2589 [1/1] (0.00ns)   --->   "%shl_ln1273_637 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_198, i1 0"   --->   Operation 2589 'bitconcatenate' 'shl_ln1273_637' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2590 [1/1] (0.00ns)   --->   "%sext_ln1273_1101 = sext i17 %shl_ln1273_637"   --->   Operation 2590 'sext' 'sext_ln1273_1101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2591 [1/1] (0.00ns)   --->   "%sext_ln1273_1102 = sext i17 %shl_ln1273_637"   --->   Operation 2591 'sext' 'sext_ln1273_1102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2592 [1/1] (0.00ns)   --->   "%sext_ln1273_1103 = sext i17 %shl_ln1273_637"   --->   Operation 2592 'sext' 'sext_ln1273_1103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2593 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_3181 = sub i20 %sub_ln1273_1646, i20 %sext_ln1273_1103"   --->   Operation 2593 'sub' 'r_V_3181' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2594 [1/1] (0.00ns)   --->   "%mult_V_2241 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3181, i32 5, i32 19"   --->   Operation 2594 'partselect' 'mult_V_2241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2595 [1/1] (0.00ns)   --->   "%sext_ln818_766 = sext i15 %mult_V_2241"   --->   Operation 2595 'sext' 'sext_ln818_766' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2596 [1/1] (0.00ns)   --->   "%shl_ln1273_638 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_198, i2 0"   --->   Operation 2596 'bitconcatenate' 'shl_ln1273_638' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2597 [1/1] (0.00ns)   --->   "%sext_ln1273_1104 = sext i18 %shl_ln1273_638"   --->   Operation 2597 'sext' 'sext_ln1273_1104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2598 [1/1] (0.79ns)   --->   "%r_V_3182 = sub i19 %sext_ln1273_1104, i19 %sext_ln1273_1099"   --->   Operation 2598 'sub' 'r_V_3182' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2599 [1/1] (0.00ns)   --->   "%mult_V_2242 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3182, i32 5, i32 18"   --->   Operation 2599 'partselect' 'mult_V_2242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2600 [1/1] (0.00ns)   --->   "%sext_ln17_1722 = sext i14 %mult_V_2242" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2600 'sext' 'sext_ln17_1722' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2601 [1/1] (1.94ns)   --->   "%r_V_3183 = mul i21 %sext_ln1273_1098, i21 2097141"   --->   Operation 2601 'mul' 'r_V_3183' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2602 [1/1] (0.00ns)   --->   "%mult_V_2243 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3183, i32 5, i32 20"   --->   Operation 2602 'partselect' 'mult_V_2243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2603 [1/1] (0.79ns)   --->   "%r_V_3184 = sub i18 0, i18 %sext_ln1273_1102"   --->   Operation 2603 'sub' 'r_V_3184' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2604 [1/1] (0.00ns)   --->   "%mult_V_2244 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_3184, i32 5, i32 17"   --->   Operation 2604 'partselect' 'mult_V_2244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2605 [1/1] (0.00ns)   --->   "%sext_ln17_1723 = sext i13 %mult_V_2244" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2605 'sext' 'sext_ln17_1723' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2606 [1/1] (0.80ns)   --->   "%r_V_3185 = add i20 %sext_ln1273_1100, i20 %sext_ln1273_1097"   --->   Operation 2606 'add' 'r_V_3185' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2607 [1/1] (0.00ns)   --->   "%mult_V_2245 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3185, i32 5, i32 19"   --->   Operation 2607 'partselect' 'mult_V_2245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2608 [1/1] (0.00ns)   --->   "%sext_ln818_767 = sext i15 %mult_V_2245"   --->   Operation 2608 'sext' 'sext_ln818_767' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2609 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1650 = sub i19 0, i19 %sext_ln1273_1104"   --->   Operation 2609 'sub' 'sub_ln1273_1650' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2610 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_3186 = sub i19 %sub_ln1273_1650, i19 %sext_ln1273_1099"   --->   Operation 2610 'sub' 'r_V_3186' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2611 [1/1] (0.00ns)   --->   "%mult_V_2246 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3186, i32 5, i32 18"   --->   Operation 2611 'partselect' 'mult_V_2246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2612 [1/1] (0.00ns)   --->   "%sext_ln17_1724 = sext i14 %mult_V_2246" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2612 'sext' 'sext_ln17_1724' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2613 [1/1] (0.79ns)   --->   "%r_V_3187 = sub i19 %sext_ln1273_1099, i19 %sext_ln1273_1104"   --->   Operation 2613 'sub' 'r_V_3187' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2614 [1/1] (0.00ns)   --->   "%mult_V_2247 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3187, i32 5, i32 18"   --->   Operation 2614 'partselect' 'mult_V_2247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2615 [1/1] (0.00ns)   --->   "%sext_ln17_1725 = sext i14 %mult_V_2247" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2615 'sext' 'sext_ln17_1725' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2616 [1/1] (0.80ns)   --->   "%r_V_3188 = sub i20 %sext_ln1273_1100, i20 %sext_ln1273_1097"   --->   Operation 2616 'sub' 'r_V_3188' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2617 [1/1] (0.00ns)   --->   "%mult_V_2248 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3188, i32 5, i32 19"   --->   Operation 2617 'partselect' 'mult_V_2248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2618 [1/1] (0.00ns)   --->   "%sext_ln818_768 = sext i15 %mult_V_2248"   --->   Operation 2618 'sext' 'sext_ln818_768' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2619 [1/1] (0.00ns)   --->   "%shl_ln1273_639 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_198, i4 0"   --->   Operation 2619 'bitconcatenate' 'shl_ln1273_639' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2620 [1/1] (0.00ns)   --->   "%sext_ln1273_1105 = sext i20 %shl_ln1273_639"   --->   Operation 2620 'sext' 'sext_ln1273_1105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2621 [1/1] (0.80ns)   --->   "%r_V_3189 = sub i21 %sext_ln1273_1105, i21 %sext_ln1273_1101"   --->   Operation 2621 'sub' 'r_V_3189' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2622 [1/1] (0.00ns)   --->   "%mult_V_2249 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3189, i32 5, i32 20"   --->   Operation 2622 'partselect' 'mult_V_2249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2623 [1/1] (0.79ns)   --->   "%r_V_3190 = add i19 %sext_ln1273_1104, i19 %sext_ln1273_1099"   --->   Operation 2623 'add' 'r_V_3190' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2624 [1/1] (0.00ns)   --->   "%mult_V_2250 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3190, i32 5, i32 18"   --->   Operation 2624 'partselect' 'mult_V_2250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2625 [1/1] (0.00ns)   --->   "%sext_ln17_1726 = sext i14 %mult_V_2250" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2625 'sext' 'sext_ln17_1726' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2626 [1/1] (0.00ns)   --->   "%mult_V_2251 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_198, i32 2, i32 15"   --->   Operation 2626 'partselect' 'mult_V_2251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2627 [1/1] (0.00ns)   --->   "%sext_ln17_1727 = sext i14 %mult_V_2251" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2627 'sext' 'sext_ln17_1727' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2628 [1/1] (0.00ns)   --->   "%a_V_199 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_19"   --->   Operation 2628 'load' 'a_V_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2629 [1/1] (0.00ns)   --->   "%sext_ln1273_1106 = sext i16 %a_V_199"   --->   Operation 2629 'sext' 'sext_ln1273_1106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2630 [1/1] (0.00ns)   --->   "%sext_ln1273_1107 = sext i16 %a_V_199"   --->   Operation 2630 'sext' 'sext_ln1273_1107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2631 [1/1] (0.00ns)   --->   "%shl_ln1273_640 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_199, i3 0"   --->   Operation 2631 'bitconcatenate' 'shl_ln1273_640' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2632 [1/1] (0.00ns)   --->   "%sext_ln1273_1108 = sext i19 %shl_ln1273_640"   --->   Operation 2632 'sext' 'sext_ln1273_1108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2633 [1/1] (0.80ns)   --->   "%r_V_3191 = sub i20 %sext_ln1273_1106, i20 %sext_ln1273_1108"   --->   Operation 2633 'sub' 'r_V_3191' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2634 [1/1] (0.00ns)   --->   "%mult_V_2252 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3191, i32 5, i32 19"   --->   Operation 2634 'partselect' 'mult_V_2252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2635 [1/1] (0.00ns)   --->   "%sext_ln818_769 = sext i15 %mult_V_2252"   --->   Operation 2635 'sext' 'sext_ln818_769' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2636 [1/1] (0.00ns)   --->   "%shl_ln1273_641 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_199, i2 0"   --->   Operation 2636 'bitconcatenate' 'shl_ln1273_641' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2637 [1/1] (0.00ns)   --->   "%sext_ln1273_1109 = sext i18 %shl_ln1273_641"   --->   Operation 2637 'sext' 'sext_ln1273_1109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2638 [1/1] (0.79ns)   --->   "%r_V_3192 = sub i19 %sext_ln1273_1107, i19 %sext_ln1273_1109"   --->   Operation 2638 'sub' 'r_V_3192' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2639 [1/1] (0.00ns)   --->   "%mult_V_2253 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3192, i32 5, i32 18"   --->   Operation 2639 'partselect' 'mult_V_2253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2640 [1/1] (0.00ns)   --->   "%sext_ln17_1728 = sext i14 %mult_V_2253" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2640 'sext' 'sext_ln17_1728' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2641 [1/1] (0.00ns)   --->   "%mult_V_2254 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_199, i32 3, i32 15"   --->   Operation 2641 'partselect' 'mult_V_2254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2642 [1/1] (0.00ns)   --->   "%sext_ln17_1729 = sext i13 %mult_V_2254" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2642 'sext' 'sext_ln17_1729' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2643 [1/1] (0.00ns)   --->   "%shl_ln1273_642 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_199, i1 0"   --->   Operation 2643 'bitconcatenate' 'shl_ln1273_642' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2644 [1/1] (0.00ns)   --->   "%sext_ln1273_1110 = sext i17 %shl_ln1273_642"   --->   Operation 2644 'sext' 'sext_ln1273_1110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2645 [1/1] (0.80ns)   --->   "%r_V_3193 = sub i20 %sext_ln1273_1108, i20 %sext_ln1273_1110"   --->   Operation 2645 'sub' 'r_V_3193' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2646 [1/1] (0.00ns)   --->   "%mult_V_2255 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3193, i32 5, i32 19"   --->   Operation 2646 'partselect' 'mult_V_2255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2647 [1/1] (0.00ns)   --->   "%a_V_200 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_18"   --->   Operation 2647 'load' 'a_V_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2648 [1/1] (0.00ns)   --->   "%sext_ln1273_1111 = sext i16 %a_V_200"   --->   Operation 2648 'sext' 'sext_ln1273_1111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2649 [1/1] (0.00ns)   --->   "%shl_ln1273_643 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_200, i3 0"   --->   Operation 2649 'bitconcatenate' 'shl_ln1273_643' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2650 [1/1] (0.00ns)   --->   "%sext_ln1273_1112 = sext i19 %shl_ln1273_643"   --->   Operation 2650 'sext' 'sext_ln1273_1112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2651 [1/1] (0.00ns)   --->   "%shl_ln1273_644 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_200, i1 0"   --->   Operation 2651 'bitconcatenate' 'shl_ln1273_644' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2652 [1/1] (0.00ns)   --->   "%sext_ln1273_1113 = sext i17 %shl_ln1273_644"   --->   Operation 2652 'sext' 'sext_ln1273_1113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2653 [1/1] (0.00ns)   --->   "%sext_ln1273_1114 = sext i17 %shl_ln1273_644"   --->   Operation 2653 'sext' 'sext_ln1273_1114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2654 [1/1] (0.80ns)   --->   "%r_V_3194 = sub i20 %sext_ln1273_1112, i20 %sext_ln1273_1114"   --->   Operation 2654 'sub' 'r_V_3194' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2655 [1/1] (0.00ns)   --->   "%mult_V_2256 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3194, i32 5, i32 19"   --->   Operation 2655 'partselect' 'mult_V_2256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2656 [1/1] (0.00ns)   --->   "%sext_ln818_771 = sext i15 %mult_V_2256"   --->   Operation 2656 'sext' 'sext_ln818_771' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2657 [1/1] (0.80ns)   --->   "%r_V_3195 = add i20 %sext_ln1273_1112, i20 %sext_ln1273_1114"   --->   Operation 2657 'add' 'r_V_3195' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2658 [1/1] (0.00ns)   --->   "%mult_V_2257 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3195, i32 5, i32 19"   --->   Operation 2658 'partselect' 'mult_V_2257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2659 [1/1] (0.00ns)   --->   "%sext_ln818_772 = sext i15 %mult_V_2257"   --->   Operation 2659 'sext' 'sext_ln818_772' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2660 [1/1] (0.80ns)   --->   "%r_V_3196 = sub i20 0, i20 %sext_ln1273_1112"   --->   Operation 2660 'sub' 'r_V_3196' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2661 [1/1] (0.00ns)   --->   "%mult_V_2258 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3196, i32 5, i32 19"   --->   Operation 2661 'partselect' 'mult_V_2258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2662 [1/1] (0.00ns)   --->   "%sext_ln818_773 = sext i15 %mult_V_2258"   --->   Operation 2662 'sext' 'sext_ln818_773' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2663 [1/1] (0.79ns)   --->   "%r_V_3197 = sub i18 0, i18 %sext_ln1273_1113"   --->   Operation 2663 'sub' 'r_V_3197' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2664 [1/1] (0.00ns)   --->   "%mult_V_2259 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_3197, i32 5, i32 17"   --->   Operation 2664 'partselect' 'mult_V_2259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2665 [1/1] (0.00ns)   --->   "%sext_ln17_1730 = sext i13 %mult_V_2259" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2665 'sext' 'sext_ln17_1730' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2666 [1/1] (0.00ns)   --->   "%shl_ln1273_645 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_200, i2 0"   --->   Operation 2666 'bitconcatenate' 'shl_ln1273_645' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2667 [1/1] (0.00ns)   --->   "%sext_ln1273_1115 = sext i18 %shl_ln1273_645"   --->   Operation 2667 'sext' 'sext_ln1273_1115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2668 [1/1] (0.79ns)   --->   "%r_V_3198 = sub i19 %sext_ln1273_1111, i19 %sext_ln1273_1115"   --->   Operation 2668 'sub' 'r_V_3198' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2669 [1/1] (0.00ns)   --->   "%mult_V_2260 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3198, i32 5, i32 18"   --->   Operation 2669 'partselect' 'mult_V_2260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2670 [1/1] (0.00ns)   --->   "%sext_ln17_1731 = sext i14 %mult_V_2260" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2670 'sext' 'sext_ln17_1731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2671 [1/1] (0.79ns)   --->   "%r_V_3199 = sub i19 %sext_ln1273_1115, i19 %sext_ln1273_1111"   --->   Operation 2671 'sub' 'r_V_3199' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2672 [1/1] (0.00ns)   --->   "%mult_V_2261 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3199, i32 5, i32 18"   --->   Operation 2672 'partselect' 'mult_V_2261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2673 [1/1] (0.00ns)   --->   "%sext_ln17_1732 = sext i14 %mult_V_2261" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2673 'sext' 'sext_ln17_1732' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2674 [1/1] (0.79ns)   --->   "%r_V_3200 = sub i19 0, i19 %sext_ln1273_1115"   --->   Operation 2674 'sub' 'r_V_3200' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2675 [1/1] (0.00ns)   --->   "%mult_V_2262 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3200, i32 5, i32 18"   --->   Operation 2675 'partselect' 'mult_V_2262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2676 [1/1] (0.00ns)   --->   "%sext_ln17_1733 = sext i14 %mult_V_2262" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2676 'sext' 'sext_ln17_1733' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2677 [1/1] (0.00ns)   --->   "%mult_V_2263 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_200, i32 3, i32 15"   --->   Operation 2677 'partselect' 'mult_V_2263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2678 [1/1] (0.00ns)   --->   "%sext_ln17_1734 = sext i13 %mult_V_2263" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2678 'sext' 'sext_ln17_1734' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2679 [1/1] (0.80ns)   --->   "%r_V_3201 = sub i20 %sext_ln1273_1114, i20 %sext_ln1273_1112"   --->   Operation 2679 'sub' 'r_V_3201' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2680 [1/1] (0.00ns)   --->   "%mult_V_2264 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3201, i32 5, i32 19"   --->   Operation 2680 'partselect' 'mult_V_2264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2681 [1/1] (0.00ns)   --->   "%sext_ln818_774 = sext i15 %mult_V_2264"   --->   Operation 2681 'sext' 'sext_ln818_774' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2682 [1/1] (0.00ns)   --->   "%a_V_201 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_17"   --->   Operation 2682 'load' 'a_V_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2683 [1/1] (0.00ns)   --->   "%sext_ln1273_1116 = sext i16 %a_V_201"   --->   Operation 2683 'sext' 'sext_ln1273_1116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2684 [1/1] (0.00ns)   --->   "%shl_ln1273_646 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_201, i2 0"   --->   Operation 2684 'bitconcatenate' 'shl_ln1273_646' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2685 [1/1] (0.00ns)   --->   "%sext_ln1273_1117 = sext i18 %shl_ln1273_646"   --->   Operation 2685 'sext' 'sext_ln1273_1117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2686 [1/1] (0.79ns)   --->   "%r_V_3202 = sub i19 0, i19 %sext_ln1273_1117"   --->   Operation 2686 'sub' 'r_V_3202' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2687 [1/1] (0.00ns)   --->   "%mult_V_2265 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3202, i32 5, i32 18"   --->   Operation 2687 'partselect' 'mult_V_2265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2688 [1/1] (0.00ns)   --->   "%sext_ln17_1735 = sext i14 %mult_V_2265" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2688 'sext' 'sext_ln17_1735' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2689 [1/1] (0.00ns)   --->   "%shl_ln1273_647 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_201, i1 0"   --->   Operation 2689 'bitconcatenate' 'shl_ln1273_647' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2690 [1/1] (0.00ns)   --->   "%sext_ln1273_1118 = sext i17 %shl_ln1273_647"   --->   Operation 2690 'sext' 'sext_ln1273_1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2691 [1/1] (0.79ns)   --->   "%r_V_3203 = sub i18 0, i18 %sext_ln1273_1118"   --->   Operation 2691 'sub' 'r_V_3203' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2692 [1/1] (0.00ns)   --->   "%mult_V_2266 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_3203, i32 5, i32 17"   --->   Operation 2692 'partselect' 'mult_V_2266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2693 [1/1] (0.00ns)   --->   "%sext_ln17_1736 = sext i13 %mult_V_2266" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2693 'sext' 'sext_ln17_1736' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2694 [1/1] (0.79ns)   --->   "%r_V_3204 = sub i19 %sext_ln1273_1117, i19 %sext_ln1273_1116"   --->   Operation 2694 'sub' 'r_V_3204' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2695 [1/1] (0.00ns)   --->   "%mult_V_2267 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3204, i32 5, i32 18"   --->   Operation 2695 'partselect' 'mult_V_2267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2696 [1/1] (0.00ns)   --->   "%sext_ln17_1737 = sext i14 %mult_V_2267" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2696 'sext' 'sext_ln17_1737' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2697 [1/1] (0.00ns)   --->   "%mult_V_2268 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_201, i32 3, i32 15"   --->   Operation 2697 'partselect' 'mult_V_2268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2698 [1/1] (0.00ns)   --->   "%sext_ln17_1738 = sext i13 %mult_V_2268" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2698 'sext' 'sext_ln17_1738' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2699 [1/1] (0.79ns)   --->   "%r_V_3205 = sub i19 %sext_ln1273_1116, i19 %sext_ln1273_1117"   --->   Operation 2699 'sub' 'r_V_3205' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2700 [1/1] (0.00ns)   --->   "%mult_V_2269 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3205, i32 5, i32 18"   --->   Operation 2700 'partselect' 'mult_V_2269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2701 [1/1] (0.00ns)   --->   "%sext_ln17_1739 = sext i14 %mult_V_2269" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2701 'sext' 'sext_ln17_1739' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2702 [1/1] (0.00ns)   --->   "%a_V_202 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_419"   --->   Operation 2702 'load' 'a_V_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2703 [1/1] (0.00ns)   --->   "%sext_ln1273_1119 = sext i16 %a_V_202"   --->   Operation 2703 'sext' 'sext_ln1273_1119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2704 [1/1] (0.00ns)   --->   "%shl_ln1273_648 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_202, i1 0"   --->   Operation 2704 'bitconcatenate' 'shl_ln1273_648' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2705 [1/1] (0.00ns)   --->   "%sext_ln1273_1120 = sext i17 %shl_ln1273_648"   --->   Operation 2705 'sext' 'sext_ln1273_1120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2706 [1/1] (0.79ns)   --->   "%r_V_3206 = sub i18 0, i18 %sext_ln1273_1120"   --->   Operation 2706 'sub' 'r_V_3206' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2707 [1/1] (0.00ns)   --->   "%mult_V_2270 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_3206, i32 5, i32 17"   --->   Operation 2707 'partselect' 'mult_V_2270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2708 [1/1] (0.00ns)   --->   "%sext_ln17_1740 = sext i13 %mult_V_2270" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2708 'sext' 'sext_ln17_1740' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2709 [1/1] (0.00ns)   --->   "%shl_ln1273_649 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_202, i2 0"   --->   Operation 2709 'bitconcatenate' 'shl_ln1273_649' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2710 [1/1] (0.00ns)   --->   "%sext_ln1273_1121 = sext i18 %shl_ln1273_649"   --->   Operation 2710 'sext' 'sext_ln1273_1121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2711 [1/1] (0.79ns)   --->   "%r_V_3207 = add i19 %sext_ln1273_1121, i19 %sext_ln1273_1119"   --->   Operation 2711 'add' 'r_V_3207' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2712 [1/1] (0.00ns)   --->   "%mult_V_2271 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3207, i32 5, i32 18"   --->   Operation 2712 'partselect' 'mult_V_2271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2713 [1/1] (0.00ns)   --->   "%sext_ln17_1741 = sext i14 %mult_V_2271" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2713 'sext' 'sext_ln17_1741' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2714 [1/1] (0.79ns)   --->   "%r_V_3208 = sub i19 %sext_ln1273_1119, i19 %sext_ln1273_1121"   --->   Operation 2714 'sub' 'r_V_3208' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2715 [1/1] (0.00ns)   --->   "%mult_V_2272 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3208, i32 5, i32 18"   --->   Operation 2715 'partselect' 'mult_V_2272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2716 [1/1] (0.00ns)   --->   "%sext_ln17_1742 = sext i14 %mult_V_2272" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2716 'sext' 'sext_ln17_1742' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2717 [1/1] (0.00ns)   --->   "%mult_V_2273 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_202, i32 4, i32 15"   --->   Operation 2717 'partselect' 'mult_V_2273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2718 [1/1] (0.00ns)   --->   "%sext_ln17_1743 = sext i12 %mult_V_2273" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2718 'sext' 'sext_ln17_1743' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2719 [1/1] (0.79ns)   --->   "%r_V_3210 = sub i19 0, i19 %sext_ln1273_1121"   --->   Operation 2719 'sub' 'r_V_3210' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2720 [1/1] (0.80ns)   --->   "%r_V_3209 = sub i19 %r_V_3210, i19 %sext_ln1273_1119"   --->   Operation 2720 'sub' 'r_V_3209' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2721 [1/1] (0.00ns)   --->   "%mult_V_2274 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3209, i32 5, i32 18"   --->   Operation 2721 'partselect' 'mult_V_2274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2722 [1/1] (0.00ns)   --->   "%sext_ln17_1744 = sext i14 %mult_V_2274" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2722 'sext' 'sext_ln17_1744' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2723 [1/1] (0.00ns)   --->   "%mult_V_2275 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3210, i32 5, i32 18"   --->   Operation 2723 'partselect' 'mult_V_2275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2724 [1/1] (0.00ns)   --->   "%sext_ln17_1745 = sext i14 %mult_V_2275" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2724 'sext' 'sext_ln17_1745' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2725 [1/1] (0.00ns)   --->   "%mult_V_2276 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_202, i32 5, i32 15"   --->   Operation 2725 'partselect' 'mult_V_2276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2726 [1/1] (0.00ns)   --->   "%sext_ln17_1746 = sext i11 %mult_V_2276" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2726 'sext' 'sext_ln17_1746' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2727 [1/1] (0.00ns)   --->   "%a_V_203 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_420"   --->   Operation 2727 'load' 'a_V_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2728 [1/1] (0.00ns)   --->   "%sext_ln1273_1122 = sext i16 %a_V_203"   --->   Operation 2728 'sext' 'sext_ln1273_1122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2729 [1/1] (0.00ns)   --->   "%sext_ln1273_1123 = sext i16 %a_V_203"   --->   Operation 2729 'sext' 'sext_ln1273_1123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2730 [1/1] (0.00ns)   --->   "%shl_ln1273_652 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_203, i3 0"   --->   Operation 2730 'bitconcatenate' 'shl_ln1273_652' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2731 [1/1] (0.00ns)   --->   "%sext_ln1273_1126 = sext i19 %shl_ln1273_652"   --->   Operation 2731 'sext' 'sext_ln1273_1126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2732 [1/1] (0.80ns)   --->   "%r_V_3212 = sub i20 0, i20 %sext_ln1273_1126"   --->   Operation 2732 'sub' 'r_V_3212' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2733 [1/1] (0.00ns)   --->   "%mult_V_2278 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3212, i32 5, i32 19"   --->   Operation 2733 'partselect' 'mult_V_2278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2734 [1/1] (0.00ns)   --->   "%sext_ln818_775 = sext i15 %mult_V_2278"   --->   Operation 2734 'sext' 'sext_ln818_775' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2735 [1/1] (0.80ns)   --->   "%r_V_3213 = sub i20 %sext_ln1273_1123, i20 %sext_ln1273_1126"   --->   Operation 2735 'sub' 'r_V_3213' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2736 [1/1] (0.00ns)   --->   "%mult_V_2279 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3213, i32 5, i32 19"   --->   Operation 2736 'partselect' 'mult_V_2279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2737 [1/1] (0.00ns)   --->   "%shl_ln1273_653 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_203, i2 0"   --->   Operation 2737 'bitconcatenate' 'shl_ln1273_653' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2738 [1/1] (0.00ns)   --->   "%sext_ln1273_1127 = sext i18 %shl_ln1273_653"   --->   Operation 2738 'sext' 'sext_ln1273_1127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2739 [1/1] (0.79ns)   --->   "%r_V_3214 = add i19 %sext_ln1273_1127, i19 %sext_ln1273_1122"   --->   Operation 2739 'add' 'r_V_3214' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2740 [1/1] (0.00ns)   --->   "%mult_V_2280 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3214, i32 5, i32 18"   --->   Operation 2740 'partselect' 'mult_V_2280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2741 [1/1] (0.00ns)   --->   "%sext_ln17_1747 = sext i14 %mult_V_2280" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2741 'sext' 'sext_ln17_1747' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2742 [1/1] (0.79ns)   --->   "%r_V_3216 = sub i19 0, i19 %sext_ln1273_1127"   --->   Operation 2742 'sub' 'r_V_3216' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2743 [1/1] (0.00ns)   --->   "%mult_V_2282 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3216, i32 5, i32 18"   --->   Operation 2743 'partselect' 'mult_V_2282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2744 [1/1] (0.00ns)   --->   "%sext_ln17_1748 = sext i14 %mult_V_2282" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2744 'sext' 'sext_ln17_1748' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2745 [1/1] (0.80ns)   --->   "%r_V_3217 = sub i20 %r_V_3212, i20 %sext_ln1273_1123"   --->   Operation 2745 'sub' 'r_V_3217' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2746 [1/1] (0.00ns)   --->   "%mult_V_2283 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3217, i32 5, i32 19"   --->   Operation 2746 'partselect' 'mult_V_2283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2747 [1/1] (0.00ns)   --->   "%sext_ln818_777 = sext i15 %mult_V_2283"   --->   Operation 2747 'sext' 'sext_ln818_777' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2748 [1/1] (0.79ns)   --->   "%r_V_3218 = sub i19 %sext_ln1273_1127, i19 %sext_ln1273_1122"   --->   Operation 2748 'sub' 'r_V_3218' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2749 [1/1] (0.00ns)   --->   "%mult_V_2284 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3218, i32 5, i32 18"   --->   Operation 2749 'partselect' 'mult_V_2284' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2750 [1/1] (0.00ns)   --->   "%sext_ln17_1749 = sext i14 %mult_V_2284" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2750 'sext' 'sext_ln17_1749' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2751 [1/1] (0.00ns)   --->   "%a_V_204 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_421"   --->   Operation 2751 'load' 'a_V_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2752 [1/1] (0.00ns)   --->   "%sext_ln1273_1128 = sext i16 %a_V_204"   --->   Operation 2752 'sext' 'sext_ln1273_1128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2753 [1/1] (0.00ns)   --->   "%sext_ln1273_1129 = sext i16 %a_V_204"   --->   Operation 2753 'sext' 'sext_ln1273_1129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2754 [1/1] (0.00ns)   --->   "%shl_ln1273_654 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_204, i3 0"   --->   Operation 2754 'bitconcatenate' 'shl_ln1273_654' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2755 [1/1] (0.00ns)   --->   "%sext_ln1273_1130 = sext i19 %shl_ln1273_654"   --->   Operation 2755 'sext' 'sext_ln1273_1130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2756 [1/1] (0.00ns)   --->   "%shl_ln1273_655 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_204, i1 0"   --->   Operation 2756 'bitconcatenate' 'shl_ln1273_655' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2757 [1/1] (0.00ns)   --->   "%sext_ln1273_1131 = sext i17 %shl_ln1273_655"   --->   Operation 2757 'sext' 'sext_ln1273_1131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2758 [1/1] (0.80ns)   --->   "%r_V_3219 = sub i20 %sext_ln1273_1131, i20 %sext_ln1273_1130"   --->   Operation 2758 'sub' 'r_V_3219' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2759 [1/1] (0.00ns)   --->   "%mult_V_2285 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3219, i32 5, i32 19"   --->   Operation 2759 'partselect' 'mult_V_2285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2760 [1/1] (0.00ns)   --->   "%sext_ln818_778 = sext i15 %mult_V_2285"   --->   Operation 2760 'sext' 'sext_ln818_778' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2761 [1/1] (0.00ns)   --->   "%shl_ln1273_656 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_204, i2 0"   --->   Operation 2761 'bitconcatenate' 'shl_ln1273_656' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2762 [1/1] (0.00ns)   --->   "%sext_ln1273_1132 = sext i18 %shl_ln1273_656"   --->   Operation 2762 'sext' 'sext_ln1273_1132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2763 [1/1] (0.79ns)   --->   "%r_V_3220 = sub i19 0, i19 %sext_ln1273_1132"   --->   Operation 2763 'sub' 'r_V_3220' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2764 [1/1] (0.00ns)   --->   "%mult_V_2286 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3220, i32 5, i32 18"   --->   Operation 2764 'partselect' 'mult_V_2286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2765 [1/1] (0.00ns)   --->   "%sext_ln17_1750 = sext i14 %mult_V_2286" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2765 'sext' 'sext_ln17_1750' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2766 [1/1] (0.80ns)   --->   "%sub_ln1273_1682 = sub i20 0, i20 %sext_ln1273_1130"   --->   Operation 2766 'sub' 'sub_ln1273_1682' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2767 [1/1] (0.80ns)   --->   "%r_V_3221 = sub i20 %sub_ln1273_1682, i20 %sext_ln1273_1131"   --->   Operation 2767 'sub' 'r_V_3221' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2768 [1/1] (0.00ns)   --->   "%mult_V_2287 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3221, i32 5, i32 19"   --->   Operation 2768 'partselect' 'mult_V_2287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2769 [1/1] (0.00ns)   --->   "%sext_ln818_779 = sext i15 %mult_V_2287"   --->   Operation 2769 'sext' 'sext_ln818_779' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2770 [1/1] (0.79ns)   --->   "%r_V_3222 = add i19 %sext_ln1273_1132, i19 %sext_ln1273_1129"   --->   Operation 2770 'add' 'r_V_3222' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2771 [1/1] (0.00ns)   --->   "%mult_V_2288 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3222, i32 5, i32 18"   --->   Operation 2771 'partselect' 'mult_V_2288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2772 [1/1] (0.00ns)   --->   "%sext_ln17_1751 = sext i14 %mult_V_2288" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2772 'sext' 'sext_ln17_1751' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2773 [1/1] (0.80ns)   --->   "%r_V_3223 = sub i20 %sub_ln1273_1682, i20 %sext_ln1273_1128"   --->   Operation 2773 'sub' 'r_V_3223' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2774 [1/1] (0.00ns)   --->   "%mult_V_2289 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3223, i32 5, i32 19"   --->   Operation 2774 'partselect' 'mult_V_2289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2775 [1/1] (0.00ns)   --->   "%sext_ln818_780 = sext i15 %mult_V_2289"   --->   Operation 2775 'sext' 'sext_ln818_780' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2776 [1/1] (0.80ns)   --->   "%r_V_3224 = sub i19 %r_V_3220, i19 %sext_ln1273_1129"   --->   Operation 2776 'sub' 'r_V_3224' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2777 [1/1] (0.00ns)   --->   "%mult_V_2290 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3224, i32 5, i32 18"   --->   Operation 2777 'partselect' 'mult_V_2290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2778 [1/1] (0.00ns)   --->   "%sext_ln818_781 = sext i14 %mult_V_2290"   --->   Operation 2778 'sext' 'sext_ln818_781' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2779 [1/1] (0.79ns)   --->   "%r_V_3225 = sub i19 %sext_ln1273_1132, i19 %sext_ln1273_1129"   --->   Operation 2779 'sub' 'r_V_3225' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2780 [1/1] (0.00ns)   --->   "%mult_V_2291 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3225, i32 5, i32 18"   --->   Operation 2780 'partselect' 'mult_V_2291' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2781 [1/1] (0.00ns)   --->   "%sext_ln818_782 = sext i14 %mult_V_2291"   --->   Operation 2781 'sext' 'sext_ln818_782' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2782 [1/1] (0.00ns)   --->   "%a_V_205 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_422"   --->   Operation 2782 'load' 'a_V_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2783 [1/1] (0.00ns)   --->   "%sext_ln1273_1133 = sext i16 %a_V_205"   --->   Operation 2783 'sext' 'sext_ln1273_1133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2784 [1/1] (0.00ns)   --->   "%sext_ln1273_1134 = sext i16 %a_V_205"   --->   Operation 2784 'sext' 'sext_ln1273_1134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2785 [1/1] (0.00ns)   --->   "%sext_ln1273_1135 = sext i16 %a_V_205"   --->   Operation 2785 'sext' 'sext_ln1273_1135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2786 [1/1] (0.00ns)   --->   "%shl_ln1273_657 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_205, i2 0"   --->   Operation 2786 'bitconcatenate' 'shl_ln1273_657' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2787 [1/1] (0.00ns)   --->   "%sext_ln1273_1136 = sext i18 %shl_ln1273_657"   --->   Operation 2787 'sext' 'sext_ln1273_1136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2788 [1/1] (0.79ns)   --->   "%r_V_3226 = sub i19 %sext_ln1273_1136, i19 %sext_ln1273_1135"   --->   Operation 2788 'sub' 'r_V_3226' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2789 [1/1] (0.00ns)   --->   "%mult_V_2292 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3226, i32 5, i32 18"   --->   Operation 2789 'partselect' 'mult_V_2292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2790 [1/1] (0.00ns)   --->   "%sext_ln818_783 = sext i14 %mult_V_2292"   --->   Operation 2790 'sext' 'sext_ln818_783' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2791 [1/1] (1.94ns)   --->   "%r_V_3227 = mul i21 %sext_ln1273_1134, i21 2097141"   --->   Operation 2791 'mul' 'r_V_3227' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2792 [1/1] (0.00ns)   --->   "%mult_V_2293 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3227, i32 5, i32 20"   --->   Operation 2792 'partselect' 'mult_V_2293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2793 [1/1] (0.00ns)   --->   "%shl_ln1273_658 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_205, i3 0"   --->   Operation 2793 'bitconcatenate' 'shl_ln1273_658' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2794 [1/1] (0.00ns)   --->   "%sext_ln1273_1137 = sext i19 %shl_ln1273_658"   --->   Operation 2794 'sext' 'sext_ln1273_1137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2795 [1/1] (0.80ns)   --->   "%r_V_3228 = sub i20 %sext_ln1273_1137, i20 %sext_ln1273_1133"   --->   Operation 2795 'sub' 'r_V_3228' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2796 [1/1] (0.00ns)   --->   "%mult_V_2294 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3228, i32 5, i32 19"   --->   Operation 2796 'partselect' 'mult_V_2294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2797 [1/1] (0.00ns)   --->   "%sext_ln818_784 = sext i15 %mult_V_2294"   --->   Operation 2797 'sext' 'sext_ln818_784' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2798 [1/1] (0.00ns)   --->   "%mult_V_2295 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_205, i32 3, i32 15"   --->   Operation 2798 'partselect' 'mult_V_2295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2799 [1/1] (0.00ns)   --->   "%sext_ln17_1752 = sext i13 %mult_V_2295" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2799 'sext' 'sext_ln17_1752' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2800 [1/1] (0.00ns)   --->   "%sext_ln17_1753 = sext i13 %mult_V_2295" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2800 'sext' 'sext_ln17_1753' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2801 [1/1] (0.00ns)   --->   "%mult_V_2296 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_205, i32 4, i32 15"   --->   Operation 2801 'partselect' 'mult_V_2296' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2802 [1/1] (0.00ns)   --->   "%sext_ln17_1754 = sext i12 %mult_V_2296" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2802 'sext' 'sext_ln17_1754' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2803 [1/1] (0.79ns)   --->   "%r_V_3229 = add i19 %sext_ln1273_1136, i19 %sext_ln1273_1135"   --->   Operation 2803 'add' 'r_V_3229' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2804 [1/1] (0.00ns)   --->   "%mult_V_2297 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3229, i32 5, i32 18"   --->   Operation 2804 'partselect' 'mult_V_2297' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2805 [1/1] (0.00ns)   --->   "%sext_ln17_1755 = sext i14 %mult_V_2297" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2805 'sext' 'sext_ln17_1755' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2806 [1/1] (0.00ns)   --->   "%a_V_206 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_423"   --->   Operation 2806 'load' 'a_V_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2807 [1/1] (0.00ns)   --->   "%sext_ln1273_1138 = sext i16 %a_V_206"   --->   Operation 2807 'sext' 'sext_ln1273_1138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2808 [1/1] (0.00ns)   --->   "%sext_ln1273_1139 = sext i16 %a_V_206"   --->   Operation 2808 'sext' 'sext_ln1273_1139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2809 [1/1] (0.00ns)   --->   "%shl_ln1273_659 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_206, i3 0"   --->   Operation 2809 'bitconcatenate' 'shl_ln1273_659' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2810 [1/1] (0.00ns)   --->   "%sext_ln1273_1140 = sext i19 %shl_ln1273_659"   --->   Operation 2810 'sext' 'sext_ln1273_1140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2811 [1/1] (0.80ns)   --->   "%r_V_3230 = sub i20 %sext_ln1273_1140, i20 %sext_ln1273_1138"   --->   Operation 2811 'sub' 'r_V_3230' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2812 [1/1] (0.00ns)   --->   "%mult_V_2298 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3230, i32 5, i32 19"   --->   Operation 2812 'partselect' 'mult_V_2298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2813 [1/1] (0.00ns)   --->   "%sext_ln818_785 = sext i15 %mult_V_2298"   --->   Operation 2813 'sext' 'sext_ln818_785' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2814 [1/1] (0.80ns)   --->   "%r_V_3231 = sub i20 %sext_ln1273_1138, i20 %sext_ln1273_1140"   --->   Operation 2814 'sub' 'r_V_3231' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2815 [1/1] (0.00ns)   --->   "%mult_V_2299 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3231, i32 5, i32 19"   --->   Operation 2815 'partselect' 'mult_V_2299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2816 [1/1] (0.00ns)   --->   "%sext_ln818_786 = sext i15 %mult_V_2299"   --->   Operation 2816 'sext' 'sext_ln818_786' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2817 [1/1] (0.00ns)   --->   "%shl_ln1273_660 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_206, i2 0"   --->   Operation 2817 'bitconcatenate' 'shl_ln1273_660' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2818 [1/1] (0.00ns)   --->   "%sext_ln1273_1141 = sext i18 %shl_ln1273_660"   --->   Operation 2818 'sext' 'sext_ln1273_1141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2819 [1/1] (0.79ns)   --->   "%r_V_3232 = sub i19 0, i19 %sext_ln1273_1141"   --->   Operation 2819 'sub' 'r_V_3232' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2820 [1/1] (0.00ns)   --->   "%mult_V_2300 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3232, i32 5, i32 18"   --->   Operation 2820 'partselect' 'mult_V_2300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2821 [1/1] (0.00ns)   --->   "%sext_ln17_1756 = sext i14 %mult_V_2300" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2821 'sext' 'sext_ln17_1756' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2822 [1/1] (0.00ns)   --->   "%shl_ln1273_661 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_206, i4 0"   --->   Operation 2822 'bitconcatenate' 'shl_ln1273_661' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2823 [1/1] (0.00ns)   --->   "%sext_ln1273_1142 = sext i20 %shl_ln1273_661"   --->   Operation 2823 'sext' 'sext_ln1273_1142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2824 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1692 = sub i21 0, i21 %sext_ln1273_1142"   --->   Operation 2824 'sub' 'sub_ln1273_1692' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2825 [1/1] (0.00ns)   --->   "%shl_ln1273_662 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_206, i1 0"   --->   Operation 2825 'bitconcatenate' 'shl_ln1273_662' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2826 [1/1] (0.00ns)   --->   "%sext_ln1273_1143 = sext i17 %shl_ln1273_662"   --->   Operation 2826 'sext' 'sext_ln1273_1143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2827 [1/1] (0.00ns)   --->   "%sext_ln1273_1144 = sext i17 %shl_ln1273_662"   --->   Operation 2827 'sext' 'sext_ln1273_1144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2828 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_3233 = sub i21 %sub_ln1273_1692, i21 %sext_ln1273_1144"   --->   Operation 2828 'sub' 'r_V_3233' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2829 [1/1] (0.00ns)   --->   "%mult_V_2301 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3233, i32 5, i32 20"   --->   Operation 2829 'partselect' 'mult_V_2301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2830 [1/1] (0.79ns)   --->   "%r_V_3234 = add i19 %sext_ln1273_1141, i19 %sext_ln1273_1139"   --->   Operation 2830 'add' 'r_V_3234' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2831 [1/1] (0.00ns)   --->   "%mult_V_2302 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3234, i32 5, i32 18"   --->   Operation 2831 'partselect' 'mult_V_2302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2832 [1/1] (0.00ns)   --->   "%sext_ln17_1757 = sext i14 %mult_V_2302" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2832 'sext' 'sext_ln17_1757' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2833 [1/1] (0.00ns)   --->   "%mult_V_2303 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_206, i32 4, i32 15"   --->   Operation 2833 'partselect' 'mult_V_2303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2834 [1/1] (0.00ns)   --->   "%sext_ln17_1758 = sext i12 %mult_V_2303" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2834 'sext' 'sext_ln17_1758' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2835 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1694 = sub i20 0, i20 %sext_ln1273_1140"   --->   Operation 2835 'sub' 'sub_ln1273_1694' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2836 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_3235 = sub i20 %sub_ln1273_1694, i20 %sext_ln1273_1143"   --->   Operation 2836 'sub' 'r_V_3235' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2837 [1/1] (0.00ns)   --->   "%mult_V_2304 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3235, i32 5, i32 19"   --->   Operation 2837 'partselect' 'mult_V_2304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2838 [1/1] (0.00ns)   --->   "%a_V_207 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_424"   --->   Operation 2838 'load' 'a_V_207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2839 [1/1] (0.00ns)   --->   "%sext_ln1273_1146 = sext i16 %a_V_207"   --->   Operation 2839 'sext' 'sext_ln1273_1146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2840 [1/1] (0.00ns)   --->   "%sext_ln1273_1147 = sext i16 %a_V_207"   --->   Operation 2840 'sext' 'sext_ln1273_1147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2841 [1/1] (0.00ns)   --->   "%shl_ln1273_663 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_207, i3 0"   --->   Operation 2841 'bitconcatenate' 'shl_ln1273_663' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2842 [1/1] (0.00ns)   --->   "%sext_ln1273_1148 = sext i19 %shl_ln1273_663"   --->   Operation 2842 'sext' 'sext_ln1273_1148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2843 [1/1] (0.00ns)   --->   "%shl_ln1273_664 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_207, i1 0"   --->   Operation 2843 'bitconcatenate' 'shl_ln1273_664' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2844 [1/1] (0.00ns)   --->   "%sext_ln1273_1149 = sext i17 %shl_ln1273_664"   --->   Operation 2844 'sext' 'sext_ln1273_1149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2845 [1/1] (0.80ns)   --->   "%r_V_3236 = add i20 %sext_ln1273_1148, i20 %sext_ln1273_1149"   --->   Operation 2845 'add' 'r_V_3236' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2846 [1/1] (0.00ns)   --->   "%mult_V_2305 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3236, i32 5, i32 19"   --->   Operation 2846 'partselect' 'mult_V_2305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2847 [1/1] (0.00ns)   --->   "%sext_ln818_788 = sext i15 %mult_V_2305"   --->   Operation 2847 'sext' 'sext_ln818_788' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2848 [1/1] (0.80ns)   --->   "%r_V_3237 = sub i20 %sext_ln1273_1146, i20 %sext_ln1273_1148"   --->   Operation 2848 'sub' 'r_V_3237' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2849 [1/1] (0.00ns)   --->   "%mult_V_2306 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3237, i32 5, i32 19"   --->   Operation 2849 'partselect' 'mult_V_2306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2850 [1/1] (0.00ns)   --->   "%shl_ln1273_665 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_207, i2 0"   --->   Operation 2850 'bitconcatenate' 'shl_ln1273_665' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2851 [1/1] (0.00ns)   --->   "%sext_ln1273_1150 = sext i18 %shl_ln1273_665"   --->   Operation 2851 'sext' 'sext_ln1273_1150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2852 [1/1] (0.79ns)   --->   "%r_V_3238 = sub i19 %sext_ln1273_1147, i19 %sext_ln1273_1150"   --->   Operation 2852 'sub' 'r_V_3238' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2853 [1/1] (0.00ns)   --->   "%mult_V_2307 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3238, i32 5, i32 18"   --->   Operation 2853 'partselect' 'mult_V_2307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2854 [1/1] (0.00ns)   --->   "%sext_ln17_1759 = sext i14 %mult_V_2307" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2854 'sext' 'sext_ln17_1759' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2855 [1/1] (0.80ns)   --->   "%r_V_3239 = sub i20 0, i20 %sext_ln1273_1148"   --->   Operation 2855 'sub' 'r_V_3239' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2856 [1/1] (0.00ns)   --->   "%mult_V_2308 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3239, i32 5, i32 19"   --->   Operation 2856 'partselect' 'mult_V_2308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2857 [1/1] (0.00ns)   --->   "%sext_ln818_790 = sext i15 %mult_V_2308"   --->   Operation 2857 'sext' 'sext_ln818_790' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2858 [1/1] (0.80ns)   --->   "%r_V_3241 = sub i20 %r_V_3239, i20 %sext_ln1273_1149"   --->   Operation 2858 'sub' 'r_V_3241' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2859 [1/1] (0.00ns)   --->   "%mult_V_2310 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3241, i32 5, i32 19"   --->   Operation 2859 'partselect' 'mult_V_2310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2860 [1/1] (0.00ns)   --->   "%sext_ln818_791 = sext i15 %mult_V_2310"   --->   Operation 2860 'sext' 'sext_ln818_791' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2861 [1/1] (0.79ns)   --->   "%r_V_3242 = sub i19 %sext_ln1273_1150, i19 %sext_ln1273_1147"   --->   Operation 2861 'sub' 'r_V_3242' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2862 [1/1] (0.00ns)   --->   "%mult_V_2311 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3242, i32 5, i32 18"   --->   Operation 2862 'partselect' 'mult_V_2311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2863 [1/1] (0.00ns)   --->   "%sext_ln17_1760 = sext i14 %mult_V_2311" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2863 'sext' 'sext_ln17_1760' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2864 [1/1] (0.00ns)   --->   "%mult_V_2312 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_207, i32 4, i32 15"   --->   Operation 2864 'partselect' 'mult_V_2312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2865 [1/1] (0.00ns)   --->   "%sext_ln17_1761 = sext i12 %mult_V_2312" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2865 'sext' 'sext_ln17_1761' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2866 [1/1] (0.80ns)   --->   "%r_V_3243 = sub i20 %r_V_3239, i20 %sext_ln1273_1146"   --->   Operation 2866 'sub' 'r_V_3243' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2867 [1/1] (0.00ns)   --->   "%mult_V_2313 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3243, i32 5, i32 19"   --->   Operation 2867 'partselect' 'mult_V_2313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2868 [1/1] (0.00ns)   --->   "%a_V_208 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_425"   --->   Operation 2868 'load' 'a_V_208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2869 [1/1] (0.00ns)   --->   "%sext_ln1273_1152 = sext i16 %a_V_208"   --->   Operation 2869 'sext' 'sext_ln1273_1152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2870 [1/1] (0.00ns)   --->   "%shl_ln1273_667 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_208, i3 0"   --->   Operation 2870 'bitconcatenate' 'shl_ln1273_667' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2871 [1/1] (0.00ns)   --->   "%sext_ln1273_1153 = sext i19 %shl_ln1273_667"   --->   Operation 2871 'sext' 'sext_ln1273_1153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2872 [1/1] (0.80ns)   --->   "%r_V_3246 = sub i20 0, i20 %sext_ln1273_1153"   --->   Operation 2872 'sub' 'r_V_3246' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2873 [1/1] (0.00ns)   --->   "%shl_ln1273_668 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_208, i1 0"   --->   Operation 2873 'bitconcatenate' 'shl_ln1273_668' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2874 [1/1] (0.00ns)   --->   "%sext_ln1273_1154 = sext i17 %shl_ln1273_668"   --->   Operation 2874 'sext' 'sext_ln1273_1154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2875 [1/1] (0.00ns)   --->   "%sext_ln1273_1155 = sext i17 %shl_ln1273_668"   --->   Operation 2875 'sext' 'sext_ln1273_1155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2876 [1/1] (0.80ns)   --->   "%r_V_3244 = sub i20 %r_V_3246, i20 %sext_ln1273_1155"   --->   Operation 2876 'sub' 'r_V_3244' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2877 [1/1] (0.00ns)   --->   "%mult_V_2314 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3244, i32 5, i32 19"   --->   Operation 2877 'partselect' 'mult_V_2314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2878 [1/1] (0.00ns)   --->   "%sext_ln818_793 = sext i15 %mult_V_2314"   --->   Operation 2878 'sext' 'sext_ln818_793' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2879 [1/1] (0.00ns)   --->   "%shl_ln1273_669 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_208, i2 0"   --->   Operation 2879 'bitconcatenate' 'shl_ln1273_669' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2880 [1/1] (0.00ns)   --->   "%sext_ln1273_1156 = sext i18 %shl_ln1273_669"   --->   Operation 2880 'sext' 'sext_ln1273_1156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2881 [1/1] (0.79ns)   --->   "%r_V_3245 = sub i19 %sext_ln1273_1152, i19 %sext_ln1273_1156"   --->   Operation 2881 'sub' 'r_V_3245' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2882 [1/1] (0.00ns)   --->   "%mult_V_2315 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3245, i32 5, i32 18"   --->   Operation 2882 'partselect' 'mult_V_2315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2883 [1/1] (0.00ns)   --->   "%sext_ln17_1762 = sext i14 %mult_V_2315" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2883 'sext' 'sext_ln17_1762' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2884 [1/1] (0.00ns)   --->   "%mult_V_2316 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3246, i32 5, i32 19"   --->   Operation 2884 'partselect' 'mult_V_2316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2885 [1/1] (0.00ns)   --->   "%sext_ln818_794 = sext i15 %mult_V_2316"   --->   Operation 2885 'sext' 'sext_ln818_794' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2886 [1/1] (0.00ns)   --->   "%mult_V_2317 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_208, i32 4, i32 15"   --->   Operation 2886 'partselect' 'mult_V_2317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2887 [1/1] (0.00ns)   --->   "%sext_ln17_1763 = sext i12 %mult_V_2317" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2887 'sext' 'sext_ln17_1763' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2888 [1/1] (0.00ns)   --->   "%mult_V_2318 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_208, i32 3, i32 15"   --->   Operation 2888 'partselect' 'mult_V_2318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2889 [1/1] (0.00ns)   --->   "%sext_ln17_1764 = sext i13 %mult_V_2318" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2889 'sext' 'sext_ln17_1764' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2890 [1/1] (0.79ns)   --->   "%r_V_3247 = sub i18 0, i18 %sext_ln1273_1154"   --->   Operation 2890 'sub' 'r_V_3247' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2891 [1/1] (0.00ns)   --->   "%mult_V_2319 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_3247, i32 5, i32 17"   --->   Operation 2891 'partselect' 'mult_V_2319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2892 [1/1] (0.00ns)   --->   "%sext_ln17_1765 = sext i13 %mult_V_2319" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2892 'sext' 'sext_ln17_1765' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2893 [1/1] (0.00ns)   --->   "%a_V_209 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_426"   --->   Operation 2893 'load' 'a_V_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2894 [1/1] (0.00ns)   --->   "%sext_ln1273_1157 = sext i16 %a_V_209"   --->   Operation 2894 'sext' 'sext_ln1273_1157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2895 [1/1] (0.00ns)   --->   "%shl_ln1273_670 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_209, i3 0"   --->   Operation 2895 'bitconcatenate' 'shl_ln1273_670' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2896 [1/1] (0.00ns)   --->   "%sext_ln1273_1158 = sext i19 %shl_ln1273_670"   --->   Operation 2896 'sext' 'sext_ln1273_1158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2897 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1707 = sub i20 0, i20 %sext_ln1273_1158"   --->   Operation 2897 'sub' 'sub_ln1273_1707' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2898 [1/1] (0.00ns)   --->   "%shl_ln1273_671 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_209, i1 0"   --->   Operation 2898 'bitconcatenate' 'shl_ln1273_671' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2899 [1/1] (0.00ns)   --->   "%sext_ln1273_1159 = sext i17 %shl_ln1273_671"   --->   Operation 2899 'sext' 'sext_ln1273_1159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2900 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_3248 = sub i20 %sub_ln1273_1707, i20 %sext_ln1273_1159"   --->   Operation 2900 'sub' 'r_V_3248' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2901 [1/1] (0.00ns)   --->   "%mult_V_2320 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3248, i32 5, i32 19"   --->   Operation 2901 'partselect' 'mult_V_2320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2902 [1/1] (0.00ns)   --->   "%sext_ln818_795 = sext i15 %mult_V_2320"   --->   Operation 2902 'sext' 'sext_ln818_795' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2903 [1/1] (0.00ns)   --->   "%mult_V_2321 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_209, i32 3, i32 15"   --->   Operation 2903 'partselect' 'mult_V_2321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2904 [1/1] (0.00ns)   --->   "%sext_ln17_1766 = sext i13 %mult_V_2321" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2904 'sext' 'sext_ln17_1766' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2905 [1/1] (0.80ns)   --->   "%r_V_3249 = sub i20 %sext_ln1273_1159, i20 %sext_ln1273_1158"   --->   Operation 2905 'sub' 'r_V_3249' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2906 [1/1] (0.00ns)   --->   "%mult_V_2322 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3249, i32 5, i32 19"   --->   Operation 2906 'partselect' 'mult_V_2322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2907 [1/1] (0.00ns)   --->   "%sext_ln818_796 = sext i15 %mult_V_2322"   --->   Operation 2907 'sext' 'sext_ln818_796' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2908 [1/1] (0.80ns)   --->   "%r_V_3250 = sub i20 %sext_ln1273_1158, i20 %sext_ln1273_1157"   --->   Operation 2908 'sub' 'r_V_3250' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2909 [1/1] (0.00ns)   --->   "%mult_V_2323 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3250, i32 5, i32 19"   --->   Operation 2909 'partselect' 'mult_V_2323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2910 [1/1] (0.00ns)   --->   "%a_V_210 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_427"   --->   Operation 2910 'load' 'a_V_210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2911 [1/1] (0.00ns)   --->   "%sext_ln1273_1160 = sext i16 %a_V_210"   --->   Operation 2911 'sext' 'sext_ln1273_1160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2912 [1/1] (0.00ns)   --->   "%sext_ln1273_1161 = sext i16 %a_V_210"   --->   Operation 2912 'sext' 'sext_ln1273_1161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2913 [1/1] (0.00ns)   --->   "%shl_ln1273_672 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_210, i3 0"   --->   Operation 2913 'bitconcatenate' 'shl_ln1273_672' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2914 [1/1] (0.00ns)   --->   "%sext_ln1273_1162 = sext i19 %shl_ln1273_672"   --->   Operation 2914 'sext' 'sext_ln1273_1162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2915 [1/1] (0.80ns)   --->   "%r_V_3251 = sub i20 %sext_ln1273_1160, i20 %sext_ln1273_1162"   --->   Operation 2915 'sub' 'r_V_3251' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2916 [1/1] (0.00ns)   --->   "%mult_V_2324 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3251, i32 5, i32 19"   --->   Operation 2916 'partselect' 'mult_V_2324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2917 [1/1] (0.00ns)   --->   "%sext_ln818_798 = sext i15 %mult_V_2324"   --->   Operation 2917 'sext' 'sext_ln818_798' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2918 [1/1] (0.00ns)   --->   "%shl_ln1273_673 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_210, i2 0"   --->   Operation 2918 'bitconcatenate' 'shl_ln1273_673' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2919 [1/1] (0.00ns)   --->   "%sext_ln1273_1163 = sext i18 %shl_ln1273_673"   --->   Operation 2919 'sext' 'sext_ln1273_1163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2920 [1/1] (0.79ns)   --->   "%r_V_3252 = sub i19 %sext_ln1273_1163, i19 %sext_ln1273_1161"   --->   Operation 2920 'sub' 'r_V_3252' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2921 [1/1] (0.00ns)   --->   "%mult_V_2325 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3252, i32 5, i32 18"   --->   Operation 2921 'partselect' 'mult_V_2325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2922 [1/1] (0.00ns)   --->   "%sext_ln17_1767 = sext i14 %mult_V_2325" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2922 'sext' 'sext_ln17_1767' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2923 [1/1] (0.00ns)   --->   "%mult_V_2326 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_210, i32 3, i32 15"   --->   Operation 2923 'partselect' 'mult_V_2326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2924 [1/1] (0.00ns)   --->   "%sext_ln17_1768 = sext i13 %mult_V_2326" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2924 'sext' 'sext_ln17_1768' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2925 [1/1] (0.79ns)   --->   "%r_V_3253 = sub i19 %sext_ln1273_1161, i19 %sext_ln1273_1163"   --->   Operation 2925 'sub' 'r_V_3253' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2926 [1/1] (0.00ns)   --->   "%mult_V_2327 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3253, i32 5, i32 18"   --->   Operation 2926 'partselect' 'mult_V_2327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2927 [1/1] (0.00ns)   --->   "%sext_ln17_1769 = sext i14 %mult_V_2327" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2927 'sext' 'sext_ln17_1769' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2928 [1/1] (0.80ns)   --->   "%r_V_3254 = sub i20 %sext_ln1273_1162, i20 %sext_ln1273_1160"   --->   Operation 2928 'sub' 'r_V_3254' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2929 [1/1] (0.00ns)   --->   "%mult_V_2328 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3254, i32 5, i32 19"   --->   Operation 2929 'partselect' 'mult_V_2328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2930 [1/1] (0.00ns)   --->   "%sext_ln818_799 = sext i15 %mult_V_2328"   --->   Operation 2930 'sext' 'sext_ln818_799' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2931 [1/1] (0.00ns)   --->   "%a_V_211 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_428"   --->   Operation 2931 'load' 'a_V_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2932 [1/1] (0.00ns)   --->   "%sext_ln1273_1164 = sext i16 %a_V_211"   --->   Operation 2932 'sext' 'sext_ln1273_1164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2933 [1/1] (0.00ns)   --->   "%sext_ln1273_1165 = sext i16 %a_V_211"   --->   Operation 2933 'sext' 'sext_ln1273_1165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2934 [1/1] (0.00ns)   --->   "%shl_ln1273_674 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_211, i2 0"   --->   Operation 2934 'bitconcatenate' 'shl_ln1273_674' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2935 [1/1] (0.00ns)   --->   "%sext_ln1273_1166 = sext i18 %shl_ln1273_674"   --->   Operation 2935 'sext' 'sext_ln1273_1166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2936 [1/1] (0.79ns)   --->   "%r_V_3255 = sub i19 %sext_ln1273_1165, i19 %sext_ln1273_1166"   --->   Operation 2936 'sub' 'r_V_3255' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2937 [1/1] (0.00ns)   --->   "%mult_V_2329 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3255, i32 5, i32 18"   --->   Operation 2937 'partselect' 'mult_V_2329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2938 [1/1] (0.00ns)   --->   "%sext_ln17_1770 = sext i14 %mult_V_2329" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2938 'sext' 'sext_ln17_1770' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2939 [1/1] (0.00ns)   --->   "%shl_ln1273_675 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_211, i3 0"   --->   Operation 2939 'bitconcatenate' 'shl_ln1273_675' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2940 [1/1] (0.00ns)   --->   "%sext_ln1273_1167 = sext i19 %shl_ln1273_675"   --->   Operation 2940 'sext' 'sext_ln1273_1167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2941 [1/1] (0.80ns)   --->   "%r_V_3256 = sub i20 %sext_ln1273_1164, i20 %sext_ln1273_1167"   --->   Operation 2941 'sub' 'r_V_3256' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2942 [1/1] (0.00ns)   --->   "%mult_V_2330 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3256, i32 5, i32 19"   --->   Operation 2942 'partselect' 'mult_V_2330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2943 [1/1] (0.00ns)   --->   "%sext_ln818_800 = sext i15 %mult_V_2330"   --->   Operation 2943 'sext' 'sext_ln818_800' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2944 [1/1] (0.00ns)   --->   "%mult_V_2331 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_211, i32 4, i32 15"   --->   Operation 2944 'partselect' 'mult_V_2331' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2945 [1/1] (0.00ns)   --->   "%sext_ln17_1771 = sext i12 %mult_V_2331" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2945 'sext' 'sext_ln17_1771' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2946 [1/1] (0.00ns)   --->   "%shl_ln1273_676 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_211, i1 0"   --->   Operation 2946 'bitconcatenate' 'shl_ln1273_676' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2947 [1/1] (0.00ns)   --->   "%sext_ln1273_1168 = sext i17 %shl_ln1273_676"   --->   Operation 2947 'sext' 'sext_ln1273_1168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2948 [1/1] (0.79ns)   --->   "%r_V_3257 = sub i18 0, i18 %sext_ln1273_1168"   --->   Operation 2948 'sub' 'r_V_3257' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2949 [1/1] (0.00ns)   --->   "%mult_V_2332 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_3257, i32 5, i32 17"   --->   Operation 2949 'partselect' 'mult_V_2332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2950 [1/1] (0.00ns)   --->   "%sext_ln17_1772 = sext i13 %mult_V_2332" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2950 'sext' 'sext_ln17_1772' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2951 [1/1] (0.79ns)   --->   "%r_V_3258 = sub i19 %sext_ln1273_1166, i19 %sext_ln1273_1165"   --->   Operation 2951 'sub' 'r_V_3258' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2952 [1/1] (0.00ns)   --->   "%mult_V_2333 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3258, i32 5, i32 18"   --->   Operation 2952 'partselect' 'mult_V_2333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2953 [1/1] (0.00ns)   --->   "%sext_ln17_1773 = sext i14 %mult_V_2333" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2953 'sext' 'sext_ln17_1773' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2954 [1/1] (0.00ns)   --->   "%a_V_212 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_430"   --->   Operation 2954 'load' 'a_V_212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2955 [1/1] (0.00ns)   --->   "%sext_ln818_675 = sext i16 %a_V_212"   --->   Operation 2955 'sext' 'sext_ln818_675' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2956 [1/1] (0.00ns)   --->   "%sext_ln818_676 = sext i16 %a_V_212"   --->   Operation 2956 'sext' 'sext_ln818_676' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2957 [1/1] (0.00ns)   --->   "%mult_V_2334 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_212, i32 3, i32 15"   --->   Operation 2957 'partselect' 'mult_V_2334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2958 [1/1] (0.00ns)   --->   "%sext_ln17_1774 = sext i13 %mult_V_2334" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2958 'sext' 'sext_ln17_1774' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2959 [1/1] (0.00ns)   --->   "%shl_ln1273_677 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_212, i2 0"   --->   Operation 2959 'bitconcatenate' 'shl_ln1273_677' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2960 [1/1] (0.00ns)   --->   "%sext_ln1273_1169 = sext i18 %shl_ln1273_677"   --->   Operation 2960 'sext' 'sext_ln1273_1169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2961 [1/1] (0.79ns)   --->   "%r_V_3259 = sub i19 0, i19 %sext_ln1273_1169"   --->   Operation 2961 'sub' 'r_V_3259' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2962 [1/1] (0.00ns)   --->   "%mult_V_2335 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3259, i32 5, i32 18"   --->   Operation 2962 'partselect' 'mult_V_2335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2963 [1/1] (0.00ns)   --->   "%sext_ln818_801 = sext i14 %mult_V_2335"   --->   Operation 2963 'sext' 'sext_ln818_801' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2964 [1/1] (0.00ns)   --->   "%sext_ln17_1775 = sext i14 %mult_V_2335" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2964 'sext' 'sext_ln17_1775' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2965 [1/1] (0.79ns)   --->   "%r_V_3260 = add i19 %sext_ln1273_1169, i19 %sext_ln818_676"   --->   Operation 2965 'add' 'r_V_3260' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2966 [1/1] (0.00ns)   --->   "%mult_V_2336 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3260, i32 5, i32 18"   --->   Operation 2966 'partselect' 'mult_V_2336' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2967 [1/1] (0.00ns)   --->   "%sext_ln818_802 = sext i14 %mult_V_2336"   --->   Operation 2967 'sext' 'sext_ln818_802' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2968 [1/1] (0.00ns)   --->   "%sext_ln17_1776 = sext i14 %mult_V_2336" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2968 'sext' 'sext_ln17_1776' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2969 [1/1] (0.80ns)   --->   "%r_V_3261 = sub i19 %r_V_3259, i19 %sext_ln818_676"   --->   Operation 2969 'sub' 'r_V_3261' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2970 [1/1] (0.00ns)   --->   "%mult_V_2337 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3261, i32 5, i32 18"   --->   Operation 2970 'partselect' 'mult_V_2337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2971 [1/1] (0.00ns)   --->   "%sext_ln17_1777 = sext i14 %mult_V_2337" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2971 'sext' 'sext_ln17_1777' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2972 [1/1] (0.00ns)   --->   "%shl_ln1273_678 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_212, i3 0"   --->   Operation 2972 'bitconcatenate' 'shl_ln1273_678' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2973 [1/1] (0.00ns)   --->   "%sext_ln1273_1170 = sext i19 %shl_ln1273_678"   --->   Operation 2973 'sext' 'sext_ln1273_1170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2974 [1/1] (0.80ns)   --->   "%r_V_3262 = sub i20 0, i20 %sext_ln1273_1170"   --->   Operation 2974 'sub' 'r_V_3262' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2975 [1/1] (0.00ns)   --->   "%mult_V_2338 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3262, i32 5, i32 19"   --->   Operation 2975 'partselect' 'mult_V_2338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2976 [1/1] (0.00ns)   --->   "%sext_ln818_803 = sext i15 %mult_V_2338"   --->   Operation 2976 'sext' 'sext_ln818_803' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2977 [1/1] (0.79ns)   --->   "%r_V_3263 = sub i19 %sext_ln818_676, i19 %sext_ln1273_1169"   --->   Operation 2977 'sub' 'r_V_3263' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2978 [1/1] (0.00ns)   --->   "%mult_V_2339 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3263, i32 5, i32 18"   --->   Operation 2978 'partselect' 'mult_V_2339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2979 [1/1] (0.00ns)   --->   "%sext_ln17_1778 = sext i14 %mult_V_2339" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2979 'sext' 'sext_ln17_1778' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2980 [1/1] (0.80ns)   --->   "%r_V_3264 = sub i20 %sext_ln1273_1170, i20 %sext_ln818_675"   --->   Operation 2980 'sub' 'r_V_3264' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2981 [1/1] (0.00ns)   --->   "%mult_V_2340 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3264, i32 5, i32 19"   --->   Operation 2981 'partselect' 'mult_V_2340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2982 [1/1] (0.00ns)   --->   "%sext_ln818_804 = sext i15 %mult_V_2340"   --->   Operation 2982 'sext' 'sext_ln818_804' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2983 [1/1] (0.00ns)   --->   "%a_V_213 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_431"   --->   Operation 2983 'load' 'a_V_213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2984 [1/1] (0.00ns)   --->   "%sext_ln1273_1171 = sext i16 %a_V_213"   --->   Operation 2984 'sext' 'sext_ln1273_1171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2985 [1/1] (0.00ns)   --->   "%sext_ln1273_1172 = sext i16 %a_V_213"   --->   Operation 2985 'sext' 'sext_ln1273_1172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2986 [1/1] (0.00ns)   --->   "%sext_ln1273_1173 = sext i16 %a_V_213"   --->   Operation 2986 'sext' 'sext_ln1273_1173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2987 [1/1] (1.94ns)   --->   "%r_V_3265 = mul i21 %sext_ln1273_1173, i21 2097141"   --->   Operation 2987 'mul' 'r_V_3265' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2988 [1/1] (0.00ns)   --->   "%mult_V_2341 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3265, i32 5, i32 20"   --->   Operation 2988 'partselect' 'mult_V_2341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2989 [1/1] (0.00ns)   --->   "%shl_ln1273_679 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_213, i2 0"   --->   Operation 2989 'bitconcatenate' 'shl_ln1273_679' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2990 [1/1] (0.00ns)   --->   "%sext_ln1273_1174 = sext i18 %shl_ln1273_679"   --->   Operation 2990 'sext' 'sext_ln1273_1174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2991 [1/1] (0.79ns)   --->   "%r_V_3266 = sub i19 %sext_ln1273_1174, i19 %sext_ln1273_1172"   --->   Operation 2991 'sub' 'r_V_3266' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2992 [1/1] (0.00ns)   --->   "%mult_V_2342 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3266, i32 5, i32 18"   --->   Operation 2992 'partselect' 'mult_V_2342' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2993 [1/1] (0.00ns)   --->   "%sext_ln17_1779 = sext i14 %mult_V_2342" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 2993 'sext' 'sext_ln17_1779' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2994 [1/1] (1.94ns)   --->   "%r_V_3267 = mul i21 %sext_ln1273_1173, i21 13"   --->   Operation 2994 'mul' 'r_V_3267' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2995 [1/1] (0.00ns)   --->   "%mult_V_2343 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3267, i32 5, i32 20"   --->   Operation 2995 'partselect' 'mult_V_2343' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2996 [1/1] (0.00ns)   --->   "%mult_V_2344 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_213, i32 2, i32 15"   --->   Operation 2996 'partselect' 'mult_V_2344' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2997 [1/1] (0.00ns)   --->   "%sext_ln818_679 = sext i14 %mult_V_2344"   --->   Operation 2997 'sext' 'sext_ln818_679' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2998 [1/1] (0.00ns)   --->   "%shl_ln1273_680 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_213, i3 0"   --->   Operation 2998 'bitconcatenate' 'shl_ln1273_680' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2999 [1/1] (0.00ns)   --->   "%sext_ln1273_1175 = sext i19 %shl_ln1273_680"   --->   Operation 2999 'sext' 'sext_ln1273_1175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3000 [1/1] (0.80ns)   --->   "%r_V_3268 = add i20 %sext_ln1273_1175, i20 %sext_ln1273_1171"   --->   Operation 3000 'add' 'r_V_3268' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3001 [1/1] (0.00ns)   --->   "%mult_V_2345 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3268, i32 5, i32 19"   --->   Operation 3001 'partselect' 'mult_V_2345' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3002 [1/1] (0.00ns)   --->   "%sext_ln818_805 = sext i15 %mult_V_2345"   --->   Operation 3002 'sext' 'sext_ln818_805' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3003 [1/1] (0.79ns)   --->   "%r_V_3269 = add i19 %sext_ln1273_1174, i19 %sext_ln1273_1172"   --->   Operation 3003 'add' 'r_V_3269' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3004 [1/1] (0.00ns)   --->   "%mult_V_2346 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3269, i32 5, i32 18"   --->   Operation 3004 'partselect' 'mult_V_2346' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3005 [1/1] (0.00ns)   --->   "%sext_ln17_1780 = sext i14 %mult_V_2346" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3005 'sext' 'sext_ln17_1780' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3006 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1725 = sub i20 0, i20 %sext_ln1273_1175"   --->   Operation 3006 'sub' 'sub_ln1273_1725' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3007 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_3270 = sub i20 %sub_ln1273_1725, i20 %sext_ln1273_1171"   --->   Operation 3007 'sub' 'r_V_3270' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3008 [1/1] (0.00ns)   --->   "%mult_V_2347 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3270, i32 5, i32 19"   --->   Operation 3008 'partselect' 'mult_V_2347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3009 [1/1] (0.00ns)   --->   "%a_V_214 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_432"   --->   Operation 3009 'load' 'a_V_214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3010 [1/1] (0.00ns)   --->   "%sext_ln818_680 = sext i16 %a_V_214"   --->   Operation 3010 'sext' 'sext_ln818_680' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3011 [1/1] (0.00ns)   --->   "%sext_ln818_681 = sext i16 %a_V_214"   --->   Operation 3011 'sext' 'sext_ln818_681' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3012 [1/1] (0.00ns)   --->   "%mult_V_2348 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_214, i32 2, i32 15"   --->   Operation 3012 'partselect' 'mult_V_2348' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3013 [1/1] (0.00ns)   --->   "%sext_ln17_1781 = sext i14 %mult_V_2348" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3013 'sext' 'sext_ln17_1781' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3014 [1/1] (0.00ns)   --->   "%shl_ln1273_681 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_214, i3 0"   --->   Operation 3014 'bitconcatenate' 'shl_ln1273_681' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3015 [1/1] (0.00ns)   --->   "%sext_ln1273_1176 = sext i19 %shl_ln1273_681"   --->   Operation 3015 'sext' 'sext_ln1273_1176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3016 [1/1] (0.00ns)   --->   "%shl_ln1273_682 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_214, i1 0"   --->   Operation 3016 'bitconcatenate' 'shl_ln1273_682' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3017 [1/1] (0.00ns)   --->   "%sext_ln1273_1177 = sext i17 %shl_ln1273_682"   --->   Operation 3017 'sext' 'sext_ln1273_1177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3018 [1/1] (0.80ns)   --->   "%r_V_3271 = sub i20 %sext_ln1273_1177, i20 %sext_ln1273_1176"   --->   Operation 3018 'sub' 'r_V_3271' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3019 [1/1] (0.00ns)   --->   "%mult_V_2349 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3271, i32 5, i32 19"   --->   Operation 3019 'partselect' 'mult_V_2349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3020 [1/1] (0.00ns)   --->   "%sext_ln818_807 = sext i15 %mult_V_2349"   --->   Operation 3020 'sext' 'sext_ln818_807' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3021 [1/1] (0.80ns)   --->   "%r_V_3272 = sub i20 %sext_ln1273_1176, i20 %sext_ln1273_1177"   --->   Operation 3021 'sub' 'r_V_3272' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3022 [1/1] (0.00ns)   --->   "%mult_V_2350 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3272, i32 5, i32 19"   --->   Operation 3022 'partselect' 'mult_V_2350' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3023 [1/1] (0.00ns)   --->   "%sext_ln818_808 = sext i15 %mult_V_2350"   --->   Operation 3023 'sext' 'sext_ln818_808' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3024 [1/1] (0.78ns)   --->   "%r_V_3273 = sub i17 0, i17 %sext_ln818_681"   --->   Operation 3024 'sub' 'r_V_3273' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3025 [1/1] (0.00ns)   --->   "%mult_V_2351 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_3273, i32 5, i32 16"   --->   Operation 3025 'partselect' 'mult_V_2351' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3026 [1/1] (0.00ns)   --->   "%sext_ln17_1782 = sext i12 %mult_V_2351" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3026 'sext' 'sext_ln17_1782' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3027 [1/1] (0.80ns)   --->   "%r_V_3274 = add i20 %sext_ln1273_1176, i20 %sext_ln818_680"   --->   Operation 3027 'add' 'r_V_3274' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3028 [1/1] (0.00ns)   --->   "%mult_V_2352 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3274, i32 5, i32 19"   --->   Operation 3028 'partselect' 'mult_V_2352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3029 [1/1] (0.00ns)   --->   "%sext_ln818_809 = sext i15 %mult_V_2352"   --->   Operation 3029 'sext' 'sext_ln818_809' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3030 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1730 = sub i20 0, i20 %sext_ln1273_1176"   --->   Operation 3030 'sub' 'sub_ln1273_1730' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3031 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_3275 = sub i20 %sub_ln1273_1730, i20 %sext_ln1273_1177"   --->   Operation 3031 'sub' 'r_V_3275' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3032 [1/1] (0.00ns)   --->   "%mult_V_2353 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3275, i32 5, i32 19"   --->   Operation 3032 'partselect' 'mult_V_2353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3033 [1/1] (0.00ns)   --->   "%sext_ln818_810 = sext i15 %mult_V_2353"   --->   Operation 3033 'sext' 'sext_ln818_810' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3034 [1/1] (0.80ns)   --->   "%r_V_3276 = sub i20 %sext_ln1273_1176, i20 %sext_ln818_680"   --->   Operation 3034 'sub' 'r_V_3276' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3035 [1/1] (0.00ns)   --->   "%mult_V_2354 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3276, i32 5, i32 19"   --->   Operation 3035 'partselect' 'mult_V_2354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3036 [1/1] (0.00ns)   --->   "%sext_ln818_811 = sext i15 %mult_V_2354"   --->   Operation 3036 'sext' 'sext_ln818_811' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3037 [1/1] (0.00ns)   --->   "%a_V_215 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_433"   --->   Operation 3037 'load' 'a_V_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3038 [1/1] (0.00ns)   --->   "%sext_ln1273_1178 = sext i16 %a_V_215"   --->   Operation 3038 'sext' 'sext_ln1273_1178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3039 [1/1] (0.00ns)   --->   "%shl_ln1273_683 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_215, i2 0"   --->   Operation 3039 'bitconcatenate' 'shl_ln1273_683' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3040 [1/1] (0.00ns)   --->   "%sext_ln1273_1179 = sext i18 %shl_ln1273_683"   --->   Operation 3040 'sext' 'sext_ln1273_1179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3041 [1/1] (0.79ns)   --->   "%r_V_3277 = sub i19 %sext_ln1273_1178, i19 %sext_ln1273_1179"   --->   Operation 3041 'sub' 'r_V_3277' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3042 [1/1] (0.00ns)   --->   "%mult_V_2355 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3277, i32 5, i32 18"   --->   Operation 3042 'partselect' 'mult_V_2355' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3043 [1/1] (0.00ns)   --->   "%sext_ln17_1783 = sext i14 %mult_V_2355" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3043 'sext' 'sext_ln17_1783' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3044 [1/1] (0.00ns)   --->   "%shl_ln1273_684 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_215, i4 0"   --->   Operation 3044 'bitconcatenate' 'shl_ln1273_684' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3045 [1/1] (0.00ns)   --->   "%sext_ln1273_1180 = sext i20 %shl_ln1273_684"   --->   Operation 3045 'sext' 'sext_ln1273_1180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3046 [1/1] (0.00ns)   --->   "%sext_ln1273_1181 = sext i18 %shl_ln1273_683"   --->   Operation 3046 'sext' 'sext_ln1273_1181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3047 [1/1] (0.80ns)   --->   "%r_V_3278 = sub i21 %sext_ln1273_1181, i21 %sext_ln1273_1180"   --->   Operation 3047 'sub' 'r_V_3278' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3048 [1/1] (0.00ns)   --->   "%mult_V_2356 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3278, i32 5, i32 20"   --->   Operation 3048 'partselect' 'mult_V_2356' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3049 [1/1] (0.00ns)   --->   "%shl_ln1273_685 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_215, i1 0"   --->   Operation 3049 'bitconcatenate' 'shl_ln1273_685' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3050 [1/1] (0.00ns)   --->   "%sext_ln1273_1182 = sext i17 %shl_ln1273_685"   --->   Operation 3050 'sext' 'sext_ln1273_1182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3051 [1/1] (0.79ns)   --->   "%r_V_3279 = sub i18 0, i18 %sext_ln1273_1182"   --->   Operation 3051 'sub' 'r_V_3279' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3052 [1/1] (0.00ns)   --->   "%mult_V_2357 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_3279, i32 5, i32 17"   --->   Operation 3052 'partselect' 'mult_V_2357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3053 [1/1] (0.00ns)   --->   "%sext_ln17_1784 = sext i13 %mult_V_2357" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3053 'sext' 'sext_ln17_1784' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3054 [1/1] (0.79ns)   --->   "%r_V_3280 = sub i19 %sext_ln1273_1179, i19 %sext_ln1273_1178"   --->   Operation 3054 'sub' 'r_V_3280' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3055 [1/1] (0.00ns)   --->   "%mult_V_2358 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3280, i32 5, i32 18"   --->   Operation 3055 'partselect' 'mult_V_2358' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3056 [1/1] (0.00ns)   --->   "%sext_ln17_1785 = sext i14 %mult_V_2358" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3056 'sext' 'sext_ln17_1785' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3057 [1/1] (0.00ns)   --->   "%a_V_216 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_434"   --->   Operation 3057 'load' 'a_V_216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3058 [1/1] (0.00ns)   --->   "%sext_ln1273_1183 = sext i16 %a_V_216"   --->   Operation 3058 'sext' 'sext_ln1273_1183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3059 [1/1] (0.00ns)   --->   "%sext_ln1273_1184 = sext i16 %a_V_216"   --->   Operation 3059 'sext' 'sext_ln1273_1184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3060 [1/1] (0.00ns)   --->   "%shl_ln1273_686 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_216, i3 0"   --->   Operation 3060 'bitconcatenate' 'shl_ln1273_686' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3061 [1/1] (0.00ns)   --->   "%sext_ln1273_1185 = sext i19 %shl_ln1273_686"   --->   Operation 3061 'sext' 'sext_ln1273_1185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3062 [1/1] (0.80ns)   --->   "%r_V_3281 = sub i20 0, i20 %sext_ln1273_1185"   --->   Operation 3062 'sub' 'r_V_3281' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3063 [1/1] (0.00ns)   --->   "%mult_V_2359 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3281, i32 5, i32 19"   --->   Operation 3063 'partselect' 'mult_V_2359' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3064 [1/1] (0.00ns)   --->   "%sext_ln818_813 = sext i15 %mult_V_2359"   --->   Operation 3064 'sext' 'sext_ln818_813' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3065 [1/1] (0.80ns)   --->   "%r_V_3282 = add i20 %sext_ln1273_1185, i20 %sext_ln1273_1183"   --->   Operation 3065 'add' 'r_V_3282' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3066 [1/1] (0.00ns)   --->   "%mult_V_2360 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3282, i32 5, i32 19"   --->   Operation 3066 'partselect' 'mult_V_2360' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3067 [1/1] (0.00ns)   --->   "%sext_ln818_814 = sext i15 %mult_V_2360"   --->   Operation 3067 'sext' 'sext_ln818_814' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3068 [1/1] (0.00ns)   --->   "%shl_ln1273_687 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_216, i2 0"   --->   Operation 3068 'bitconcatenate' 'shl_ln1273_687' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3069 [1/1] (0.00ns)   --->   "%sext_ln1273_1186 = sext i18 %shl_ln1273_687"   --->   Operation 3069 'sext' 'sext_ln1273_1186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3070 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1738 = sub i19 0, i19 %sext_ln1273_1186"   --->   Operation 3070 'sub' 'sub_ln1273_1738' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3071 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_3283 = sub i19 %sub_ln1273_1738, i19 %sext_ln1273_1184"   --->   Operation 3071 'sub' 'r_V_3283' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3072 [1/1] (0.00ns)   --->   "%mult_V_2361 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3283, i32 5, i32 18"   --->   Operation 3072 'partselect' 'mult_V_2361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3073 [1/1] (0.00ns)   --->   "%sext_ln17_1786 = sext i14 %mult_V_2361" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3073 'sext' 'sext_ln17_1786' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3074 [1/1] (0.00ns)   --->   "%shl_ln1273_688 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_216, i1 0"   --->   Operation 3074 'bitconcatenate' 'shl_ln1273_688' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3075 [1/1] (0.00ns)   --->   "%sext_ln1273_1187 = sext i17 %shl_ln1273_688"   --->   Operation 3075 'sext' 'sext_ln1273_1187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3076 [1/1] (0.80ns)   --->   "%r_V_3284 = sub i20 %sext_ln1273_1187, i20 %sext_ln1273_1185"   --->   Operation 3076 'sub' 'r_V_3284' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3077 [1/1] (0.00ns)   --->   "%mult_V_2362 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3284, i32 5, i32 19"   --->   Operation 3077 'partselect' 'mult_V_2362' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3078 [1/1] (0.00ns)   --->   "%sext_ln818_815 = sext i15 %mult_V_2362"   --->   Operation 3078 'sext' 'sext_ln818_815' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3079 [1/1] (0.80ns)   --->   "%r_V_3285 = sub i20 %r_V_3281, i20 %sext_ln1273_1183"   --->   Operation 3079 'sub' 'r_V_3285' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3080 [1/1] (0.00ns)   --->   "%mult_V_2363 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3285, i32 5, i32 19"   --->   Operation 3080 'partselect' 'mult_V_2363' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3081 [1/1] (0.00ns)   --->   "%sext_ln818_816 = sext i15 %mult_V_2363"   --->   Operation 3081 'sext' 'sext_ln818_816' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3082 [1/1] (0.00ns)   --->   "%a_V_217 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_435"   --->   Operation 3082 'load' 'a_V_217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3083 [1/1] (0.00ns)   --->   "%sext_ln1273_1188 = sext i16 %a_V_217"   --->   Operation 3083 'sext' 'sext_ln1273_1188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3084 [1/1] (0.00ns)   --->   "%shl_ln1273_689 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_217, i2 0"   --->   Operation 3084 'bitconcatenate' 'shl_ln1273_689' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3085 [1/1] (0.00ns)   --->   "%sext_ln1273_1189 = sext i18 %shl_ln1273_689"   --->   Operation 3085 'sext' 'sext_ln1273_1189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3086 [1/1] (0.79ns)   --->   "%r_V_3286 = sub i19 0, i19 %sext_ln1273_1189"   --->   Operation 3086 'sub' 'r_V_3286' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3087 [1/1] (0.00ns)   --->   "%mult_V_2364 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3286, i32 5, i32 18"   --->   Operation 3087 'partselect' 'mult_V_2364' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3088 [1/1] (0.00ns)   --->   "%sext_ln17_1787 = sext i14 %mult_V_2364" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3088 'sext' 'sext_ln17_1787' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3089 [1/1] (0.79ns)   --->   "%r_V_3287 = add i19 %sext_ln1273_1189, i19 %sext_ln1273_1188"   --->   Operation 3089 'add' 'r_V_3287' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3090 [1/1] (0.00ns)   --->   "%mult_V_2365 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3287, i32 5, i32 18"   --->   Operation 3090 'partselect' 'mult_V_2365' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3091 [1/1] (0.00ns)   --->   "%sext_ln17_1788 = sext i14 %mult_V_2365" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3091 'sext' 'sext_ln17_1788' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3092 [1/1] (0.79ns)   --->   "%r_V_3288 = sub i19 %sext_ln1273_1189, i19 %sext_ln1273_1188"   --->   Operation 3092 'sub' 'r_V_3288' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3093 [1/1] (0.00ns)   --->   "%mult_V_2366 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3288, i32 5, i32 18"   --->   Operation 3093 'partselect' 'mult_V_2366' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3094 [1/1] (0.00ns)   --->   "%sext_ln17_1789 = sext i14 %mult_V_2366" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3094 'sext' 'sext_ln17_1789' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3095 [1/1] (0.00ns)   --->   "%mult_V_2367 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_217, i32 4, i32 15"   --->   Operation 3095 'partselect' 'mult_V_2367' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3096 [1/1] (0.00ns)   --->   "%sext_ln17_1790 = sext i12 %mult_V_2367" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3096 'sext' 'sext_ln17_1790' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3097 [1/1] (0.00ns)   --->   "%sext_ln17_1791 = sext i12 %mult_V_2367" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3097 'sext' 'sext_ln17_1791' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3098 [1/1] (0.00ns)   --->   "%shl_ln1273_690 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_217, i1 0"   --->   Operation 3098 'bitconcatenate' 'shl_ln1273_690' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3099 [1/1] (0.00ns)   --->   "%sext_ln1273_1190 = sext i17 %shl_ln1273_690"   --->   Operation 3099 'sext' 'sext_ln1273_1190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3100 [1/1] (0.79ns)   --->   "%r_V_3289 = sub i18 0, i18 %sext_ln1273_1190"   --->   Operation 3100 'sub' 'r_V_3289' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3101 [1/1] (0.00ns)   --->   "%mult_V_2368 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_3289, i32 5, i32 17"   --->   Operation 3101 'partselect' 'mult_V_2368' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3102 [1/1] (0.00ns)   --->   "%sext_ln17_1792 = sext i13 %mult_V_2368" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3102 'sext' 'sext_ln17_1792' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3103 [1/1] (0.00ns)   --->   "%a_V_218 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_436"   --->   Operation 3103 'load' 'a_V_218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3104 [1/1] (0.00ns)   --->   "%sext_ln1273_1191 = sext i16 %a_V_218"   --->   Operation 3104 'sext' 'sext_ln1273_1191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3105 [1/1] (0.00ns)   --->   "%sext_ln1273_1192 = sext i16 %a_V_218"   --->   Operation 3105 'sext' 'sext_ln1273_1192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3106 [1/1] (0.00ns)   --->   "%shl_ln1273_691 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_218, i2 0"   --->   Operation 3106 'bitconcatenate' 'shl_ln1273_691' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3107 [1/1] (0.00ns)   --->   "%sext_ln1273_1193 = sext i18 %shl_ln1273_691"   --->   Operation 3107 'sext' 'sext_ln1273_1193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3108 [1/1] (0.79ns)   --->   "%r_V_3290 = sub i19 0, i19 %sext_ln1273_1193"   --->   Operation 3108 'sub' 'r_V_3290' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3109 [1/1] (0.00ns)   --->   "%mult_V_2369 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3290, i32 5, i32 18"   --->   Operation 3109 'partselect' 'mult_V_2369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3110 [1/1] (0.00ns)   --->   "%sext_ln818_817 = sext i14 %mult_V_2369"   --->   Operation 3110 'sext' 'sext_ln818_817' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3111 [1/1] (0.79ns)   --->   "%r_V_3291 = sub i19 %sext_ln1273_1192, i19 %sext_ln1273_1193"   --->   Operation 3111 'sub' 'r_V_3291' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3112 [1/1] (0.00ns)   --->   "%mult_V_2370 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3291, i32 5, i32 18"   --->   Operation 3112 'partselect' 'mult_V_2370' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3113 [1/1] (0.00ns)   --->   "%sext_ln818_818 = sext i14 %mult_V_2370"   --->   Operation 3113 'sext' 'sext_ln818_818' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3114 [1/1] (0.00ns)   --->   "%sext_ln17_1793 = sext i14 %mult_V_2370" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3114 'sext' 'sext_ln17_1793' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3115 [1/1] (0.00ns)   --->   "%shl_ln1273_692 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_218, i3 0"   --->   Operation 3115 'bitconcatenate' 'shl_ln1273_692' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3116 [1/1] (0.00ns)   --->   "%sext_ln1273_1194 = sext i19 %shl_ln1273_692"   --->   Operation 3116 'sext' 'sext_ln1273_1194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3117 [1/1] (0.80ns)   --->   "%r_V_3292 = sub i20 %sext_ln1273_1191, i20 %sext_ln1273_1194"   --->   Operation 3117 'sub' 'r_V_3292' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3118 [1/1] (0.00ns)   --->   "%mult_V_2371 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3292, i32 5, i32 19"   --->   Operation 3118 'partselect' 'mult_V_2371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3119 [1/1] (0.00ns)   --->   "%sext_ln818_819 = sext i15 %mult_V_2371"   --->   Operation 3119 'sext' 'sext_ln818_819' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3120 [1/1] (0.79ns)   --->   "%r_V_3293 = sub i19 %sext_ln1273_1193, i19 %sext_ln1273_1192"   --->   Operation 3120 'sub' 'r_V_3293' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3121 [1/1] (0.00ns)   --->   "%mult_V_2372 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3293, i32 5, i32 18"   --->   Operation 3121 'partselect' 'mult_V_2372' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3122 [1/1] (0.00ns)   --->   "%sext_ln17_1794 = sext i14 %mult_V_2372" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3122 'sext' 'sext_ln17_1794' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3123 [1/1] (0.00ns)   --->   "%shl_ln1273_693 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_218, i1 0"   --->   Operation 3123 'bitconcatenate' 'shl_ln1273_693' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3124 [1/1] (0.00ns)   --->   "%sext_ln1273_1195 = sext i17 %shl_ln1273_693"   --->   Operation 3124 'sext' 'sext_ln1273_1195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3125 [1/1] (0.80ns)   --->   "%r_V_3294 = sub i20 %sext_ln1273_1194, i20 %sext_ln1273_1195"   --->   Operation 3125 'sub' 'r_V_3294' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3126 [1/1] (0.00ns)   --->   "%mult_V_2373 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3294, i32 5, i32 19"   --->   Operation 3126 'partselect' 'mult_V_2373' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3127 [1/1] (0.00ns)   --->   "%sext_ln818_820 = sext i15 %mult_V_2373"   --->   Operation 3127 'sext' 'sext_ln818_820' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3128 [1/1] (0.79ns)   --->   "%r_V_3295 = add i19 %sext_ln1273_1193, i19 %sext_ln1273_1192"   --->   Operation 3128 'add' 'r_V_3295' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3129 [1/1] (0.00ns)   --->   "%mult_V_2374 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3295, i32 5, i32 18"   --->   Operation 3129 'partselect' 'mult_V_2374' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3130 [1/1] (0.00ns)   --->   "%sext_ln17_1795 = sext i14 %mult_V_2374" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3130 'sext' 'sext_ln17_1795' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3131 [1/1] (0.00ns)   --->   "%a_V_219 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_437"   --->   Operation 3131 'load' 'a_V_219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3132 [1/1] (0.00ns)   --->   "%sext_ln1273_1196 = sext i16 %a_V_219"   --->   Operation 3132 'sext' 'sext_ln1273_1196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3133 [1/1] (0.00ns)   --->   "%sext_ln1273_1197 = sext i16 %a_V_219"   --->   Operation 3133 'sext' 'sext_ln1273_1197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3134 [1/1] (0.00ns)   --->   "%shl_ln1273_694 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_219, i3 0"   --->   Operation 3134 'bitconcatenate' 'shl_ln1273_694' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3135 [1/1] (0.00ns)   --->   "%sext_ln1273_1198 = sext i19 %shl_ln1273_694"   --->   Operation 3135 'sext' 'sext_ln1273_1198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3136 [1/1] (0.80ns)   --->   "%r_V_3296 = sub i20 0, i20 %sext_ln1273_1198"   --->   Operation 3136 'sub' 'r_V_3296' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3137 [1/1] (0.00ns)   --->   "%mult_V_2375 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3296, i32 5, i32 19"   --->   Operation 3137 'partselect' 'mult_V_2375' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3138 [1/1] (0.00ns)   --->   "%sext_ln818_821 = sext i15 %mult_V_2375"   --->   Operation 3138 'sext' 'sext_ln818_821' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3139 [1/1] (0.80ns)   --->   "%r_V_3297 = sub i20 %sext_ln1273_1198, i20 %sext_ln1273_1196"   --->   Operation 3139 'sub' 'r_V_3297' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3140 [1/1] (0.00ns)   --->   "%mult_V_2376 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3297, i32 5, i32 19"   --->   Operation 3140 'partselect' 'mult_V_2376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3141 [1/1] (0.00ns)   --->   "%sext_ln818_822 = sext i15 %mult_V_2376"   --->   Operation 3141 'sext' 'sext_ln818_822' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3142 [1/1] (0.00ns)   --->   "%shl_ln1273_695 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_219, i1 0"   --->   Operation 3142 'bitconcatenate' 'shl_ln1273_695' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3143 [1/1] (0.00ns)   --->   "%sext_ln1273_1199 = sext i17 %shl_ln1273_695"   --->   Operation 3143 'sext' 'sext_ln1273_1199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3144 [1/1] (0.80ns)   --->   "%r_V_3298 = sub i20 %sext_ln1273_1199, i20 %sext_ln1273_1198"   --->   Operation 3144 'sub' 'r_V_3298' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3145 [1/1] (0.00ns)   --->   "%mult_V_2377 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3298, i32 5, i32 19"   --->   Operation 3145 'partselect' 'mult_V_2377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3146 [1/1] (0.00ns)   --->   "%sext_ln818_823 = sext i15 %mult_V_2377"   --->   Operation 3146 'sext' 'sext_ln818_823' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3147 [1/1] (0.80ns)   --->   "%r_V_3299 = sub i20 %sext_ln1273_1196, i20 %sext_ln1273_1198"   --->   Operation 3147 'sub' 'r_V_3299' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3148 [1/1] (0.00ns)   --->   "%mult_V_2378 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3299, i32 5, i32 19"   --->   Operation 3148 'partselect' 'mult_V_2378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3149 [1/1] (0.00ns)   --->   "%sext_ln818_824 = sext i15 %mult_V_2378"   --->   Operation 3149 'sext' 'sext_ln818_824' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3150 [1/1] (0.00ns)   --->   "%shl_ln1273_696 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_219, i2 0"   --->   Operation 3150 'bitconcatenate' 'shl_ln1273_696' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3151 [1/1] (0.00ns)   --->   "%sext_ln1273_1200 = sext i18 %shl_ln1273_696"   --->   Operation 3151 'sext' 'sext_ln1273_1200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3152 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1754 = sub i19 0, i19 %sext_ln1273_1200"   --->   Operation 3152 'sub' 'sub_ln1273_1754' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3153 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_3300 = sub i19 %sub_ln1273_1754, i19 %sext_ln1273_1197"   --->   Operation 3153 'sub' 'r_V_3300' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3154 [1/1] (0.00ns)   --->   "%mult_V_2379 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3300, i32 5, i32 18"   --->   Operation 3154 'partselect' 'mult_V_2379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3155 [1/1] (0.00ns)   --->   "%sext_ln17_1796 = sext i14 %mult_V_2379" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3155 'sext' 'sext_ln17_1796' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3156 [1/1] (0.00ns)   --->   "%mult_V_2380 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_219, i32 3, i32 15"   --->   Operation 3156 'partselect' 'mult_V_2380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3157 [1/1] (0.00ns)   --->   "%sext_ln17_1797 = sext i13 %mult_V_2380" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3157 'sext' 'sext_ln17_1797' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3158 [1/1] (0.00ns)   --->   "%a_V_220 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_438"   --->   Operation 3158 'load' 'a_V_220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3159 [1/1] (0.00ns)   --->   "%sext_ln818_685 = sext i16 %a_V_220"   --->   Operation 3159 'sext' 'sext_ln818_685' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3160 [1/1] (0.00ns)   --->   "%sext_ln818_686 = sext i16 %a_V_220"   --->   Operation 3160 'sext' 'sext_ln818_686' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3161 [1/1] (0.00ns)   --->   "%mult_V_2381 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_220, i32 3, i32 15"   --->   Operation 3161 'partselect' 'mult_V_2381' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3162 [1/1] (0.00ns)   --->   "%sext_ln17_1798 = sext i13 %mult_V_2381" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3162 'sext' 'sext_ln17_1798' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3163 [1/1] (0.00ns)   --->   "%shl_ln1273_697 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_220, i2 0"   --->   Operation 3163 'bitconcatenate' 'shl_ln1273_697' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3164 [1/1] (0.00ns)   --->   "%sext_ln1273_1201 = sext i18 %shl_ln1273_697"   --->   Operation 3164 'sext' 'sext_ln1273_1201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3165 [1/1] (0.79ns)   --->   "%r_V_3301 = add i19 %sext_ln1273_1201, i19 %sext_ln818_686"   --->   Operation 3165 'add' 'r_V_3301' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3166 [1/1] (0.00ns)   --->   "%mult_V_2382 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3301, i32 5, i32 18"   --->   Operation 3166 'partselect' 'mult_V_2382' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3167 [1/1] (0.00ns)   --->   "%sext_ln17_1799 = sext i14 %mult_V_2382" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3167 'sext' 'sext_ln17_1799' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3168 [1/1] (0.00ns)   --->   "%shl_ln1273_698 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_220, i3 0"   --->   Operation 3168 'bitconcatenate' 'shl_ln1273_698' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3169 [1/1] (0.00ns)   --->   "%sext_ln1273_1202 = sext i19 %shl_ln1273_698"   --->   Operation 3169 'sext' 'sext_ln1273_1202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3170 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1756 = sub i20 0, i20 %sext_ln1273_1202"   --->   Operation 3170 'sub' 'sub_ln1273_1756' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3171 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_3302 = sub i20 %sub_ln1273_1756, i20 %sext_ln818_685"   --->   Operation 3171 'sub' 'r_V_3302' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3172 [1/1] (0.00ns)   --->   "%mult_V_2383 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3302, i32 5, i32 19"   --->   Operation 3172 'partselect' 'mult_V_2383' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3173 [1/1] (0.00ns)   --->   "%sext_ln818_825 = sext i15 %mult_V_2383"   --->   Operation 3173 'sext' 'sext_ln818_825' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3174 [1/1] (0.00ns)   --->   "%shl_ln1273_699 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_220, i1 0"   --->   Operation 3174 'bitconcatenate' 'shl_ln1273_699' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3175 [1/1] (0.00ns)   --->   "%sext_ln1273_1203 = sext i17 %shl_ln1273_699"   --->   Operation 3175 'sext' 'sext_ln1273_1203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3176 [1/1] (0.79ns)   --->   "%r_V_3303 = sub i18 0, i18 %sext_ln1273_1203"   --->   Operation 3176 'sub' 'r_V_3303' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3177 [1/1] (0.00ns)   --->   "%mult_V_2384 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_3303, i32 5, i32 17"   --->   Operation 3177 'partselect' 'mult_V_2384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3178 [1/1] (0.00ns)   --->   "%sext_ln17_1800 = sext i13 %mult_V_2384" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3178 'sext' 'sext_ln17_1800' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3179 [1/1] (0.00ns)   --->   "%a_V_221 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_439"   --->   Operation 3179 'load' 'a_V_221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3180 [1/1] (0.00ns)   --->   "%sext_ln1273_1204 = sext i16 %a_V_221"   --->   Operation 3180 'sext' 'sext_ln1273_1204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3181 [1/1] (0.00ns)   --->   "%sext_ln1273_1205 = sext i16 %a_V_221"   --->   Operation 3181 'sext' 'sext_ln1273_1205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3182 [1/1] (0.00ns)   --->   "%shl_ln1273_700 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_221, i2 0"   --->   Operation 3182 'bitconcatenate' 'shl_ln1273_700' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3183 [1/1] (0.00ns)   --->   "%sext_ln1273_1206 = sext i18 %shl_ln1273_700"   --->   Operation 3183 'sext' 'sext_ln1273_1206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3184 [1/1] (0.79ns)   --->   "%r_V_3304 = add i19 %sext_ln1273_1206, i19 %sext_ln1273_1205"   --->   Operation 3184 'add' 'r_V_3304' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3185 [1/1] (0.00ns)   --->   "%mult_V_2385 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3304, i32 5, i32 18"   --->   Operation 3185 'partselect' 'mult_V_2385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3186 [1/1] (0.00ns)   --->   "%sext_ln17_1801 = sext i14 %mult_V_2385" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3186 'sext' 'sext_ln17_1801' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3187 [1/1] (0.00ns)   --->   "%shl_ln1273_701 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_221, i3 0"   --->   Operation 3187 'bitconcatenate' 'shl_ln1273_701' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3188 [1/1] (0.00ns)   --->   "%sext_ln1273_1207 = sext i19 %shl_ln1273_701"   --->   Operation 3188 'sext' 'sext_ln1273_1207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3189 [1/1] (0.00ns)   --->   "%shl_ln1273_702 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_221, i1 0"   --->   Operation 3189 'bitconcatenate' 'shl_ln1273_702' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3190 [1/1] (0.00ns)   --->   "%sext_ln1273_1208 = sext i17 %shl_ln1273_702"   --->   Operation 3190 'sext' 'sext_ln1273_1208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3191 [1/1] (0.00ns)   --->   "%sext_ln1273_1209 = sext i17 %shl_ln1273_702"   --->   Operation 3191 'sext' 'sext_ln1273_1209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3192 [1/1] (0.80ns)   --->   "%r_V_3305 = sub i20 %sext_ln1273_1209, i20 %sext_ln1273_1207"   --->   Operation 3192 'sub' 'r_V_3305' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3193 [1/1] (0.00ns)   --->   "%mult_V_2386 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3305, i32 5, i32 19"   --->   Operation 3193 'partselect' 'mult_V_2386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3194 [1/1] (0.00ns)   --->   "%sext_ln818_826 = sext i15 %mult_V_2386"   --->   Operation 3194 'sext' 'sext_ln818_826' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3195 [1/1] (0.00ns)   --->   "%mult_V_2387 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_221, i32 5, i32 15"   --->   Operation 3195 'partselect' 'mult_V_2387' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3196 [1/1] (0.00ns)   --->   "%sext_ln17_1802 = sext i11 %mult_V_2387" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3196 'sext' 'sext_ln17_1802' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3197 [1/1] (0.79ns)   --->   "%r_V_3306 = sub i19 0, i19 %sext_ln1273_1206"   --->   Operation 3197 'sub' 'r_V_3306' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3198 [1/1] (0.00ns)   --->   "%mult_V_2388 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3306, i32 5, i32 18"   --->   Operation 3198 'partselect' 'mult_V_2388' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3199 [1/1] (0.00ns)   --->   "%sext_ln17_1803 = sext i14 %mult_V_2388" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3199 'sext' 'sext_ln17_1803' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3200 [1/1] (0.79ns)   --->   "%r_V_3307 = sub i18 0, i18 %sext_ln1273_1208"   --->   Operation 3200 'sub' 'r_V_3307' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3201 [1/1] (0.00ns)   --->   "%mult_V_2389 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_3307, i32 5, i32 17"   --->   Operation 3201 'partselect' 'mult_V_2389' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3202 [1/1] (0.00ns)   --->   "%sext_ln17_1804 = sext i13 %mult_V_2389" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3202 'sext' 'sext_ln17_1804' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3203 [1/1] (0.80ns)   --->   "%r_V_3308 = sub i20 %sext_ln1273_1204, i20 %sext_ln1273_1207"   --->   Operation 3203 'sub' 'r_V_3308' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3204 [1/1] (0.00ns)   --->   "%mult_V_2390 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3308, i32 5, i32 19"   --->   Operation 3204 'partselect' 'mult_V_2390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3205 [1/1] (0.80ns)   --->   "%r_V_3309 = sub i19 %r_V_3306, i19 %sext_ln1273_1205"   --->   Operation 3205 'sub' 'r_V_3309' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3206 [1/1] (0.00ns)   --->   "%mult_V_2391 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3309, i32 5, i32 18"   --->   Operation 3206 'partselect' 'mult_V_2391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3207 [1/1] (0.00ns)   --->   "%sext_ln17_1805 = sext i14 %mult_V_2391" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3207 'sext' 'sext_ln17_1805' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3208 [1/1] (0.00ns)   --->   "%a_V_222 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_441"   --->   Operation 3208 'load' 'a_V_222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3209 [1/1] (0.00ns)   --->   "%sext_ln1273_1210 = sext i16 %a_V_222"   --->   Operation 3209 'sext' 'sext_ln1273_1210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3210 [1/1] (0.00ns)   --->   "%sext_ln1273_1211 = sext i16 %a_V_222"   --->   Operation 3210 'sext' 'sext_ln1273_1211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3211 [1/1] (0.00ns)   --->   "%shl_ln1273_703 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_222, i3 0"   --->   Operation 3211 'bitconcatenate' 'shl_ln1273_703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3212 [1/1] (0.00ns)   --->   "%sext_ln1273_1212 = sext i19 %shl_ln1273_703"   --->   Operation 3212 'sext' 'sext_ln1273_1212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3213 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1764 = sub i20 0, i20 %sext_ln1273_1212"   --->   Operation 3213 'sub' 'sub_ln1273_1764' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3214 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_3310 = sub i20 %sub_ln1273_1764, i20 %sext_ln1273_1211"   --->   Operation 3214 'sub' 'r_V_3310' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3215 [1/1] (0.00ns)   --->   "%mult_V_2392 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3310, i32 5, i32 19"   --->   Operation 3215 'partselect' 'mult_V_2392' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3216 [1/1] (0.00ns)   --->   "%sext_ln818_828 = sext i15 %mult_V_2392"   --->   Operation 3216 'sext' 'sext_ln818_828' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3217 [1/1] (0.80ns)   --->   "%r_V_3311 = sub i20 %sext_ln1273_1211, i20 %sext_ln1273_1212"   --->   Operation 3217 'sub' 'r_V_3311' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3218 [1/1] (0.00ns)   --->   "%mult_V_2393 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3311, i32 5, i32 19"   --->   Operation 3218 'partselect' 'mult_V_2393' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3219 [1/1] (0.00ns)   --->   "%sext_ln818_829 = sext i15 %mult_V_2393"   --->   Operation 3219 'sext' 'sext_ln818_829' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3220 [1/1] (0.00ns)   --->   "%mult_V_2394 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_222, i32 3, i32 15"   --->   Operation 3220 'partselect' 'mult_V_2394' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3221 [1/1] (0.00ns)   --->   "%sext_ln17_1806 = sext i13 %mult_V_2394" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3221 'sext' 'sext_ln17_1806' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3222 [1/1] (0.00ns)   --->   "%sext_ln17_1807 = sext i13 %mult_V_2394" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3222 'sext' 'sext_ln17_1807' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3223 [1/1] (0.00ns)   --->   "%shl_ln1273_704 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_222, i4 0"   --->   Operation 3223 'bitconcatenate' 'shl_ln1273_704' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3224 [1/1] (0.00ns)   --->   "%sext_ln1273_1213 = sext i20 %shl_ln1273_704"   --->   Operation 3224 'sext' 'sext_ln1273_1213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3225 [1/1] (0.80ns)   --->   "%r_V_3312 = sub i21 %sext_ln1273_1210, i21 %sext_ln1273_1213"   --->   Operation 3225 'sub' 'r_V_3312' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3226 [1/1] (0.00ns)   --->   "%mult_V_2395 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3312, i32 5, i32 20"   --->   Operation 3226 'partselect' 'mult_V_2395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3227 [1/1] (0.80ns)   --->   "%r_V_3313 = sub i20 %sext_ln1273_1212, i20 %sext_ln1273_1211"   --->   Operation 3227 'sub' 'r_V_3313' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3228 [1/1] (0.00ns)   --->   "%mult_V_2396 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3313, i32 5, i32 19"   --->   Operation 3228 'partselect' 'mult_V_2396' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3229 [1/1] (0.00ns)   --->   "%sext_ln818_830 = sext i15 %mult_V_2396"   --->   Operation 3229 'sext' 'sext_ln818_830' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3230 [1/1] (0.00ns)   --->   "%a_V_223 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_442"   --->   Operation 3230 'load' 'a_V_223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3231 [1/1] (0.00ns)   --->   "%sext_ln1273_1214 = sext i16 %a_V_223"   --->   Operation 3231 'sext' 'sext_ln1273_1214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3232 [1/1] (0.00ns)   --->   "%sext_ln1273_1215 = sext i16 %a_V_223"   --->   Operation 3232 'sext' 'sext_ln1273_1215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3233 [1/1] (0.00ns)   --->   "%shl_ln1273_705 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_223, i3 0"   --->   Operation 3233 'bitconcatenate' 'shl_ln1273_705' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3234 [1/1] (0.00ns)   --->   "%sext_ln1273_1216 = sext i19 %shl_ln1273_705"   --->   Operation 3234 'sext' 'sext_ln1273_1216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3235 [1/1] (0.80ns)   --->   "%r_V_3314 = sub i20 %sext_ln1273_1216, i20 %sext_ln1273_1214"   --->   Operation 3235 'sub' 'r_V_3314' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3236 [1/1] (0.00ns)   --->   "%mult_V_2397 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3314, i32 5, i32 19"   --->   Operation 3236 'partselect' 'mult_V_2397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3237 [1/1] (0.00ns)   --->   "%sext_ln818_831 = sext i15 %mult_V_2397"   --->   Operation 3237 'sext' 'sext_ln818_831' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3238 [1/1] (0.00ns)   --->   "%shl_ln1273_706 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_223, i2 0"   --->   Operation 3238 'bitconcatenate' 'shl_ln1273_706' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3239 [1/1] (0.00ns)   --->   "%sext_ln1273_1217 = sext i18 %shl_ln1273_706"   --->   Operation 3239 'sext' 'sext_ln1273_1217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3240 [1/1] (0.79ns)   --->   "%r_V_3315 = sub i19 %sext_ln1273_1215, i19 %sext_ln1273_1217"   --->   Operation 3240 'sub' 'r_V_3315' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3241 [1/1] (0.00ns)   --->   "%mult_V_2398 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3315, i32 5, i32 18"   --->   Operation 3241 'partselect' 'mult_V_2398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3242 [1/1] (0.00ns)   --->   "%sext_ln17_1808 = sext i14 %mult_V_2398" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3242 'sext' 'sext_ln17_1808' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3243 [1/1] (0.00ns)   --->   "%mult_V_2399 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_223, i32 3, i32 15"   --->   Operation 3243 'partselect' 'mult_V_2399' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3244 [1/1] (0.00ns)   --->   "%sext_ln17_1809 = sext i13 %mult_V_2399" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3244 'sext' 'sext_ln17_1809' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3245 [1/1] (0.79ns)   --->   "%r_V_3316 = sub i19 0, i19 %sext_ln1273_1217"   --->   Operation 3245 'sub' 'r_V_3316' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3246 [1/1] (0.00ns)   --->   "%mult_V_2400 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3316, i32 5, i32 18"   --->   Operation 3246 'partselect' 'mult_V_2400' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3247 [1/1] (0.00ns)   --->   "%sext_ln17_1810 = sext i14 %mult_V_2400" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3247 'sext' 'sext_ln17_1810' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3248 [1/1] (0.80ns)   --->   "%r_V_3317 = sub i19 %r_V_3316, i19 %sext_ln1273_1215"   --->   Operation 3248 'sub' 'r_V_3317' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3249 [1/1] (0.00ns)   --->   "%mult_V_2401 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3317, i32 5, i32 18"   --->   Operation 3249 'partselect' 'mult_V_2401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3250 [1/1] (0.00ns)   --->   "%sext_ln17_1811 = sext i14 %mult_V_2401" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3250 'sext' 'sext_ln17_1811' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3251 [1/1] (0.00ns)   --->   "%mult_V_2402 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_223, i32 4, i32 15"   --->   Operation 3251 'partselect' 'mult_V_2402' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3252 [1/1] (0.00ns)   --->   "%sext_ln17_1812 = sext i12 %mult_V_2402" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3252 'sext' 'sext_ln17_1812' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3253 [1/1] (0.79ns)   --->   "%r_V_3318 = sub i19 %sext_ln1273_1217, i19 %sext_ln1273_1215"   --->   Operation 3253 'sub' 'r_V_3318' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3254 [1/1] (0.00ns)   --->   "%mult_V_2403 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3318, i32 5, i32 18"   --->   Operation 3254 'partselect' 'mult_V_2403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3255 [1/1] (0.00ns)   --->   "%sext_ln818_832 = sext i14 %mult_V_2403"   --->   Operation 3255 'sext' 'sext_ln818_832' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3256 [1/1] (0.00ns)   --->   "%sext_ln17_1813 = sext i14 %mult_V_2403" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3256 'sext' 'sext_ln17_1813' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3257 [1/1] (0.00ns)   --->   "%a_V_224 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_443"   --->   Operation 3257 'load' 'a_V_224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3258 [1/1] (0.00ns)   --->   "%sext_ln1273_1218 = sext i16 %a_V_224"   --->   Operation 3258 'sext' 'sext_ln1273_1218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3259 [1/1] (0.00ns)   --->   "%sext_ln1273_1219 = sext i16 %a_V_224"   --->   Operation 3259 'sext' 'sext_ln1273_1219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3260 [1/1] (0.00ns)   --->   "%shl_ln1273_707 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_224, i2 0"   --->   Operation 3260 'bitconcatenate' 'shl_ln1273_707' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3261 [1/1] (0.00ns)   --->   "%sext_ln1273_1220 = sext i18 %shl_ln1273_707"   --->   Operation 3261 'sext' 'sext_ln1273_1220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3262 [1/1] (0.79ns)   --->   "%r_V_3319 = sub i19 %sext_ln1273_1220, i19 %sext_ln1273_1219"   --->   Operation 3262 'sub' 'r_V_3319' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3263 [1/1] (0.00ns)   --->   "%mult_V_2404 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3319, i32 5, i32 18"   --->   Operation 3263 'partselect' 'mult_V_2404' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3264 [1/1] (0.00ns)   --->   "%sext_ln17_1814 = sext i14 %mult_V_2404" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3264 'sext' 'sext_ln17_1814' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3265 [1/1] (0.79ns)   --->   "%r_V_3320 = sub i19 %sext_ln1273_1219, i19 %sext_ln1273_1220"   --->   Operation 3265 'sub' 'r_V_3320' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3266 [1/1] (0.00ns)   --->   "%mult_V_2405 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3320, i32 5, i32 18"   --->   Operation 3266 'partselect' 'mult_V_2405' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3267 [1/1] (0.00ns)   --->   "%sext_ln17_1815 = sext i14 %mult_V_2405" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3267 'sext' 'sext_ln17_1815' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3268 [1/1] (0.00ns)   --->   "%shl_ln1273_708 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_224, i3 0"   --->   Operation 3268 'bitconcatenate' 'shl_ln1273_708' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3269 [1/1] (0.00ns)   --->   "%sext_ln1273_1221 = sext i19 %shl_ln1273_708"   --->   Operation 3269 'sext' 'sext_ln1273_1221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3270 [1/1] (0.80ns)   --->   "%r_V_3321 = sub i20 %sext_ln1273_1221, i20 %sext_ln1273_1218"   --->   Operation 3270 'sub' 'r_V_3321' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3271 [1/1] (0.00ns)   --->   "%mult_V_2406 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3321, i32 5, i32 19"   --->   Operation 3271 'partselect' 'mult_V_2406' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3272 [1/1] (0.00ns)   --->   "%sext_ln818_834 = sext i15 %mult_V_2406"   --->   Operation 3272 'sext' 'sext_ln818_834' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3273 [1/1] (0.00ns)   --->   "%a_V_225 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_444"   --->   Operation 3273 'load' 'a_V_225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3274 [1/1] (0.00ns)   --->   "%sext_ln1273_1222 = sext i16 %a_V_225"   --->   Operation 3274 'sext' 'sext_ln1273_1222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3275 [1/1] (0.00ns)   --->   "%sext_ln1273_1223 = sext i16 %a_V_225"   --->   Operation 3275 'sext' 'sext_ln1273_1223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3276 [1/1] (0.00ns)   --->   "%sext_ln1273_1224 = sext i16 %a_V_225"   --->   Operation 3276 'sext' 'sext_ln1273_1224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3277 [1/1] (0.00ns)   --->   "%shl_ln1273_709 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_225, i3 0"   --->   Operation 3277 'bitconcatenate' 'shl_ln1273_709' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3278 [1/1] (0.00ns)   --->   "%sext_ln1273_1225 = sext i19 %shl_ln1273_709"   --->   Operation 3278 'sext' 'sext_ln1273_1225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3279 [1/1] (0.80ns)   --->   "%r_V_3322 = sub i20 %sext_ln1273_1223, i20 %sext_ln1273_1225"   --->   Operation 3279 'sub' 'r_V_3322' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3280 [1/1] (0.00ns)   --->   "%mult_V_2407 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3322, i32 5, i32 19"   --->   Operation 3280 'partselect' 'mult_V_2407' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3281 [1/1] (0.00ns)   --->   "%sext_ln818_835 = sext i15 %mult_V_2407"   --->   Operation 3281 'sext' 'sext_ln818_835' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3282 [1/1] (0.00ns)   --->   "%shl_ln1273_710 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_225, i2 0"   --->   Operation 3282 'bitconcatenate' 'shl_ln1273_710' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3283 [1/1] (0.00ns)   --->   "%sext_ln1273_1226 = sext i18 %shl_ln1273_710"   --->   Operation 3283 'sext' 'sext_ln1273_1226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3284 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1778 = sub i19 0, i19 %sext_ln1273_1226"   --->   Operation 3284 'sub' 'sub_ln1273_1778' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3285 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_3323 = sub i19 %sub_ln1273_1778, i19 %sext_ln1273_1224"   --->   Operation 3285 'sub' 'r_V_3323' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3286 [1/1] (0.00ns)   --->   "%mult_V_2408 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3323, i32 5, i32 18"   --->   Operation 3286 'partselect' 'mult_V_2408' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3287 [1/1] (0.00ns)   --->   "%sext_ln17_1816 = sext i14 %mult_V_2408" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3287 'sext' 'sext_ln17_1816' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3288 [1/1] (0.00ns)   --->   "%shl_ln1273_711 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_225, i1 0"   --->   Operation 3288 'bitconcatenate' 'shl_ln1273_711' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3289 [1/1] (0.00ns)   --->   "%sext_ln1273_1227 = sext i17 %shl_ln1273_711"   --->   Operation 3289 'sext' 'sext_ln1273_1227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3290 [1/1] (0.80ns)   --->   "%r_V_3324 = sub i20 %sext_ln1273_1227, i20 %sext_ln1273_1225"   --->   Operation 3290 'sub' 'r_V_3324' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3291 [1/1] (0.00ns)   --->   "%mult_V_2409 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3324, i32 5, i32 19"   --->   Operation 3291 'partselect' 'mult_V_2409' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3292 [1/1] (0.00ns)   --->   "%sext_ln818_836 = sext i15 %mult_V_2409"   --->   Operation 3292 'sext' 'sext_ln818_836' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3293 [1/1] (0.80ns)   --->   "%r_V_3325 = sub i20 %sext_ln1273_1225, i20 %sext_ln1273_1227"   --->   Operation 3293 'sub' 'r_V_3325' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3294 [1/1] (0.00ns)   --->   "%mult_V_2410 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3325, i32 5, i32 19"   --->   Operation 3294 'partselect' 'mult_V_2410' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3295 [1/1] (0.00ns)   --->   "%sext_ln818_837 = sext i15 %mult_V_2410"   --->   Operation 3295 'sext' 'sext_ln818_837' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3296 [1/1] (1.94ns)   --->   "%r_V_3326 = mul i21 %sext_ln1273_1222, i21 13"   --->   Operation 3296 'mul' 'r_V_3326' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3297 [1/1] (0.00ns)   --->   "%mult_V_2411 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3326, i32 5, i32 20"   --->   Operation 3297 'partselect' 'mult_V_2411' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3298 [1/1] (0.00ns)   --->   "%mult_V_2412 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_225, i32 2, i32 15"   --->   Operation 3298 'partselect' 'mult_V_2412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3299 [1/1] (0.00ns)   --->   "%sext_ln17_1817 = sext i14 %mult_V_2412" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3299 'sext' 'sext_ln17_1817' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3300 [1/1] (0.79ns)   --->   "%r_V_3327 = sub i19 %sext_ln1273_1226, i19 %sext_ln1273_1224"   --->   Operation 3300 'sub' 'r_V_3327' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3301 [1/1] (0.00ns)   --->   "%mult_V_2413 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3327, i32 5, i32 18"   --->   Operation 3301 'partselect' 'mult_V_2413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3302 [1/1] (0.00ns)   --->   "%sext_ln17_1818 = sext i14 %mult_V_2413" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3302 'sext' 'sext_ln17_1818' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3303 [1/1] (0.00ns)   --->   "%a_V_226 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_445"   --->   Operation 3303 'load' 'a_V_226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3304 [1/1] (0.00ns)   --->   "%sext_ln1273_1228 = sext i16 %a_V_226"   --->   Operation 3304 'sext' 'sext_ln1273_1228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3305 [1/1] (0.00ns)   --->   "%sext_ln1273_1229 = sext i16 %a_V_226"   --->   Operation 3305 'sext' 'sext_ln1273_1229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3306 [1/1] (0.00ns)   --->   "%sext_ln1273_1230 = sext i16 %a_V_226"   --->   Operation 3306 'sext' 'sext_ln1273_1230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3307 [1/1] (0.00ns)   --->   "%shl_ln1273_712 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_226, i3 0"   --->   Operation 3307 'bitconcatenate' 'shl_ln1273_712' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3308 [1/1] (0.00ns)   --->   "%sext_ln1273_1231 = sext i19 %shl_ln1273_712"   --->   Operation 3308 'sext' 'sext_ln1273_1231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3309 [1/1] (0.00ns)   --->   "%shl_ln1273_713 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_226, i1 0"   --->   Operation 3309 'bitconcatenate' 'shl_ln1273_713' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3310 [1/1] (0.00ns)   --->   "%sext_ln1273_1232 = sext i17 %shl_ln1273_713"   --->   Operation 3310 'sext' 'sext_ln1273_1232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3311 [1/1] (0.80ns)   --->   "%r_V_3328 = sub i20 %sext_ln1273_1232, i20 %sext_ln1273_1231"   --->   Operation 3311 'sub' 'r_V_3328' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3312 [1/1] (0.00ns)   --->   "%mult_V_2414 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3328, i32 5, i32 19"   --->   Operation 3312 'partselect' 'mult_V_2414' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3313 [1/1] (0.00ns)   --->   "%sext_ln818_838 = sext i15 %mult_V_2414"   --->   Operation 3313 'sext' 'sext_ln818_838' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3314 [1/1] (0.80ns)   --->   "%r_V_3329 = sub i20 %sext_ln1273_1229, i20 %sext_ln1273_1231"   --->   Operation 3314 'sub' 'r_V_3329' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3315 [1/1] (0.00ns)   --->   "%mult_V_2415 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3329, i32 5, i32 19"   --->   Operation 3315 'partselect' 'mult_V_2415' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3316 [1/1] (0.00ns)   --->   "%sext_ln818_839 = sext i15 %mult_V_2415"   --->   Operation 3316 'sext' 'sext_ln818_839' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3317 [1/1] (0.00ns)   --->   "%mult_V_2416 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_226, i32 3, i32 15"   --->   Operation 3317 'partselect' 'mult_V_2416' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3318 [1/1] (0.00ns)   --->   "%sext_ln17_1819 = sext i13 %mult_V_2416" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3318 'sext' 'sext_ln17_1819' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3319 [1/1] (0.00ns)   --->   "%shl_ln1273_714 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_226, i2 0"   --->   Operation 3319 'bitconcatenate' 'shl_ln1273_714' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3320 [1/1] (0.00ns)   --->   "%sext_ln1273_1233 = sext i18 %shl_ln1273_714"   --->   Operation 3320 'sext' 'sext_ln1273_1233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3321 [1/1] (0.79ns)   --->   "%r_V_3330 = sub i19 0, i19 %sext_ln1273_1233"   --->   Operation 3321 'sub' 'r_V_3330' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3322 [1/1] (0.00ns)   --->   "%mult_V_2417 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3330, i32 5, i32 18"   --->   Operation 3322 'partselect' 'mult_V_2417' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3323 [1/1] (0.00ns)   --->   "%sext_ln17_1820 = sext i14 %mult_V_2417" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3323 'sext' 'sext_ln17_1820' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3324 [1/1] (0.00ns)   --->   "%shl_ln1273_715 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_226, i4 0"   --->   Operation 3324 'bitconcatenate' 'shl_ln1273_715' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3325 [1/1] (0.00ns)   --->   "%sext_ln1273_1234 = sext i20 %shl_ln1273_715"   --->   Operation 3325 'sext' 'sext_ln1273_1234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3326 [1/1] (0.80ns)   --->   "%r_V_3331 = sub i21 %sext_ln1273_1234, i21 %sext_ln1273_1228"   --->   Operation 3326 'sub' 'r_V_3331' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3327 [1/1] (0.00ns)   --->   "%mult_V_2418 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3331, i32 5, i32 20"   --->   Operation 3327 'partselect' 'mult_V_2418' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3328 [1/1] (0.79ns)   --->   "%r_V_3332 = sub i19 %sext_ln1273_1233, i19 %sext_ln1273_1230"   --->   Operation 3328 'sub' 'r_V_3332' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3329 [1/1] (0.00ns)   --->   "%mult_V_2419 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3332, i32 5, i32 18"   --->   Operation 3329 'partselect' 'mult_V_2419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3330 [1/1] (0.00ns)   --->   "%sext_ln17_1821 = sext i14 %mult_V_2419" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3330 'sext' 'sext_ln17_1821' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3331 [1/1] (1.94ns)   --->   "%r_V_3333 = mul i21 %sext_ln1273_1228, i21 11"   --->   Operation 3331 'mul' 'r_V_3333' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3332 [1/1] (0.00ns)   --->   "%mult_V_2420 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3333, i32 5, i32 20"   --->   Operation 3332 'partselect' 'mult_V_2420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3333 [1/1] (0.00ns)   --->   "%a_V_227 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_446"   --->   Operation 3333 'load' 'a_V_227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3334 [1/1] (0.00ns)   --->   "%sext_ln1273_1235 = sext i16 %a_V_227"   --->   Operation 3334 'sext' 'sext_ln1273_1235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3335 [1/1] (0.00ns)   --->   "%shl_ln1273_716 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_227, i2 0"   --->   Operation 3335 'bitconcatenate' 'shl_ln1273_716' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3336 [1/1] (0.00ns)   --->   "%sext_ln1273_1236 = sext i18 %shl_ln1273_716"   --->   Operation 3336 'sext' 'sext_ln1273_1236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3337 [1/1] (0.79ns)   --->   "%r_V_3334 = add i19 %sext_ln1273_1236, i19 %sext_ln1273_1235"   --->   Operation 3337 'add' 'r_V_3334' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3338 [1/1] (0.00ns)   --->   "%mult_V_2421 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3334, i32 5, i32 18"   --->   Operation 3338 'partselect' 'mult_V_2421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3339 [1/1] (0.00ns)   --->   "%sext_ln17_1822 = sext i14 %mult_V_2421" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3339 'sext' 'sext_ln17_1822' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3340 [1/1] (0.79ns)   --->   "%r_V_3335 = sub i19 %sext_ln1273_1236, i19 %sext_ln1273_1235"   --->   Operation 3340 'sub' 'r_V_3335' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3341 [1/1] (0.00ns)   --->   "%mult_V_2422 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3335, i32 5, i32 18"   --->   Operation 3341 'partselect' 'mult_V_2422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3342 [1/1] (0.00ns)   --->   "%sext_ln17_1823 = sext i14 %mult_V_2422" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3342 'sext' 'sext_ln17_1823' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3343 [1/1] (0.00ns)   --->   "%mult_V_2423 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_227, i32 3, i32 15"   --->   Operation 3343 'partselect' 'mult_V_2423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3344 [1/1] (0.00ns)   --->   "%sext_ln17_1824 = sext i13 %mult_V_2423" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3344 'sext' 'sext_ln17_1824' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3345 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1789 = sub i19 0, i19 %sext_ln1273_1236"   --->   Operation 3345 'sub' 'sub_ln1273_1789' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3346 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_3336 = sub i19 %sub_ln1273_1789, i19 %sext_ln1273_1235"   --->   Operation 3346 'sub' 'r_V_3336' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3347 [1/1] (0.00ns)   --->   "%mult_V_2424 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3336, i32 5, i32 18"   --->   Operation 3347 'partselect' 'mult_V_2424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3348 [1/1] (0.00ns)   --->   "%sext_ln17_1825 = sext i14 %mult_V_2424" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3348 'sext' 'sext_ln17_1825' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3349 [1/1] (0.00ns)   --->   "%mult_V_2425 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_227, i32 2, i32 15"   --->   Operation 3349 'partselect' 'mult_V_2425' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3350 [1/1] (0.00ns)   --->   "%sext_ln17_1826 = sext i14 %mult_V_2425" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3350 'sext' 'sext_ln17_1826' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3351 [1/1] (0.00ns)   --->   "%shl_ln1273_717 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_227, i3 0"   --->   Operation 3351 'bitconcatenate' 'shl_ln1273_717' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3352 [1/1] (0.00ns)   --->   "%sext_ln1273_1237 = sext i19 %shl_ln1273_717"   --->   Operation 3352 'sext' 'sext_ln1273_1237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3353 [1/1] (0.00ns)   --->   "%shl_ln1273_718 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_227, i1 0"   --->   Operation 3353 'bitconcatenate' 'shl_ln1273_718' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3354 [1/1] (0.00ns)   --->   "%sext_ln1273_1238 = sext i17 %shl_ln1273_718"   --->   Operation 3354 'sext' 'sext_ln1273_1238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3355 [1/1] (0.80ns)   --->   "%r_V_3337 = sub i20 %sext_ln1273_1238, i20 %sext_ln1273_1237"   --->   Operation 3355 'sub' 'r_V_3337' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3356 [1/1] (0.00ns)   --->   "%mult_V_2426 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3337, i32 5, i32 19"   --->   Operation 3356 'partselect' 'mult_V_2426' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3357 [1/1] (0.00ns)   --->   "%sext_ln818_840 = sext i15 %mult_V_2426"   --->   Operation 3357 'sext' 'sext_ln818_840' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3358 [1/1] (0.00ns)   --->   "%a_V_228 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_447"   --->   Operation 3358 'load' 'a_V_228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3359 [1/1] (0.00ns)   --->   "%sext_ln1273_1239 = sext i16 %a_V_228"   --->   Operation 3359 'sext' 'sext_ln1273_1239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3360 [1/1] (0.00ns)   --->   "%shl_ln1273_719 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_228, i2 0"   --->   Operation 3360 'bitconcatenate' 'shl_ln1273_719' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3361 [1/1] (0.00ns)   --->   "%sext_ln1273_1240 = sext i18 %shl_ln1273_719"   --->   Operation 3361 'sext' 'sext_ln1273_1240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3362 [1/1] (0.79ns)   --->   "%r_V_3338 = add i19 %sext_ln1273_1240, i19 %sext_ln1273_1239"   --->   Operation 3362 'add' 'r_V_3338' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3363 [1/1] (0.00ns)   --->   "%mult_V_2427 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3338, i32 5, i32 18"   --->   Operation 3363 'partselect' 'mult_V_2427' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3364 [1/1] (0.00ns)   --->   "%sext_ln17_1827 = sext i14 %mult_V_2427" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3364 'sext' 'sext_ln17_1827' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3365 [1/1] (0.00ns)   --->   "%mult_V_2428 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_228, i32 3, i32 15"   --->   Operation 3365 'partselect' 'mult_V_2428' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3366 [1/1] (0.00ns)   --->   "%sext_ln17_1828 = sext i13 %mult_V_2428" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3366 'sext' 'sext_ln17_1828' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3367 [1/1] (0.00ns)   --->   "%sext_ln17_1829 = sext i13 %mult_V_2428" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3367 'sext' 'sext_ln17_1829' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3368 [1/1] (0.79ns)   --->   "%r_V_3339 = sub i19 %sext_ln1273_1239, i19 %sext_ln1273_1240"   --->   Operation 3368 'sub' 'r_V_3339' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3369 [1/1] (0.00ns)   --->   "%mult_V_2429 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3339, i32 5, i32 18"   --->   Operation 3369 'partselect' 'mult_V_2429' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3370 [1/1] (0.00ns)   --->   "%sext_ln818_841 = sext i14 %mult_V_2429"   --->   Operation 3370 'sext' 'sext_ln818_841' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3371 [1/1] (0.00ns)   --->   "%sext_ln17_1830 = sext i14 %mult_V_2429" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3371 'sext' 'sext_ln17_1830' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3372 [1/1] (0.00ns)   --->   "%shl_ln1273_720 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_228, i1 0"   --->   Operation 3372 'bitconcatenate' 'shl_ln1273_720' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3373 [1/1] (0.00ns)   --->   "%sext_ln1273_1241 = sext i17 %shl_ln1273_720"   --->   Operation 3373 'sext' 'sext_ln1273_1241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3374 [1/1] (0.79ns)   --->   "%r_V_3340 = sub i18 0, i18 %sext_ln1273_1241"   --->   Operation 3374 'sub' 'r_V_3340' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3375 [1/1] (0.00ns)   --->   "%mult_V_2430 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_3340, i32 5, i32 17"   --->   Operation 3375 'partselect' 'mult_V_2430' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3376 [1/1] (0.00ns)   --->   "%sext_ln17_1831 = sext i13 %mult_V_2430" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3376 'sext' 'sext_ln17_1831' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3377 [1/1] (0.79ns)   --->   "%r_V_3342 = sub i19 0, i19 %sext_ln1273_1240"   --->   Operation 3377 'sub' 'r_V_3342' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3378 [1/1] (0.80ns)   --->   "%r_V_3341 = sub i19 %r_V_3342, i19 %sext_ln1273_1239"   --->   Operation 3378 'sub' 'r_V_3341' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3379 [1/1] (0.00ns)   --->   "%mult_V_2431 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3341, i32 5, i32 18"   --->   Operation 3379 'partselect' 'mult_V_2431' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3380 [1/1] (0.00ns)   --->   "%sext_ln17_1832 = sext i14 %mult_V_2431" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3380 'sext' 'sext_ln17_1832' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3381 [1/1] (0.00ns)   --->   "%mult_V_2432 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3342, i32 5, i32 18"   --->   Operation 3381 'partselect' 'mult_V_2432' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3382 [1/1] (0.00ns)   --->   "%sext_ln17_1833 = sext i14 %mult_V_2432" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3382 'sext' 'sext_ln17_1833' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3383 [1/1] (0.00ns)   --->   "%a_V_229 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_448"   --->   Operation 3383 'load' 'a_V_229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3384 [1/1] (0.00ns)   --->   "%sext_ln1273_1242 = sext i16 %a_V_229"   --->   Operation 3384 'sext' 'sext_ln1273_1242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3385 [1/1] (0.00ns)   --->   "%sext_ln1273_1243 = sext i16 %a_V_229"   --->   Operation 3385 'sext' 'sext_ln1273_1243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3386 [1/1] (0.00ns)   --->   "%shl_ln1273_721 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_229, i2 0"   --->   Operation 3386 'bitconcatenate' 'shl_ln1273_721' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3387 [1/1] (0.00ns)   --->   "%sext_ln1273_1244 = sext i18 %shl_ln1273_721"   --->   Operation 3387 'sext' 'sext_ln1273_1244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3388 [1/1] (0.79ns)   --->   "%r_V_3343 = sub i19 %sext_ln1273_1244, i19 %sext_ln1273_1243"   --->   Operation 3388 'sub' 'r_V_3343' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3389 [1/1] (0.00ns)   --->   "%mult_V_2433 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3343, i32 5, i32 18"   --->   Operation 3389 'partselect' 'mult_V_2433' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3390 [1/1] (0.00ns)   --->   "%sext_ln17_1834 = sext i14 %mult_V_2433" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3390 'sext' 'sext_ln17_1834' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3391 [1/1] (0.00ns)   --->   "%shl_ln1273_722 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_229, i3 0"   --->   Operation 3391 'bitconcatenate' 'shl_ln1273_722' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3392 [1/1] (0.00ns)   --->   "%sext_ln1273_1245 = sext i19 %shl_ln1273_722"   --->   Operation 3392 'sext' 'sext_ln1273_1245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3393 [1/1] (0.00ns)   --->   "%shl_ln1273_723 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_229, i1 0"   --->   Operation 3393 'bitconcatenate' 'shl_ln1273_723' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3394 [1/1] (0.00ns)   --->   "%sext_ln1273_1246 = sext i17 %shl_ln1273_723"   --->   Operation 3394 'sext' 'sext_ln1273_1246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3395 [1/1] (0.00ns)   --->   "%sext_ln1273_1247 = sext i17 %shl_ln1273_723"   --->   Operation 3395 'sext' 'sext_ln1273_1247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3396 [1/1] (0.80ns)   --->   "%r_V_3344 = sub i20 %sext_ln1273_1247, i20 %sext_ln1273_1245"   --->   Operation 3396 'sub' 'r_V_3344' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3397 [1/1] (0.00ns)   --->   "%mult_V_2434 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3344, i32 5, i32 19"   --->   Operation 3397 'partselect' 'mult_V_2434' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3398 [1/1] (0.00ns)   --->   "%sext_ln818_842 = sext i15 %mult_V_2434"   --->   Operation 3398 'sext' 'sext_ln818_842' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3399 [1/1] (0.80ns)   --->   "%r_V_3345 = sub i20 0, i20 %sext_ln1273_1245"   --->   Operation 3399 'sub' 'r_V_3345' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3400 [1/1] (0.00ns)   --->   "%mult_V_2435 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3345, i32 5, i32 19"   --->   Operation 3400 'partselect' 'mult_V_2435' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3401 [1/1] (0.00ns)   --->   "%sext_ln818_843 = sext i15 %mult_V_2435"   --->   Operation 3401 'sext' 'sext_ln818_843' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3402 [1/1] (0.79ns)   --->   "%r_V_3346 = sub i18 0, i18 %sext_ln1273_1246"   --->   Operation 3402 'sub' 'r_V_3346' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3403 [1/1] (0.00ns)   --->   "%mult_V_2436 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_3346, i32 5, i32 17"   --->   Operation 3403 'partselect' 'mult_V_2436' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3404 [1/1] (0.00ns)   --->   "%sext_ln17_1835 = sext i13 %mult_V_2436" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3404 'sext' 'sext_ln17_1835' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3405 [1/1] (0.00ns)   --->   "%sext_ln17_1836 = sext i13 %mult_V_2436" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3405 'sext' 'sext_ln17_1836' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3406 [1/1] (0.79ns)   --->   "%r_V_3347 = sub i19 0, i19 %sext_ln1273_1244"   --->   Operation 3406 'sub' 'r_V_3347' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3407 [1/1] (0.00ns)   --->   "%mult_V_2437 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3347, i32 5, i32 18"   --->   Operation 3407 'partselect' 'mult_V_2437' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3408 [1/1] (0.00ns)   --->   "%sext_ln17_1837 = sext i14 %mult_V_2437" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3408 'sext' 'sext_ln17_1837' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3409 [1/1] (0.00ns)   --->   "%mult_V_2438 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_229, i32 2, i32 15"   --->   Operation 3409 'partselect' 'mult_V_2438' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3410 [1/1] (0.80ns)   --->   "%r_V_3348 = sub i20 %r_V_3345, i20 %sext_ln1273_1242"   --->   Operation 3410 'sub' 'r_V_3348' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3411 [1/1] (0.00ns)   --->   "%mult_V_2439 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3348, i32 5, i32 19"   --->   Operation 3411 'partselect' 'mult_V_2439' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3412 [1/1] (0.00ns)   --->   "%sext_ln818_844 = sext i15 %mult_V_2439"   --->   Operation 3412 'sext' 'sext_ln818_844' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3413 [1/1] (0.80ns)   --->   "%r_V_3349 = sub i20 %r_V_3345, i20 %sext_ln1273_1247"   --->   Operation 3413 'sub' 'r_V_3349' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3414 [1/1] (0.00ns)   --->   "%mult_V_2440 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3349, i32 5, i32 19"   --->   Operation 3414 'partselect' 'mult_V_2440' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3415 [1/1] (0.00ns)   --->   "%a_V_230 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_449"   --->   Operation 3415 'load' 'a_V_230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3416 [1/1] (0.00ns)   --->   "%sext_ln1270_104 = sext i16 %a_V_230"   --->   Operation 3416 'sext' 'sext_ln1270_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3417 [1/1] (0.00ns)   --->   "%sext_ln1273_1248 = sext i16 %a_V_230"   --->   Operation 3417 'sext' 'sext_ln1273_1248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3418 [1/1] (0.00ns)   --->   "%sext_ln1273_1249 = sext i16 %a_V_230"   --->   Operation 3418 'sext' 'sext_ln1273_1249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3419 [1/1] (0.00ns)   --->   "%shl_ln1273_724 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_230, i1 0"   --->   Operation 3419 'bitconcatenate' 'shl_ln1273_724' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3420 [1/1] (0.00ns)   --->   "%sext_ln1273_1250 = sext i17 %shl_ln1273_724"   --->   Operation 3420 'sext' 'sext_ln1273_1250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3421 [1/1] (0.00ns)   --->   "%sext_ln1273_1251 = sext i17 %shl_ln1273_724"   --->   Operation 3421 'sext' 'sext_ln1273_1251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3422 [1/1] (0.79ns)   --->   "%r_V_3350 = sub i18 0, i18 %sext_ln1273_1251"   --->   Operation 3422 'sub' 'r_V_3350' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3423 [1/1] (0.00ns)   --->   "%mult_V_2441 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_3350, i32 5, i32 17"   --->   Operation 3423 'partselect' 'mult_V_2441' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3424 [1/1] (0.00ns)   --->   "%sext_ln17_1838 = sext i13 %mult_V_2441" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3424 'sext' 'sext_ln17_1838' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3425 [1/1] (0.00ns)   --->   "%shl_ln1273_725 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_230, i2 0"   --->   Operation 3425 'bitconcatenate' 'shl_ln1273_725' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3426 [1/1] (0.00ns)   --->   "%sext_ln1273_1252 = sext i18 %shl_ln1273_725"   --->   Operation 3426 'sext' 'sext_ln1273_1252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3427 [1/1] (0.79ns)   --->   "%r_V_3351 = sub i19 %sext_ln1273_1252, i19 %sext_ln1273_1249"   --->   Operation 3427 'sub' 'r_V_3351' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3428 [1/1] (0.00ns)   --->   "%mult_V_2442 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3351, i32 5, i32 18"   --->   Operation 3428 'partselect' 'mult_V_2442' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3429 [1/1] (0.00ns)   --->   "%sext_ln17_1839 = sext i14 %mult_V_2442" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3429 'sext' 'sext_ln17_1839' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3430 [1/1] (0.79ns)   --->   "%r_V_3352 = sub i19 %sext_ln1273_1249, i19 %sext_ln1273_1252"   --->   Operation 3430 'sub' 'r_V_3352' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3431 [1/1] (0.00ns)   --->   "%mult_V_2443 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3352, i32 5, i32 18"   --->   Operation 3431 'partselect' 'mult_V_2443' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3432 [1/1] (0.00ns)   --->   "%sext_ln17_1840 = sext i14 %mult_V_2443" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3432 'sext' 'sext_ln17_1840' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3433 [1/1] (0.00ns)   --->   "%shl_ln1273_726 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_230, i3 0"   --->   Operation 3433 'bitconcatenate' 'shl_ln1273_726' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3434 [1/1] (0.00ns)   --->   "%sext_ln1273_1253 = sext i19 %shl_ln1273_726"   --->   Operation 3434 'sext' 'sext_ln1273_1253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3435 [1/1] (0.80ns)   --->   "%r_V_3353 = sub i20 %sext_ln1273_1253, i20 %sext_ln1273_1248"   --->   Operation 3435 'sub' 'r_V_3353' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3436 [1/1] (0.00ns)   --->   "%mult_V_2444 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3353, i32 5, i32 19"   --->   Operation 3436 'partselect' 'mult_V_2444' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3437 [1/1] (0.00ns)   --->   "%sext_ln818_846 = sext i15 %mult_V_2444"   --->   Operation 3437 'sext' 'sext_ln818_846' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3438 [1/1] (1.94ns)   --->   "%mul_ln1270_11 = mul i21 %sext_ln1270_104, i21 2097133"   --->   Operation 3438 'mul' 'mul_ln1270_11' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3439 [1/1] (0.00ns)   --->   "%mult_V_2445 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_11, i32 5, i32 20"   --->   Operation 3439 'partselect' 'mult_V_2445' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3440 [1/1] (0.80ns)   --->   "%r_V_3354 = sub i20 %sext_ln1273_1250, i20 %sext_ln1273_1253"   --->   Operation 3440 'sub' 'r_V_3354' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3441 [1/1] (0.00ns)   --->   "%mult_V_2446 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3354, i32 5, i32 19"   --->   Operation 3441 'partselect' 'mult_V_2446' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3442 [1/1] (0.00ns)   --->   "%sext_ln818_847 = sext i15 %mult_V_2446"   --->   Operation 3442 'sext' 'sext_ln818_847' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3443 [1/1] (0.00ns)   --->   "%mult_V_2447 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_230, i32 3, i32 15"   --->   Operation 3443 'partselect' 'mult_V_2447' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3444 [1/1] (0.00ns)   --->   "%sext_ln17_1841 = sext i13 %mult_V_2447" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3444 'sext' 'sext_ln17_1841' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3445 [1/1] (0.80ns)   --->   "%r_V_3355 = sub i20 %sext_ln1273_1248, i20 %sext_ln1273_1253"   --->   Operation 3445 'sub' 'r_V_3355' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3446 [1/1] (0.00ns)   --->   "%mult_V_2448 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3355, i32 5, i32 19"   --->   Operation 3446 'partselect' 'mult_V_2448' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3447 [1/1] (0.00ns)   --->   "%sext_ln818_848 = sext i15 %mult_V_2448"   --->   Operation 3447 'sext' 'sext_ln818_848' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3448 [1/1] (0.00ns)   --->   "%a_V_231 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_450"   --->   Operation 3448 'load' 'a_V_231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3449 [1/1] (0.00ns)   --->   "%sext_ln1273_1254 = sext i16 %a_V_231"   --->   Operation 3449 'sext' 'sext_ln1273_1254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3450 [1/1] (0.00ns)   --->   "%sext_ln1273_1255 = sext i16 %a_V_231"   --->   Operation 3450 'sext' 'sext_ln1273_1255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3451 [1/1] (0.00ns)   --->   "%shl_ln1273_727 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_231, i2 0"   --->   Operation 3451 'bitconcatenate' 'shl_ln1273_727' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3452 [1/1] (0.00ns)   --->   "%sext_ln1273_1256 = sext i18 %shl_ln1273_727"   --->   Operation 3452 'sext' 'sext_ln1273_1256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3453 [1/1] (0.79ns)   --->   "%r_V_3360 = sub i19 0, i19 %sext_ln1273_1256"   --->   Operation 3453 'sub' 'r_V_3360' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3454 [1/1] (0.80ns)   --->   "%r_V_3356 = sub i19 %r_V_3360, i19 %sext_ln1273_1255"   --->   Operation 3454 'sub' 'r_V_3356' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3455 [1/1] (0.00ns)   --->   "%mult_V_2449 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3356, i32 5, i32 18"   --->   Operation 3455 'partselect' 'mult_V_2449' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3456 [1/1] (0.00ns)   --->   "%sext_ln17_1842 = sext i14 %mult_V_2449" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3456 'sext' 'sext_ln17_1842' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3457 [1/1] (0.00ns)   --->   "%shl_ln1273_728 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_231, i3 0"   --->   Operation 3457 'bitconcatenate' 'shl_ln1273_728' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3458 [1/1] (0.00ns)   --->   "%sext_ln1273_1257 = sext i19 %shl_ln1273_728"   --->   Operation 3458 'sext' 'sext_ln1273_1257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3459 [1/1] (0.00ns)   --->   "%shl_ln1273_729 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_231, i1 0"   --->   Operation 3459 'bitconcatenate' 'shl_ln1273_729' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3460 [1/1] (0.00ns)   --->   "%sext_ln1273_1258 = sext i17 %shl_ln1273_729"   --->   Operation 3460 'sext' 'sext_ln1273_1258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3461 [1/1] (0.80ns)   --->   "%r_V_3357 = sub i20 %sext_ln1273_1258, i20 %sext_ln1273_1257"   --->   Operation 3461 'sub' 'r_V_3357' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3462 [1/1] (0.00ns)   --->   "%mult_V_2450 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3357, i32 5, i32 19"   --->   Operation 3462 'partselect' 'mult_V_2450' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3463 [1/1] (0.00ns)   --->   "%sext_ln818_849 = sext i15 %mult_V_2450"   --->   Operation 3463 'sext' 'sext_ln818_849' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3464 [1/1] (0.80ns)   --->   "%r_V_3358 = sub i20 %sext_ln1273_1254, i20 %sext_ln1273_1257"   --->   Operation 3464 'sub' 'r_V_3358' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3465 [1/1] (0.00ns)   --->   "%mult_V_2451 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3358, i32 5, i32 19"   --->   Operation 3465 'partselect' 'mult_V_2451' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3466 [1/1] (0.00ns)   --->   "%sext_ln818_850 = sext i15 %mult_V_2451"   --->   Operation 3466 'sext' 'sext_ln818_850' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3467 [1/1] (0.79ns)   --->   "%r_V_3359 = sub i19 %sext_ln1273_1255, i19 %sext_ln1273_1256"   --->   Operation 3467 'sub' 'r_V_3359' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3468 [1/1] (0.00ns)   --->   "%mult_V_2452 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3359, i32 5, i32 18"   --->   Operation 3468 'partselect' 'mult_V_2452' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3469 [1/1] (0.00ns)   --->   "%sext_ln17_1843 = sext i14 %mult_V_2452" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3469 'sext' 'sext_ln17_1843' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3470 [1/1] (0.00ns)   --->   "%mult_V_2453 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3360, i32 5, i32 18"   --->   Operation 3470 'partselect' 'mult_V_2453' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3471 [1/1] (0.00ns)   --->   "%sext_ln17_1844 = sext i14 %mult_V_2453" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3471 'sext' 'sext_ln17_1844' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3472 [1/1] (0.00ns)   --->   "%mult_V_2454 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_231, i32 2, i32 15"   --->   Operation 3472 'partselect' 'mult_V_2454' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3473 [1/1] (0.00ns)   --->   "%sext_ln17_1845 = sext i14 %mult_V_2454" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3473 'sext' 'sext_ln17_1845' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3474 [1/1] (0.00ns)   --->   "%a_V_232 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_452"   --->   Operation 3474 'load' 'a_V_232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3475 [1/1] (0.00ns)   --->   "%shl_ln1273_730 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_232, i2 0"   --->   Operation 3475 'bitconcatenate' 'shl_ln1273_730' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3476 [1/1] (0.00ns)   --->   "%sext_ln1273_1259 = sext i18 %shl_ln1273_730"   --->   Operation 3476 'sext' 'sext_ln1273_1259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3477 [1/1] (0.79ns)   --->   "%r_V_3361 = sub i19 0, i19 %sext_ln1273_1259"   --->   Operation 3477 'sub' 'r_V_3361' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3478 [1/1] (0.00ns)   --->   "%mult_V_2455 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3361, i32 5, i32 18"   --->   Operation 3478 'partselect' 'mult_V_2455' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3479 [1/1] (0.00ns)   --->   "%sext_ln17_1846 = sext i14 %mult_V_2455" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3479 'sext' 'sext_ln17_1846' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3480 [1/1] (0.00ns)   --->   "%shl_ln1273_731 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_232, i3 0"   --->   Operation 3480 'bitconcatenate' 'shl_ln1273_731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3481 [1/1] (0.00ns)   --->   "%sext_ln1273_1260 = sext i19 %shl_ln1273_731"   --->   Operation 3481 'sext' 'sext_ln1273_1260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3482 [1/1] (0.00ns)   --->   "%shl_ln1273_732 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_232, i1 0"   --->   Operation 3482 'bitconcatenate' 'shl_ln1273_732' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3483 [1/1] (0.00ns)   --->   "%sext_ln1273_1261 = sext i17 %shl_ln1273_732"   --->   Operation 3483 'sext' 'sext_ln1273_1261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3484 [1/1] (0.80ns)   --->   "%r_V_3362 = sub i20 %sext_ln1273_1260, i20 %sext_ln1273_1261"   --->   Operation 3484 'sub' 'r_V_3362' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3485 [1/1] (0.00ns)   --->   "%mult_V_2456 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3362, i32 5, i32 19"   --->   Operation 3485 'partselect' 'mult_V_2456' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3486 [1/1] (0.00ns)   --->   "%sext_ln818_851 = sext i15 %mult_V_2456"   --->   Operation 3486 'sext' 'sext_ln818_851' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3487 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1816 = sub i20 0, i20 %sext_ln1273_1260"   --->   Operation 3487 'sub' 'sub_ln1273_1816' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3488 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_3363 = sub i20 %sub_ln1273_1816, i20 %sext_ln1273_1261"   --->   Operation 3488 'sub' 'r_V_3363' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3489 [1/1] (0.00ns)   --->   "%mult_V_2457 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3363, i32 5, i32 19"   --->   Operation 3489 'partselect' 'mult_V_2457' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3490 [1/1] (0.00ns)   --->   "%sext_ln818_852 = sext i15 %mult_V_2457"   --->   Operation 3490 'sext' 'sext_ln818_852' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3491 [1/1] (0.00ns)   --->   "%mult_V_2458 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_232, i32 4, i32 15"   --->   Operation 3491 'partselect' 'mult_V_2458' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3492 [1/1] (0.00ns)   --->   "%sext_ln17_1847 = sext i12 %mult_V_2458" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3492 'sext' 'sext_ln17_1847' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3493 [1/1] (0.00ns)   --->   "%a_V_233 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_453"   --->   Operation 3493 'load' 'a_V_233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3494 [1/1] (0.00ns)   --->   "%sext_ln1273_1262 = sext i16 %a_V_233"   --->   Operation 3494 'sext' 'sext_ln1273_1262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3495 [1/1] (0.00ns)   --->   "%shl_ln1273_733 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_233, i2 0"   --->   Operation 3495 'bitconcatenate' 'shl_ln1273_733' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3496 [1/1] (0.00ns)   --->   "%sext_ln1273_1263 = sext i18 %shl_ln1273_733"   --->   Operation 3496 'sext' 'sext_ln1273_1263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3497 [1/1] (0.79ns)   --->   "%r_V_3364 = sub i19 0, i19 %sext_ln1273_1263"   --->   Operation 3497 'sub' 'r_V_3364' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3498 [1/1] (0.00ns)   --->   "%mult_V_2459 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3364, i32 5, i32 18"   --->   Operation 3498 'partselect' 'mult_V_2459' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3499 [1/1] (0.00ns)   --->   "%sext_ln17_1848 = sext i14 %mult_V_2459" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3499 'sext' 'sext_ln17_1848' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3500 [1/1] (0.00ns)   --->   "%shl_ln1273_734 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_233, i3 0"   --->   Operation 3500 'bitconcatenate' 'shl_ln1273_734' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3501 [1/1] (0.00ns)   --->   "%sext_ln1273_1264 = sext i19 %shl_ln1273_734"   --->   Operation 3501 'sext' 'sext_ln1273_1264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3502 [1/1] (0.80ns)   --->   "%r_V_3365 = sub i20 0, i20 %sext_ln1273_1264"   --->   Operation 3502 'sub' 'r_V_3365' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3503 [1/1] (0.00ns)   --->   "%mult_V_2460 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3365, i32 5, i32 19"   --->   Operation 3503 'partselect' 'mult_V_2460' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3504 [1/1] (0.00ns)   --->   "%sext_ln818_853 = sext i15 %mult_V_2460"   --->   Operation 3504 'sext' 'sext_ln818_853' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3505 [1/1] (0.79ns)   --->   "%r_V_3366 = sub i19 %sext_ln1273_1263, i19 %sext_ln1273_1262"   --->   Operation 3505 'sub' 'r_V_3366' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3506 [1/1] (0.00ns)   --->   "%mult_V_2461 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3366, i32 5, i32 18"   --->   Operation 3506 'partselect' 'mult_V_2461' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3507 [1/1] (0.00ns)   --->   "%sext_ln17_1849 = sext i14 %mult_V_2461" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3507 'sext' 'sext_ln17_1849' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3508 [1/1] (0.00ns)   --->   "%a_V_234 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_454"   --->   Operation 3508 'load' 'a_V_234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3509 [1/1] (0.00ns)   --->   "%sext_ln1273_1265 = sext i16 %a_V_234"   --->   Operation 3509 'sext' 'sext_ln1273_1265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3510 [1/1] (0.00ns)   --->   "%sext_ln1273_1266 = sext i16 %a_V_234"   --->   Operation 3510 'sext' 'sext_ln1273_1266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3511 [1/1] (0.00ns)   --->   "%shl_ln1273_735 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_234, i3 0"   --->   Operation 3511 'bitconcatenate' 'shl_ln1273_735' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3512 [1/1] (0.00ns)   --->   "%sext_ln1273_1267 = sext i19 %shl_ln1273_735"   --->   Operation 3512 'sext' 'sext_ln1273_1267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3513 [1/1] (0.00ns)   --->   "%shl_ln1273_736 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_234, i1 0"   --->   Operation 3513 'bitconcatenate' 'shl_ln1273_736' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3514 [1/1] (0.00ns)   --->   "%sext_ln1273_1268 = sext i17 %shl_ln1273_736"   --->   Operation 3514 'sext' 'sext_ln1273_1268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3515 [1/1] (0.00ns)   --->   "%sext_ln1273_1269 = sext i17 %shl_ln1273_736"   --->   Operation 3515 'sext' 'sext_ln1273_1269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3516 [1/1] (0.80ns)   --->   "%r_V_3367 = sub i20 %sext_ln1273_1269, i20 %sext_ln1273_1267"   --->   Operation 3516 'sub' 'r_V_3367' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3517 [1/1] (0.00ns)   --->   "%mult_V_2462 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3367, i32 5, i32 19"   --->   Operation 3517 'partselect' 'mult_V_2462' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3518 [1/1] (0.00ns)   --->   "%sext_ln818_854 = sext i15 %mult_V_2462"   --->   Operation 3518 'sext' 'sext_ln818_854' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3519 [1/1] (0.79ns)   --->   "%r_V_3368 = sub i18 0, i18 %sext_ln1273_1268"   --->   Operation 3519 'sub' 'r_V_3368' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3520 [1/1] (0.00ns)   --->   "%mult_V_2463 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_3368, i32 5, i32 17"   --->   Operation 3520 'partselect' 'mult_V_2463' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3521 [1/1] (0.00ns)   --->   "%sext_ln17_1850 = sext i13 %mult_V_2463" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3521 'sext' 'sext_ln17_1850' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3522 [1/1] (0.00ns)   --->   "%shl_ln1273_737 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_234, i2 0"   --->   Operation 3522 'bitconcatenate' 'shl_ln1273_737' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3523 [1/1] (0.00ns)   --->   "%sext_ln1273_1270 = sext i18 %shl_ln1273_737"   --->   Operation 3523 'sext' 'sext_ln1273_1270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3524 [1/1] (0.79ns)   --->   "%r_V_3369 = sub i19 %sext_ln1273_1270, i19 %sext_ln1273_1266"   --->   Operation 3524 'sub' 'r_V_3369' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3525 [1/1] (0.00ns)   --->   "%mult_V_2464 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3369, i32 5, i32 18"   --->   Operation 3525 'partselect' 'mult_V_2464' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3526 [1/1] (0.00ns)   --->   "%sext_ln17_1851 = sext i14 %mult_V_2464" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3526 'sext' 'sext_ln17_1851' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3527 [1/1] (0.79ns)   --->   "%r_V_3370 = sub i19 0, i19 %sext_ln1273_1270"   --->   Operation 3527 'sub' 'r_V_3370' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3528 [1/1] (0.00ns)   --->   "%mult_V_2465 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3370, i32 5, i32 18"   --->   Operation 3528 'partselect' 'mult_V_2465' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3529 [1/1] (0.00ns)   --->   "%sext_ln818_855 = sext i14 %mult_V_2465"   --->   Operation 3529 'sext' 'sext_ln818_855' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3530 [1/1] (0.00ns)   --->   "%sext_ln17_1852 = sext i14 %mult_V_2465" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3530 'sext' 'sext_ln17_1852' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3531 [1/1] (0.80ns)   --->   "%r_V_3371 = sub i20 %sext_ln1273_1267, i20 %sext_ln1273_1265"   --->   Operation 3531 'sub' 'r_V_3371' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3532 [1/1] (0.00ns)   --->   "%mult_V_2466 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3371, i32 5, i32 19"   --->   Operation 3532 'partselect' 'mult_V_2466' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3533 [1/1] (0.00ns)   --->   "%sext_ln818_856 = sext i15 %mult_V_2466"   --->   Operation 3533 'sext' 'sext_ln818_856' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3534 [1/1] (0.80ns)   --->   "%r_V_3372 = sub i20 %sext_ln1273_1267, i20 %sext_ln1273_1269"   --->   Operation 3534 'sub' 'r_V_3372' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3535 [1/1] (0.00ns)   --->   "%mult_V_2467 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3372, i32 5, i32 19"   --->   Operation 3535 'partselect' 'mult_V_2467' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3536 [1/1] (0.00ns)   --->   "%sext_ln818_857 = sext i15 %mult_V_2467"   --->   Operation 3536 'sext' 'sext_ln818_857' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3537 [1/1] (0.00ns)   --->   "%a_V_235 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_455"   --->   Operation 3537 'load' 'a_V_235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3538 [1/1] (0.00ns)   --->   "%sext_ln1273_1271 = sext i16 %a_V_235"   --->   Operation 3538 'sext' 'sext_ln1273_1271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3539 [1/1] (0.00ns)   --->   "%sext_ln1273_1272 = sext i16 %a_V_235"   --->   Operation 3539 'sext' 'sext_ln1273_1272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3540 [1/1] (0.00ns)   --->   "%shl_ln1273_738 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_235, i2 0"   --->   Operation 3540 'bitconcatenate' 'shl_ln1273_738' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3541 [1/1] (0.00ns)   --->   "%sext_ln1273_1273 = sext i18 %shl_ln1273_738"   --->   Operation 3541 'sext' 'sext_ln1273_1273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3542 [1/1] (0.79ns)   --->   "%r_V_3373 = sub i19 %sext_ln1273_1272, i19 %sext_ln1273_1273"   --->   Operation 3542 'sub' 'r_V_3373' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3543 [1/1] (0.00ns)   --->   "%mult_V_2468 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3373, i32 5, i32 18"   --->   Operation 3543 'partselect' 'mult_V_2468' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3544 [1/1] (0.00ns)   --->   "%sext_ln17_1853 = sext i14 %mult_V_2468" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3544 'sext' 'sext_ln17_1853' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3545 [1/1] (0.00ns)   --->   "%shl_ln1273_739 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_235, i3 0"   --->   Operation 3545 'bitconcatenate' 'shl_ln1273_739' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3546 [1/1] (0.00ns)   --->   "%sext_ln1273_1274 = sext i19 %shl_ln1273_739"   --->   Operation 3546 'sext' 'sext_ln1273_1274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3547 [1/1] (0.00ns)   --->   "%shl_ln1273_740 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_235, i1 0"   --->   Operation 3547 'bitconcatenate' 'shl_ln1273_740' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3548 [1/1] (0.00ns)   --->   "%sext_ln1273_1275 = sext i17 %shl_ln1273_740"   --->   Operation 3548 'sext' 'sext_ln1273_1275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3549 [1/1] (0.00ns)   --->   "%sext_ln1273_1276 = sext i17 %shl_ln1273_740"   --->   Operation 3549 'sext' 'sext_ln1273_1276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3550 [1/1] (0.80ns)   --->   "%r_V_3374 = sub i20 %sext_ln1273_1276, i20 %sext_ln1273_1274"   --->   Operation 3550 'sub' 'r_V_3374' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3551 [1/1] (0.00ns)   --->   "%mult_V_2469 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3374, i32 5, i32 19"   --->   Operation 3551 'partselect' 'mult_V_2469' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3552 [1/1] (0.00ns)   --->   "%sext_ln818_858 = sext i15 %mult_V_2469"   --->   Operation 3552 'sext' 'sext_ln818_858' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3553 [1/1] (0.80ns)   --->   "%sub_ln1273_1829 = sub i20 0, i20 %sext_ln1273_1274"   --->   Operation 3553 'sub' 'sub_ln1273_1829' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3554 [1/1] (0.80ns)   --->   "%r_V_3375 = sub i20 %sub_ln1273_1829, i20 %sext_ln1273_1271"   --->   Operation 3554 'sub' 'r_V_3375' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3555 [1/1] (0.00ns)   --->   "%mult_V_2470 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3375, i32 5, i32 19"   --->   Operation 3555 'partselect' 'mult_V_2470' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3556 [1/1] (0.00ns)   --->   "%sext_ln818_859 = sext i15 %mult_V_2470"   --->   Operation 3556 'sext' 'sext_ln818_859' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3557 [1/1] (0.79ns)   --->   "%r_V_3376 = add i19 %sext_ln1273_1273, i19 %sext_ln1273_1272"   --->   Operation 3557 'add' 'r_V_3376' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3558 [1/1] (0.00ns)   --->   "%mult_V_2471 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3376, i32 5, i32 18"   --->   Operation 3558 'partselect' 'mult_V_2471' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3559 [1/1] (0.00ns)   --->   "%sext_ln17_1854 = sext i14 %mult_V_2471" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3559 'sext' 'sext_ln17_1854' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3560 [1/1] (0.79ns)   --->   "%r_V_3377 = sub i19 0, i19 %sext_ln1273_1273"   --->   Operation 3560 'sub' 'r_V_3377' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3561 [1/1] (0.00ns)   --->   "%mult_V_2472 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3377, i32 5, i32 18"   --->   Operation 3561 'partselect' 'mult_V_2472' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3562 [1/1] (0.00ns)   --->   "%sext_ln17_1855 = sext i14 %mult_V_2472" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3562 'sext' 'sext_ln17_1855' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3563 [1/1] (0.80ns)   --->   "%r_V_3378 = add i20 %sext_ln1273_1274, i20 %sext_ln1273_1276"   --->   Operation 3563 'add' 'r_V_3378' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3564 [1/1] (0.00ns)   --->   "%mult_V_2473 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3378, i32 5, i32 19"   --->   Operation 3564 'partselect' 'mult_V_2473' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3565 [1/1] (0.79ns)   --->   "%r_V_3379 = sub i18 0, i18 %sext_ln1273_1275"   --->   Operation 3565 'sub' 'r_V_3379' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3566 [1/1] (0.00ns)   --->   "%mult_V_2474 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_3379, i32 5, i32 17"   --->   Operation 3566 'partselect' 'mult_V_2474' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3567 [1/1] (0.00ns)   --->   "%sext_ln17_1856 = sext i13 %mult_V_2474" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3567 'sext' 'sext_ln17_1856' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3568 [1/1] (0.80ns)   --->   "%r_V_3380 = sub i20 %sub_ln1273_1829, i20 %sext_ln1273_1276"   --->   Operation 3568 'sub' 'r_V_3380' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3569 [1/1] (0.00ns)   --->   "%mult_V_2475 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3380, i32 5, i32 19"   --->   Operation 3569 'partselect' 'mult_V_2475' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3570 [1/1] (0.00ns)   --->   "%sext_ln818_861 = sext i15 %mult_V_2475"   --->   Operation 3570 'sext' 'sext_ln818_861' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3571 [1/1] (0.00ns)   --->   "%a_V_236 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_456"   --->   Operation 3571 'load' 'a_V_236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3572 [1/1] (0.00ns)   --->   "%sext_ln1273_1277 = sext i16 %a_V_236"   --->   Operation 3572 'sext' 'sext_ln1273_1277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3573 [1/1] (0.00ns)   --->   "%sext_ln1273_1278 = sext i16 %a_V_236"   --->   Operation 3573 'sext' 'sext_ln1273_1278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3574 [1/1] (0.00ns)   --->   "%shl_ln1273_741 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_236, i3 0"   --->   Operation 3574 'bitconcatenate' 'shl_ln1273_741' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3575 [1/1] (0.00ns)   --->   "%sext_ln1273_1279 = sext i19 %shl_ln1273_741"   --->   Operation 3575 'sext' 'sext_ln1273_1279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3576 [1/1] (0.80ns)   --->   "%r_V_3381 = sub i20 %sext_ln1273_1277, i20 %sext_ln1273_1279"   --->   Operation 3576 'sub' 'r_V_3381' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3577 [1/1] (0.00ns)   --->   "%mult_V_2476 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3381, i32 5, i32 19"   --->   Operation 3577 'partselect' 'mult_V_2476' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3578 [1/1] (0.00ns)   --->   "%sext_ln818_862 = sext i15 %mult_V_2476"   --->   Operation 3578 'sext' 'sext_ln818_862' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3579 [1/1] (0.00ns)   --->   "%mult_V_2477 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_236, i32 3, i32 15"   --->   Operation 3579 'partselect' 'mult_V_2477' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3580 [1/1] (0.00ns)   --->   "%sext_ln17_1857 = sext i13 %mult_V_2477" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3580 'sext' 'sext_ln17_1857' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3581 [1/1] (0.00ns)   --->   "%mult_V_2478 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_236, i32 4, i32 15"   --->   Operation 3581 'partselect' 'mult_V_2478' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3582 [1/1] (0.00ns)   --->   "%sext_ln17_1858 = sext i12 %mult_V_2478" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3582 'sext' 'sext_ln17_1858' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3583 [1/1] (0.00ns)   --->   "%shl_ln1273_742 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_236, i2 0"   --->   Operation 3583 'bitconcatenate' 'shl_ln1273_742' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3584 [1/1] (0.00ns)   --->   "%sext_ln1273_1280 = sext i18 %shl_ln1273_742"   --->   Operation 3584 'sext' 'sext_ln1273_1280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3585 [1/1] (0.79ns)   --->   "%r_V_3383 = sub i19 0, i19 %sext_ln1273_1280"   --->   Operation 3585 'sub' 'r_V_3383' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3586 [1/1] (0.80ns)   --->   "%r_V_3382 = sub i19 %r_V_3383, i19 %sext_ln1273_1278"   --->   Operation 3586 'sub' 'r_V_3382' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3587 [1/1] (0.00ns)   --->   "%mult_V_2479 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3382, i32 5, i32 18"   --->   Operation 3587 'partselect' 'mult_V_2479' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3588 [1/1] (0.00ns)   --->   "%sext_ln17_1859 = sext i14 %mult_V_2479" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3588 'sext' 'sext_ln17_1859' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3589 [1/1] (0.00ns)   --->   "%mult_V_2480 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3383, i32 5, i32 18"   --->   Operation 3589 'partselect' 'mult_V_2480' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3590 [1/1] (0.00ns)   --->   "%sext_ln17_1860 = sext i14 %mult_V_2480" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3590 'sext' 'sext_ln17_1860' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3591 [1/1] (0.00ns)   --->   "%a_V_237 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_457"   --->   Operation 3591 'load' 'a_V_237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3592 [1/1] (0.00ns)   --->   "%sext_ln1273_1281 = sext i16 %a_V_237"   --->   Operation 3592 'sext' 'sext_ln1273_1281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3593 [1/1] (0.00ns)   --->   "%shl_ln1273_743 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_237, i2 0"   --->   Operation 3593 'bitconcatenate' 'shl_ln1273_743' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3594 [1/1] (0.00ns)   --->   "%sext_ln1273_1282 = sext i18 %shl_ln1273_743"   --->   Operation 3594 'sext' 'sext_ln1273_1282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3595 [1/1] (0.79ns)   --->   "%r_V_3384 = sub i19 %sext_ln1273_1282, i19 %sext_ln1273_1281"   --->   Operation 3595 'sub' 'r_V_3384' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3596 [1/1] (0.00ns)   --->   "%mult_V_2481 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3384, i32 5, i32 18"   --->   Operation 3596 'partselect' 'mult_V_2481' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3597 [1/1] (0.00ns)   --->   "%sext_ln17_1861 = sext i14 %mult_V_2481" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3597 'sext' 'sext_ln17_1861' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3598 [1/1] (0.79ns)   --->   "%r_V_3385 = sub i19 %sext_ln1273_1281, i19 %sext_ln1273_1282"   --->   Operation 3598 'sub' 'r_V_3385' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3599 [1/1] (0.00ns)   --->   "%mult_V_2482 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3385, i32 5, i32 18"   --->   Operation 3599 'partselect' 'mult_V_2482' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3600 [1/1] (0.00ns)   --->   "%sext_ln17_1862 = sext i14 %mult_V_2482" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3600 'sext' 'sext_ln17_1862' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3601 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1839 = sub i19 0, i19 %sext_ln1273_1282"   --->   Operation 3601 'sub' 'sub_ln1273_1839' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3602 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_3386 = sub i19 %sub_ln1273_1839, i19 %sext_ln1273_1281"   --->   Operation 3602 'sub' 'r_V_3386' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3603 [1/1] (0.00ns)   --->   "%mult_V_2483 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3386, i32 5, i32 18"   --->   Operation 3603 'partselect' 'mult_V_2483' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3604 [1/1] (0.00ns)   --->   "%sext_ln17_1863 = sext i14 %mult_V_2483" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3604 'sext' 'sext_ln17_1863' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3605 [1/1] (0.00ns)   --->   "%mult_V_2484 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_237, i32 4, i32 15"   --->   Operation 3605 'partselect' 'mult_V_2484' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3606 [1/1] (0.00ns)   --->   "%sext_ln17_1864 = sext i12 %mult_V_2484" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3606 'sext' 'sext_ln17_1864' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3607 [1/1] (0.00ns)   --->   "%shl_ln1273_744 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_237, i1 0"   --->   Operation 3607 'bitconcatenate' 'shl_ln1273_744' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3608 [1/1] (0.00ns)   --->   "%sext_ln1273_1283 = sext i17 %shl_ln1273_744"   --->   Operation 3608 'sext' 'sext_ln1273_1283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3609 [1/1] (0.79ns)   --->   "%r_V_3387 = sub i18 0, i18 %sext_ln1273_1283"   --->   Operation 3609 'sub' 'r_V_3387' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3610 [1/1] (0.00ns)   --->   "%mult_V_2485 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_3387, i32 5, i32 17"   --->   Operation 3610 'partselect' 'mult_V_2485' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3611 [1/1] (0.00ns)   --->   "%sext_ln17_1865 = sext i13 %mult_V_2485" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3611 'sext' 'sext_ln17_1865' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3612 [1/1] (0.00ns)   --->   "%a_V_238 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_458"   --->   Operation 3612 'load' 'a_V_238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3613 [1/1] (0.00ns)   --->   "%shl_ln1273_745 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_238, i3 0"   --->   Operation 3613 'bitconcatenate' 'shl_ln1273_745' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3614 [1/1] (0.00ns)   --->   "%sext_ln1273_1284 = sext i19 %shl_ln1273_745"   --->   Operation 3614 'sext' 'sext_ln1273_1284' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3615 [1/1] (0.00ns)   --->   "%shl_ln1273_746 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_238, i1 0"   --->   Operation 3615 'bitconcatenate' 'shl_ln1273_746' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3616 [1/1] (0.00ns)   --->   "%sext_ln1273_1285 = sext i17 %shl_ln1273_746"   --->   Operation 3616 'sext' 'sext_ln1273_1285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3617 [1/1] (0.00ns)   --->   "%sext_ln1273_1286 = sext i17 %shl_ln1273_746"   --->   Operation 3617 'sext' 'sext_ln1273_1286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3618 [1/1] (0.80ns)   --->   "%r_V_3388 = sub i20 %sext_ln1273_1286, i20 %sext_ln1273_1284"   --->   Operation 3618 'sub' 'r_V_3388' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3619 [1/1] (0.00ns)   --->   "%mult_V_2486 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3388, i32 5, i32 19"   --->   Operation 3619 'partselect' 'mult_V_2486' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3620 [1/1] (0.00ns)   --->   "%mult_V_2487 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_238, i32 4, i32 15"   --->   Operation 3620 'partselect' 'mult_V_2487' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3621 [1/1] (0.00ns)   --->   "%sext_ln17_1866 = sext i12 %mult_V_2487" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3621 'sext' 'sext_ln17_1866' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3622 [1/1] (0.79ns)   --->   "%r_V_3389 = sub i18 0, i18 %sext_ln1273_1285"   --->   Operation 3622 'sub' 'r_V_3389' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3623 [1/1] (0.00ns)   --->   "%mult_V_2488 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_3389, i32 5, i32 17"   --->   Operation 3623 'partselect' 'mult_V_2488' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3624 [1/1] (0.00ns)   --->   "%sext_ln17_1867 = sext i13 %mult_V_2488" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3624 'sext' 'sext_ln17_1867' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3625 [1/1] (0.80ns)   --->   "%r_V_3390 = sub i20 %sext_ln1273_1284, i20 %sext_ln1273_1286"   --->   Operation 3625 'sub' 'r_V_3390' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3626 [1/1] (0.00ns)   --->   "%mult_V_2489 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3390, i32 5, i32 19"   --->   Operation 3626 'partselect' 'mult_V_2489' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3627 [1/1] (0.00ns)   --->   "%shl_ln1273_747 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_238, i2 0"   --->   Operation 3627 'bitconcatenate' 'shl_ln1273_747' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3628 [1/1] (0.00ns)   --->   "%sext_ln1273_1287 = sext i18 %shl_ln1273_747"   --->   Operation 3628 'sext' 'sext_ln1273_1287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3629 [1/1] (0.79ns)   --->   "%r_V_3391 = sub i19 0, i19 %sext_ln1273_1287"   --->   Operation 3629 'sub' 'r_V_3391' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3630 [1/1] (0.00ns)   --->   "%mult_V_2490 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3391, i32 5, i32 18"   --->   Operation 3630 'partselect' 'mult_V_2490' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3631 [1/1] (0.00ns)   --->   "%sext_ln818_865 = sext i14 %mult_V_2490"   --->   Operation 3631 'sext' 'sext_ln818_865' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3632 [1/1] (0.00ns)   --->   "%mult_V_2491 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_238, i32 2, i32 15"   --->   Operation 3632 'partselect' 'mult_V_2491' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3633 [1/1] (0.00ns)   --->   "%sext_ln17_1868 = sext i14 %mult_V_2491" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3633 'sext' 'sext_ln17_1868' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3634 [1/1] (0.00ns)   --->   "%a_V_239 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_459"   --->   Operation 3634 'load' 'a_V_239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3635 [1/1] (0.00ns)   --->   "%sext_ln818_706 = sext i16 %a_V_239"   --->   Operation 3635 'sext' 'sext_ln818_706' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3636 [1/1] (0.00ns)   --->   "%sext_ln818_707 = sext i16 %a_V_239"   --->   Operation 3636 'sext' 'sext_ln818_707' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3637 [1/1] (0.00ns)   --->   "%mult_V_2492 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_239, i32 4, i32 15"   --->   Operation 3637 'partselect' 'mult_V_2492' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3638 [1/1] (0.00ns)   --->   "%sext_ln17_1869 = sext i12 %mult_V_2492" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3638 'sext' 'sext_ln17_1869' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3639 [1/1] (0.00ns)   --->   "%sext_ln17_1870 = sext i12 %mult_V_2492" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3639 'sext' 'sext_ln17_1870' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3640 [1/1] (0.00ns)   --->   "%shl_ln1273_748 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_239, i2 0"   --->   Operation 3640 'bitconcatenate' 'shl_ln1273_748' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3641 [1/1] (0.00ns)   --->   "%sext_ln1273_1288 = sext i18 %shl_ln1273_748"   --->   Operation 3641 'sext' 'sext_ln1273_1288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3642 [1/1] (0.79ns)   --->   "%r_V_3392 = sub i19 %sext_ln818_707, i19 %sext_ln1273_1288"   --->   Operation 3642 'sub' 'r_V_3392' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3643 [1/1] (0.00ns)   --->   "%mult_V_2493 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3392, i32 5, i32 18"   --->   Operation 3643 'partselect' 'mult_V_2493' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3644 [1/1] (0.00ns)   --->   "%sext_ln17_1871 = sext i14 %mult_V_2493" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3644 'sext' 'sext_ln17_1871' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3645 [1/1] (0.00ns)   --->   "%sext_ln1273_1289 = sext i18 %shl_ln1273_748"   --->   Operation 3645 'sext' 'sext_ln1273_1289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3646 [1/1] (0.79ns)   --->   "%r_V_3393 = sub i19 %sext_ln1273_1288, i19 %sext_ln818_707"   --->   Operation 3646 'sub' 'r_V_3393' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3647 [1/1] (0.00ns)   --->   "%mult_V_2494 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3393, i32 5, i32 18"   --->   Operation 3647 'partselect' 'mult_V_2494' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3648 [1/1] (0.00ns)   --->   "%sext_ln17_1872 = sext i14 %mult_V_2494" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3648 'sext' 'sext_ln17_1872' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3649 [1/1] (0.00ns)   --->   "%shl_ln1273_749 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_239, i3 0"   --->   Operation 3649 'bitconcatenate' 'shl_ln1273_749' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3650 [1/1] (0.00ns)   --->   "%sext_ln1273_1290 = sext i19 %shl_ln1273_749"   --->   Operation 3650 'sext' 'sext_ln1273_1290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3651 [1/1] (0.80ns)   --->   "%r_V_3394 = sub i20 %sext_ln818_706, i20 %sext_ln1273_1290"   --->   Operation 3651 'sub' 'r_V_3394' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3652 [1/1] (0.00ns)   --->   "%mult_V_2495 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3394, i32 5, i32 19"   --->   Operation 3652 'partselect' 'mult_V_2495' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3653 [1/1] (0.00ns)   --->   "%sext_ln818_866 = sext i15 %mult_V_2495"   --->   Operation 3653 'sext' 'sext_ln818_866' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3654 [1/1] (0.00ns)   --->   "%shl_ln1273_750 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_239, i4 0"   --->   Operation 3654 'bitconcatenate' 'shl_ln1273_750' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3655 [1/1] (0.00ns)   --->   "%sext_ln1273_1291 = sext i20 %shl_ln1273_750"   --->   Operation 3655 'sext' 'sext_ln1273_1291' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3656 [1/1] (0.80ns)   --->   "%r_V_3395 = sub i21 %sext_ln1273_1291, i21 %sext_ln1273_1289"   --->   Operation 3656 'sub' 'r_V_3395' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3657 [1/1] (0.00ns)   --->   "%mult_V_2496 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3395, i32 5, i32 20"   --->   Operation 3657 'partselect' 'mult_V_2496' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3658 [1/1] (0.00ns)   --->   "%a_V_240 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_460"   --->   Operation 3658 'load' 'a_V_240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3659 [1/1] (0.00ns)   --->   "%sext_ln1273_1292 = sext i16 %a_V_240"   --->   Operation 3659 'sext' 'sext_ln1273_1292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3660 [1/1] (0.00ns)   --->   "%sext_ln1273_1293 = sext i16 %a_V_240"   --->   Operation 3660 'sext' 'sext_ln1273_1293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3661 [1/1] (0.00ns)   --->   "%shl_ln1273_751 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_240, i2 0"   --->   Operation 3661 'bitconcatenate' 'shl_ln1273_751' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3662 [1/1] (0.00ns)   --->   "%sext_ln1273_1294 = sext i18 %shl_ln1273_751"   --->   Operation 3662 'sext' 'sext_ln1273_1294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3663 [1/1] (0.79ns)   --->   "%r_V_3396 = sub i19 0, i19 %sext_ln1273_1294"   --->   Operation 3663 'sub' 'r_V_3396' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3664 [1/1] (0.00ns)   --->   "%mult_V_2497 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3396, i32 5, i32 18"   --->   Operation 3664 'partselect' 'mult_V_2497' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3665 [1/1] (0.00ns)   --->   "%sext_ln17_1873 = sext i14 %mult_V_2497" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3665 'sext' 'sext_ln17_1873' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3666 [1/1] (0.00ns)   --->   "%shl_ln1273_752 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_240, i3 0"   --->   Operation 3666 'bitconcatenate' 'shl_ln1273_752' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3667 [1/1] (0.00ns)   --->   "%sext_ln1273_1295 = sext i19 %shl_ln1273_752"   --->   Operation 3667 'sext' 'sext_ln1273_1295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3668 [1/1] (0.00ns)   --->   "%shl_ln1273_753 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_240, i1 0"   --->   Operation 3668 'bitconcatenate' 'shl_ln1273_753' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3669 [1/1] (0.00ns)   --->   "%sext_ln1273_1296 = sext i17 %shl_ln1273_753"   --->   Operation 3669 'sext' 'sext_ln1273_1296' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3670 [1/1] (0.00ns)   --->   "%sext_ln1273_1297 = sext i17 %shl_ln1273_753"   --->   Operation 3670 'sext' 'sext_ln1273_1297' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3671 [1/1] (0.80ns)   --->   "%r_V_3397 = sub i20 %sext_ln1273_1295, i20 %sext_ln1273_1297"   --->   Operation 3671 'sub' 'r_V_3397' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3672 [1/1] (0.00ns)   --->   "%mult_V_2498 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3397, i32 5, i32 19"   --->   Operation 3672 'partselect' 'mult_V_2498' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3673 [1/1] (0.00ns)   --->   "%sext_ln818_867 = sext i15 %mult_V_2498"   --->   Operation 3673 'sext' 'sext_ln818_867' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3674 [1/1] (0.80ns)   --->   "%r_V_3398 = sub i20 %sext_ln1273_1292, i20 %sext_ln1273_1295"   --->   Operation 3674 'sub' 'r_V_3398' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3675 [1/1] (0.00ns)   --->   "%mult_V_2499 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3398, i32 5, i32 19"   --->   Operation 3675 'partselect' 'mult_V_2499' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3676 [1/1] (0.00ns)   --->   "%sext_ln818_868 = sext i15 %mult_V_2499"   --->   Operation 3676 'sext' 'sext_ln818_868' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3677 [1/1] (0.79ns)   --->   "%r_V_3399 = add i19 %sext_ln1273_1294, i19 %sext_ln1273_1293"   --->   Operation 3677 'add' 'r_V_3399' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3678 [1/1] (0.00ns)   --->   "%mult_V_2500 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3399, i32 5, i32 18"   --->   Operation 3678 'partselect' 'mult_V_2500' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3679 [1/1] (0.00ns)   --->   "%sext_ln17_1874 = sext i14 %mult_V_2500" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3679 'sext' 'sext_ln17_1874' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3680 [1/1] (0.79ns)   --->   "%r_V_3400 = sub i18 0, i18 %sext_ln1273_1296"   --->   Operation 3680 'sub' 'r_V_3400' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3681 [1/1] (0.00ns)   --->   "%mult_V_2501 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_3400, i32 5, i32 17"   --->   Operation 3681 'partselect' 'mult_V_2501' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3682 [1/1] (0.00ns)   --->   "%sext_ln17_1875 = sext i13 %mult_V_2501" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3682 'sext' 'sext_ln17_1875' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3683 [1/1] (0.00ns)   --->   "%mult_V_2502 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_240, i32 4, i32 15"   --->   Operation 3683 'partselect' 'mult_V_2502' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3684 [1/1] (0.00ns)   --->   "%sext_ln17_1876 = sext i12 %mult_V_2502" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3684 'sext' 'sext_ln17_1876' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3685 [1/1] (0.00ns)   --->   "%a_V_241 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_461"   --->   Operation 3685 'load' 'a_V_241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3686 [1/1] (0.00ns)   --->   "%sext_ln1273_1298 = sext i16 %a_V_241"   --->   Operation 3686 'sext' 'sext_ln1273_1298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3687 [1/1] (0.00ns)   --->   "%sext_ln1273_1299 = sext i16 %a_V_241"   --->   Operation 3687 'sext' 'sext_ln1273_1299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3688 [1/1] (0.00ns)   --->   "%shl_ln1273_754 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_241, i2 0"   --->   Operation 3688 'bitconcatenate' 'shl_ln1273_754' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3689 [1/1] (0.00ns)   --->   "%sext_ln1273_1300 = sext i18 %shl_ln1273_754"   --->   Operation 3689 'sext' 'sext_ln1273_1300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3690 [1/1] (0.79ns)   --->   "%r_V_3401 = sub i19 %sext_ln1273_1299, i19 %sext_ln1273_1300"   --->   Operation 3690 'sub' 'r_V_3401' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3691 [1/1] (0.00ns)   --->   "%mult_V_2503 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3401, i32 5, i32 18"   --->   Operation 3691 'partselect' 'mult_V_2503' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3692 [1/1] (0.00ns)   --->   "%sext_ln17_1877 = sext i14 %mult_V_2503" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3692 'sext' 'sext_ln17_1877' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3693 [1/1] (0.00ns)   --->   "%mult_V_2504 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_241, i32 3, i32 15"   --->   Operation 3693 'partselect' 'mult_V_2504' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3694 [1/1] (0.00ns)   --->   "%sext_ln17_1878 = sext i13 %mult_V_2504" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3694 'sext' 'sext_ln17_1878' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3695 [1/1] (0.00ns)   --->   "%shl_ln1273_755 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_241, i3 0"   --->   Operation 3695 'bitconcatenate' 'shl_ln1273_755' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3696 [1/1] (0.00ns)   --->   "%sext_ln1273_1301 = sext i19 %shl_ln1273_755"   --->   Operation 3696 'sext' 'sext_ln1273_1301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3697 [1/1] (0.80ns)   --->   "%r_V_3402 = sub i20 %sext_ln1273_1298, i20 %sext_ln1273_1301"   --->   Operation 3697 'sub' 'r_V_3402' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3698 [1/1] (0.00ns)   --->   "%mult_V_2505 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3402, i32 5, i32 19"   --->   Operation 3698 'partselect' 'mult_V_2505' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3699 [1/1] (0.00ns)   --->   "%shl_ln1273_756 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_241, i1 0"   --->   Operation 3699 'bitconcatenate' 'shl_ln1273_756' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3700 [1/1] (0.00ns)   --->   "%sext_ln1273_1302 = sext i17 %shl_ln1273_756"   --->   Operation 3700 'sext' 'sext_ln1273_1302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3701 [1/1] (0.80ns)   --->   "%r_V_3403 = sub i20 %sext_ln1273_1301, i20 %sext_ln1273_1302"   --->   Operation 3701 'sub' 'r_V_3403' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3702 [1/1] (0.00ns)   --->   "%mult_V_2506 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3403, i32 5, i32 19"   --->   Operation 3702 'partselect' 'mult_V_2506' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3703 [1/1] (0.00ns)   --->   "%sext_ln818_870 = sext i15 %mult_V_2506"   --->   Operation 3703 'sext' 'sext_ln818_870' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3704 [1/1] (0.00ns)   --->   "%mult_V_2507 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_241, i32 5, i32 15"   --->   Operation 3704 'partselect' 'mult_V_2507' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3705 [1/1] (0.00ns)   --->   "%sext_ln17_1879 = sext i11 %mult_V_2507" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3705 'sext' 'sext_ln17_1879' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3706 [1/1] (0.79ns)   --->   "%r_V_3404 = add i19 %sext_ln1273_1300, i19 %sext_ln1273_1299"   --->   Operation 3706 'add' 'r_V_3404' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3707 [1/1] (0.00ns)   --->   "%mult_V_2508 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3404, i32 5, i32 18"   --->   Operation 3707 'partselect' 'mult_V_2508' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3708 [1/1] (0.00ns)   --->   "%sext_ln17_1880 = sext i14 %mult_V_2508" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3708 'sext' 'sext_ln17_1880' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3709 [1/1] (0.00ns)   --->   "%mult_V_2509 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_241, i32 4, i32 15"   --->   Operation 3709 'partselect' 'mult_V_2509' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3710 [1/1] (0.00ns)   --->   "%sext_ln17_1881 = sext i12 %mult_V_2509" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3710 'sext' 'sext_ln17_1881' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3711 [1/1] (0.00ns)   --->   "%a_V_242 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_463"   --->   Operation 3711 'load' 'a_V_242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3712 [1/1] (0.00ns)   --->   "%sext_ln1273_1303 = sext i16 %a_V_242"   --->   Operation 3712 'sext' 'sext_ln1273_1303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3713 [1/1] (0.00ns)   --->   "%sext_ln1273_1304 = sext i16 %a_V_242"   --->   Operation 3713 'sext' 'sext_ln1273_1304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3714 [1/1] (0.00ns)   --->   "%sext_ln1273_1305 = sext i16 %a_V_242"   --->   Operation 3714 'sext' 'sext_ln1273_1305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3715 [1/1] (0.00ns)   --->   "%shl_ln1273_757 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_242, i1 0"   --->   Operation 3715 'bitconcatenate' 'shl_ln1273_757' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3716 [1/1] (0.00ns)   --->   "%sext_ln1273_1306 = sext i17 %shl_ln1273_757"   --->   Operation 3716 'sext' 'sext_ln1273_1306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3717 [1/1] (0.00ns)   --->   "%sext_ln1273_1307 = sext i17 %shl_ln1273_757"   --->   Operation 3717 'sext' 'sext_ln1273_1307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3718 [1/1] (0.79ns)   --->   "%r_V_3405 = sub i18 0, i18 %sext_ln1273_1307"   --->   Operation 3718 'sub' 'r_V_3405' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3719 [1/1] (0.00ns)   --->   "%mult_V_2510 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_3405, i32 5, i32 17"   --->   Operation 3719 'partselect' 'mult_V_2510' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3720 [1/1] (0.00ns)   --->   "%sext_ln17_1882 = sext i13 %mult_V_2510" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3720 'sext' 'sext_ln17_1882' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3721 [1/1] (0.00ns)   --->   "%shl_ln1273_758 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_242, i3 0"   --->   Operation 3721 'bitconcatenate' 'shl_ln1273_758' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3722 [1/1] (0.00ns)   --->   "%sext_ln1273_1308 = sext i19 %shl_ln1273_758"   --->   Operation 3722 'sext' 'sext_ln1273_1308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3723 [1/1] (0.80ns)   --->   "%r_V_3406 = sub i20 %sext_ln1273_1306, i20 %sext_ln1273_1308"   --->   Operation 3723 'sub' 'r_V_3406' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3724 [1/1] (0.00ns)   --->   "%mult_V_2511 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3406, i32 5, i32 19"   --->   Operation 3724 'partselect' 'mult_V_2511' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3725 [1/1] (0.00ns)   --->   "%sext_ln818_871 = sext i15 %mult_V_2511"   --->   Operation 3725 'sext' 'sext_ln818_871' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3726 [1/1] (0.00ns)   --->   "%mult_V_2512 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_242, i32 4, i32 15"   --->   Operation 3726 'partselect' 'mult_V_2512' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3727 [1/1] (0.00ns)   --->   "%sext_ln17_1883 = sext i12 %mult_V_2512" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3727 'sext' 'sext_ln17_1883' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3728 [1/1] (0.00ns)   --->   "%shl_ln1273_759 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_242, i2 0"   --->   Operation 3728 'bitconcatenate' 'shl_ln1273_759' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3729 [1/1] (0.00ns)   --->   "%sext_ln1273_1309 = sext i18 %shl_ln1273_759"   --->   Operation 3729 'sext' 'sext_ln1273_1309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3730 [1/1] (0.79ns)   --->   "%r_V_3407 = sub i19 0, i19 %sext_ln1273_1309"   --->   Operation 3730 'sub' 'r_V_3407' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3731 [1/1] (0.00ns)   --->   "%mult_V_2513 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3407, i32 5, i32 18"   --->   Operation 3731 'partselect' 'mult_V_2513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3732 [1/1] (0.00ns)   --->   "%sext_ln17_1884 = sext i14 %mult_V_2513" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3732 'sext' 'sext_ln17_1884' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3733 [1/1] (0.80ns)   --->   "%sub_ln1273_1860 = sub i20 0, i20 %sext_ln1273_1308"   --->   Operation 3733 'sub' 'sub_ln1273_1860' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3734 [1/1] (0.80ns)   --->   "%r_V_3408 = sub i20 %sub_ln1273_1860, i20 %sext_ln1273_1304"   --->   Operation 3734 'sub' 'r_V_3408' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3735 [1/1] (0.00ns)   --->   "%mult_V_2514 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3408, i32 5, i32 19"   --->   Operation 3735 'partselect' 'mult_V_2514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3736 [1/1] (0.00ns)   --->   "%sext_ln818_872 = sext i15 %mult_V_2514"   --->   Operation 3736 'sext' 'sext_ln818_872' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3737 [1/1] (0.80ns)   --->   "%r_V_3409 = sub i20 %sext_ln1273_1304, i20 %sext_ln1273_1308"   --->   Operation 3737 'sub' 'r_V_3409' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3738 [1/1] (0.00ns)   --->   "%mult_V_2515 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3409, i32 5, i32 19"   --->   Operation 3738 'partselect' 'mult_V_2515' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3739 [1/1] (0.00ns)   --->   "%sext_ln818_873 = sext i15 %mult_V_2515"   --->   Operation 3739 'sext' 'sext_ln818_873' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3740 [1/1] (0.80ns)   --->   "%r_V_3410 = add i20 %sext_ln1273_1308, i20 %sext_ln1273_1304"   --->   Operation 3740 'add' 'r_V_3410' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3741 [1/1] (0.00ns)   --->   "%mult_V_2516 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3410, i32 5, i32 19"   --->   Operation 3741 'partselect' 'mult_V_2516' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3742 [1/1] (0.00ns)   --->   "%sext_ln818_874 = sext i15 %mult_V_2516"   --->   Operation 3742 'sext' 'sext_ln818_874' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3743 [1/1] (0.80ns)   --->   "%r_V_3411 = sub i20 %sub_ln1273_1860, i20 %sext_ln1273_1306"   --->   Operation 3743 'sub' 'r_V_3411' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3744 [1/1] (0.00ns)   --->   "%mult_V_2517 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3411, i32 5, i32 19"   --->   Operation 3744 'partselect' 'mult_V_2517' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3745 [1/1] (0.00ns)   --->   "%sext_ln818_875 = sext i15 %mult_V_2517"   --->   Operation 3745 'sext' 'sext_ln818_875' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3746 [1/1] (1.94ns)   --->   "%r_V_3412 = mul i21 %sext_ln1273_1303, i21 13"   --->   Operation 3746 'mul' 'r_V_3412' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3747 [1/1] (0.00ns)   --->   "%mult_V_2518 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3412, i32 5, i32 20"   --->   Operation 3747 'partselect' 'mult_V_2518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3748 [1/1] (0.00ns)   --->   "%mult_V_2519 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_242, i32 3, i32 15"   --->   Operation 3748 'partselect' 'mult_V_2519' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3749 [1/1] (0.00ns)   --->   "%sext_ln17_1885 = sext i13 %mult_V_2519" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3749 'sext' 'sext_ln17_1885' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3750 [1/1] (0.80ns)   --->   "%r_V_3413 = sub i19 %r_V_3407, i19 %sext_ln1273_1305"   --->   Operation 3750 'sub' 'r_V_3413' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3751 [1/1] (0.00ns)   --->   "%mult_V_2520 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3413, i32 5, i32 18"   --->   Operation 3751 'partselect' 'mult_V_2520' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3752 [1/1] (0.00ns)   --->   "%sext_ln17_1886 = sext i14 %mult_V_2520" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3752 'sext' 'sext_ln17_1886' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3753 [1/1] (0.00ns)   --->   "%a_V_243 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_464"   --->   Operation 3753 'load' 'a_V_243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3754 [1/1] (0.00ns)   --->   "%sext_ln1273_1310 = sext i16 %a_V_243"   --->   Operation 3754 'sext' 'sext_ln1273_1310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3755 [1/1] (0.00ns)   --->   "%sext_ln1273_1311 = sext i16 %a_V_243"   --->   Operation 3755 'sext' 'sext_ln1273_1311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3756 [1/1] (0.00ns)   --->   "%shl_ln1273_760 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_243, i2 0"   --->   Operation 3756 'bitconcatenate' 'shl_ln1273_760' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3757 [1/1] (0.00ns)   --->   "%sext_ln1273_1312 = sext i18 %shl_ln1273_760"   --->   Operation 3757 'sext' 'sext_ln1273_1312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3758 [1/1] (0.79ns)   --->   "%r_V_3414 = sub i19 0, i19 %sext_ln1273_1312"   --->   Operation 3758 'sub' 'r_V_3414' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3759 [1/1] (0.00ns)   --->   "%mult_V_2521 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3414, i32 5, i32 18"   --->   Operation 3759 'partselect' 'mult_V_2521' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3760 [1/1] (0.00ns)   --->   "%sext_ln17_1887 = sext i14 %mult_V_2521" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3760 'sext' 'sext_ln17_1887' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3761 [1/1] (0.00ns)   --->   "%shl_ln1273_761 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_243, i3 0"   --->   Operation 3761 'bitconcatenate' 'shl_ln1273_761' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3762 [1/1] (0.00ns)   --->   "%sext_ln1273_1313 = sext i19 %shl_ln1273_761"   --->   Operation 3762 'sext' 'sext_ln1273_1313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3763 [1/1] (0.00ns)   --->   "%shl_ln1273_762 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_243, i1 0"   --->   Operation 3763 'bitconcatenate' 'shl_ln1273_762' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3764 [1/1] (0.00ns)   --->   "%sext_ln1273_1314 = sext i17 %shl_ln1273_762"   --->   Operation 3764 'sext' 'sext_ln1273_1314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3765 [1/1] (0.00ns)   --->   "%sext_ln1273_1315 = sext i17 %shl_ln1273_762"   --->   Operation 3765 'sext' 'sext_ln1273_1315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3766 [1/1] (0.00ns)   --->   "%sext_ln1273_1316 = sext i17 %shl_ln1273_762"   --->   Operation 3766 'sext' 'sext_ln1273_1316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3767 [1/1] (0.80ns)   --->   "%r_V_3415 = sub i20 %sext_ln1273_1313, i20 %sext_ln1273_1316"   --->   Operation 3767 'sub' 'r_V_3415' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3768 [1/1] (0.00ns)   --->   "%mult_V_2522 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3415, i32 5, i32 19"   --->   Operation 3768 'partselect' 'mult_V_2522' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3769 [1/1] (0.00ns)   --->   "%sext_ln818_876 = sext i15 %mult_V_2522"   --->   Operation 3769 'sext' 'sext_ln818_876' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3770 [1/1] (0.79ns)   --->   "%r_V_3416 = add i19 %sext_ln1273_1312, i19 %sext_ln1273_1311"   --->   Operation 3770 'add' 'r_V_3416' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3771 [1/1] (0.00ns)   --->   "%mult_V_2523 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3416, i32 5, i32 18"   --->   Operation 3771 'partselect' 'mult_V_2523' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3772 [1/1] (0.00ns)   --->   "%mult_V_2524 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_243, i32 4, i32 15"   --->   Operation 3772 'partselect' 'mult_V_2524' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3773 [1/1] (0.00ns)   --->   "%sext_ln17_1888 = sext i12 %mult_V_2524" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3773 'sext' 'sext_ln17_1888' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3774 [1/1] (0.79ns)   --->   "%r_V_3417 = sub i18 0, i18 %sext_ln1273_1315"   --->   Operation 3774 'sub' 'r_V_3417' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3775 [1/1] (0.00ns)   --->   "%mult_V_2525 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_3417, i32 5, i32 17"   --->   Operation 3775 'partselect' 'mult_V_2525' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3776 [1/1] (0.00ns)   --->   "%sext_ln17_1889 = sext i13 %mult_V_2525" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3776 'sext' 'sext_ln17_1889' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3777 [1/1] (0.79ns)   --->   "%r_V_3418 = sub i19 %sext_ln1273_1312, i19 %sext_ln1273_1311"   --->   Operation 3777 'sub' 'r_V_3418' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3778 [1/1] (0.00ns)   --->   "%mult_V_2526 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3418, i32 5, i32 18"   --->   Operation 3778 'partselect' 'mult_V_2526' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3779 [1/1] (0.00ns)   --->   "%sext_ln17_1890 = sext i14 %mult_V_2526" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3779 'sext' 'sext_ln17_1890' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3780 [1/1] (0.00ns)   --->   "%shl_ln1273_763 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_243, i4 0"   --->   Operation 3780 'bitconcatenate' 'shl_ln1273_763' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3781 [1/1] (0.00ns)   --->   "%sext_ln1273_1317 = sext i20 %shl_ln1273_763"   --->   Operation 3781 'sext' 'sext_ln1273_1317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3782 [1/1] (0.80ns)   --->   "%r_V_3419 = sub i21 %sext_ln1273_1314, i21 %sext_ln1273_1317"   --->   Operation 3782 'sub' 'r_V_3419' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3783 [1/1] (0.00ns)   --->   "%mult_V_2527 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3419, i32 5, i32 20"   --->   Operation 3783 'partselect' 'mult_V_2527' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3784 [1/1] (0.80ns)   --->   "%r_V_3420 = sub i20 0, i20 %sext_ln1273_1313"   --->   Operation 3784 'sub' 'r_V_3420' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3785 [1/1] (0.00ns)   --->   "%mult_V_2528 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3420, i32 5, i32 19"   --->   Operation 3785 'partselect' 'mult_V_2528' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3786 [1/1] (0.00ns)   --->   "%sext_ln818_878 = sext i15 %mult_V_2528"   --->   Operation 3786 'sext' 'sext_ln818_878' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3787 [1/1] (0.80ns)   --->   "%r_V_3421 = sub i20 %sext_ln1273_1310, i20 %sext_ln1273_1313"   --->   Operation 3787 'sub' 'r_V_3421' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3788 [1/1] (0.00ns)   --->   "%mult_V_2529 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3421, i32 5, i32 19"   --->   Operation 3788 'partselect' 'mult_V_2529' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3789 [1/1] (0.00ns)   --->   "%sext_ln818_879 = sext i15 %mult_V_2529"   --->   Operation 3789 'sext' 'sext_ln818_879' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3790 [1/1] (0.00ns)   --->   "%a_V_244 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_465"   --->   Operation 3790 'load' 'a_V_244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3791 [1/1] (0.00ns)   --->   "%sext_ln1273_1318 = sext i16 %a_V_244"   --->   Operation 3791 'sext' 'sext_ln1273_1318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3792 [1/1] (0.00ns)   --->   "%sext_ln1273_1319 = sext i16 %a_V_244"   --->   Operation 3792 'sext' 'sext_ln1273_1319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3793 [1/1] (0.00ns)   --->   "%shl_ln1273_764 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_244, i2 0"   --->   Operation 3793 'bitconcatenate' 'shl_ln1273_764' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3794 [1/1] (0.00ns)   --->   "%sext_ln1273_1320 = sext i18 %shl_ln1273_764"   --->   Operation 3794 'sext' 'sext_ln1273_1320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3795 [1/1] (0.79ns)   --->   "%r_V_3422 = sub i19 %sext_ln1273_1320, i19 %sext_ln1273_1319"   --->   Operation 3795 'sub' 'r_V_3422' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3796 [1/1] (0.00ns)   --->   "%mult_V_2530 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3422, i32 5, i32 18"   --->   Operation 3796 'partselect' 'mult_V_2530' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3797 [1/1] (0.00ns)   --->   "%sext_ln17_1891 = sext i14 %mult_V_2530" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3797 'sext' 'sext_ln17_1891' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3798 [1/1] (0.79ns)   --->   "%r_V_3423 = sub i19 0, i19 %sext_ln1273_1320"   --->   Operation 3798 'sub' 'r_V_3423' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3799 [1/1] (0.00ns)   --->   "%mult_V_2531 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3423, i32 5, i32 18"   --->   Operation 3799 'partselect' 'mult_V_2531' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3800 [1/1] (0.00ns)   --->   "%sext_ln17_1892 = sext i14 %mult_V_2531" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3800 'sext' 'sext_ln17_1892' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3801 [1/1] (0.80ns)   --->   "%r_V_3424 = sub i19 %r_V_3423, i19 %sext_ln1273_1319"   --->   Operation 3801 'sub' 'r_V_3424' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3802 [1/1] (0.00ns)   --->   "%mult_V_2532 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3424, i32 5, i32 18"   --->   Operation 3802 'partselect' 'mult_V_2532' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3803 [1/1] (0.00ns)   --->   "%sext_ln17_1893 = sext i14 %mult_V_2532" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3803 'sext' 'sext_ln17_1893' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3804 [1/1] (1.94ns)   --->   "%r_V_3425 = mul i21 %sext_ln1273_1318, i21 2097139"   --->   Operation 3804 'mul' 'r_V_3425' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3805 [1/1] (0.00ns)   --->   "%mult_V_2533 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3425, i32 5, i32 20"   --->   Operation 3805 'partselect' 'mult_V_2533' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3806 [1/1] (0.79ns)   --->   "%r_V_3426 = sub i19 %sext_ln1273_1319, i19 %sext_ln1273_1320"   --->   Operation 3806 'sub' 'r_V_3426' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3807 [1/1] (0.00ns)   --->   "%mult_V_2534 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3426, i32 5, i32 18"   --->   Operation 3807 'partselect' 'mult_V_2534' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3808 [1/1] (0.00ns)   --->   "%sext_ln17_1894 = sext i14 %mult_V_2534" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3808 'sext' 'sext_ln17_1894' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3809 [1/1] (0.00ns)   --->   "%shl_ln1273_765 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_244, i1 0"   --->   Operation 3809 'bitconcatenate' 'shl_ln1273_765' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3810 [1/1] (0.00ns)   --->   "%sext_ln1273_1321 = sext i17 %shl_ln1273_765"   --->   Operation 3810 'sext' 'sext_ln1273_1321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3811 [1/1] (0.79ns)   --->   "%r_V_3427 = sub i18 0, i18 %sext_ln1273_1321"   --->   Operation 3811 'sub' 'r_V_3427' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3812 [1/1] (0.00ns)   --->   "%mult_V_2535 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_3427, i32 5, i32 17"   --->   Operation 3812 'partselect' 'mult_V_2535' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3813 [1/1] (0.00ns)   --->   "%sext_ln17_1895 = sext i13 %mult_V_2535" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3813 'sext' 'sext_ln17_1895' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3814 [1/1] (0.00ns)   --->   "%a_V_245 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_466"   --->   Operation 3814 'load' 'a_V_245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3815 [1/1] (0.00ns)   --->   "%sext_ln1270_105 = sext i16 %a_V_245"   --->   Operation 3815 'sext' 'sext_ln1270_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3816 [1/1] (0.00ns)   --->   "%sext_ln818_717 = sext i16 %a_V_245"   --->   Operation 3816 'sext' 'sext_ln818_717' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3817 [1/1] (0.00ns)   --->   "%sext_ln818_718 = sext i16 %a_V_245"   --->   Operation 3817 'sext' 'sext_ln818_718' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3818 [1/1] (0.00ns)   --->   "%mult_V_2536 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_245, i32 2, i32 15"   --->   Operation 3818 'partselect' 'mult_V_2536' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3819 [1/1] (0.00ns)   --->   "%sext_ln17_1896 = sext i14 %mult_V_2536" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3819 'sext' 'sext_ln17_1896' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3820 [1/1] (0.00ns)   --->   "%mult_V_2537 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_245, i32 4, i32 15"   --->   Operation 3820 'partselect' 'mult_V_2537' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3821 [1/1] (0.00ns)   --->   "%sext_ln17_1897 = sext i12 %mult_V_2537" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3821 'sext' 'sext_ln17_1897' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3822 [1/1] (0.00ns)   --->   "%shl_ln1273_766 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_245, i2 0"   --->   Operation 3822 'bitconcatenate' 'shl_ln1273_766' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3823 [1/1] (0.00ns)   --->   "%sext_ln1273_1322 = sext i18 %shl_ln1273_766"   --->   Operation 3823 'sext' 'sext_ln1273_1322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3824 [1/1] (0.79ns)   --->   "%r_V_3428 = sub i19 %sext_ln1273_1322, i19 %sext_ln818_718"   --->   Operation 3824 'sub' 'r_V_3428' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3825 [1/1] (0.00ns)   --->   "%mult_V_2538 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3428, i32 5, i32 18"   --->   Operation 3825 'partselect' 'mult_V_2538' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3826 [1/1] (0.00ns)   --->   "%sext_ln17_1898 = sext i14 %mult_V_2538" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3826 'sext' 'sext_ln17_1898' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3827 [1/1] (0.00ns)   --->   "%shl_ln1273_767 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_245, i3 0"   --->   Operation 3827 'bitconcatenate' 'shl_ln1273_767' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3828 [1/1] (0.00ns)   --->   "%sext_ln1273_1323 = sext i19 %shl_ln1273_767"   --->   Operation 3828 'sext' 'sext_ln1273_1323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3829 [1/1] (0.00ns)   --->   "%shl_ln1273_768 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_245, i1 0"   --->   Operation 3829 'bitconcatenate' 'shl_ln1273_768' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3830 [1/1] (0.00ns)   --->   "%sext_ln1273_1324 = sext i17 %shl_ln1273_768"   --->   Operation 3830 'sext' 'sext_ln1273_1324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3831 [1/1] (0.80ns)   --->   "%r_V_3429 = sub i20 %sext_ln1273_1324, i20 %sext_ln1273_1323"   --->   Operation 3831 'sub' 'r_V_3429' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3832 [1/1] (0.00ns)   --->   "%mult_V_2539 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3429, i32 5, i32 19"   --->   Operation 3832 'partselect' 'mult_V_2539' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3833 [1/1] (0.00ns)   --->   "%sext_ln818_880 = sext i15 %mult_V_2539"   --->   Operation 3833 'sext' 'sext_ln818_880' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3834 [1/1] (0.80ns)   --->   "%r_V_3430 = sub i20 %sext_ln818_717, i20 %sext_ln1273_1323"   --->   Operation 3834 'sub' 'r_V_3430' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3835 [1/1] (0.00ns)   --->   "%mult_V_2540 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3430, i32 5, i32 19"   --->   Operation 3835 'partselect' 'mult_V_2540' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3836 [1/1] (0.00ns)   --->   "%sext_ln818_881 = sext i15 %mult_V_2540"   --->   Operation 3836 'sext' 'sext_ln818_881' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3837 [1/1] (1.94ns)   --->   "%mul_ln1270_12 = mul i21 %sext_ln1270_105, i21 2097129"   --->   Operation 3837 'mul' 'mul_ln1270_12' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3838 [1/1] (0.00ns)   --->   "%mult_V_2541 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_12, i32 5, i32 20"   --->   Operation 3838 'partselect' 'mult_V_2541' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3839 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_1880 = sub i19 0, i19 %sext_ln1273_1322"   --->   Operation 3839 'sub' 'sub_ln1273_1880' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3840 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_3431 = sub i19 %sub_ln1273_1880, i19 %sext_ln818_718"   --->   Operation 3840 'sub' 'r_V_3431' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3841 [1/1] (0.00ns)   --->   "%mult_V_2542 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_3431, i32 5, i32 18"   --->   Operation 3841 'partselect' 'mult_V_2542' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3842 [1/1] (0.00ns)   --->   "%sext_ln17_1899 = sext i14 %mult_V_2542" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 3842 'sext' 'sext_ln17_1899' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3843 [1/1] (0.80ns)   --->   "%r_V_3432 = add i20 %sext_ln1273_1323, i20 %sext_ln1273_1324"   --->   Operation 3843 'add' 'r_V_3432' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3844 [1/1] (0.00ns)   --->   "%mult_V_2543 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3432, i32 5, i32 19"   --->   Operation 3844 'partselect' 'mult_V_2543' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3845 [1/1] (0.80ns)   --->   "%r_V_3433 = sub i20 0, i20 %sext_ln1273_1323"   --->   Operation 3845 'sub' 'r_V_3433' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3846 [1/1] (0.00ns)   --->   "%mult_V_2544 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3433, i32 5, i32 19"   --->   Operation 3846 'partselect' 'mult_V_2544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3847 [1/1] (0.00ns)   --->   "%sext_ln818_883 = sext i15 %mult_V_2544"   --->   Operation 3847 'sext' 'sext_ln818_883' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3848 [1/1] (0.80ns)   --->   "%r_V_3434 = sub i20 %r_V_3433, i20 %sext_ln1273_1324"   --->   Operation 3848 'sub' 'r_V_3434' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3849 [1/1] (0.00ns)   --->   "%mult_V_2545 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_3434, i32 5, i32 19"   --->   Operation 3849 'partselect' 'mult_V_2545' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3850 [1/1] (0.00ns)   --->   "%sext_ln818_884 = sext i15 %mult_V_2545"   --->   Operation 3850 'sext' 'sext_ln818_884' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3851 [1/1] (1.94ns)   --->   "%r_V_3435 = mul i21 %sext_ln1270_105, i21 2097139"   --->   Operation 3851 'mul' 'r_V_3435' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3852 [1/1] (0.00ns)   --->   "%mult_V_2546 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3435, i32 5, i32 20"   --->   Operation 3852 'partselect' 'mult_V_2546' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3853 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813 = add i16 %sext_ln818_523, i16 %sext_ln818_536"   --->   Operation 3853 'add' 'add_ln813' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3854 [1/1] (0.77ns)   --->   "%add_ln813_3872 = add i16 %sext_ln818_553, i16 %sext_ln818_564"   --->   Operation 3854 'add' 'add_ln813_3872' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3855 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3873 = add i16 %add_ln813_3872, i16 %add_ln813"   --->   Operation 3855 'add' 'add_ln813_3873' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3856 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3874 = add i16 %sext_ln818_576, i16 %sext_ln818_591"   --->   Operation 3856 'add' 'add_ln813_3874' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3857 [1/1] (0.77ns)   --->   "%add_ln813_3875 = add i16 %sext_ln818_594, i16 %sext_ln818_608"   --->   Operation 3857 'add' 'add_ln813_3875' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3858 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3876 = add i16 %add_ln813_3875, i16 %add_ln813_3874"   --->   Operation 3858 'add' 'add_ln813_3876' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3859 [1/1] (0.77ns)   --->   "%add_ln813_3878 = add i16 %sext_ln818_614, i16 %sext_ln818_623"   --->   Operation 3859 'add' 'add_ln813_3878' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3860 [1/1] (0.77ns)   --->   "%add_ln813_3879 = add i16 %sext_ln818_653, i16 %sext_ln818_690"   --->   Operation 3860 'add' 'add_ln813_3879' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3861 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3881 = add i16 %sext_ln818_700, i16 %sext_ln818_703"   --->   Operation 3861 'add' 'add_ln813_3881' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3862 [1/1] (0.77ns)   --->   "%add_ln813_3882 = add i16 %sext_ln818_745, i16 %sext_ln818_752"   --->   Operation 3862 'add' 'add_ln813_3882' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3863 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3883 = add i16 %add_ln813_3882, i16 %add_ln813_3881"   --->   Operation 3863 'add' 'add_ln813_3883' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3864 [1/1] (0.76ns)   --->   "%add_ln813_3889 = add i15 %sext_ln17_1382, i15 %sext_ln17_1410"   --->   Operation 3864 'add' 'add_ln813_3889' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3865 [1/1] (0.00ns)   --->   "%sext_ln813_2003 = sext i15 %add_ln813_3889"   --->   Operation 3865 'sext' 'sext_ln813_2003' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3866 [1/1] (0.76ns)   --->   "%add_ln813_3890 = add i15 %sext_ln17_1420, i15 %sext_ln17_1477"   --->   Operation 3866 'add' 'add_ln813_3890' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3867 [1/1] (0.00ns)   --->   "%sext_ln813_2004 = sext i15 %add_ln813_3890"   --->   Operation 3867 'sext' 'sext_ln813_2004' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3868 [1/1] (0.77ns)   --->   "%add_ln813_3891 = add i16 %sext_ln813_2004, i16 %sext_ln813_2003"   --->   Operation 3868 'add' 'add_ln813_3891' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3869 [1/1] (0.76ns)   --->   "%add_ln813_3893 = add i15 %sext_ln17_1508, i15 %sext_ln17_1541"   --->   Operation 3869 'add' 'add_ln813_3893' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3870 [1/1] (0.76ns)   --->   "%add_ln813_3894 = add i15 %sext_ln17_1551, i15 %sext_ln17_1592"   --->   Operation 3870 'add' 'add_ln813_3894' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3871 [1/1] (0.76ns)   --->   "%add_ln813_3896 = add i15 %sext_ln17_1598, i15 %sext_ln17_1608"   --->   Operation 3871 'add' 'add_ln813_3896' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3872 [1/1] (0.00ns)   --->   "%sext_ln813_2007 = sext i15 %add_ln813_3896"   --->   Operation 3872 'sext' 'sext_ln813_2007' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3873 [1/1] (0.76ns)   --->   "%add_ln813_3897 = add i15 %sext_ln17_1616, i15 %sext_ln17_1620"   --->   Operation 3873 'add' 'add_ln813_3897' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3874 [1/1] (0.00ns)   --->   "%sext_ln813_2008 = sext i15 %add_ln813_3897"   --->   Operation 3874 'sext' 'sext_ln813_2008' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3875 [1/1] (0.77ns)   --->   "%add_ln813_3898 = add i16 %sext_ln813_2008, i16 %sext_ln813_2007"   --->   Operation 3875 'add' 'add_ln813_3898' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3876 [1/1] (0.76ns)   --->   "%add_ln813_3902 = add i15 %sext_ln17_1652, i15 %sext_ln17_1669"   --->   Operation 3876 'add' 'add_ln813_3902' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3877 [1/1] (0.76ns)   --->   "%add_ln813_3903 = add i15 %sext_ln17_1678, i15 %sext_ln17_1684"   --->   Operation 3877 'add' 'add_ln813_3903' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3878 [1/1] (0.76ns)   --->   "%add_ln813_3905 = add i15 %sext_ln17_1731, i15 %sext_ln17_1744"   --->   Operation 3878 'add' 'add_ln813_3905' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3879 [1/1] (0.76ns)   --->   "%add_ln813_3906 = add i15 %sext_ln17_1750, i15 %sext_ln17_1756"   --->   Operation 3879 'add' 'add_ln813_3906' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3880 [1/1] (0.76ns)   --->   "%add_ln813_3909 = add i15 %sext_ln17_1767, i15 %sext_ln17_1779"   --->   Operation 3880 'add' 'add_ln813_3909' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3881 [1/1] (0.76ns)   --->   "%add_ln813_3910 = add i15 %sext_ln17_1793, i15 %sext_ln17_1803"   --->   Operation 3881 'add' 'add_ln813_3910' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3882 [1/1] (0.76ns)   --->   "%add_ln813_3912 = add i15 %sext_ln17_1810, i15 %sext_ln17_1823"   --->   Operation 3882 'add' 'add_ln813_3912' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3883 [1/1] (0.00ns)   --->   "%sext_ln813_2015 = sext i15 %add_ln813_3912"   --->   Operation 3883 'sext' 'sext_ln813_2015' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3884 [1/1] (0.76ns)   --->   "%add_ln813_3913 = add i15 %sext_ln17_1843, i15 %sext_ln17_1372"   --->   Operation 3884 'add' 'add_ln813_3913' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3885 [1/1] (0.00ns)   --->   "%sext_ln813_2016 = sext i15 %add_ln813_3913"   --->   Operation 3885 'sext' 'sext_ln813_2016' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3886 [1/1] (0.77ns)   --->   "%add_ln813_3914 = add i16 %sext_ln813_2016, i16 %sext_ln813_2015"   --->   Operation 3886 'add' 'add_ln813_3914' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3887 [1/1] (0.75ns)   --->   "%add_ln813_3917 = add i14 %sext_ln17_1392, i14 %sext_ln17_1405"   --->   Operation 3887 'add' 'add_ln813_3917' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3888 [1/1] (0.00ns)   --->   "%sext_ln813_2017 = sext i14 %add_ln813_3917"   --->   Operation 3888 'sext' 'sext_ln813_2017' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3889 [1/1] (0.75ns)   --->   "%add_ln813_3918 = add i14 %sext_ln17_1425, i14 %sext_ln17_1496"   --->   Operation 3889 'add' 'add_ln813_3918' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3890 [1/1] (0.00ns)   --->   "%sext_ln813_2018 = sext i14 %add_ln813_3918"   --->   Operation 3890 'sext' 'sext_ln813_2018' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3891 [1/1] (0.76ns)   --->   "%add_ln813_3919 = add i15 %sext_ln813_2018, i15 %sext_ln813_2017"   --->   Operation 3891 'add' 'add_ln813_3919' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3892 [1/1] (0.75ns)   --->   "%add_ln813_3920 = add i14 %sext_ln17_1566, i14 %sext_ln17_1574"   --->   Operation 3892 'add' 'add_ln813_3920' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3893 [1/1] (0.00ns)   --->   "%sext_ln813_2020 = sext i14 %add_ln813_3920"   --->   Operation 3893 'sext' 'sext_ln813_2020' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3894 [1/1] (0.75ns)   --->   "%add_ln813_3921 = add i14 %sext_ln17_1582, i14 %sext_ln17_1693"   --->   Operation 3894 'add' 'add_ln813_3921' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3895 [1/1] (0.00ns)   --->   "%sext_ln813_2021 = sext i14 %add_ln813_3921"   --->   Operation 3895 'sext' 'sext_ln813_2021' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3896 [1/1] (0.76ns)   --->   "%add_ln813_3922 = add i15 %sext_ln813_2021, i15 %sext_ln813_2020"   --->   Operation 3896 'add' 'add_ln813_3922' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3897 [1/1] (0.75ns)   --->   "%add_ln813_3924 = add i14 %sext_ln17_1720, i14 %sext_ln17_1753"   --->   Operation 3897 'add' 'add_ln813_3924' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3898 [1/1] (0.00ns)   --->   "%sext_ln813_2023 = sext i14 %add_ln813_3924"   --->   Operation 3898 'sext' 'sext_ln813_2023' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3899 [1/1] (0.75ns)   --->   "%add_ln813_3925 = add i14 %sext_ln17_1819, i14 %sext_ln17_1831"   --->   Operation 3899 'add' 'add_ln813_3925' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3900 [1/1] (0.00ns)   --->   "%sext_ln813_2024 = sext i14 %add_ln813_3925"   --->   Operation 3900 'sext' 'sext_ln813_2024' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3901 [1/1] (0.76ns)   --->   "%add_ln813_3926 = add i15 %sext_ln813_2024, i15 %sext_ln813_2023"   --->   Operation 3901 'add' 'add_ln813_3926' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3902 [1/1] (0.74ns)   --->   "%add_ln813_3927 = add i13 %sext_ln17_1522, i13 %sext_ln17_1563"   --->   Operation 3902 'add' 'add_ln813_3927' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3903 [1/1] (0.00ns)   --->   "%sext_ln813_2026 = sext i13 %add_ln813_3927"   --->   Operation 3903 'sext' 'sext_ln813_2026' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3904 [1/1] (0.74ns)   --->   "%add_ln813_3928 = add i13 %sext_ln17_1701, i13 192"   --->   Operation 3904 'add' 'add_ln813_3928' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3905 [1/1] (0.00ns)   --->   "%sext_ln813_2027 = sext i13 %add_ln813_3928"   --->   Operation 3905 'sext' 'sext_ln813_2027' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3906 [1/1] (0.75ns)   --->   "%add_ln813_3929 = add i14 %sext_ln813_2027, i14 %sext_ln813_2026"   --->   Operation 3906 'add' 'add_ln813_3929' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3907 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3934 = add i16 %sext_ln818_492, i16 %sext_ln818_513"   --->   Operation 3907 'add' 'add_ln813_3934' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3908 [1/1] (0.77ns)   --->   "%add_ln813_3935 = add i16 %sext_ln818_595, i16 %sext_ln818_599"   --->   Operation 3908 'add' 'add_ln813_3935' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3909 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3936 = add i16 %add_ln813_3935, i16 %add_ln813_3934"   --->   Operation 3909 'add' 'add_ln813_3936' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3910 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3937 = add i16 %sext_ln818_619, i16 %sext_ln818_639"   --->   Operation 3910 'add' 'add_ln813_3937' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3911 [1/1] (0.77ns)   --->   "%add_ln813_3938 = add i16 %sext_ln818_641, i16 %sext_ln818_657"   --->   Operation 3911 'add' 'add_ln813_3938' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3912 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3939 = add i16 %add_ln813_3938, i16 %add_ln813_3937"   --->   Operation 3912 'add' 'add_ln813_3939' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3913 [1/1] (0.77ns)   --->   "%add_ln813_3941 = add i16 %sext_ln818_664, i16 %sext_ln818_667"   --->   Operation 3913 'add' 'add_ln813_3941' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3914 [1/1] (0.77ns)   --->   "%add_ln813_3942 = add i16 %sext_ln818_696, i16 %sext_ln818_747"   --->   Operation 3914 'add' 'add_ln813_3942' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3915 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3944 = add i16 %sext_ln818_761, i16 %sext_ln818_765"   --->   Operation 3915 'add' 'add_ln813_3944' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3916 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3945 = add i16 %sext_ln818_775, i16 %sext_ln818_799"   --->   Operation 3916 'add' 'add_ln813_3945' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3917 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3946 = add i16 %add_ln813_3945, i16 %sext_ln818_768"   --->   Operation 3917 'add' 'add_ln813_3946' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3918 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3947 = add i16 %add_ln813_3946, i16 %add_ln813_3944"   --->   Operation 3918 'add' 'add_ln813_3947' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3919 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3950 = add i16 %sext_ln818_824, i16 %sext_ln818_837"   --->   Operation 3919 'add' 'add_ln813_3950' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3920 [1/1] (0.77ns)   --->   "%add_ln813_3951 = add i16 %sext_ln818_847, i16 %sext_ln818_873"   --->   Operation 3920 'add' 'add_ln813_3951' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3921 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3952 = add i16 %add_ln813_3951, i16 %add_ln813_3950"   --->   Operation 3921 'add' 'add_ln813_3952' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3922 [1/1] (0.76ns)   --->   "%add_ln813_3953 = add i15 %sext_ln17_1370, i15 %sext_ln17_1377"   --->   Operation 3922 'add' 'add_ln813_3953' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3923 [1/1] (0.76ns)   --->   "%add_ln813_3954 = add i15 %sext_ln17_1426, i15 %sext_ln17_1437"   --->   Operation 3923 'add' 'add_ln813_3954' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3924 [1/1] (0.76ns)   --->   "%add_ln813_3958 = add i15 %sext_ln17_1475, i15 %sext_ln17_1479"   --->   Operation 3924 'add' 'add_ln813_3958' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3925 [1/1] (0.76ns)   --->   "%add_ln813_3959 = add i15 %sext_ln17_1483, i15 %sext_ln17_1488"   --->   Operation 3925 'add' 'add_ln813_3959' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3926 [1/1] (0.76ns)   --->   "%add_ln813_3961 = add i15 %sext_ln17_1493, i15 %sext_ln17_1498"   --->   Operation 3926 'add' 'add_ln813_3961' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3927 [1/1] (0.00ns)   --->   "%sext_ln813_2033 = sext i15 %add_ln813_3961"   --->   Operation 3927 'sext' 'sext_ln813_2033' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3928 [1/1] (0.76ns)   --->   "%add_ln813_3962 = add i15 %sext_ln17_1565, i15 %sext_ln17_1575"   --->   Operation 3928 'add' 'add_ln813_3962' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3929 [1/1] (0.00ns)   --->   "%sext_ln813_2034 = sext i15 %add_ln813_3962"   --->   Operation 3929 'sext' 'sext_ln813_2034' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3930 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3963 = add i16 %sext_ln813_2034, i16 %sext_ln818_628"   --->   Operation 3930 'add' 'add_ln813_3963' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3931 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3964 = add i16 %add_ln813_3963, i16 %sext_ln813_2033"   --->   Operation 3931 'add' 'add_ln813_3964' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3932 [1/1] (0.76ns)   --->   "%add_ln813_3968 = add i15 %sext_ln17_1617, i15 %sext_ln17_1629"   --->   Operation 3932 'add' 'add_ln813_3968' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3933 [1/1] (0.76ns)   --->   "%add_ln813_3969 = add i15 %sext_ln17_1647, i15 %sext_ln17_1662"   --->   Operation 3933 'add' 'add_ln813_3969' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3934 [1/1] (0.76ns)   --->   "%add_ln813_3971 = add i15 %sext_ln17_1664, i15 %sext_ln17_1673"   --->   Operation 3934 'add' 'add_ln813_3971' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3935 [1/1] (0.00ns)   --->   "%sext_ln813_2037 = sext i15 %add_ln813_3971"   --->   Operation 3935 'sext' 'sext_ln813_2037' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3936 [1/1] (0.76ns)   --->   "%add_ln813_3972 = add i15 %sext_ln17_1679, i15 %sext_ln17_1687"   --->   Operation 3936 'add' 'add_ln813_3972' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3937 [1/1] (0.00ns)   --->   "%sext_ln813_2038 = sext i15 %add_ln813_3972"   --->   Operation 3937 'sext' 'sext_ln813_2038' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3938 [1/1] (0.77ns)   --->   "%add_ln813_3973 = add i16 %sext_ln813_2038, i16 %sext_ln813_2037"   --->   Operation 3938 'add' 'add_ln813_3973' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3939 [1/1] (0.76ns)   --->   "%add_ln813_3975 = add i15 %sext_ln17_1694, i15 %sext_ln17_1733"   --->   Operation 3939 'add' 'add_ln813_3975' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3940 [1/1] (0.76ns)   --->   "%add_ln813_3976 = add i15 %sext_ln17_1735, i15 %sext_ln17_1755"   --->   Operation 3940 'add' 'add_ln813_3976' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3941 [1/1] (0.76ns)   --->   "%add_ln813_3978 = add i15 %sext_ln17_1762, i15 %sext_ln17_1775"   --->   Operation 3941 'add' 'add_ln813_3978' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3942 [1/1] (0.00ns)   --->   "%sext_ln813_2041 = sext i15 %add_ln813_3978"   --->   Operation 3942 'sext' 'sext_ln813_2041' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3943 [1/1] (0.76ns)   --->   "%add_ln813_3979 = add i15 %sext_ln17_1783, i15 %sext_ln17_1803"   --->   Operation 3943 'add' 'add_ln813_3979' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3944 [1/1] (0.00ns)   --->   "%sext_ln813_2042 = sext i15 %add_ln813_3979"   --->   Operation 3944 'sext' 'sext_ln813_2042' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3945 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3980 = add i16 %sext_ln813_2042, i16 %sext_ln818_679"   --->   Operation 3945 'add' 'add_ln813_3980' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3946 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3981 = add i16 %add_ln813_3980, i16 %sext_ln813_2041"   --->   Operation 3946 'add' 'add_ln813_3981' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3947 [1/1] (0.76ns)   --->   "%add_ln813_3984 = add i15 %sext_ln17_1815, i15 %sext_ln17_1823"   --->   Operation 3947 'add' 'add_ln813_3984' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3948 [1/1] (0.76ns)   --->   "%add_ln813_3985 = add i15 %sext_ln17_1845, i15 %sext_ln17_1859"   --->   Operation 3948 'add' 'add_ln813_3985' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3949 [1/1] (0.76ns)   --->   "%add_ln813_3987 = add i15 %sext_ln17_1862, i15 %sext_ln17_1872"   --->   Operation 3949 'add' 'add_ln813_3987' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3950 [1/1] (0.75ns)   --->   "%add_ln813_3988 = add i14 %sext_ln17_1388, i14 %sext_ln17_1454"   --->   Operation 3950 'add' 'add_ln813_3988' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3951 [1/1] (0.00ns)   --->   "%sext_ln813_2046 = sext i14 %add_ln813_3988"   --->   Operation 3951 'sext' 'sext_ln813_2046' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3952 [1/1] (0.76ns)   --->   "%add_ln813_3989 = add i15 %sext_ln813_2046, i15 %sext_ln17_1874"   --->   Operation 3952 'add' 'add_ln813_3989' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3953 [1/1] (0.75ns)   --->   "%add_ln813_3992 = add i14 %sext_ln17_1486, i14 %sext_ln17_1634"   --->   Operation 3953 'add' 'add_ln813_3992' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3954 [1/1] (0.00ns)   --->   "%sext_ln813_2048 = sext i14 %add_ln813_3992"   --->   Operation 3954 'sext' 'sext_ln813_2048' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3955 [1/1] (0.75ns)   --->   "%add_ln813_3993 = add i14 %sext_ln17_1655, i14 %sext_ln17_1836"   --->   Operation 3955 'add' 'add_ln813_3993' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3956 [1/1] (0.00ns)   --->   "%sext_ln813_2049 = sext i14 %add_ln813_3993"   --->   Operation 3956 'sext' 'sext_ln813_2049' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3957 [1/1] (0.76ns)   --->   "%add_ln813_3994 = add i15 %sext_ln813_2049, i15 %sext_ln813_2048"   --->   Operation 3957 'add' 'add_ln813_3994' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3958 [1/1] (0.75ns)   --->   "%add_ln813_3995 = add i14 %sext_ln17_1856, i14 %sext_ln17_1415"   --->   Operation 3958 'add' 'add_ln813_3995' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3959 [1/1] (0.00ns)   --->   "%sext_ln813_2051 = sext i14 %add_ln813_3995"   --->   Operation 3959 'sext' 'sext_ln813_2051' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3960 [1/1] (0.74ns)   --->   "%add_ln813_3996 = add i13 %sext_ln17_1758, i13 128"   --->   Operation 3960 'add' 'add_ln813_3996' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3961 [1/1] (0.00ns)   --->   "%sext_ln813_2052 = sext i13 %add_ln813_3996"   --->   Operation 3961 'sext' 'sext_ln813_2052' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3962 [1/1] (0.75ns)   --->   "%add_ln813_3997 = add i14 %sext_ln813_2052, i14 %sext_ln17_1705"   --->   Operation 3962 'add' 'add_ln813_3997' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3963 [1/1] (0.00ns)   --->   "%sext_ln813_2053 = sext i14 %add_ln813_3997"   --->   Operation 3963 'sext' 'sext_ln813_2053' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3964 [1/1] (0.76ns)   --->   "%add_ln813_3998 = add i15 %sext_ln813_2053, i15 %sext_ln813_2051"   --->   Operation 3964 'add' 'add_ln813_3998' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3965 [1/1] (0.76ns)   --->   "%add_ln813_4003 = add i15 %sext_ln17, i15 992"   --->   Operation 3965 'add' 'add_ln813_4003' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3966 [1/1] (0.77ns)   --->   "%add_ln813_4012 = add i16 %sext_ln818_497, i16 %sext_ln818_518"   --->   Operation 3966 'add' 'add_ln813_4012' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3967 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4013 = add i16 %sext_ln818_547, i16 %sext_ln818_561"   --->   Operation 3967 'add' 'add_ln813_4013' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3968 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4014 = add i16 %add_ln813_4013, i16 %sext_ln818_535"   --->   Operation 3968 'add' 'add_ln813_4014' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3969 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4016 = add i16 %sext_ln818_583, i16 %sext_ln818_593"   --->   Operation 3969 'add' 'add_ln813_4016' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3970 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4017 = add i16 %sext_ln818_603, i16 %sext_ln818_619"   --->   Operation 3970 'add' 'add_ln813_4017' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3971 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4018 = add i16 %add_ln813_4017, i16 %sext_ln818_596"   --->   Operation 3971 'add' 'add_ln813_4018' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3972 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4019 = add i16 %add_ln813_4018, i16 %add_ln813_4016"   --->   Operation 3972 'add' 'add_ln813_4019' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3973 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4022 = add i16 %sext_ln818_652, i16 %sext_ln818_654"   --->   Operation 3973 'add' 'add_ln813_4022' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3974 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4023 = add i16 %sext_ln818_690, i16 %sext_ln818_693"   --->   Operation 3974 'add' 'add_ln813_4023' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3975 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4024 = add i16 %add_ln813_4023, i16 %sext_ln818_671"   --->   Operation 3975 'add' 'add_ln813_4024' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3976 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4025 = add i16 %add_ln813_4024, i16 %add_ln813_4022"   --->   Operation 3976 'add' 'add_ln813_4025' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3977 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4026 = add i16 %sext_ln818_709, i16 %sext_ln818_712"   --->   Operation 3977 'add' 'add_ln813_4026' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3978 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4027 = add i16 %sext_ln818_737, i16 %sext_ln818_741"   --->   Operation 3978 'add' 'add_ln813_4027' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3979 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4028 = add i16 %add_ln813_4027, i16 %sext_ln818_723"   --->   Operation 3979 'add' 'add_ln813_4028' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3980 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4029 = add i16 %add_ln813_4028, i16 %add_ln813_4026"   --->   Operation 3980 'add' 'add_ln813_4029' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3981 [1/1] (0.77ns)   --->   "%add_ln813_4031 = add i16 %sext_ln818_769, i16 %sext_ln818_772"   --->   Operation 3981 'add' 'add_ln813_4031' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3982 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4032 = add i16 %sext_ln818_807, i16 %sext_ln818_822"   --->   Operation 3982 'add' 'add_ln813_4032' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3983 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4033 = add i16 %add_ln813_4032, i16 %sext_ln818_793"   --->   Operation 3983 'add' 'add_ln813_4033' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3984 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4035 = add i16 %sext_ln818_826, i16 %sext_ln818_829"   --->   Operation 3984 'add' 'add_ln813_4035' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3985 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4036 = add i16 %sext_ln818_839, i16 %sext_ln818_842"   --->   Operation 3985 'add' 'add_ln813_4036' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3986 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4037 = add i16 %add_ln813_4036, i16 %sext_ln818_836"   --->   Operation 3986 'add' 'add_ln813_4037' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3987 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4038 = add i16 %add_ln813_4037, i16 %add_ln813_4035"   --->   Operation 3987 'add' 'add_ln813_4038' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3988 [1/1] (0.77ns)   --->   "%add_ln813_4042 = add i16 %sext_ln818_854, i16 %sext_ln818_858"   --->   Operation 3988 'add' 'add_ln813_4042' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3989 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4043 = add i16 %sext_ln818_876, i16 %sext_ln818_524"   --->   Operation 3989 'add' 'add_ln813_4043' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3990 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4044 = add i16 %add_ln813_4043, i16 %sext_ln818_871"   --->   Operation 3990 'add' 'add_ln813_4044' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3991 [1/1] (0.76ns)   --->   "%add_ln813_4046 = add i15 %sext_ln17_1423, i15 %sext_ln17_1428"   --->   Operation 3991 'add' 'add_ln813_4046' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3992 [1/1] (0.00ns)   --->   "%sext_ln813_2055 = sext i15 %add_ln813_4046"   --->   Operation 3992 'sext' 'sext_ln813_2055' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3993 [1/1] (0.76ns)   --->   "%add_ln813_4047 = add i15 %sext_ln17_1444, i15 %sext_ln17_1447"   --->   Operation 3993 'add' 'add_ln813_4047' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3994 [1/1] (0.00ns)   --->   "%sext_ln813_2056 = sext i15 %add_ln813_4047"   --->   Operation 3994 'sext' 'sext_ln813_2056' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3995 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4048 = add i16 %sext_ln813_2056, i16 %sext_ln818_541"   --->   Operation 3995 'add' 'add_ln813_4048' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3996 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4049 = add i16 %add_ln813_4048, i16 %sext_ln813_2055"   --->   Operation 3996 'add' 'add_ln813_4049' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3997 [1/1] (0.76ns)   --->   "%add_ln813_4051 = add i15 %sext_ln17_1452, i15 %sext_ln17_1482"   --->   Operation 3997 'add' 'add_ln813_4051' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3998 [1/1] (0.76ns)   --->   "%add_ln813_4052 = add i15 %sext_ln17_1536, i15 %sext_ln17_1543"   --->   Operation 3998 'add' 'add_ln813_4052' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3999 [1/1] (0.00ns)   --->   "%sext_ln813_2058 = sext i15 %add_ln813_4052"   --->   Operation 3999 'sext' 'sext_ln813_2058' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4000 [1/1] (0.77ns)   --->   "%add_ln813_4053 = add i16 %sext_ln813_2058, i16 %sext_ln818_582"   --->   Operation 4000 'add' 'add_ln813_4053' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4001 [1/1] (0.76ns)   --->   "%add_ln813_4055 = add i15 %sext_ln17_1565, i15 %sext_ln17_1603"   --->   Operation 4001 'add' 'add_ln813_4055' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4002 [1/1] (0.00ns)   --->   "%sext_ln813_2059 = sext i15 %add_ln813_4055"   --->   Operation 4002 'sext' 'sext_ln813_2059' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4003 [1/1] (0.76ns)   --->   "%add_ln813_4056 = add i15 %sext_ln17_1696, i15 %sext_ln17_1713"   --->   Operation 4003 'add' 'add_ln813_4056' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4004 [1/1] (0.00ns)   --->   "%sext_ln813_2060 = sext i15 %add_ln813_4056"   --->   Operation 4004 'sext' 'sext_ln813_2060' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4005 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4057 = add i16 %sext_ln813_2060, i16 %sext_ln818_689"   --->   Operation 4005 'add' 'add_ln813_4057' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4006 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4058 = add i16 %add_ln813_4057, i16 %sext_ln813_2059"   --->   Operation 4006 'add' 'add_ln813_4058' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4007 [1/1] (0.76ns)   --->   "%add_ln813_4061 = add i15 %sext_ln17_1735, i15 %sext_ln17_1741"   --->   Operation 4007 'add' 'add_ln813_4061' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4008 [1/1] (0.00ns)   --->   "%sext_ln813_2061 = sext i15 %add_ln813_4061"   --->   Operation 4008 'sext' 'sext_ln813_2061' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4009 [1/1] (0.76ns)   --->   "%add_ln813_4062 = add i15 %sext_ln17_1788, i15 %sext_ln17_1815"   --->   Operation 4009 'add' 'add_ln813_4062' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4010 [1/1] (0.00ns)   --->   "%sext_ln813_2062 = sext i15 %add_ln813_4062"   --->   Operation 4010 'sext' 'sext_ln813_2062' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4011 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4063 = add i16 %sext_ln813_2062, i16 %sext_ln818_801"   --->   Operation 4011 'add' 'add_ln813_4063' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4012 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4064 = add i16 %add_ln813_4063, i16 %sext_ln813_2061"   --->   Operation 4012 'add' 'add_ln813_4064' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4013 [1/1] (0.76ns)   --->   "%add_ln813_4065 = add i15 %sext_ln17_1842, i15 %sext_ln17_1846"   --->   Operation 4013 'add' 'add_ln813_4065' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4014 [1/1] (0.75ns)   --->   "%add_ln813_4066 = add i14 %sext_ln17_1396, i14 %sext_ln17_1413"   --->   Operation 4014 'add' 'add_ln813_4066' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4015 [1/1] (0.00ns)   --->   "%sext_ln813_2064 = sext i14 %add_ln813_4066"   --->   Operation 4015 'sext' 'sext_ln813_2064' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4016 [1/1] (0.76ns)   --->   "%add_ln813_4067 = add i15 %sext_ln813_2064, i15 %sext_ln17_1892"   --->   Operation 4016 'add' 'add_ln813_4067' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4017 [1/1] (0.75ns)   --->   "%add_ln813_4070 = add i14 %sext_ln17_1419, i14 %sext_ln17_1556"   --->   Operation 4017 'add' 'add_ln813_4070' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4018 [1/1] (0.75ns)   --->   "%add_ln813_4071 = add i14 %sext_ln17_1596, i14 %sext_ln17_1675"   --->   Operation 4018 'add' 'add_ln813_4071' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4019 [1/1] (0.00ns)   --->   "%sext_ln813_2067 = sext i14 %add_ln813_4071"   --->   Operation 4019 'sext' 'sext_ln813_2067' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4020 [1/1] (0.76ns)   --->   "%add_ln813_4072 = add i15 %sext_ln813_2067, i15 %sext_ln17_1561"   --->   Operation 4020 'add' 'add_ln813_4072' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4021 [1/1] (0.75ns)   --->   "%add_ln813_4074 = add i14 %sext_ln17_1712, i14 %sext_ln17_1716"   --->   Operation 4021 'add' 'add_ln813_4074' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4022 [1/1] (0.75ns)   --->   "%add_ln813_4075 = add i14 %sext_ln17_1838, i14 %sext_ln17_1878"   --->   Operation 4022 'add' 'add_ln813_4075' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4023 [1/1] (0.00ns)   --->   "%sext_ln813_2070 = sext i14 %add_ln813_4075"   --->   Operation 4023 'sext' 'sext_ln813_2070' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4024 [1/1] (0.76ns)   --->   "%add_ln813_4076 = add i15 %sext_ln813_2070, i15 %sext_ln17_1798"   --->   Operation 4024 'add' 'add_ln813_4076' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4025 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4082 = add i16 %sext_ln818_489, i16 %sext_ln818_552"   --->   Operation 4025 'add' 'add_ln813_4082' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4026 [1/1] (0.77ns)   --->   "%add_ln813_4083 = add i16 %sext_ln818_562, i16 %sext_ln818_624"   --->   Operation 4026 'add' 'add_ln813_4083' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4027 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4084 = add i16 %add_ln813_4083, i16 %add_ln813_4082"   --->   Operation 4027 'add' 'add_ln813_4084' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4028 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4086 = add i16 %sext_ln818_674, i16 %sext_ln818_726"   --->   Operation 4028 'add' 'add_ln813_4086' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4029 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4087 = add i16 %add_ln813_4086, i16 %sext_ln818_663"   --->   Operation 4029 'add' 'add_ln813_4087' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4030 [1/1] (0.77ns)   --->   "%add_ln813_4090 = add i16 %sext_ln818_731, i16 %sext_ln818_755"   --->   Operation 4030 'add' 'add_ln813_4090' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4031 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4091 = add i16 %sext_ln818_775, i16 %sext_ln818_778"   --->   Operation 4031 'add' 'add_ln813_4091' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4032 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4092 = add i16 %add_ln813_4091, i16 %sext_ln818_773"   --->   Operation 4032 'add' 'add_ln813_4092' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4033 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4094 = add i16 %sext_ln818_784, i16 %sext_ln818_808"   --->   Operation 4033 'add' 'add_ln813_4094' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4034 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4095 = add i16 %sext_ln818_849, i16 %sext_ln818_853"   --->   Operation 4034 'add' 'add_ln813_4095' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4035 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4096 = add i16 %add_ln813_4095, i16 %sext_ln818_837"   --->   Operation 4035 'add' 'add_ln813_4096' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4036 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4097 = add i16 %add_ln813_4096, i16 %add_ln813_4094"   --->   Operation 4036 'add' 'add_ln813_4097' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4037 [1/1] (0.76ns)   --->   "%add_ln813_4100 = add i15 %sext_ln17_1371, i15 %sext_ln17_1381"   --->   Operation 4037 'add' 'add_ln813_4100' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4038 [1/1] (0.00ns)   --->   "%sext_ln813_2072 = sext i15 %add_ln813_4100"   --->   Operation 4038 'sext' 'sext_ln813_2072' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4039 [1/1] (0.76ns)   --->   "%add_ln813_4101 = add i15 %sext_ln17_1391, i15 %sext_ln17_1397"   --->   Operation 4039 'add' 'add_ln813_4101' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4040 [1/1] (0.00ns)   --->   "%sext_ln813_2073 = sext i15 %add_ln813_4101"   --->   Operation 4040 'sext' 'sext_ln813_2073' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4041 [1/1] (0.77ns)   --->   "%add_ln813_4102 = add i16 %sext_ln813_2073, i16 %sext_ln813_2072"   --->   Operation 4041 'add' 'add_ln813_4102' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4042 [1/1] (0.76ns)   --->   "%add_ln813_4103 = add i15 %sext_ln17_1409, i15 %sext_ln17_1429"   --->   Operation 4042 'add' 'add_ln813_4103' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4043 [1/1] (0.00ns)   --->   "%sext_ln813_2074 = sext i15 %add_ln813_4103"   --->   Operation 4043 'sext' 'sext_ln813_2074' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4044 [1/1] (0.76ns)   --->   "%add_ln813_4104 = add i15 %sext_ln17_1445, i15 %sext_ln17_1483"   --->   Operation 4044 'add' 'add_ln813_4104' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4045 [1/1] (0.00ns)   --->   "%sext_ln813_2075 = sext i15 %add_ln813_4104"   --->   Operation 4045 'sext' 'sext_ln813_2075' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4046 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4105 = add i16 %sext_ln813_2075, i16 %sext_ln818_539"   --->   Operation 4046 'add' 'add_ln813_4105' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4047 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4106 = add i16 %add_ln813_4105, i16 %sext_ln813_2074"   --->   Operation 4047 'add' 'add_ln813_4106' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4048 [1/1] (0.76ns)   --->   "%add_ln813_4108 = add i15 %sext_ln17_1492, i15 %sext_ln17_1495"   --->   Operation 4048 'add' 'add_ln813_4108' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4049 [1/1] (0.76ns)   --->   "%add_ln813_4109 = add i15 %sext_ln17_1512, i15 %sext_ln17_1515"   --->   Operation 4049 'add' 'add_ln813_4109' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4050 [1/1] (0.00ns)   --->   "%sext_ln813_2077 = sext i15 %add_ln813_4109"   --->   Operation 4050 'sext' 'sext_ln813_2077' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4051 [1/1] (0.77ns)   --->   "%add_ln813_4110 = add i16 %sext_ln813_2077, i16 %sext_ln818_590"   --->   Operation 4051 'add' 'add_ln813_4110' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4052 [1/1] (0.76ns)   --->   "%add_ln813_4112 = add i15 %sext_ln17_1519, i15 %sext_ln17_1526"   --->   Operation 4052 'add' 'add_ln813_4112' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4053 [1/1] (0.00ns)   --->   "%sext_ln813_2078 = sext i15 %add_ln813_4112"   --->   Operation 4053 'sext' 'sext_ln813_2078' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4054 [1/1] (0.76ns)   --->   "%add_ln813_4113 = add i15 %sext_ln17_1562, i15 %sext_ln17_1604"   --->   Operation 4054 'add' 'add_ln813_4113' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4055 [1/1] (0.00ns)   --->   "%sext_ln813_2079 = sext i15 %add_ln813_4113"   --->   Operation 4055 'sext' 'sext_ln813_2079' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4056 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4114 = add i16 %sext_ln813_2079, i16 %sext_ln818_629"   --->   Operation 4056 'add' 'add_ln813_4114' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4057 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4115 = add i16 %add_ln813_4114, i16 %sext_ln813_2078"   --->   Operation 4057 'add' 'add_ln813_4115' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4058 [1/1] (0.76ns)   --->   "%add_ln813_4119 = add i15 %sext_ln17_1623, i15 %sext_ln17_1627"   --->   Operation 4058 'add' 'add_ln813_4119' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4059 [1/1] (0.76ns)   --->   "%add_ln813_4120 = add i15 %sext_ln17_1641, i15 %sext_ln17_1656"   --->   Operation 4059 'add' 'add_ln813_4120' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4060 [1/1] (0.76ns)   --->   "%add_ln813_4122 = add i15 %sext_ln17_1700, i15 %sext_ln17_1707"   --->   Operation 4060 'add' 'add_ln813_4122' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4061 [1/1] (0.00ns)   --->   "%sext_ln813_2082 = sext i15 %add_ln813_4122"   --->   Operation 4061 'sext' 'sext_ln813_2082' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4062 [1/1] (0.76ns)   --->   "%add_ln813_4123 = add i15 %sext_ln17_1728, i15 %sext_ln17_1735"   --->   Operation 4062 'add' 'add_ln813_4123' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4063 [1/1] (0.00ns)   --->   "%sext_ln813_2083 = sext i15 %add_ln813_4123"   --->   Operation 4063 'sext' 'sext_ln813_2083' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4064 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4124 = add i16 %sext_ln813_2083, i16 %sext_ln818_764"   --->   Operation 4064 'add' 'add_ln813_4124' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4065 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4125 = add i16 %add_ln813_4124, i16 %sext_ln813_2082"   --->   Operation 4065 'add' 'add_ln813_4125' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4066 [1/1] (0.76ns)   --->   "%add_ln813_4127 = add i15 %sext_ln17_1742, i15 %sext_ln17_1762"   --->   Operation 4066 'add' 'add_ln813_4127' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4067 [1/1] (0.76ns)   --->   "%add_ln813_4128 = add i15 %sext_ln17_1815, i15 %sext_ln17_1830"   --->   Operation 4067 'add' 'add_ln813_4128' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4068 [1/1] (0.00ns)   --->   "%sext_ln813_2085 = sext i15 %add_ln813_4128"   --->   Operation 4068 'sext' 'sext_ln813_2085' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4069 [1/1] (0.77ns)   --->   "%add_ln813_4129 = add i16 %sext_ln813_2085, i16 %sext_ln818_818"   --->   Operation 4069 'add' 'add_ln813_4129' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4070 [1/1] (0.76ns)   --->   "%add_ln813_4131 = add i15 %sext_ln17_1839, i15 %sext_ln17_1863"   --->   Operation 4070 'add' 'add_ln813_4131' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4071 [1/1] (0.76ns)   --->   "%add_ln813_4132 = add i15 %sext_ln17_1893, i15 %sext_ln17_1424"   --->   Operation 4071 'add' 'add_ln813_4132' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4072 [1/1] (0.75ns)   --->   "%add_ln813_4137 = add i14 %sext_ln17_1566, i14 %sext_ln17_1613"   --->   Operation 4072 'add' 'add_ln813_4137' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4073 [1/1] (0.00ns)   --->   "%sext_ln813_2088 = sext i14 %add_ln813_4137"   --->   Operation 4073 'sext' 'sext_ln813_2088' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4074 [1/1] (0.75ns)   --->   "%add_ln813_4138 = add i14 %sext_ln17_1619, i14 %sext_ln17_1653"   --->   Operation 4074 'add' 'add_ln813_4138' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4075 [1/1] (0.00ns)   --->   "%sext_ln813_2089 = sext i14 %add_ln813_4138"   --->   Operation 4075 'sext' 'sext_ln813_2089' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4076 [1/1] (0.76ns)   --->   "%add_ln813_4139 = add i15 %sext_ln813_2089, i15 %sext_ln813_2088"   --->   Operation 4076 'add' 'add_ln813_4139' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4077 [1/1] (0.75ns)   --->   "%add_ln813_4140 = add i14 %sext_ln17_1723, i14 %sext_ln17_1766"   --->   Operation 4077 'add' 'add_ln813_4140' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4078 [1/1] (0.75ns)   --->   "%add_ln813_4141 = add i14 %sext_ln17_1809, i14 %sext_ln17_1850"   --->   Operation 4078 'add' 'add_ln813_4141' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4079 [1/1] (0.00ns)   --->   "%sext_ln813_2092 = sext i14 %add_ln813_4141"   --->   Operation 4079 'sext' 'sext_ln813_2092' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4080 [1/1] (0.76ns)   --->   "%add_ln813_4142 = add i15 %sext_ln813_2092, i15 %sext_ln17_1807"   --->   Operation 4080 'add' 'add_ln813_4142' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4081 [1/1] (0.75ns)   --->   "%add_ln813_4145 = add i14 %sext_ln17_1857, i14 %sext_ln17_1453"   --->   Operation 4081 'add' 'add_ln813_4145' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4082 [1/1] (0.00ns)   --->   "%sext_ln813_2094 = sext i14 %add_ln813_4145"   --->   Operation 4082 'sext' 'sext_ln813_2094' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4083 [1/1] (0.74ns)   --->   "%add_ln813_4146 = add i13 %sext_ln17_1573, i13 %sext_ln17_1587"   --->   Operation 4083 'add' 'add_ln813_4146' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4084 [1/1] (0.00ns)   --->   "%sext_ln813_2095 = sext i13 %add_ln813_4146"   --->   Operation 4084 'sext' 'sext_ln813_2095' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4085 [1/1] (0.75ns)   --->   "%add_ln813_4147 = add i14 %sext_ln813_2095, i14 %sext_ln17_1568"   --->   Operation 4085 'add' 'add_ln813_4147' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4086 [1/1] (0.00ns)   --->   "%sext_ln813_2096 = sext i14 %add_ln813_4147"   --->   Operation 4086 'sext' 'sext_ln813_2096' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4087 [1/1] (0.76ns)   --->   "%add_ln813_4148 = add i15 %sext_ln813_2096, i15 %sext_ln813_2094"   --->   Operation 4087 'add' 'add_ln813_4148' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4088 [1/1] (0.74ns)   --->   "%add_ln813_4149 = add i13 %sext_ln17_1649, i13 %sext_ln17_1677"   --->   Operation 4088 'add' 'add_ln813_4149' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4089 [1/1] (0.00ns)   --->   "%sext_ln813_2098 = sext i13 %add_ln813_4149"   --->   Operation 4089 'sext' 'sext_ln813_2098' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4090 [1/1] (0.73ns)   --->   "%add_ln813_4150 = add i12 %sext_ln17_1459, i12 3744"   --->   Operation 4090 'add' 'add_ln813_4150' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4091 [1/1] (0.00ns)   --->   "%sext_ln813_2099 = sext i12 %add_ln813_4150"   --->   Operation 4091 'sext' 'sext_ln813_2099' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4092 [1/1] (0.74ns)   --->   "%add_ln813_4151 = add i13 %sext_ln813_2099, i13 %sext_ln17_1883"   --->   Operation 4092 'add' 'add_ln813_4151' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4093 [1/1] (0.00ns)   --->   "%sext_ln813_2100 = sext i13 %add_ln813_4151"   --->   Operation 4093 'sext' 'sext_ln813_2100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4094 [1/1] (0.75ns)   --->   "%add_ln813_4152 = add i14 %sext_ln813_2100, i14 %sext_ln813_2098"   --->   Operation 4094 'add' 'add_ln813_4152' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4095 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4157 = add i16 %sext_ln818_530, i16 %sext_ln818_572"   --->   Operation 4095 'add' 'add_ln813_4157' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4096 [1/1] (0.77ns)   --->   "%add_ln813_4158 = add i16 %sext_ln818_581, i16 %sext_ln818_683"   --->   Operation 4096 'add' 'add_ln813_4158' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4097 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4159 = add i16 %add_ln813_4158, i16 %add_ln813_4157"   --->   Operation 4097 'add' 'add_ln813_4159' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4098 [1/1] (0.77ns)   --->   "%add_ln813_4161 = add i16 %sext_ln818_811, i16 %sext_ln818_815"   --->   Operation 4098 'add' 'add_ln813_4161' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4099 [1/1] (0.78ns)   --->   "%add_ln813_4162 = add i16 %add_ln813_4161, i16 %sext_ln818_796"   --->   Operation 4099 'add' 'add_ln813_4162' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4100 [1/1] (0.77ns)   --->   "%add_ln813_4165 = add i16 %sext_ln818_821, i16 %sext_ln818_496"   --->   Operation 4100 'add' 'add_ln813_4165' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4101 [1/1] (0.76ns)   --->   "%add_ln813_4166 = add i15 %sext_ln17_1384, i15 %sext_ln17_1390"   --->   Operation 4101 'add' 'add_ln813_4166' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4102 [1/1] (0.76ns)   --->   "%add_ln813_4168 = add i15 %sext_ln17_1399, i15 %sext_ln17_1406"   --->   Operation 4102 'add' 'add_ln813_4168' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4103 [1/1] (0.00ns)   --->   "%sext_ln813_2103 = sext i15 %add_ln813_4168"   --->   Operation 4103 'sext' 'sext_ln813_2103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4104 [1/1] (0.76ns)   --->   "%add_ln813_4169 = add i15 %sext_ln17_1443, i15 %sext_ln17_1445"   --->   Operation 4104 'add' 'add_ln813_4169' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4105 [1/1] (0.00ns)   --->   "%sext_ln813_2104 = sext i15 %add_ln813_4169"   --->   Operation 4105 'sext' 'sext_ln813_2104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4106 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4170 = add i16 %sext_ln813_2104, i16 %sext_ln818_539"   --->   Operation 4106 'add' 'add_ln813_4170' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4107 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4171 = add i16 %add_ln813_4170, i16 %sext_ln813_2103"   --->   Operation 4107 'add' 'add_ln813_4171' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4108 [1/1] (0.76ns)   --->   "%add_ln813_4174 = add i15 %sext_ln17_1449, i15 %sext_ln17_1461"   --->   Operation 4108 'add' 'add_ln813_4174' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4109 [1/1] (0.00ns)   --->   "%sext_ln813_2105 = sext i15 %add_ln813_4174"   --->   Operation 4109 'sext' 'sext_ln813_2105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4110 [1/1] (0.76ns)   --->   "%add_ln813_4175 = add i15 %sext_ln17_1474, i15 %sext_ln17_1534"   --->   Operation 4110 'add' 'add_ln813_4175' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4111 [1/1] (0.00ns)   --->   "%sext_ln813_2106 = sext i15 %add_ln813_4175"   --->   Operation 4111 'sext' 'sext_ln813_2106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4112 [1/1] (0.77ns)   --->   "%add_ln813_4176 = add i16 %sext_ln813_2106, i16 %sext_ln813_2105"   --->   Operation 4112 'add' 'add_ln813_4176' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4113 [1/1] (0.76ns)   --->   "%add_ln813_4177 = add i15 %sext_ln17_1569, i15 %sext_ln17_1584"   --->   Operation 4113 'add' 'add_ln813_4177' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4114 [1/1] (0.00ns)   --->   "%sext_ln813_2107 = sext i15 %add_ln813_4177"   --->   Operation 4114 'sext' 'sext_ln813_2107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4115 [1/1] (0.76ns)   --->   "%add_ln813_4178 = add i15 %sext_ln17_1604, i15 %sext_ln17_1622"   --->   Operation 4115 'add' 'add_ln813_4178' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4116 [1/1] (0.00ns)   --->   "%sext_ln813_2108 = sext i15 %add_ln813_4178"   --->   Operation 4116 'sext' 'sext_ln813_2108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4117 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4179 = add i16 %sext_ln813_2108, i16 %sext_ln818_661"   --->   Operation 4117 'add' 'add_ln813_4179' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4118 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4180 = add i16 %add_ln813_4179, i16 %sext_ln813_2107"   --->   Operation 4118 'add' 'add_ln813_4180' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4119 [1/1] (0.76ns)   --->   "%add_ln813_4182 = add i15 %sext_ln17_1633, i15 %sext_ln17_1638"   --->   Operation 4119 'add' 'add_ln813_4182' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4120 [1/1] (0.76ns)   --->   "%add_ln813_4183 = add i15 %sext_ln17_1641, i15 %sext_ln17_1673"   --->   Operation 4120 'add' 'add_ln813_4183' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4121 [1/1] (0.76ns)   --->   "%add_ln813_4185 = add i15 %sext_ln17_1680, i15 %sext_ln17_1682"   --->   Operation 4121 'add' 'add_ln813_4185' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4122 [1/1] (0.00ns)   --->   "%sext_ln813_2111 = sext i15 %add_ln813_4185"   --->   Operation 4122 'sext' 'sext_ln813_2111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4123 [1/1] (0.76ns)   --->   "%add_ln813_4186 = add i15 %sext_ln17_1728, i15 %sext_ln17_1751"   --->   Operation 4123 'add' 'add_ln813_4186' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4124 [1/1] (0.00ns)   --->   "%sext_ln813_2112 = sext i15 %add_ln813_4186"   --->   Operation 4124 'sext' 'sext_ln813_2112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4125 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4187 = add i16 %sext_ln813_2112, i16 %sext_ln818_754"   --->   Operation 4125 'add' 'add_ln813_4187' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4126 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4188 = add i16 %add_ln813_4187, i16 %sext_ln813_2111"   --->   Operation 4126 'add' 'add_ln813_4188' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4127 [1/1] (0.76ns)   --->   "%add_ln813_4192 = add i15 %sext_ln17_1757, i15 %sext_ln17_1769"   --->   Operation 4127 'add' 'add_ln813_4192' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4128 [1/1] (0.76ns)   --->   "%add_ln813_4193 = add i15 %sext_ln17_1810, i15 %sext_ln17_1821"   --->   Operation 4128 'add' 'add_ln813_4193' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4129 [1/1] (0.76ns)   --->   "%add_ln813_4195 = add i15 %sext_ln17_1844, i15 %sext_ln17_1863"   --->   Operation 4129 'add' 'add_ln813_4195' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4130 [1/1] (0.00ns)   --->   "%sext_ln813_2115 = sext i15 %add_ln813_4195"   --->   Operation 4130 'sext' 'sext_ln813_2115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4131 [1/1] (0.76ns)   --->   "%add_ln813_4196 = add i15 %sext_ln17_1890, i15 %sext_ln17_1894"   --->   Operation 4131 'add' 'add_ln813_4196' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4132 [1/1] (0.00ns)   --->   "%sext_ln813_2116 = sext i15 %add_ln813_4196"   --->   Operation 4132 'sext' 'sext_ln813_2116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4133 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4197 = add i16 %sext_ln813_2116, i16 %sext_ln818_865"   --->   Operation 4133 'add' 'add_ln813_4197' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4134 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4198 = add i16 %add_ln813_4197, i16 %sext_ln813_2115"   --->   Operation 4134 'add' 'add_ln813_4198' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4135 [1/1] (0.75ns)   --->   "%add_ln813_4200 = add i14 %sext_ln17_1411, i14 %sext_ln17_1421"   --->   Operation 4135 'add' 'add_ln813_4200' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4136 [1/1] (0.00ns)   --->   "%sext_ln813_2117 = sext i14 %add_ln813_4200"   --->   Operation 4136 'sext' 'sext_ln813_2117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4137 [1/1] (0.75ns)   --->   "%add_ln813_4201 = add i14 %sext_ln17_1470, i14 %sext_ln17_1497"   --->   Operation 4137 'add' 'add_ln813_4201' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4138 [1/1] (0.00ns)   --->   "%sext_ln813_2118 = sext i14 %add_ln813_4201"   --->   Operation 4138 'sext' 'sext_ln813_2118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4139 [1/1] (0.76ns)   --->   "%add_ln813_4202 = add i15 %sext_ln813_2118, i15 %sext_ln813_2117"   --->   Operation 4139 'add' 'add_ln813_4202' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4140 [1/1] (0.75ns)   --->   "%add_ln813_4203 = add i14 %sext_ln17_1509, i14 %sext_ln17_1545"   --->   Operation 4140 'add' 'add_ln813_4203' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4141 [1/1] (0.75ns)   --->   "%add_ln813_4204 = add i14 %sext_ln17_1599, i14 %sext_ln17_1668"   --->   Operation 4141 'add' 'add_ln813_4204' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4142 [1/1] (0.00ns)   --->   "%sext_ln813_2121 = sext i14 %add_ln813_4204"   --->   Operation 4142 'sext' 'sext_ln813_2121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4143 [1/1] (0.76ns)   --->   "%add_ln813_4205 = add i15 %sext_ln813_2121, i15 %sext_ln17_1548"   --->   Operation 4143 'add' 'add_ln813_4205' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4144 [1/1] (0.75ns)   --->   "%add_ln813_4209 = add i14 %sext_ln17_1753, i14 %sext_ln17_1824"   --->   Operation 4144 'add' 'add_ln813_4209' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4145 [1/1] (0.00ns)   --->   "%sext_ln813_2123 = sext i14 %add_ln813_4209"   --->   Operation 4145 'sext' 'sext_ln813_2123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4146 [1/1] (0.74ns)   --->   "%add_ln813_4210 = add i13 %sext_ln17_1478, i13 %sext_ln17_1484"   --->   Operation 4146 'add' 'add_ln813_4210' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4147 [1/1] (0.00ns)   --->   "%sext_ln813_2124 = sext i13 %add_ln813_4210"   --->   Operation 4147 'sext' 'sext_ln813_2124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4148 [1/1] (0.76ns)   --->   "%add_ln813_4211 = add i15 %sext_ln813_2124, i15 %sext_ln813_2123"   --->   Operation 4148 'add' 'add_ln813_4211' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4149 [1/1] (0.74ns)   --->   "%add_ln813_4212 = add i13 %sext_ln17_1528, i13 %sext_ln17_1538"   --->   Operation 4149 'add' 'add_ln813_4212' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4150 [1/1] (0.74ns)   --->   "%add_ln813_4213 = add i13 %sext_ln17_1659, i13 %sext_ln17_1667"   --->   Operation 4150 'add' 'add_ln813_4213' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4151 [1/1] (0.00ns)   --->   "%sext_ln813_2127 = sext i13 %add_ln813_4213"   --->   Operation 4151 'sext' 'sext_ln813_2127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4152 [1/1] (0.75ns)   --->   "%add_ln813_4214 = add i14 %sext_ln813_2127, i14 %sext_ln17_1553"   --->   Operation 4152 'add' 'add_ln813_4214' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4153 [1/1] (0.74ns)   --->   "%add_ln813_4217 = add i13 %sext_ln17_1692, i13 %sext_ln17_1701"   --->   Operation 4153 'add' 'add_ln813_4217' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4154 [1/1] (0.74ns)   --->   "%add_ln813_4218 = add i13 %sext_ln17_1719, i13 %sext_ln17_1763"   --->   Operation 4154 'add' 'add_ln813_4218' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4155 [1/1] (0.00ns)   --->   "%sext_ln813_2131 = sext i13 %add_ln813_4218"   --->   Operation 4155 'sext' 'sext_ln813_2131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4156 [1/1] (0.75ns)   --->   "%add_ln813_4219 = add i14 %sext_ln813_2131, i14 %sext_ln17_1705"   --->   Operation 4156 'add' 'add_ln813_4219' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4157 [1/1] (0.74ns)   --->   "%add_ln813_4221 = add i13 %sext_ln17_1791, i13 %sext_ln17_1847"   --->   Operation 4157 'add' 'add_ln813_4221' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4158 [1/1] (0.00ns)   --->   "%sext_ln813_2134 = sext i13 %add_ln813_4221"   --->   Operation 4158 'sext' 'sext_ln813_2134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4159 [1/1] (0.73ns)   --->   "%add_ln813_4222 = add i12 %sext_ln17_1879, i12 256"   --->   Operation 4159 'add' 'add_ln813_4222' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4160 [1/1] (0.00ns)   --->   "%sext_ln813_2135 = sext i12 %add_ln813_4222"   --->   Operation 4160 'sext' 'sext_ln813_2135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4161 [1/1] (0.74ns)   --->   "%add_ln813_4223 = add i13 %sext_ln813_2135, i13 %sext_ln17_1710"   --->   Operation 4161 'add' 'add_ln813_4223' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4162 [1/1] (0.00ns)   --->   "%sext_ln813_2136 = sext i13 %add_ln813_4223"   --->   Operation 4162 'sext' 'sext_ln813_2136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4163 [1/1] (0.75ns)   --->   "%add_ln813_4224 = add i14 %sext_ln813_2136, i14 %sext_ln813_2134"   --->   Operation 4163 'add' 'add_ln813_4224' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4164 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4229 = add i16 %sext_ln818, i16 %sext_ln818_514"   --->   Operation 4164 'add' 'add_ln813_4229' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4165 [1/1] (0.77ns)   --->   "%add_ln813_4230 = add i16 %sext_ln818_517, i16 %sext_ln818_526"   --->   Operation 4165 'add' 'add_ln813_4230' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4166 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4231 = add i16 %add_ln813_4230, i16 %add_ln813_4229"   --->   Operation 4166 'add' 'add_ln813_4231' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4167 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4232 = add i16 %sext_ln818_528, i16 %sext_ln818_551"   --->   Operation 4167 'add' 'add_ln813_4232' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4168 [1/1] (0.77ns)   --->   "%add_ln813_4233 = add i16 %sext_ln818_555, i16 %sext_ln818_558"   --->   Operation 4168 'add' 'add_ln813_4233' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4169 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4234 = add i16 %add_ln813_4233, i16 %add_ln813_4232"   --->   Operation 4169 'add' 'add_ln813_4234' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4170 [1/1] (0.77ns)   --->   "%add_ln813_4236 = add i16 %sext_ln818_567, i16 %sext_ln818_569"   --->   Operation 4170 'add' 'add_ln813_4236' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4171 [1/1] (0.77ns)   --->   "%add_ln813_4237 = add i16 %sext_ln818_592, i16 %sext_ln818_604"   --->   Operation 4171 'add' 'add_ln813_4237' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4172 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4239 = add i16 %sext_ln818_662, i16 %sext_ln818_692"   --->   Operation 4172 'add' 'add_ln813_4239' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4173 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4240 = add i16 %sext_ln818_715, i16 %sext_ln818_735"   --->   Operation 4173 'add' 'add_ln813_4240' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4174 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4241 = add i16 %add_ln813_4240, i16 %sext_ln818_710"   --->   Operation 4174 'add' 'add_ln813_4241' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4175 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4242 = add i16 %add_ln813_4241, i16 %add_ln813_4239"   --->   Operation 4175 'add' 'add_ln813_4242' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4176 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4245 = add i16 %sext_ln818_744, i16 %sext_ln818_766"   --->   Operation 4176 'add' 'add_ln813_4245' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4177 [1/1] (0.77ns)   --->   "%add_ln813_4246 = add i16 %sext_ln818_785, i16 %sext_ln818_788"   --->   Operation 4177 'add' 'add_ln813_4246' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4178 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4247 = add i16 %add_ln813_4246, i16 %add_ln813_4245"   --->   Operation 4178 'add' 'add_ln813_4247' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4179 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4248 = add i16 %sext_ln818_831, i16 %sext_ln818_835"   --->   Operation 4179 'add' 'add_ln813_4248' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4180 [1/1] (0.77ns)   --->   "%add_ln813_4249 = add i16 %sext_ln818_838, i16 %sext_ln818_862"   --->   Operation 4180 'add' 'add_ln813_4249' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4181 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4250 = add i16 %add_ln813_4249, i16 %add_ln813_4248"   --->   Operation 4181 'add' 'add_ln813_4250' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4182 [1/1] (0.76ns)   --->   "%add_ln813_4252 = add i15 %sext_ln17_1365, i15 %sext_ln17_1369"   --->   Operation 4182 'add' 'add_ln813_4252' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4183 [1/1] (0.76ns)   --->   "%add_ln813_4253 = add i15 %sext_ln17_1387, i15 %sext_ln17_1390"   --->   Operation 4183 'add' 'add_ln813_4253' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4184 [1/1] (0.76ns)   --->   "%add_ln813_4255 = add i15 %sext_ln17_1401, i15 %sext_ln17_1427"   --->   Operation 4184 'add' 'add_ln813_4255' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4185 [1/1] (0.76ns)   --->   "%add_ln813_4256 = add i15 %sext_ln17_1438, i15 %sext_ln17_1473"   --->   Operation 4185 'add' 'add_ln813_4256' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4186 [1/1] (0.76ns)   --->   "%add_ln813_4262 = add i15 %sext_ln17_1480, i15 %sext_ln17_1491"   --->   Operation 4186 'add' 'add_ln813_4262' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4187 [1/1] (0.76ns)   --->   "%add_ln813_4263 = add i15 %sext_ln17_1499, i15 %sext_ln17_1524"   --->   Operation 4187 'add' 'add_ln813_4263' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4188 [1/1] (0.76ns)   --->   "%add_ln813_4265 = add i15 %sext_ln17_1530, i15 %sext_ln17_1539"   --->   Operation 4188 'add' 'add_ln813_4265' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4189 [1/1] (0.00ns)   --->   "%sext_ln813_2144 = sext i15 %add_ln813_4265"   --->   Operation 4189 'sext' 'sext_ln813_2144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4190 [1/1] (0.76ns)   --->   "%add_ln813_4266 = add i15 %sext_ln17_1560, i15 %sext_ln17_1571"   --->   Operation 4190 'add' 'add_ln813_4266' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4191 [1/1] (0.00ns)   --->   "%sext_ln813_2145 = sext i15 %add_ln813_4266"   --->   Operation 4191 'sext' 'sext_ln813_2145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4192 [1/1] (0.77ns)   --->   "%add_ln813_4267 = add i16 %sext_ln813_2145, i16 %sext_ln813_2144"   --->   Operation 4192 'add' 'add_ln813_4267' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4193 [1/1] (0.76ns)   --->   "%add_ln813_4269 = add i15 %sext_ln17_1602, i15 %sext_ln17_1607"   --->   Operation 4193 'add' 'add_ln813_4269' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4194 [1/1] (0.76ns)   --->   "%add_ln813_4270 = add i15 %sext_ln17_1612, i15 %sext_ln17_1635"   --->   Operation 4194 'add' 'add_ln813_4270' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4195 [1/1] (0.76ns)   --->   "%add_ln813_4272 = add i15 %sext_ln17_1651, i15 %sext_ln17_1664"   --->   Operation 4195 'add' 'add_ln813_4272' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4196 [1/1] (0.00ns)   --->   "%sext_ln813_2148 = sext i15 %add_ln813_4272"   --->   Operation 4196 'sext' 'sext_ln813_2148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4197 [1/1] (0.76ns)   --->   "%add_ln813_4273 = add i15 %sext_ln17_1704, i15 %sext_ln17_1801"   --->   Operation 4197 'add' 'add_ln813_4273' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4198 [1/1] (0.00ns)   --->   "%sext_ln813_2149 = sext i15 %add_ln813_4273"   --->   Operation 4198 'sext' 'sext_ln813_2149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4199 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4274 = add i16 %sext_ln813_2149, i16 %sext_ln818_729"   --->   Operation 4199 'add' 'add_ln813_4274' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4200 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4275 = add i16 %add_ln813_4274, i16 %sext_ln813_2148"   --->   Operation 4200 'add' 'add_ln813_4275' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4201 [1/1] (0.76ns)   --->   "%add_ln813_4278 = add i15 %sext_ln17_1814, i15 %sext_ln17_1827"   --->   Operation 4201 'add' 'add_ln813_4278' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4202 [1/1] (0.00ns)   --->   "%sext_ln813_2150 = sext i15 %add_ln813_4278"   --->   Operation 4202 'sext' 'sext_ln813_2150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4203 [1/1] (0.76ns)   --->   "%add_ln813_4279 = add i15 %sext_ln17_1834, i15 %sext_ln17_1861"   --->   Operation 4203 'add' 'add_ln813_4279' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4204 [1/1] (0.00ns)   --->   "%sext_ln813_2151 = sext i15 %add_ln813_4279"   --->   Operation 4204 'sext' 'sext_ln813_2151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4205 [1/1] (0.77ns)   --->   "%add_ln813_4280 = add i16 %sext_ln813_2151, i16 %sext_ln813_2150"   --->   Operation 4205 'add' 'add_ln813_4280' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4206 [1/1] (0.76ns)   --->   "%add_ln813_4281 = add i15 %sext_ln17_1877, i15 %sext_ln17_1887"   --->   Operation 4206 'add' 'add_ln813_4281' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4207 [1/1] (0.00ns)   --->   "%sext_ln813_2152 = sext i15 %add_ln813_4281"   --->   Operation 4207 'sext' 'sext_ln813_2152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4208 [1/1] (0.76ns)   --->   "%add_ln813_4282 = add i15 %sext_ln17_1891, i15 %sext_ln17_1896"   --->   Operation 4208 'add' 'add_ln813_4282' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4209 [1/1] (0.00ns)   --->   "%sext_ln813_2153 = sext i15 %add_ln813_4282"   --->   Operation 4209 'sext' 'sext_ln813_2153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4210 [1/1] (0.77ns)   --->   "%add_ln813_4283 = add i16 %sext_ln813_2153, i16 %sext_ln813_2152"   --->   Operation 4210 'add' 'add_ln813_4283' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4211 [1/1] (0.75ns)   --->   "%add_ln813_4285 = add i14 %sext_ln17_1502, i14 %sext_ln17_1564"   --->   Operation 4211 'add' 'add_ln813_4285' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4212 [1/1] (0.00ns)   --->   "%sext_ln813_2154 = sext i14 %add_ln813_4285"   --->   Operation 4212 'sext' 'sext_ln813_2154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4213 [1/1] (0.75ns)   --->   "%add_ln813_4286 = add i14 %sext_ln17_1577, i14 %sext_ln17_1660"   --->   Operation 4213 'add' 'add_ln813_4286' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4214 [1/1] (0.00ns)   --->   "%sext_ln813_2155 = sext i14 %add_ln813_4286"   --->   Operation 4214 'sext' 'sext_ln813_2155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4215 [1/1] (0.76ns)   --->   "%add_ln813_4287 = add i15 %sext_ln813_2155, i15 %sext_ln813_2154"   --->   Operation 4215 'add' 'add_ln813_4287' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4216 [1/1] (0.75ns)   --->   "%add_ln813_4288 = add i14 %sext_ln17_1706, i14 %sext_ln17_1740"   --->   Operation 4216 'add' 'add_ln813_4288' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4217 [1/1] (0.00ns)   --->   "%sext_ln813_2157 = sext i14 %add_ln813_4288"   --->   Operation 4217 'sext' 'sext_ln813_2157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4218 [1/1] (0.74ns)   --->   "%add_ln813_4289 = add i13 %sext_ln17_1692, i13 672"   --->   Operation 4218 'add' 'add_ln813_4289' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4219 [1/1] (0.00ns)   --->   "%sext_ln813_2158 = sext i13 %add_ln813_4289"   --->   Operation 4219 'sext' 'sext_ln813_2158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4220 [1/1] (0.75ns)   --->   "%add_ln813_4290 = add i14 %sext_ln813_2158, i14 %sext_ln17_1379"   --->   Operation 4220 'add' 'add_ln813_4290' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4221 [1/1] (0.00ns)   --->   "%sext_ln813_2159 = sext i14 %add_ln813_4290"   --->   Operation 4221 'sext' 'sext_ln813_2159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4222 [1/1] (0.76ns)   --->   "%add_ln813_4291 = add i15 %sext_ln813_2159, i15 %sext_ln813_2157"   --->   Operation 4222 'add' 'add_ln813_4291' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4223 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4296 = add i16 %sext_ln818_503, i16 %sext_ln818_509"   --->   Operation 4223 'add' 'add_ln813_4296' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4224 [1/1] (0.77ns)   --->   "%add_ln813_4297 = add i16 %sext_ln818_529, i16 %sext_ln818_540"   --->   Operation 4224 'add' 'add_ln813_4297' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4225 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4298 = add i16 %add_ln813_4297, i16 %add_ln813_4296"   --->   Operation 4225 'add' 'add_ln813_4298' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4226 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4299 = add i16 %sext_ln818_543, i16 %sext_ln818_575"   --->   Operation 4226 'add' 'add_ln813_4299' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4227 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4300 = add i16 %sext_ln818_666, i16 %sext_ln818_670"   --->   Operation 4227 'add' 'add_ln813_4300' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4228 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4301 = add i16 %add_ln813_4300, i16 %sext_ln818_606"   --->   Operation 4228 'add' 'add_ln813_4301' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4229 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4302 = add i16 %add_ln813_4301, i16 %add_ln813_4299"   --->   Operation 4229 'add' 'add_ln813_4302' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4230 [1/1] (0.77ns)   --->   "%add_ln813_4304 = add i16 %sext_ln818_682, i16 %sext_ln818_696"   --->   Operation 4230 'add' 'add_ln813_4304' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4231 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4305 = add i16 %sext_ln818_736, i16 %sext_ln818_760"   --->   Operation 4231 'add' 'add_ln813_4305' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4232 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4306 = add i16 %add_ln813_4305, i16 %sext_ln818_722"   --->   Operation 4232 'add' 'add_ln813_4306' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4233 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4308 = add i16 %sext_ln818_771, i16 %sext_ln818_795"   --->   Operation 4233 'add' 'add_ln813_4308' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4234 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4309 = add i16 %sext_ln818_813, i16 %sext_ln818_821"   --->   Operation 4234 'add' 'add_ln813_4309' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4235 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4310 = add i16 %add_ln813_4309, i16 %sext_ln818_798"   --->   Operation 4235 'add' 'add_ln813_4310' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4236 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4311 = add i16 %add_ln813_4310, i16 %add_ln813_4308"   --->   Operation 4236 'add' 'add_ln813_4311' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4237 [1/1] (0.76ns)   --->   "%add_ln813_4315 = add i15 %sext_ln17_1362, i15 %sext_ln17_1370"   --->   Operation 4237 'add' 'add_ln813_4315' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4238 [1/1] (0.76ns)   --->   "%add_ln813_4317 = add i15 %sext_ln17_1375, i15 %sext_ln17_1380"   --->   Operation 4238 'add' 'add_ln813_4317' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4239 [1/1] (0.76ns)   --->   "%add_ln813_4318 = add i15 %sext_ln17_1408, i15 %sext_ln17_1418"   --->   Operation 4239 'add' 'add_ln813_4318' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4240 [1/1] (0.76ns)   --->   "%add_ln813_4322 = add i15 %sext_ln17_1451, i15 %sext_ln17_1468"   --->   Operation 4240 'add' 'add_ln813_4322' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4241 [1/1] (0.76ns)   --->   "%add_ln813_4323 = add i15 %sext_ln17_1500, i15 %sext_ln17_1503"   --->   Operation 4241 'add' 'add_ln813_4323' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4242 [1/1] (0.00ns)   --->   "%sext_ln813_2165 = sext i15 %add_ln813_4323"   --->   Operation 4242 'sext' 'sext_ln813_2165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4243 [1/1] (0.77ns)   --->   "%add_ln813_4324 = add i16 %sext_ln813_2165, i16 %sext_ln818_570"   --->   Operation 4243 'add' 'add_ln813_4324' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4244 [1/1] (0.76ns)   --->   "%add_ln813_4326 = add i15 %sext_ln17_1524, i15 %sext_ln17_1531"   --->   Operation 4244 'add' 'add_ln813_4326' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4245 [1/1] (0.76ns)   --->   "%add_ln813_4327 = add i15 %sext_ln17_1555, i15 %sext_ln17_1572"   --->   Operation 4245 'add' 'add_ln813_4327' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4246 [1/1] (0.76ns)   --->   "%add_ln813_4333 = add i15 %sext_ln17_1578, i15 %sext_ln17_1586"   --->   Operation 4246 'add' 'add_ln813_4333' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4247 [1/1] (0.76ns)   --->   "%add_ln813_4334 = add i15 %sext_ln17_1612, i15 %sext_ln17_1622"   --->   Operation 4247 'add' 'add_ln813_4334' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4248 [1/1] (0.76ns)   --->   "%add_ln813_4336 = add i15 %sext_ln17_1626, i15 %sext_ln17_1631"   --->   Operation 4248 'add' 'add_ln813_4336' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4249 [1/1] (0.00ns)   --->   "%sext_ln813_2170 = sext i15 %add_ln813_4336"   --->   Operation 4249 'sext' 'sext_ln813_2170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4250 [1/1] (0.76ns)   --->   "%add_ln813_4337 = add i15 %sext_ln17_1682, i15 %sext_ln17_1704"   --->   Operation 4250 'add' 'add_ln813_4337' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4251 [1/1] (0.00ns)   --->   "%sext_ln813_2171 = sext i15 %add_ln813_4337"   --->   Operation 4251 'sext' 'sext_ln813_2171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4252 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4338 = add i16 %sext_ln813_2171, i16 %sext_ln818_708"   --->   Operation 4252 'add' 'add_ln813_4338' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4253 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4339 = add i16 %add_ln813_4338, i16 %sext_ln813_2170"   --->   Operation 4253 'add' 'add_ln813_4339' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4254 [1/1] (0.76ns)   --->   "%add_ln813_4341 = add i15 %sext_ln17_1709, i15 %sext_ln17_1722"   --->   Operation 4254 'add' 'add_ln813_4341' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4255 [1/1] (0.76ns)   --->   "%add_ln813_4342 = add i15 %sext_ln17_1770, i15 %sext_ln17_1781"   --->   Operation 4255 'add' 'add_ln813_4342' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4256 [1/1] (0.00ns)   --->   "%sext_ln813_2173 = sext i15 %add_ln813_4342"   --->   Operation 4256 'sext' 'sext_ln813_2173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4257 [1/1] (0.77ns)   --->   "%add_ln813_4343 = add i16 %sext_ln813_2173, i16 %sext_ln818_783"   --->   Operation 4257 'add' 'add_ln813_4343' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4258 [1/1] (0.76ns)   --->   "%add_ln813_4345 = add i15 %sext_ln17_1783, i15 %sext_ln17_1787"   --->   Operation 4258 'add' 'add_ln813_4345' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4259 [1/1] (0.00ns)   --->   "%sext_ln813_2174 = sext i15 %add_ln813_4345"   --->   Operation 4259 'sext' 'sext_ln813_2174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4260 [1/1] (0.76ns)   --->   "%add_ln813_4346 = add i15 %sext_ln17_1808, i15 %sext_ln17_1816"   --->   Operation 4260 'add' 'add_ln813_4346' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4261 [1/1] (0.00ns)   --->   "%sext_ln813_2175 = sext i15 %add_ln813_4346"   --->   Operation 4261 'sext' 'sext_ln813_2175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4262 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4347 = add i16 %sext_ln813_2175, i16 %sext_ln818_817"   --->   Operation 4262 'add' 'add_ln813_4347' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4263 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4348 = add i16 %add_ln813_4347, i16 %sext_ln813_2174"   --->   Operation 4263 'add' 'add_ln813_4348' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4264 [1/1] (0.76ns)   --->   "%add_ln813_4351 = add i15 %sext_ln17_1848, i15 %sext_ln17_1853"   --->   Operation 4264 'add' 'add_ln813_4351' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4265 [1/1] (0.00ns)   --->   "%sext_ln813_2176 = sext i15 %add_ln813_4351"   --->   Operation 4265 'sext' 'sext_ln813_2176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4266 [1/1] (0.75ns)   --->   "%add_ln813_4352 = add i14 %sext_ln17_1435, i14 %sext_ln17_1458"   --->   Operation 4266 'add' 'add_ln813_4352' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4267 [1/1] (0.00ns)   --->   "%sext_ln813_2177 = sext i14 %add_ln813_4352"   --->   Operation 4267 'sext' 'sext_ln813_2177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4268 [1/1] (0.76ns)   --->   "%add_ln813_4353 = add i15 %sext_ln813_2177, i15 %sext_ln17_1862"   --->   Operation 4268 'add' 'add_ln813_4353' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4269 [1/1] (0.00ns)   --->   "%sext_ln813_2178 = sext i15 %add_ln813_4353"   --->   Operation 4269 'sext' 'sext_ln813_2178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4270 [1/1] (0.77ns)   --->   "%add_ln813_4354 = add i16 %sext_ln813_2178, i16 %sext_ln813_2176"   --->   Operation 4270 'add' 'add_ln813_4354' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4271 [1/1] (0.75ns)   --->   "%add_ln813_4355 = add i14 %sext_ln17_1507, i14 %sext_ln17_1511"   --->   Operation 4271 'add' 'add_ln813_4355' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4272 [1/1] (0.00ns)   --->   "%sext_ln813_2179 = sext i14 %add_ln813_4355"   --->   Operation 4272 'sext' 'sext_ln813_2179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4273 [1/1] (0.75ns)   --->   "%add_ln813_4356 = add i14 %sext_ln17_1668, i14 %sext_ln17_1774"   --->   Operation 4273 'add' 'add_ln813_4356' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4274 [1/1] (0.00ns)   --->   "%sext_ln813_2180 = sext i14 %add_ln813_4356"   --->   Operation 4274 'sext' 'sext_ln813_2180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4275 [1/1] (0.76ns)   --->   "%add_ln813_4357 = add i15 %sext_ln813_2180, i15 %sext_ln17_1645"   --->   Operation 4275 'add' 'add_ln813_4357' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4276 [1/1] (0.00ns)   --->   "%sext_ln813_2181 = sext i15 %add_ln813_4357"   --->   Operation 4276 'sext' 'sext_ln813_2181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4277 [1/1] (0.77ns)   --->   "%add_ln813_4358 = add i16 %sext_ln813_2181, i16 %sext_ln813_2179"   --->   Operation 4277 'add' 'add_ln813_4358' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4278 [1/1] (0.75ns)   --->   "%add_ln813_4360 = add i14 %sext_ln17_1829, i14 %sext_ln17_1878"   --->   Operation 4278 'add' 'add_ln813_4360' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4279 [1/1] (0.74ns)   --->   "%add_ln813_4361 = add i13 %sext_ln17_1403, i13 %sext_ln17_1442"   --->   Operation 4279 'add' 'add_ln813_4361' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4280 [1/1] (0.00ns)   --->   "%sext_ln813_2183 = sext i13 %add_ln813_4361"   --->   Operation 4280 'sext' 'sext_ln813_2183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4281 [1/1] (0.75ns)   --->   "%add_ln813_4362 = add i14 %sext_ln813_2183, i14 %sext_ln17_1882"   --->   Operation 4281 'add' 'add_ln813_4362' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4282 [1/1] (0.74ns)   --->   "%add_ln813_4364 = add i13 %sext_ln17_1481, i13 %sext_ln17_1640"   --->   Operation 4282 'add' 'add_ln813_4364' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4283 [1/1] (0.00ns)   --->   "%sext_ln813_2186 = sext i13 %add_ln813_4364"   --->   Operation 4283 'sext' 'sext_ln813_2186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4284 [1/1] (0.74ns)   --->   "%add_ln813_4365 = add i13 %sext_ln17_1897, i13 992"   --->   Operation 4284 'add' 'add_ln813_4365' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4285 [1/1] (0.00ns)   --->   "%sext_ln813_2187 = sext i13 %add_ln813_4365"   --->   Operation 4285 'sext' 'sext_ln813_2187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4286 [1/1] (0.75ns)   --->   "%add_ln813_4366 = add i14 %sext_ln813_2187, i14 %sext_ln17_1870"   --->   Operation 4286 'add' 'add_ln813_4366' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4287 [1/1] (0.00ns)   --->   "%sext_ln813_2188 = sext i14 %add_ln813_4366"   --->   Operation 4287 'sext' 'sext_ln813_2188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4288 [1/1] (0.76ns)   --->   "%add_ln813_4367 = add i15 %sext_ln813_2188, i15 %sext_ln813_2186"   --->   Operation 4288 'add' 'add_ln813_4367' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4289 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4372 = add i16 %sext_ln818_490, i16 %sext_ln818_498"   --->   Operation 4289 'add' 'add_ln813_4372' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4290 [1/1] (0.77ns)   --->   "%add_ln813_4373 = add i16 %sext_ln818_499, i16 %sext_ln818_510"   --->   Operation 4290 'add' 'add_ln813_4373' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4291 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4374 = add i16 %add_ln813_4373, i16 %add_ln813_4372"   --->   Operation 4291 'add' 'add_ln813_4374' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4292 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4375 = add i16 %sext_ln818_533, i16 %sext_ln818_544"   --->   Operation 4292 'add' 'add_ln813_4375' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4293 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4376 = add i16 %sext_ln818_550, i16 %sext_ln818_568"   --->   Operation 4293 'add' 'add_ln813_4376' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4294 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4377 = add i16 %add_ln813_4376, i16 %sext_ln818_548"   --->   Operation 4294 'add' 'add_ln813_4377' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4295 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4378 = add i16 %add_ln813_4377, i16 %add_ln813_4375"   --->   Operation 4295 'add' 'add_ln813_4378' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4296 [1/1] (0.77ns)   --->   "%add_ln813_4380 = add i16 %sext_ln818_571, i16 %sext_ln818_630"   --->   Operation 4296 'add' 'add_ln813_4380' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4297 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4381 = add i16 %sext_ln818_640, i16 %sext_ln818_672"   --->   Operation 4297 'add' 'add_ln813_4381' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4298 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4382 = add i16 %add_ln813_4381, i16 %sext_ln818_637"   --->   Operation 4298 'add' 'add_ln813_4382' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4299 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4384 = add i16 %sext_ln818_716, i16 %sext_ln818_751"   --->   Operation 4299 'add' 'add_ln813_4384' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4300 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4385 = add i16 %sext_ln818_767, i16 %sext_ln818_786"   --->   Operation 4300 'add' 'add_ln813_4385' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4301 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4386 = add i16 %add_ln813_4385, i16 %sext_ln818_763"   --->   Operation 4301 'add' 'add_ln813_4386' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4302 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4387 = add i16 %add_ln813_4386, i16 %add_ln813_4384"   --->   Operation 4302 'add' 'add_ln813_4387' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4303 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4391 = add i16 %sext_ln818_859, i16 %sext_ln818_506"   --->   Operation 4303 'add' 'add_ln813_4391' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4304 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4392 = add i16 %add_ln813_4391, i16 %sext_ln818_853"   --->   Operation 4304 'add' 'add_ln813_4392' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4305 [1/1] (0.76ns)   --->   "%add_ln813_4394 = add i15 %sext_ln17_1397, i15 %sext_ln17_1404"   --->   Operation 4305 'add' 'add_ln813_4394' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4306 [1/1] (0.76ns)   --->   "%add_ln813_4395 = add i15 %sext_ln17_1414, i15 %sext_ln17_1439"   --->   Operation 4306 'add' 'add_ln813_4395' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4307 [1/1] (0.76ns)   --->   "%add_ln813_4399 = add i15 %sext_ln17_1463, i15 %sext_ln17_1487"   --->   Operation 4307 'add' 'add_ln813_4399' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4308 [1/1] (0.76ns)   --->   "%add_ln813_4400 = add i15 %sext_ln17_1506, i15 %sext_ln17_1513"   --->   Operation 4308 'add' 'add_ln813_4400' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4309 [1/1] (0.00ns)   --->   "%sext_ln813_2193 = sext i15 %add_ln813_4400"   --->   Operation 4309 'sext' 'sext_ln813_2193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4310 [1/1] (0.77ns)   --->   "%add_ln813_4401 = add i16 %sext_ln813_2193, i16 %sext_ln818_589"   --->   Operation 4310 'add' 'add_ln813_4401' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4311 [1/1] (0.76ns)   --->   "%add_ln813_4403 = add i15 %sext_ln17_1516, i15 %sext_ln17_1527"   --->   Operation 4311 'add' 'add_ln813_4403' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4312 [1/1] (0.76ns)   --->   "%add_ln813_4404 = add i15 %sext_ln17_1547, i15 %sext_ln17_1557"   --->   Operation 4312 'add' 'add_ln813_4404' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4313 [1/1] (0.76ns)   --->   "%add_ln813_4410 = add i15 %sext_ln17_1581, i15 %sext_ln17_1592"   --->   Operation 4313 'add' 'add_ln813_4410' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4314 [1/1] (0.76ns)   --->   "%add_ln813_4411 = add i15 %sext_ln17_1597, i15 %sext_ln17_1628"   --->   Operation 4314 'add' 'add_ln813_4411' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4315 [1/1] (0.76ns)   --->   "%add_ln813_4413 = add i15 %sext_ln17_1636, i15 %sext_ln17_1642"   --->   Operation 4315 'add' 'add_ln813_4413' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4316 [1/1] (0.00ns)   --->   "%sext_ln813_2198 = sext i15 %add_ln813_4413"   --->   Operation 4316 'sext' 'sext_ln813_2198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4317 [1/1] (0.76ns)   --->   "%add_ln813_4414 = add i15 %sext_ln17_1661, i15 %sext_ln17_1665"   --->   Operation 4317 'add' 'add_ln813_4414' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4318 [1/1] (0.00ns)   --->   "%sext_ln813_2199 = sext i15 %add_ln813_4414"   --->   Operation 4318 'sext' 'sext_ln813_2199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4319 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4415 = add i16 %sext_ln813_2199, i16 %sext_ln818_702"   --->   Operation 4319 'add' 'add_ln813_4415' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4320 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4416 = add i16 %add_ln813_4415, i16 %sext_ln813_2198"   --->   Operation 4320 'add' 'add_ln813_4416' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4321 [1/1] (0.76ns)   --->   "%add_ln813_4418 = add i15 %sext_ln17_1676, i15 %sext_ln17_1685"   --->   Operation 4321 'add' 'add_ln813_4418' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4322 [1/1] (0.76ns)   --->   "%add_ln813_4419 = add i15 %sext_ln17_1776, i15 %sext_ln17_1789"   --->   Operation 4322 'add' 'add_ln813_4419' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4323 [1/1] (0.00ns)   --->   "%sext_ln813_2201 = sext i15 %add_ln813_4419"   --->   Operation 4323 'sext' 'sext_ln813_2201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4324 [1/1] (0.77ns)   --->   "%add_ln813_4420 = add i16 %sext_ln813_2201, i16 %sext_ln818_764"   --->   Operation 4324 'add' 'add_ln813_4420' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4325 [1/1] (0.76ns)   --->   "%add_ln813_4422 = add i15 %sext_ln17_1810, i15 %sext_ln17_1822"   --->   Operation 4325 'add' 'add_ln813_4422' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4326 [1/1] (0.00ns)   --->   "%sext_ln813_2202 = sext i15 %add_ln813_4422"   --->   Operation 4326 'sext' 'sext_ln813_2202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4327 [1/1] (0.76ns)   --->   "%add_ln813_4423 = add i15 %sext_ln17_1840, i15 %sext_ln17_1873"   --->   Operation 4327 'add' 'add_ln813_4423' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4328 [1/1] (0.00ns)   --->   "%sext_ln813_2203 = sext i15 %add_ln813_4423"   --->   Operation 4328 'sext' 'sext_ln813_2203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4329 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4424 = add i16 %sext_ln813_2203, i16 %sext_ln818_841"   --->   Operation 4329 'add' 'add_ln813_4424' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4330 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4425 = add i16 %add_ln813_4424, i16 %sext_ln813_2202"   --->   Operation 4330 'add' 'add_ln813_4425' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4331 [1/1] (0.76ns)   --->   "%add_ln813_4428 = add i15 %sext_ln17_1898, i15 %sext_ln17_1434"   --->   Operation 4331 'add' 'add_ln813_4428' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4332 [1/1] (0.75ns)   --->   "%add_ln813_4429 = add i14 %sext_ln17_1454, i14 %sext_ln17_1460"   --->   Operation 4332 'add' 'add_ln813_4429' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4333 [1/1] (0.00ns)   --->   "%sext_ln813_2205 = sext i14 %add_ln813_4429"   --->   Operation 4333 'sext' 'sext_ln813_2205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4334 [1/1] (0.76ns)   --->   "%add_ln813_4430 = add i15 %sext_ln813_2205, i15 %sext_ln17_1448"   --->   Operation 4334 'add' 'add_ln813_4430' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4335 [1/1] (0.75ns)   --->   "%add_ln813_4432 = add i14 %sext_ln17_1520, i14 %sext_ln17_1615"   --->   Operation 4335 'add' 'add_ln813_4432' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4336 [1/1] (0.75ns)   --->   "%add_ln813_4433 = add i14 %sext_ln17_1697, i14 %sext_ln17_1730"   --->   Operation 4336 'add' 'add_ln813_4433' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4337 [1/1] (0.00ns)   --->   "%sext_ln813_2208 = sext i14 %add_ln813_4433"   --->   Operation 4337 'sext' 'sext_ln813_2208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4338 [1/1] (0.76ns)   --->   "%add_ln813_4434 = add i15 %sext_ln813_2208, i15 %sext_ln17_1688"   --->   Operation 4338 'add' 'add_ln813_4434' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4339 [1/1] (0.75ns)   --->   "%add_ln813_4437 = add i14 %sext_ln17_1736, i14 %sext_ln17_1379"   --->   Operation 4339 'add' 'add_ln813_4437' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4340 [1/1] (0.74ns)   --->   "%add_ln813_4438 = add i13 %sext_ln17_1743, i13 %sext_ln17_1782"   --->   Operation 4340 'add' 'add_ln813_4438' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4341 [1/1] (0.00ns)   --->   "%sext_ln813_2211 = sext i13 %add_ln813_4438"   --->   Operation 4341 'sext' 'sext_ln813_2211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4342 [1/1] (0.75ns)   --->   "%add_ln813_4439 = add i14 %sext_ln813_2211, i14 %sext_ln17_1683"   --->   Operation 4342 'add' 'add_ln813_4439' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4343 [1/1] (0.74ns)   --->   "%add_ln813_4441 = add i13 %sext_ln17_1858, i13 %sext_ln17_1866"   --->   Operation 4343 'add' 'add_ln813_4441' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4344 [1/1] (0.00ns)   --->   "%sext_ln813_2214 = sext i13 %add_ln813_4441"   --->   Operation 4344 'sext' 'sext_ln813_2214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4345 [1/1] (0.73ns)   --->   "%add_ln813_4442 = add i12 %sext_ln17_1802, i12 3936"   --->   Operation 4345 'add' 'add_ln813_4442' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4346 [1/1] (0.00ns)   --->   "%sext_ln813_2215 = sext i12 %add_ln813_4442"   --->   Operation 4346 'sext' 'sext_ln813_2215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4347 [1/1] (0.74ns)   --->   "%add_ln813_4443 = add i13 %sext_ln813_2215, i13 %sext_ln17_1888"   --->   Operation 4347 'add' 'add_ln813_4443' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4348 [1/1] (0.00ns)   --->   "%sext_ln813_2216 = sext i13 %add_ln813_4443"   --->   Operation 4348 'sext' 'sext_ln813_2216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4349 [1/1] (0.75ns)   --->   "%add_ln813_4444 = add i14 %sext_ln813_2216, i14 %sext_ln813_2214"   --->   Operation 4349 'add' 'add_ln813_4444' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4350 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4449 = add i16 %sext_ln818_504, i16 %sext_ln818_558"   --->   Operation 4350 'add' 'add_ln813_4449' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4351 [1/1] (0.77ns)   --->   "%add_ln813_4450 = add i16 %sext_ln818_595, i16 %sext_ln818_612"   --->   Operation 4351 'add' 'add_ln813_4450' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4352 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4451 = add i16 %add_ln813_4450, i16 %add_ln813_4449"   --->   Operation 4352 'add' 'add_ln813_4451' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4353 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4452 = add i16 %sext_ln818_616, i16 %sext_ln818_631"   --->   Operation 4353 'add' 'add_ln813_4452' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4354 [1/1] (0.77ns)   --->   "%add_ln813_4453 = add i16 %sext_ln818_724, i16 %sext_ln818_742"   --->   Operation 4354 'add' 'add_ln813_4453' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4355 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4454 = add i16 %add_ln813_4453, i16 %add_ln813_4452"   --->   Operation 4355 'add' 'add_ln813_4454' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4356 [1/1] (0.77ns)   --->   "%add_ln813_4456 = add i16 %sext_ln818_757, i16 %sext_ln818_814"   --->   Operation 4356 'add' 'add_ln813_4456' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4357 [1/1] (0.77ns)   --->   "%add_ln813_4457 = add i16 %sext_ln818_843, i16 %sext_ln818_880"   --->   Operation 4357 'add' 'add_ln813_4457' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4358 [1/1] (0.76ns)   --->   "%add_ln813_4459 = add i15 %sext_ln17_1369, i15 %sext_ln17_1376"   --->   Operation 4358 'add' 'add_ln813_4459' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4359 [1/1] (0.00ns)   --->   "%sext_ln813_2218 = sext i15 %add_ln813_4459"   --->   Operation 4359 'sext' 'sext_ln813_2218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4360 [1/1] (0.76ns)   --->   "%add_ln813_4460 = add i15 %sext_ln17_1440, i15 %sext_ln17_1464"   --->   Operation 4360 'add' 'add_ln813_4460' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4361 [1/1] (0.00ns)   --->   "%sext_ln813_2219 = sext i15 %add_ln813_4460"   --->   Operation 4361 'sext' 'sext_ln813_2219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4362 [1/1] (0.77ns)   --->   "%add_ln813_4461 = add i16 %sext_ln813_2219, i16 %sext_ln813_2218"   --->   Operation 4362 'add' 'add_ln813_4461' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4363 [1/1] (0.76ns)   --->   "%add_ln813_4464 = add i15 %sext_ln17_1487, i15 %sext_ln17_1514"   --->   Operation 4363 'add' 'add_ln813_4464' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4364 [1/1] (0.76ns)   --->   "%add_ln813_4465 = add i15 %sext_ln17_1544, i15 %sext_ln17_1557"   --->   Operation 4364 'add' 'add_ln813_4465' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4365 [1/1] (0.76ns)   --->   "%add_ln813_4467 = add i15 %sext_ln17_1562, i15 %sext_ln17_1567"   --->   Operation 4365 'add' 'add_ln813_4467' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4366 [1/1] (0.00ns)   --->   "%sext_ln813_2222 = sext i15 %add_ln813_4467"   --->   Operation 4366 'sext' 'sext_ln813_2222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4367 [1/1] (0.76ns)   --->   "%add_ln813_4468 = add i15 %sext_ln17_1579, i15 %sext_ln17_1583"   --->   Operation 4367 'add' 'add_ln813_4468' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4368 [1/1] (0.00ns)   --->   "%sext_ln813_2223 = sext i15 %add_ln813_4468"   --->   Operation 4368 'sext' 'sext_ln813_2223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4369 [1/1] (0.77ns)   --->   "%add_ln813_4469 = add i16 %sext_ln813_2223, i16 %sext_ln813_2222"   --->   Operation 4369 'add' 'add_ln813_4469' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4370 [1/1] (0.76ns)   --->   "%add_ln813_4471 = add i15 %sext_ln17_1593, i15 %sext_ln17_1607"   --->   Operation 4370 'add' 'add_ln813_4471' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4371 [1/1] (0.76ns)   --->   "%add_ln813_4472 = add i15 %sext_ln17_1624, i15 %sext_ln17_1626"   --->   Operation 4371 'add' 'add_ln813_4472' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4372 [1/1] (0.76ns)   --->   "%add_ln813_4474 = add i15 %sext_ln17_1642, i15 %sext_ln17_1657"   --->   Operation 4372 'add' 'add_ln813_4474' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4373 [1/1] (0.00ns)   --->   "%sext_ln813_2226 = sext i15 %add_ln813_4474"   --->   Operation 4373 'sext' 'sext_ln813_2226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4374 [1/1] (0.76ns)   --->   "%add_ln813_4475 = add i15 %sext_ln17_1686, i15 %sext_ln17_1709"   --->   Operation 4374 'add' 'add_ln813_4475' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4375 [1/1] (0.00ns)   --->   "%sext_ln813_2227 = sext i15 %add_ln813_4475"   --->   Operation 4375 'sext' 'sext_ln813_2227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4376 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4476 = add i16 %sext_ln813_2227, i16 %sext_ln818_719"   --->   Operation 4376 'add' 'add_ln813_4476' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4377 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4477 = add i16 %add_ln813_4476, i16 %sext_ln813_2226"   --->   Operation 4377 'add' 'add_ln813_4477' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4378 [1/1] (0.76ns)   --->   "%add_ln813_4481 = add i15 %sext_ln17_1724, i15 %sext_ln17_1732"   --->   Operation 4378 'add' 'add_ln813_4481' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4379 [1/1] (0.76ns)   --->   "%add_ln813_4482 = add i15 %sext_ln17_1737, i15 %sext_ln17_1759"   --->   Operation 4379 'add' 'add_ln813_4482' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4380 [1/1] (0.76ns)   --->   "%add_ln813_4484 = add i15 %sext_ln17_1762, i15 %sext_ln17_1777"   --->   Operation 4380 'add' 'add_ln813_4484' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4381 [1/1] (0.76ns)   --->   "%add_ln813_4485 = add i15 %sext_ln17_1783, i15 %sext_ln17_1789"   --->   Operation 4381 'add' 'add_ln813_4485' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4382 [1/1] (0.76ns)   --->   "%add_ln813_4488 = add i15 %sext_ln17_1799, i15 %sext_ln17_1815"   --->   Operation 4382 'add' 'add_ln813_4488' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4383 [1/1] (0.76ns)   --->   "%add_ln813_4489 = add i15 %sext_ln17_1820, i15 %sext_ln17_1832"   --->   Operation 4383 'add' 'add_ln813_4489' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4384 [1/1] (0.76ns)   --->   "%add_ln813_4491 = add i15 %sext_ln17_1854, i15 %sext_ln17_1871"   --->   Operation 4384 'add' 'add_ln813_4491' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4385 [1/1] (0.00ns)   --->   "%sext_ln813_2234 = sext i15 %add_ln813_4491"   --->   Operation 4385 'sext' 'sext_ln813_2234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4386 [1/1] (0.76ns)   --->   "%add_ln813_4492 = add i15 %sext_ln17_1884, i15 %sext_ln17_1366"   --->   Operation 4386 'add' 'add_ln813_4492' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4387 [1/1] (0.00ns)   --->   "%sext_ln813_2235 = sext i15 %add_ln813_4492"   --->   Operation 4387 'sext' 'sext_ln813_2235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4388 [1/1] (0.77ns)   --->   "%add_ln813_4493 = add i16 %sext_ln813_2235, i16 %sext_ln813_2234"   --->   Operation 4388 'add' 'add_ln813_4493' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4389 [1/1] (0.75ns)   --->   "%add_ln813_4496 = add i14 %sext_ln17_1421, i14 %sext_ln17_1430"   --->   Operation 4389 'add' 'add_ln813_4496' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4390 [1/1] (0.00ns)   --->   "%sext_ln813_2236 = sext i14 %add_ln813_4496"   --->   Operation 4390 'sext' 'sext_ln813_2236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4391 [1/1] (0.75ns)   --->   "%add_ln813_4497 = add i14 %sext_ln17_1436, i14 %sext_ln17_1507"   --->   Operation 4391 'add' 'add_ln813_4497' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4392 [1/1] (0.00ns)   --->   "%sext_ln813_2237 = sext i14 %add_ln813_4497"   --->   Operation 4392 'sext' 'sext_ln813_2237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4393 [1/1] (0.76ns)   --->   "%add_ln813_4498 = add i15 %sext_ln813_2237, i15 %sext_ln813_2236"   --->   Operation 4393 'add' 'add_ln813_4498' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4394 [1/1] (0.75ns)   --->   "%add_ln813_4499 = add i14 %sext_ln17_1532, i14 %sext_ln17_1537"   --->   Operation 4394 'add' 'add_ln813_4499' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4395 [1/1] (0.00ns)   --->   "%sext_ln813_2239 = sext i14 %add_ln813_4499"   --->   Operation 4395 'sext' 'sext_ln813_2239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4396 [1/1] (0.75ns)   --->   "%add_ln813_4500 = add i14 %sext_ln17_1637, i14 %sext_ln17_1693"   --->   Operation 4396 'add' 'add_ln813_4500' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4397 [1/1] (0.00ns)   --->   "%sext_ln813_2240 = sext i14 %add_ln813_4500"   --->   Operation 4397 'sext' 'sext_ln813_2240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4398 [1/1] (0.76ns)   --->   "%add_ln813_4501 = add i15 %sext_ln813_2240, i15 %sext_ln813_2239"   --->   Operation 4398 'add' 'add_ln813_4501' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4399 [1/1] (0.75ns)   --->   "%add_ln813_4503 = add i14 %sext_ln17_1714, i14 %sext_ln17_1768"   --->   Operation 4399 'add' 'add_ln813_4503' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4400 [1/1] (0.00ns)   --->   "%sext_ln813_2242 = sext i14 %add_ln813_4503"   --->   Operation 4400 'sext' 'sext_ln813_2242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4401 [1/1] (0.75ns)   --->   "%add_ln813_4504 = add i14 %sext_ln17_1804, i14 %sext_ln17_1889"   --->   Operation 4401 'add' 'add_ln813_4504' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4402 [1/1] (0.00ns)   --->   "%sext_ln813_2243 = sext i14 %add_ln813_4504"   --->   Operation 4402 'sext' 'sext_ln813_2243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4403 [1/1] (0.76ns)   --->   "%add_ln813_4505 = add i15 %sext_ln813_2243, i15 %sext_ln813_2242"   --->   Operation 4403 'add' 'add_ln813_4505' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4404 [1/1] (0.74ns)   --->   "%add_ln813_4506 = add i13 %sext_ln17_1393, i13 %sext_ln17_1398"   --->   Operation 4404 'add' 'add_ln813_4506' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4405 [1/1] (0.00ns)   --->   "%sext_ln813_2245 = sext i13 %add_ln813_4506"   --->   Operation 4405 'sext' 'sext_ln813_2245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4406 [1/1] (0.74ns)   --->   "%add_ln813_4507 = add i13 %sext_ln17_1743, i13 224"   --->   Operation 4406 'add' 'add_ln813_4507' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4407 [1/1] (0.00ns)   --->   "%sext_ln813_2246 = sext i13 %add_ln813_4507"   --->   Operation 4407 'sext' 'sext_ln813_2246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4408 [1/1] (0.75ns)   --->   "%add_ln813_4508 = add i14 %sext_ln813_2246, i14 %sext_ln17_1402"   --->   Operation 4408 'add' 'add_ln813_4508' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4409 [1/1] (0.00ns)   --->   "%sext_ln813_2247 = sext i14 %add_ln813_4508"   --->   Operation 4409 'sext' 'sext_ln813_2247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4410 [1/1] (0.76ns)   --->   "%add_ln813_4509 = add i15 %sext_ln813_2247, i15 %sext_ln813_2245"   --->   Operation 4410 'add' 'add_ln813_4509' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4411 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4514 = add i16 %mult_V_1737, i16 %sext_ln818_511"   --->   Operation 4411 'add' 'add_ln813_4514' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4412 [1/1] (0.77ns)   --->   "%add_ln813_4515 = add i16 %sext_ln818_544, i16 %sext_ln818_559"   --->   Operation 4412 'add' 'add_ln813_4515' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4413 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4516 = add i16 %add_ln813_4515, i16 %add_ln813_4514"   --->   Operation 4413 'add' 'add_ln813_4516' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4414 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4517 = add i16 %sext_ln818_565, i16 %sext_ln818_612"   --->   Operation 4414 'add' 'add_ln813_4517' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4415 [1/1] (0.77ns)   --->   "%add_ln813_4518 = add i16 %sext_ln818_617, i16 %sext_ln818_638"   --->   Operation 4415 'add' 'add_ln813_4518' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4416 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4519 = add i16 %add_ln813_4518, i16 %add_ln813_4517"   --->   Operation 4416 'add' 'add_ln813_4519' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4417 [1/1] (0.77ns)   --->   "%add_ln813_4521 = add i16 %sext_ln818_701, i16 %sext_ln818_720"   --->   Operation 4417 'add' 'add_ln813_4521' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4418 [1/1] (0.77ns)   --->   "%add_ln813_4522 = add i16 %sext_ln818_733, i16 %sext_ln818_738"   --->   Operation 4418 'add' 'add_ln813_4522' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4419 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4524 = add i16 %sext_ln818_748, i16 %sext_ln818_758"   --->   Operation 4419 'add' 'add_ln813_4524' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4420 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4525 = add i16 %sext_ln818_796, i16 %sext_ln818_809"   --->   Operation 4420 'add' 'add_ln813_4525' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4421 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4526 = add i16 %add_ln813_4525, i16 %sext_ln818_790"   --->   Operation 4421 'add' 'add_ln813_4526' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4422 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4527 = add i16 %add_ln813_4526, i16 %add_ln813_4524"   --->   Operation 4422 'add' 'add_ln813_4527' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4423 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4530 = add i16 %sext_ln818_819, i16 %sext_ln818_821"   --->   Operation 4423 'add' 'add_ln813_4530' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4424 [1/1] (0.77ns)   --->   "%add_ln813_4531 = add i16 %sext_ln818_828, i16 %sext_ln818_837"   --->   Operation 4424 'add' 'add_ln813_4531' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4425 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4532 = add i16 %add_ln813_4531, i16 %add_ln813_4530"   --->   Operation 4425 'add' 'add_ln813_4532' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4426 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4533 = add i16 %sext_ln818_846, i16 %sext_ln818_851"   --->   Operation 4426 'add' 'add_ln813_4533' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4427 [1/1] (0.77ns)   --->   "%add_ln813_4534 = add i16 %sext_ln818_867, i16 %sext_ln818_870"   --->   Operation 4427 'add' 'add_ln813_4534' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4428 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4535 = add i16 %add_ln813_4534, i16 %add_ln813_4533"   --->   Operation 4428 'add' 'add_ln813_4535' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4429 [1/1] (0.77ns)   --->   "%add_ln813_4537 = add i16 %sext_ln818_881, i16 %sext_ln818_525"   --->   Operation 4429 'add' 'add_ln813_4537' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4430 [1/1] (0.76ns)   --->   "%add_ln813_4538 = add i15 %sext_ln17_1431, i15 %sext_ln17_1437"   --->   Operation 4430 'add' 'add_ln813_4538' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4431 [1/1] (0.76ns)   --->   "%add_ln813_4540 = add i15 %sext_ln17_1455, i15 %sext_ln17_1516"   --->   Operation 4431 'add' 'add_ln813_4540' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4432 [1/1] (0.76ns)   --->   "%add_ln813_4541 = add i15 %sext_ln17_1531, i15 %sext_ln17_1539"   --->   Operation 4432 'add' 'add_ln813_4541' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4433 [1/1] (0.76ns)   --->   "%add_ln813_4547 = add i15 %sext_ln17_1552, i15 %sext_ln17_1584"   --->   Operation 4433 'add' 'add_ln813_4547' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4434 [1/1] (0.76ns)   --->   "%add_ln813_4548 = add i15 %sext_ln17_1621, i15 %sext_ln17_1632"   --->   Operation 4434 'add' 'add_ln813_4548' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4435 [1/1] (0.76ns)   --->   "%add_ln813_4550 = add i15 %sext_ln17_1646, i15 %sext_ln17_1654"   --->   Operation 4435 'add' 'add_ln813_4550' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4436 [1/1] (0.76ns)   --->   "%add_ln813_4551 = add i15 %sext_ln17_1679, i15 %sext_ln17_1689"   --->   Operation 4436 'add' 'add_ln813_4551' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4437 [1/1] (0.76ns)   --->   "%add_ln813_4554 = add i15 %sext_ln17_1698, i15 %sext_ln17_1725"   --->   Operation 4437 'add' 'add_ln813_4554' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4438 [1/1] (0.76ns)   --->   "%add_ln813_4555 = add i15 %sext_ln17_1747, i15 %sext_ln17_1777"   --->   Operation 4438 'add' 'add_ln813_4555' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4439 [1/1] (0.76ns)   --->   "%add_ln813_4557 = add i15 %sext_ln17_1786, i15 %sext_ln17_1811"   --->   Operation 4439 'add' 'add_ln813_4557' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4440 [1/1] (0.76ns)   --->   "%add_ln813_4558 = add i15 %sext_ln17_1851, i15 %sext_ln17_1855"   --->   Operation 4440 'add' 'add_ln813_4558' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4441 [1/1] (0.76ns)   --->   "%add_ln813_4563 = add i15 %sext_ln17_1890, i15 %sext_ln17_1363"   --->   Operation 4441 'add' 'add_ln813_4563' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4442 [1/1] (0.00ns)   --->   "%sext_ln813_2260 = sext i15 %add_ln813_4563"   --->   Operation 4442 'sext' 'sext_ln813_2260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4443 [1/1] (0.75ns)   --->   "%add_ln813_4564 = add i14 %sext_ln17_1373, i14 %sext_ln17_1465"   --->   Operation 4443 'add' 'add_ln813_4564' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4444 [1/1] (0.00ns)   --->   "%sext_ln813_2261 = sext i14 %add_ln813_4564"   --->   Operation 4444 'sext' 'sext_ln813_2261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4445 [1/1] (0.77ns)   --->   "%add_ln813_4565 = add i16 %sext_ln813_2261, i16 %sext_ln813_2260"   --->   Operation 4445 'add' 'add_ln813_4565' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4446 [1/1] (0.75ns)   --->   "%add_ln813_4566 = add i14 %sext_ln17_1577, i14 %sext_ln17_1588"   --->   Operation 4446 'add' 'add_ln813_4566' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4447 [1/1] (0.00ns)   --->   "%sext_ln813_2262 = sext i14 %add_ln813_4566"   --->   Operation 4447 'sext' 'sext_ln813_2262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4448 [1/1] (0.75ns)   --->   "%add_ln813_4567 = add i14 %sext_ln17_1605, i14 %sext_ln17_1610"   --->   Operation 4448 'add' 'add_ln813_4567' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4449 [1/1] (0.00ns)   --->   "%sext_ln813_2263 = sext i14 %add_ln813_4567"   --->   Operation 4449 'sext' 'sext_ln813_2263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4450 [1/1] (0.76ns)   --->   "%add_ln813_4568 = add i15 %sext_ln813_2263, i15 %sext_ln813_2262"   --->   Operation 4450 'add' 'add_ln813_4568' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4451 [1/1] (0.75ns)   --->   "%add_ln813_4570 = add i14 %sext_ln17_1658, i14 %sext_ln17_1672"   --->   Operation 4451 'add' 'add_ln813_4570' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4452 [1/1] (0.00ns)   --->   "%sext_ln813_2265 = sext i14 %add_ln813_4570"   --->   Operation 4452 'sext' 'sext_ln813_2265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4453 [1/1] (0.75ns)   --->   "%add_ln813_4571 = add i14 %sext_ln17_1867, i14 %sext_ln17_1717"   --->   Operation 4453 'add' 'add_ln813_4571' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4454 [1/1] (0.00ns)   --->   "%sext_ln813_2266 = sext i14 %add_ln813_4571"   --->   Operation 4454 'sext' 'sext_ln813_2266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4455 [1/1] (0.76ns)   --->   "%add_ln813_4572 = add i15 %sext_ln813_2266, i15 %sext_ln813_2265"   --->   Operation 4455 'add' 'add_ln813_4572' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4456 [1/1] (0.74ns)   --->   "%add_ln813_4573 = add i13 %sext_ln17_1754, i13 %sext_ln17_1858"   --->   Operation 4456 'add' 'add_ln813_4573' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4457 [1/1] (0.00ns)   --->   "%sext_ln813_2268 = sext i13 %add_ln813_4573"   --->   Operation 4457 'sext' 'sext_ln813_2268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4458 [1/1] (0.74ns)   --->   "%add_ln813_4574 = add i13 %sext_ln17_1869, i13 256"   --->   Operation 4458 'add' 'add_ln813_4574' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4459 [1/1] (0.00ns)   --->   "%sext_ln813_2269 = sext i13 %add_ln813_4574"   --->   Operation 4459 'sext' 'sext_ln813_2269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4460 [1/1] (0.75ns)   --->   "%add_ln813_4575 = add i14 %sext_ln813_2269, i14 %sext_ln17_1864"   --->   Operation 4460 'add' 'add_ln813_4575' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4461 [1/1] (0.00ns)   --->   "%sext_ln813_2270 = sext i14 %add_ln813_4575"   --->   Operation 4461 'sext' 'sext_ln813_2270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4462 [1/1] (0.76ns)   --->   "%add_ln813_4576 = add i15 %sext_ln813_2270, i15 %sext_ln813_2268"   --->   Operation 4462 'add' 'add_ln813_4576' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4463 [1/1] (0.78ns)   --->   "%add_ln813_4582 = add i16 %mult_V_1918, i16 %mult_V_1942"   --->   Operation 4463 'add' 'add_ln813_4582' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4464 [1/1] (0.78ns)   --->   "%add_ln813_4589 = add i16 %mult_V_2159, i16 %mult_V_2215"   --->   Operation 4464 'add' 'add_ln813_4589' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4465 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4603 = add i16 %sext_ln818_493, i16 %sext_ln818_505"   --->   Operation 4465 'add' 'add_ln813_4603' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4466 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4604 = add i16 %sext_ln818_542, i16 %sext_ln818_543"   --->   Operation 4466 'add' 'add_ln813_4604' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4467 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4605 = add i16 %add_ln813_4604, i16 %sext_ln818_520"   --->   Operation 4467 'add' 'add_ln813_4605' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4468 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4606 = add i16 %add_ln813_4605, i16 %add_ln813_4603"   --->   Operation 4468 'add' 'add_ln813_4606' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4469 [1/1] (0.77ns)   --->   "%add_ln813_4608 = add i16 %sext_ln818_566, i16 %sext_ln818_578"   --->   Operation 4469 'add' 'add_ln813_4608' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4470 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4609 = add i16 %sext_ln818_592, i16 %sext_ln818_597"   --->   Operation 4470 'add' 'add_ln813_4609' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4471 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4610 = add i16 %add_ln813_4609, i16 %sext_ln818_584"   --->   Operation 4471 'add' 'add_ln813_4610' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4472 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4612 = add i16 %sext_ln818_604, i16 %sext_ln818_614"   --->   Operation 4472 'add' 'add_ln813_4612' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4473 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4613 = add i16 %sext_ln818_641, i16 %sext_ln818_645"   --->   Operation 4473 'add' 'add_ln813_4613' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4474 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4614 = add i16 %add_ln813_4613, i16 %sext_ln818_625"   --->   Operation 4474 'add' 'add_ln813_4614' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4475 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4615 = add i16 %add_ln813_4614, i16 %add_ln813_4612"   --->   Operation 4475 'add' 'add_ln813_4615' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4476 [1/1] (0.77ns)   --->   "%add_ln813_4619 = add i16 %sext_ln818_646, i16 %sext_ln818_649"   --->   Operation 4476 'add' 'add_ln813_4619' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4477 [1/1] (0.77ns)   --->   "%add_ln813_4620 = add i16 %sext_ln818_652, i16 %sext_ln818_656"   --->   Operation 4477 'add' 'add_ln813_4620' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4478 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4622 = add i16 %sext_ln818_660, i16 %sext_ln818_668"   --->   Operation 4478 'add' 'add_ln813_4622' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4479 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4623 = add i16 %sext_ln818_678, i16 %sext_ln818_694"   --->   Operation 4479 'add' 'add_ln813_4623' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4480 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4624 = add i16 %add_ln813_4623, i16 %sext_ln818_677"   --->   Operation 4480 'add' 'add_ln813_4624' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4481 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4625 = add i16 %add_ln813_4624, i16 %add_ln813_4622"   --->   Operation 4481 'add' 'add_ln813_4625' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4482 [1/1] (0.77ns)   --->   "%add_ln813_4627 = add i16 %sext_ln818_698, i16 %sext_ln818_713"   --->   Operation 4482 'add' 'add_ln813_4627' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4483 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4628 = add i16 %sext_ln818_734, i16 %sext_ln818_739"   --->   Operation 4483 'add' 'add_ln813_4628' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4484 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4629 = add i16 %add_ln813_4628, i16 %sext_ln818_725"   --->   Operation 4484 'add' 'add_ln813_4629' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4485 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4631 = add i16 %sext_ln818_746, i16 %sext_ln818_779"   --->   Operation 4485 'add' 'add_ln813_4631' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4486 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4632 = add i16 %sext_ln818_800, i16 %sext_ln818_803"   --->   Operation 4486 'add' 'add_ln813_4632' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4487 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4633 = add i16 %add_ln813_4632, i16 %sext_ln818_794"   --->   Operation 4487 'add' 'add_ln813_4633' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4488 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4634 = add i16 %add_ln813_4633, i16 %add_ln813_4631"   --->   Operation 4488 'add' 'add_ln813_4634' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4489 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4637 = add i16 %sext_ln818_810, i16 %sext_ln818_823"   --->   Operation 4489 'add' 'add_ln813_4637' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4490 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4638 = add i16 %sext_ln818_834, i16 %sext_ln818_852"   --->   Operation 4490 'add' 'add_ln813_4638' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4491 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4639 = add i16 %add_ln813_4638, i16 %sext_ln818_825"   --->   Operation 4491 'add' 'add_ln813_4639' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4492 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4640 = add i16 %add_ln813_4639, i16 %add_ln813_4637"   --->   Operation 4492 'add' 'add_ln813_4640' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4493 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4642 = add i16 %sext_ln818_872, i16 %sext_ln818_512"   --->   Operation 4493 'add' 'add_ln813_4642' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4494 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4643 = add i16 %add_ln813_4642, i16 %sext_ln818_868"   --->   Operation 4494 'add' 'add_ln813_4643' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4495 [1/1] (0.76ns)   --->   "%add_ln813_4646 = add i15 %sext_ln17_1394, i15 %sext_ln17_1432"   --->   Operation 4495 'add' 'add_ln813_4646' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4496 [1/1] (0.76ns)   --->   "%add_ln813_4647 = add i15 %sext_ln17_1466, i15 %sext_ln17_1469"   --->   Operation 4496 'add' 'add_ln813_4647' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4497 [1/1] (0.00ns)   --->   "%sext_ln813_2273 = sext i15 %add_ln813_4647"   --->   Operation 4497 'sext' 'sext_ln813_2273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4498 [1/1] (0.77ns)   --->   "%add_ln813_4648 = add i16 %sext_ln813_2273, i16 %sext_ln818_556"   --->   Operation 4498 'add' 'add_ln813_4648' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4499 [1/1] (0.76ns)   --->   "%add_ln813_4650 = add i15 %sext_ln17_1533, i15 %sext_ln17_1666"   --->   Operation 4499 'add' 'add_ln813_4650' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4500 [1/1] (0.76ns)   --->   "%add_ln813_4651 = add i15 %sext_ln17_1718, i15 992"   --->   Operation 4500 'add' 'add_ln813_4651' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4501 [1/1] (0.77ns)   --->   "%add_ln813_4659 = add i16 %sext_ln818_490, i16 %sext_ln818_497"   --->   Operation 4501 'add' 'add_ln813_4659' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4502 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4661 = add i16 %sext_ln818_549, i16 %sext_ln818_647"   --->   Operation 4502 'add' 'add_ln813_4661' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4503 [1/1] (0.77ns)   --->   "%add_ln813_4662 = add i16 %sext_ln818_653, i16 %sext_ln818_665"   --->   Operation 4503 'add' 'add_ln813_4662' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4504 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4663 = add i16 %add_ln813_4662, i16 %add_ln813_4661"   --->   Operation 4504 'add' 'add_ln813_4663' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4505 [1/1] (0.77ns)   --->   "%add_ln813_4665 = add i16 %sext_ln818_669, i16 %sext_ln818_714"   --->   Operation 4505 'add' 'add_ln813_4665' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4506 [1/1] (0.77ns)   --->   "%add_ln813_4666 = add i16 %sext_ln818_738, i16 %sext_ln818_780"   --->   Operation 4506 'add' 'add_ln813_4666' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4507 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4669 = add i16 %sext_ln818_805, i16 %sext_ln818_829"   --->   Operation 4507 'add' 'add_ln813_4669' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4508 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4670 = add i16 %add_ln813_4669, i16 %sext_ln818_791"   --->   Operation 4508 'add' 'add_ln813_4670' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4509 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4674 = add i16 %sext_ln818_874, i16 %sext_ln818_494"   --->   Operation 4509 'add' 'add_ln813_4674' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4510 [1/1] (0.76ns)   --->   "%add_ln813_4675 = add i15 %sext_ln17_1385, i15 %sext_ln17_1407"   --->   Operation 4510 'add' 'add_ln813_4675' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4511 [1/1] (0.00ns)   --->   "%sext_ln813_2276 = sext i15 %add_ln813_4675"   --->   Operation 4511 'sext' 'sext_ln813_2276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4512 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4676 = add i16 %sext_ln813_2276, i16 %add_ln813_4674"   --->   Operation 4512 'add' 'add_ln813_4676' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4513 [1/1] (0.76ns)   --->   "%add_ln813_4677 = add i15 %sext_ln17_1450, i15 %sext_ln17_1489"   --->   Operation 4513 'add' 'add_ln813_4677' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4514 [1/1] (0.00ns)   --->   "%sext_ln813_2277 = sext i15 %add_ln813_4677"   --->   Operation 4514 'sext' 'sext_ln813_2277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4515 [1/1] (0.76ns)   --->   "%add_ln813_4678 = add i15 %sext_ln17_1510, i15 %sext_ln17_1513"   --->   Operation 4515 'add' 'add_ln813_4678' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4516 [1/1] (0.00ns)   --->   "%sext_ln813_2278 = sext i15 %add_ln813_4678"   --->   Operation 4516 'sext' 'sext_ln813_2278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4517 [1/1] (0.77ns)   --->   "%add_ln813_4679 = add i16 %sext_ln813_2278, i16 %sext_ln813_2277"   --->   Operation 4517 'add' 'add_ln813_4679' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4518 [1/1] (0.76ns)   --->   "%add_ln813_4681 = add i15 %sext_ln17_1517, i15 %sext_ln17_1529"   --->   Operation 4518 'add' 'add_ln813_4681' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4519 [1/1] (0.76ns)   --->   "%add_ln813_4682 = add i15 %sext_ln17_1549, i15 %sext_ln17_1558"   --->   Operation 4519 'add' 'add_ln813_4682' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4520 [1/1] (0.76ns)   --->   "%add_ln813_4684 = add i15 %sext_ln17_1585, i15 %sext_ln17_1611"   --->   Operation 4520 'add' 'add_ln813_4684' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4521 [1/1] (0.00ns)   --->   "%sext_ln813_2281 = sext i15 %add_ln813_4684"   --->   Operation 4521 'sext' 'sext_ln813_2281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4522 [1/1] (0.76ns)   --->   "%add_ln813_4685 = add i15 %sext_ln17_1639, i15 %sext_ln17_1654"   --->   Operation 4522 'add' 'add_ln813_4685' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4523 [1/1] (0.00ns)   --->   "%sext_ln813_2282 = sext i15 %add_ln813_4685"   --->   Operation 4523 'sext' 'sext_ln813_2282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4524 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4686 = add i16 %sext_ln813_2282, i16 %sext_ln818_684"   --->   Operation 4524 'add' 'add_ln813_4686' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4525 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4687 = add i16 %add_ln813_4686, i16 %sext_ln813_2281"   --->   Operation 4525 'add' 'add_ln813_4687' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4526 [1/1] (0.76ns)   --->   "%add_ln813_4691 = add i15 %sext_ln17_1670, i15 %sext_ln17_1699"   --->   Operation 4526 'add' 'add_ln813_4691' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4527 [1/1] (0.76ns)   --->   "%add_ln813_4692 = add i15 %sext_ln17_1709, i15 %sext_ln17_1733"   --->   Operation 4527 'add' 'add_ln813_4692' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4528 [1/1] (0.76ns)   --->   "%add_ln813_4694 = add i15 %sext_ln17_1748, i15 %sext_ln17_1778"   --->   Operation 4528 'add' 'add_ln813_4694' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4529 [1/1] (0.00ns)   --->   "%sext_ln813_2285 = sext i15 %add_ln813_4694"   --->   Operation 4529 'sext' 'sext_ln813_2285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4530 [1/1] (0.76ns)   --->   "%add_ln813_4695 = add i15 %sext_ln17_1794, i15 %sext_ln17_1799"   --->   Operation 4530 'add' 'add_ln813_4695' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4531 [1/1] (0.00ns)   --->   "%sext_ln813_2286 = sext i15 %add_ln813_4695"   --->   Operation 4531 'sext' 'sext_ln813_2286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4532 [1/1] (0.77ns)   --->   "%add_ln813_4696 = add i16 %sext_ln813_2286, i16 %sext_ln813_2285"   --->   Operation 4532 'add' 'add_ln813_4696' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4533 [1/1] (0.76ns)   --->   "%add_ln813_4698 = add i15 %sext_ln17_1817, i15 %sext_ln17_1825"   --->   Operation 4533 'add' 'add_ln813_4698' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4534 [1/1] (0.76ns)   --->   "%add_ln813_4699 = add i15 %sext_ln17_1833, i15 %sext_ln17_1837"   --->   Operation 4534 'add' 'add_ln813_4699' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4535 [1/1] (0.76ns)   --->   "%add_ln813_4701 = add i15 %sext_ln17_1844, i15 %sext_ln17_1849"   --->   Operation 4535 'add' 'add_ln813_4701' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4536 [1/1] (0.00ns)   --->   "%sext_ln813_2289 = sext i15 %add_ln813_4701"   --->   Operation 4536 'sext' 'sext_ln813_2289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4537 [1/1] (0.76ns)   --->   "%add_ln813_4702 = add i15 %sext_ln17_1872, i15 %sext_ln17_1877"   --->   Operation 4537 'add' 'add_ln813_4702' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4538 [1/1] (0.00ns)   --->   "%sext_ln813_2290 = sext i15 %add_ln813_4702"   --->   Operation 4538 'sext' 'sext_ln813_2290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4539 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4703 = add i16 %sext_ln813_2290, i16 %sext_ln818_855"   --->   Operation 4539 'add' 'add_ln813_4703' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4540 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4704 = add i16 %add_ln813_4703, i16 %sext_ln813_2289"   --->   Operation 4540 'add' 'add_ln813_4704' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4541 [1/1] (0.76ns)   --->   "%add_ln813_4707 = add i15 %sext_ln17_1899, i15 %sext_ln17_1494"   --->   Operation 4541 'add' 'add_ln813_4707' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4542 [1/1] (0.00ns)   --->   "%sext_ln813_2291 = sext i15 %add_ln813_4707"   --->   Operation 4542 'sext' 'sext_ln813_2291' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4543 [1/1] (0.75ns)   --->   "%add_ln813_4708 = add i14 %sext_ln17_1644, i14 %sext_ln17_1702"   --->   Operation 4543 'add' 'add_ln813_4708' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4544 [1/1] (0.00ns)   --->   "%sext_ln813_2292 = sext i14 %add_ln813_4708"   --->   Operation 4544 'sext' 'sext_ln813_2292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4545 [1/1] (0.77ns)   --->   "%add_ln813_4709 = add i16 %sext_ln813_2292, i16 %sext_ln813_2291"   --->   Operation 4545 'add' 'add_ln813_4709' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4546 [1/1] (0.75ns)   --->   "%add_ln813_4710 = add i14 %sext_ln17_1712, i14 %sext_ln17_1738"   --->   Operation 4546 'add' 'add_ln813_4710' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4547 [1/1] (0.00ns)   --->   "%sext_ln813_2293 = sext i14 %add_ln813_4710"   --->   Operation 4547 'sext' 'sext_ln813_2293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4548 [1/1] (0.75ns)   --->   "%add_ln813_4711 = add i14 %sext_ln17_1764, i14 %sext_ln17_1792"   --->   Operation 4548 'add' 'add_ln813_4711' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4549 [1/1] (0.00ns)   --->   "%sext_ln813_2294 = sext i14 %add_ln813_4711"   --->   Operation 4549 'sext' 'sext_ln813_2294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4550 [1/1] (0.76ns)   --->   "%add_ln813_4712 = add i15 %sext_ln813_2294, i15 %sext_ln813_2293"   --->   Operation 4550 'add' 'add_ln813_4712' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4551 [1/1] (0.75ns)   --->   "%add_ln813_4714 = add i14 %sext_ln17_1838, i14 %sext_ln17_1875"   --->   Operation 4551 'add' 'add_ln813_4714' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4552 [1/1] (0.00ns)   --->   "%sext_ln813_2296 = sext i14 %add_ln813_4714"   --->   Operation 4552 'sext' 'sext_ln813_2296' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4553 [1/1] (0.75ns)   --->   "%add_ln813_4715 = add i14 %sext_ln17_1895, i14 %sext_ln17_1467"   --->   Operation 4553 'add' 'add_ln813_4715' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4554 [1/1] (0.00ns)   --->   "%sext_ln813_2297 = sext i14 %add_ln813_4715"   --->   Operation 4554 'sext' 'sext_ln813_2297' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4555 [1/1] (0.76ns)   --->   "%add_ln813_4716 = add i15 %sext_ln813_2297, i15 %sext_ln813_2296"   --->   Operation 4555 'add' 'add_ln813_4716' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4556 [1/1] (0.74ns)   --->   "%add_ln813_4717 = add i13 %sext_ln17_1535, i13 %sext_ln17_1600"   --->   Operation 4556 'add' 'add_ln813_4717' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4557 [1/1] (0.00ns)   --->   "%sext_ln813_2299 = sext i13 %add_ln813_4717"   --->   Operation 4557 'sext' 'sext_ln813_2299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4558 [1/1] (0.74ns)   --->   "%add_ln813_4718 = add i13 %sext_ln17_1771, i13 192"   --->   Operation 4558 'add' 'add_ln813_4718' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4559 [1/1] (0.00ns)   --->   "%sext_ln813_2300 = sext i13 %add_ln813_4718"   --->   Operation 4559 'sext' 'sext_ln813_2300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4560 [1/1] (0.75ns)   --->   "%add_ln813_4719 = add i14 %sext_ln813_2300, i14 %sext_ln17_1630"   --->   Operation 4560 'add' 'add_ln813_4719' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4561 [1/1] (0.00ns)   --->   "%sext_ln813_2301 = sext i14 %add_ln813_4719"   --->   Operation 4561 'sext' 'sext_ln813_2301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4562 [1/1] (0.76ns)   --->   "%add_ln813_4720 = add i15 %sext_ln813_2301, i15 %sext_ln813_2299"   --->   Operation 4562 'add' 'add_ln813_4720' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4563 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4728 = add i16 %sext_ln818_509, i16 %sext_ln818_516"   --->   Operation 4563 'add' 'add_ln813_4728' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4564 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4729 = add i16 %sext_ln818_535, i16 %sext_ln818_553"   --->   Operation 4564 'add' 'add_ln813_4729' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4565 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4730 = add i16 %add_ln813_4729, i16 %sext_ln818_531"   --->   Operation 4565 'add' 'add_ln813_4730' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4566 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4731 = add i16 %add_ln813_4730, i16 %add_ln813_4728"   --->   Operation 4566 'add' 'add_ln813_4731' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4567 [1/1] (0.77ns)   --->   "%add_ln813_4733 = add i16 %sext_ln818_585, i16 %sext_ln818_606"   --->   Operation 4567 'add' 'add_ln813_4733' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4568 [1/1] (0.77ns)   --->   "%add_ln813_4734 = add i16 %sext_ln818_618, i16 %sext_ln818_674"   --->   Operation 4568 'add' 'add_ln813_4734' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4569 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4736 = add i16 %sext_ln818_704, i16 %sext_ln818_740"   --->   Operation 4569 'add' 'add_ln813_4736' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4570 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4737 = add i16 %sext_ln818_760, i16 %sext_ln818_823"   --->   Operation 4570 'add' 'add_ln813_4737' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4571 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4738 = add i16 %add_ln813_4737, i16 %sext_ln818_759"   --->   Operation 4571 'add' 'add_ln813_4738' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4572 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4739 = add i16 %add_ln813_4738, i16 %add_ln813_4736"   --->   Operation 4572 'add' 'add_ln813_4739' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4573 [1/1] (0.77ns)   --->   "%add_ln813_4743 = add i16 %sext_ln818_866, i16 %sext_ln818_875"   --->   Operation 4573 'add' 'add_ln813_4743' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4574 [1/1] (0.76ns)   --->   "%add_ln813_4746 = add i15 %sext_ln17_1374, i15 %sext_ln17_1378"   --->   Operation 4574 'add' 'add_ln813_4746' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4575 [1/1] (0.00ns)   --->   "%sext_ln813_2303 = sext i15 %add_ln813_4746"   --->   Operation 4575 'sext' 'sext_ln813_2303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4576 [1/1] (0.77ns)   --->   "%add_ln813_4747 = add i16 %sext_ln813_2303, i16 %sext_ln818_495"   --->   Operation 4576 'add' 'add_ln813_4747' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4577 [1/1] (0.76ns)   --->   "%add_ln813_4750 = add i15 %sext_ln17_1387, i15 %sext_ln17_1422"   --->   Operation 4577 'add' 'add_ln813_4750' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4578 [1/1] (0.76ns)   --->   "%add_ln813_4751 = add i15 %sext_ln17_1456, i15 %sext_ln17_1462"   --->   Operation 4578 'add' 'add_ln813_4751' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4579 [1/1] (0.00ns)   --->   "%sext_ln813_2305 = sext i15 %add_ln813_4751"   --->   Operation 4579 'sext' 'sext_ln813_2305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4580 [1/1] (0.77ns)   --->   "%add_ln813_4752 = add i16 %sext_ln813_2305, i16 %sext_ln818_545"   --->   Operation 4580 'add' 'add_ln813_4752' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4581 [1/1] (0.76ns)   --->   "%add_ln813_4754 = add i15 %sext_ln17_1471, i15 %sext_ln17_1485"   --->   Operation 4581 'add' 'add_ln813_4754' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4582 [1/1] (0.00ns)   --->   "%sext_ln813_2306 = sext i15 %add_ln813_4754"   --->   Operation 4582 'sext' 'sext_ln813_2306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4583 [1/1] (0.76ns)   --->   "%add_ln813_4755 = add i15 %sext_ln17_1518, i15 %sext_ln17_1562"   --->   Operation 4583 'add' 'add_ln813_4755' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4584 [1/1] (0.00ns)   --->   "%sext_ln813_2307 = sext i15 %add_ln813_4755"   --->   Operation 4584 'sext' 'sext_ln813_2307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4585 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4756 = add i16 %sext_ln813_2307, i16 %sext_ln818_598"   --->   Operation 4585 'add' 'add_ln813_4756' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4586 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4757 = add i16 %add_ln813_4756, i16 %sext_ln813_2306"   --->   Operation 4586 'add' 'add_ln813_4757' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4587 [1/1] (0.76ns)   --->   "%add_ln813_4761 = add i15 %sext_ln17_1570, i15 %sext_ln17_1581"   --->   Operation 4587 'add' 'add_ln813_4761' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4588 [1/1] (0.76ns)   --->   "%add_ln813_4762 = add i15 %sext_ln17_1606, i15 %sext_ln17_1607"   --->   Operation 4588 'add' 'add_ln813_4762' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4589 [1/1] (0.76ns)   --->   "%add_ln813_4764 = add i15 %sext_ln17_1625, i15 %sext_ln17_1665"   --->   Operation 4589 'add' 'add_ln813_4764' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4590 [1/1] (0.00ns)   --->   "%sext_ln813_2310 = sext i15 %add_ln813_4764"   --->   Operation 4590 'sext' 'sext_ln813_2310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4591 [1/1] (0.76ns)   --->   "%add_ln813_4765 = add i15 %sext_ln17_1695, i15 %sext_ln17_1704"   --->   Operation 4591 'add' 'add_ln813_4765' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4592 [1/1] (0.00ns)   --->   "%sext_ln813_2311 = sext i15 %add_ln813_4765"   --->   Operation 4592 'sext' 'sext_ln813_2311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4593 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4766 = add i16 %sext_ln813_2311, i16 %sext_ln818_730"   --->   Operation 4593 'add' 'add_ln813_4766' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4594 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4767 = add i16 %add_ln813_4766, i16 %sext_ln813_2310"   --->   Operation 4594 'add' 'add_ln813_4767' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4595 [1/1] (0.76ns)   --->   "%add_ln813_4769 = add i15 %sext_ln17_1726, i15 %sext_ln17_1739"   --->   Operation 4595 'add' 'add_ln813_4769' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4596 [1/1] (0.76ns)   --->   "%add_ln813_4770 = add i15 %sext_ln17_1756, i15 %sext_ln17_1780"   --->   Operation 4596 'add' 'add_ln813_4770' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4597 [1/1] (0.00ns)   --->   "%sext_ln813_2313 = sext i15 %add_ln813_4770"   --->   Operation 4597 'sext' 'sext_ln813_2313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4598 [1/1] (0.77ns)   --->   "%add_ln813_4771 = add i16 %sext_ln813_2313, i16 %sext_ln818_781"   --->   Operation 4598 'add' 'add_ln813_4771' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4599 [1/1] (0.76ns)   --->   "%add_ln813_4773 = add i15 %sext_ln17_1811, i15 %sext_ln17_1826"   --->   Operation 4599 'add' 'add_ln813_4773' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4600 [1/1] (0.76ns)   --->   "%add_ln813_4774 = add i15 %sext_ln17_1848, i15 %sext_ln17_1852"   --->   Operation 4600 'add' 'add_ln813_4774' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4601 [1/1] (0.76ns)   --->   "%add_ln813_4779 = add i15 %sext_ln17_1859, i15 %sext_ln17_1433"   --->   Operation 4601 'add' 'add_ln813_4779' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4602 [1/1] (0.75ns)   --->   "%add_ln813_4780 = add i14 %sext_ln17_1504, i14 %sext_ln17_1554"   --->   Operation 4602 'add' 'add_ln813_4780' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4603 [1/1] (0.75ns)   --->   "%add_ln813_4782 = add i14 %sext_ln17_1556, i14 %sext_ln17_1634"   --->   Operation 4603 'add' 'add_ln813_4782' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4604 [1/1] (0.00ns)   --->   "%sext_ln813_2318 = sext i14 %add_ln813_4782"   --->   Operation 4604 'sext' 'sext_ln813_2318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4605 [1/1] (0.75ns)   --->   "%add_ln813_4783 = add i14 %sext_ln17_1697, i14 %sext_ln17_1734"   --->   Operation 4605 'add' 'add_ln813_4783' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4606 [1/1] (0.00ns)   --->   "%sext_ln813_2319 = sext i14 %add_ln813_4783"   --->   Operation 4606 'sext' 'sext_ln813_2319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4607 [1/1] (0.76ns)   --->   "%add_ln813_4784 = add i15 %sext_ln813_2319, i15 %sext_ln17_1671"   --->   Operation 4607 'add' 'add_ln813_4784' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4608 [1/1] (0.00ns)   --->   "%sext_ln813_2320 = sext i15 %add_ln813_4784"   --->   Operation 4608 'sext' 'sext_ln813_2320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4609 [1/1] (0.77ns)   --->   "%add_ln813_4785 = add i16 %sext_ln813_2320, i16 %sext_ln813_2318"   --->   Operation 4609 'add' 'add_ln813_4785' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4610 [1/1] (0.75ns)   --->   "%add_ln813_4787 = add i14 %sext_ln17_1784, i14 %sext_ln17_1792"   --->   Operation 4610 'add' 'add_ln813_4787' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4611 [1/1] (0.00ns)   --->   "%sext_ln813_2321 = sext i14 %add_ln813_4787"   --->   Operation 4611 'sext' 'sext_ln813_2321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4612 [1/1] (0.74ns)   --->   "%add_ln813_4788 = add i13 %sext_ln17_1412, i13 %sext_ln17_1476"   --->   Operation 4612 'add' 'add_ln813_4788' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4613 [1/1] (0.00ns)   --->   "%sext_ln813_2322 = sext i13 %add_ln813_4788"   --->   Operation 4613 'sext' 'sext_ln813_2322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4614 [1/1] (0.75ns)   --->   "%add_ln813_4789 = add i14 %sext_ln813_2322, i14 %sext_ln17_1841"   --->   Operation 4614 'add' 'add_ln813_4789' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4615 [1/1] (0.00ns)   --->   "%sext_ln813_2323 = sext i14 %add_ln813_4789"   --->   Operation 4615 'sext' 'sext_ln813_2323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4616 [1/1] (0.76ns)   --->   "%add_ln813_4790 = add i15 %sext_ln813_2323, i15 %sext_ln813_2321"   --->   Operation 4616 'add' 'add_ln813_4790' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4617 [1/1] (0.74ns)   --->   "%add_ln813_4791 = add i13 %sext_ln17_1589, i13 %sext_ln17_1640"   --->   Operation 4617 'add' 'add_ln813_4791' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4618 [1/1] (0.00ns)   --->   "%sext_ln813_2325 = sext i13 %add_ln813_4791"   --->   Operation 4618 'sext' 'sext_ln813_2325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4619 [1/1] (0.73ns)   --->   "%add_ln813_4792 = add i12 %sext_ln17_1395, i12 224"   --->   Operation 4619 'add' 'add_ln813_4792' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4620 [1/1] (0.00ns)   --->   "%sext_ln813_2326 = sext i12 %add_ln813_4792"   --->   Operation 4620 'sext' 'sext_ln813_2326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4621 [1/1] (0.74ns)   --->   "%add_ln813_4793 = add i13 %sext_ln813_2326, i13 %sext_ln17_1711"   --->   Operation 4621 'add' 'add_ln813_4793' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4622 [1/1] (0.00ns)   --->   "%sext_ln813_2327 = sext i13 %add_ln813_4793"   --->   Operation 4622 'sext' 'sext_ln813_2327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4623 [1/1] (0.75ns)   --->   "%add_ln813_4794 = add i14 %sext_ln813_2327, i14 %sext_ln813_2325"   --->   Operation 4623 'add' 'add_ln813_4794' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4624 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4802 = add i16 %sext_ln818_509, i16 %sext_ln818_514"   --->   Operation 4624 'add' 'add_ln813_4802' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4625 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4803 = add i16 %sext_ln818_546, i16 %sext_ln818_557"   --->   Operation 4625 'add' 'add_ln813_4803' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4626 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4804 = add i16 %add_ln813_4803, i16 %sext_ln818_532"   --->   Operation 4626 'add' 'add_ln813_4804' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4627 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4805 = add i16 %add_ln813_4804, i16 %add_ln813_4802"   --->   Operation 4627 'add' 'add_ln813_4805' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4628 [1/1] (0.77ns)   --->   "%add_ln813_4807 = add i16 %sext_ln818_563, i16 %sext_ln818_588"   --->   Operation 4628 'add' 'add_ln813_4807' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4629 [1/1] (0.77ns)   --->   "%add_ln813_4808 = add i16 %sext_ln818_600, i16 %sext_ln818_608"   --->   Operation 4629 'add' 'add_ln813_4808' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4630 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4810 = add i16 %sext_ln818_615, i16 %sext_ln818_636"   --->   Operation 4630 'add' 'add_ln813_4810' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4631 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4811 = add i16 %sext_ln818_705, i16 %sext_ln818_723"   --->   Operation 4631 'add' 'add_ln813_4811' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4632 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4812 = add i16 %add_ln813_4811, i16 %sext_ln818_695"   --->   Operation 4632 'add' 'add_ln813_4812' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4633 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4813 = add i16 %add_ln813_4812, i16 %add_ln813_4810"   --->   Operation 4633 'add' 'add_ln813_4813' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4634 [1/1] (0.77ns)   --->   "%add_ln813_4817 = add i16 %sext_ln818_774, i16 %sext_ln818_777"   --->   Operation 4634 'add' 'add_ln813_4817' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4635 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4820 = add i16 %sext_ln818_820, i16 %sext_ln818_844"   --->   Operation 4635 'add' 'add_ln813_4820' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4636 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4821 = add i16 %add_ln813_4820, i16 %sext_ln818_816"   --->   Operation 4636 'add' 'add_ln813_4821' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4637 [1/1] (0.77ns)   --->   "%add_ln813_4824 = add i16 %sext_ln818_848, i16 %sext_ln818_856"   --->   Operation 4637 'add' 'add_ln813_4824' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4638 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4825 = add i16 %sext_ln818_878, i16 %sext_ln818_883"   --->   Operation 4638 'add' 'add_ln813_4825' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4639 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4826 = add i16 %add_ln813_4825, i16 %sext_ln818_861"   --->   Operation 4639 'add' 'add_ln813_4826' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4640 [1/1] (0.76ns)   --->   "%add_ln813_4828 = add i15 %sext_ln17_1364, i15 %sext_ln17_1367"   --->   Operation 4640 'add' 'add_ln813_4828' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4641 [1/1] (0.76ns)   --->   "%add_ln813_4829 = add i15 %sext_ln17_1416, i15 %sext_ln17_1418"   --->   Operation 4641 'add' 'add_ln813_4829' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4642 [1/1] (0.76ns)   --->   "%add_ln813_4835 = add i15 %sext_ln17_1439, i15 %sext_ln17_1446"   --->   Operation 4642 'add' 'add_ln813_4835' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4643 [1/1] (0.76ns)   --->   "%add_ln813_4836 = add i15 %sext_ln17_1530, i15 %sext_ln17_1536"   --->   Operation 4643 'add' 'add_ln813_4836' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4644 [1/1] (0.76ns)   --->   "%add_ln813_4838 = add i15 %sext_ln17_1560, i15 %sext_ln17_1580"   --->   Operation 4644 'add' 'add_ln813_4838' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4645 [1/1] (0.00ns)   --->   "%sext_ln813_2333 = sext i15 %add_ln813_4838"   --->   Operation 4645 'sext' 'sext_ln813_2333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4646 [1/1] (0.76ns)   --->   "%add_ln813_4839 = add i15 %sext_ln17_1603, i15 %sext_ln17_1607"   --->   Operation 4646 'add' 'add_ln813_4839' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4647 [1/1] (0.00ns)   --->   "%sext_ln813_2334 = sext i15 %add_ln813_4839"   --->   Operation 4647 'sext' 'sext_ln813_2334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4648 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4840 = add i16 %sext_ln813_2334, i16 %sext_ln818_659"   --->   Operation 4648 'add' 'add_ln813_4840' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4649 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4841 = add i16 %add_ln813_4840, i16 %sext_ln813_2333"   --->   Operation 4649 'add' 'add_ln813_4841' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4650 [1/1] (0.76ns)   --->   "%add_ln813_4843 = add i15 %sext_ln17_1636, i15 %sext_ln17_1650"   --->   Operation 4650 'add' 'add_ln813_4843' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4651 [1/1] (0.76ns)   --->   "%add_ln813_4844 = add i15 %sext_ln17_1687, i15 %sext_ln17_1689"   --->   Operation 4651 'add' 'add_ln813_4844' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4652 [1/1] (0.00ns)   --->   "%sext_ln813_2336 = sext i15 %add_ln813_4844"   --->   Operation 4652 'sext' 'sext_ln813_2336' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4653 [1/1] (0.77ns)   --->   "%add_ln813_4845 = add i16 %sext_ln813_2336, i16 %sext_ln818_711"   --->   Operation 4653 'add' 'add_ln813_4845' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4654 [1/1] (0.76ns)   --->   "%add_ln813_4847 = add i15 %sext_ln17_1704, i15 %sext_ln17_1715"   --->   Operation 4654 'add' 'add_ln813_4847' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4655 [1/1] (0.00ns)   --->   "%sext_ln813_2337 = sext i15 %add_ln813_4847"   --->   Operation 4655 'sext' 'sext_ln813_2337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4656 [1/1] (0.76ns)   --->   "%add_ln813_4848 = add i15 %sext_ln17_1760, i15 %sext_ln17_1778"   --->   Operation 4656 'add' 'add_ln813_4848' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4657 [1/1] (0.00ns)   --->   "%sext_ln813_2338 = sext i15 %add_ln813_4848"   --->   Operation 4657 'sext' 'sext_ln813_2338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4658 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4849 = add i16 %sext_ln813_2338, i16 %sext_ln818_782"   --->   Operation 4658 'add' 'add_ln813_4849' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4659 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4850 = add i16 %add_ln813_4849, i16 %sext_ln813_2337"   --->   Operation 4659 'add' 'add_ln813_4850' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4660 [1/1] (0.76ns)   --->   "%add_ln813_4853 = add i15 %sext_ln17_1796, i15 %sext_ln17_1805"   --->   Operation 4660 'add' 'add_ln813_4853' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4661 [1/1] (0.76ns)   --->   "%add_ln813_4854 = add i15 %sext_ln17_1861, i15 %sext_ln17_1868"   --->   Operation 4661 'add' 'add_ln813_4854' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4662 [1/1] (0.76ns)   --->   "%add_ln813_4856 = add i15 %sext_ln17_1880, i15 %sext_ln17_1400"   --->   Operation 4662 'add' 'add_ln813_4856' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4663 [1/1] (0.00ns)   --->   "%sext_ln813_2341 = sext i15 %add_ln813_4856"   --->   Operation 4663 'sext' 'sext_ln813_2341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4664 [1/1] (0.75ns)   --->   "%add_ln813_4857 = add i14 %sext_ln17_1619, i14 %sext_ln17_1643"   --->   Operation 4664 'add' 'add_ln813_4857' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4665 [1/1] (0.00ns)   --->   "%sext_ln813_2342 = sext i14 %add_ln813_4857"   --->   Operation 4665 'sext' 'sext_ln813_2342' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4666 [1/1] (0.76ns)   --->   "%add_ln813_4858 = add i15 %sext_ln813_2342, i15 %sext_ln17_1595"   --->   Operation 4666 'add' 'add_ln813_4858' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4667 [1/1] (0.00ns)   --->   "%sext_ln813_2343 = sext i15 %add_ln813_4858"   --->   Operation 4667 'sext' 'sext_ln813_2343' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4668 [1/1] (0.77ns)   --->   "%add_ln813_4859 = add i16 %sext_ln813_2343, i16 %sext_ln813_2341"   --->   Operation 4668 'add' 'add_ln813_4859' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4669 [1/1] (0.75ns)   --->   "%add_ln813_4861 = add i14 %sext_ln17_1729, i14 %sext_ln17_1738"   --->   Operation 4669 'add' 'add_ln813_4861' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4670 [1/1] (0.75ns)   --->   "%add_ln813_4862 = add i14 %sext_ln17_1765, i14 %sext_ln17_1806"   --->   Operation 4670 'add' 'add_ln813_4862' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4671 [1/1] (0.00ns)   --->   "%sext_ln813_2345 = sext i14 %add_ln813_4862"   --->   Operation 4671 'sext' 'sext_ln813_2345' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4672 [1/1] (0.76ns)   --->   "%add_ln813_4863 = add i15 %sext_ln813_2345, i15 %sext_ln17_1752"   --->   Operation 4672 'add' 'add_ln813_4863' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4673 [1/1] (0.74ns)   --->   "%add_ln813_4865 = add i13 %sext_ln17_1481, i13 %sext_ln17_1542"   --->   Operation 4673 'add' 'add_ln813_4865' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4674 [1/1] (0.00ns)   --->   "%sext_ln813_2347 = sext i13 %add_ln813_4865"   --->   Operation 4674 'sext' 'sext_ln813_2347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4675 [1/1] (0.74ns)   --->   "%add_ln813_4866 = add i13 %sext_ln17_1812, i13 736"   --->   Operation 4675 'add' 'add_ln813_4866' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4676 [1/1] (0.00ns)   --->   "%sext_ln813_2348 = sext i13 %add_ln813_4866"   --->   Operation 4676 'sext' 'sext_ln813_2348' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4677 [1/1] (0.75ns)   --->   "%add_ln813_4867 = add i14 %sext_ln813_2348, i14 %sext_ln17_1790"   --->   Operation 4677 'add' 'add_ln813_4867' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4678 [1/1] (0.00ns)   --->   "%sext_ln813_2349 = sext i14 %add_ln813_4867"   --->   Operation 4678 'sext' 'sext_ln813_2349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4679 [1/1] (0.76ns)   --->   "%add_ln813_4868 = add i15 %sext_ln813_2349, i15 %sext_ln813_2347"   --->   Operation 4679 'add' 'add_ln813_4868' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4680 [1/1] (0.77ns)   --->   "%add_ln813_4874 = add i16 %sext_ln818_490, i16 %sext_ln818_508"   --->   Operation 4680 'add' 'add_ln813_4874' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4681 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4876 = add i16 %sext_ln818_509, i16 %sext_ln818_513"   --->   Operation 4681 'add' 'add_ln813_4876' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4682 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4877 = add i16 %sext_ln818_527, i16 %sext_ln818_546"   --->   Operation 4682 'add' 'add_ln813_4877' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4683 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4878 = add i16 %add_ln813_4877, i16 %sext_ln818_521"   --->   Operation 4683 'add' 'add_ln813_4878' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4684 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4879 = add i16 %add_ln813_4878, i16 %add_ln813_4876"   --->   Operation 4684 'add' 'add_ln813_4879' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4685 [1/1] (0.77ns)   --->   "%add_ln813_4881 = add i16 %sext_ln818_554, i16 %sext_ln818_560"   --->   Operation 4685 'add' 'add_ln813_4881' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4686 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4882 = add i16 %sext_ln818_611, i16 %sext_ln818_632"   --->   Operation 4686 'add' 'add_ln813_4882' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4687 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4883 = add i16 %add_ln813_4882, i16 %sext_ln818_597"   --->   Operation 4687 'add' 'add_ln813_4883' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4688 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4885 = add i16 %sext_ln818_651, i16 %sext_ln818_673"   --->   Operation 4688 'add' 'add_ln813_4885' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4689 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4886 = add i16 %sext_ln818_691, i16 %sext_ln818_738"   --->   Operation 4689 'add' 'add_ln813_4886' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4690 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4887 = add i16 %add_ln813_4886, i16 %sext_ln818_687"   --->   Operation 4690 'add' 'add_ln813_4887' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4691 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4888 = add i16 %add_ln813_4887, i16 %add_ln813_4885"   --->   Operation 4691 'add' 'add_ln813_4888' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4692 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4891 = add i16 %sext_ln818_753, i16 %sext_ln818_762"   --->   Operation 4692 'add' 'add_ln813_4891' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4693 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4892 = add i16 %sext_ln818_830, i16 %sext_ln818_840"   --->   Operation 4693 'add' 'add_ln813_4892' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4694 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4893 = add i16 %add_ln813_4892, i16 %sext_ln818_807"   --->   Operation 4694 'add' 'add_ln813_4893' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4695 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4894 = add i16 %add_ln813_4893, i16 %add_ln813_4891"   --->   Operation 4695 'add' 'add_ln813_4894' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4696 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4896 = add i16 %sext_ln818_884, i16 %sext_ln818_495"   --->   Operation 4696 'add' 'add_ln813_4896' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4697 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4897 = add i16 %add_ln813_4896, i16 %sext_ln818_879"   --->   Operation 4697 'add' 'add_ln813_4897' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4698 [1/1] (0.76ns)   --->   "%add_ln813_4900 = add i15 %sext_ln17_1386, i15 %sext_ln17_1417"   --->   Operation 4698 'add' 'add_ln813_4900' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4699 [1/1] (0.76ns)   --->   "%add_ln813_4901 = add i15 %sext_ln17_1446, i15 %sext_ln17_1457"   --->   Operation 4699 'add' 'add_ln813_4901' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4700 [1/1] (0.76ns)   --->   "%add_ln813_4904 = add i15 %sext_ln17_1488, i15 %sext_ln17_1501"   --->   Operation 4700 'add' 'add_ln813_4904' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4701 [1/1] (0.00ns)   --->   "%sext_ln813_2353 = sext i15 %add_ln813_4904"   --->   Operation 4701 'sext' 'sext_ln813_2353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4702 [1/1] (0.76ns)   --->   "%add_ln813_4905 = add i15 %sext_ln17_1530, i15 %sext_ln17_1555"   --->   Operation 4702 'add' 'add_ln813_4905' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4703 [1/1] (0.00ns)   --->   "%sext_ln813_2354 = sext i15 %add_ln813_4905"   --->   Operation 4703 'sext' 'sext_ln813_2354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4704 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4906 = add i16 %sext_ln813_2354, i16 %sext_ln818_613"   --->   Operation 4704 'add' 'add_ln813_4906' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4705 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4907 = add i16 %add_ln813_4906, i16 %sext_ln813_2353"   --->   Operation 4705 'add' 'add_ln813_4907' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4706 [1/1] (0.76ns)   --->   "%add_ln813_4911 = add i15 %sext_ln17_1565, i15 %sext_ln17_1576"   --->   Operation 4706 'add' 'add_ln813_4911' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4707 [1/1] (0.76ns)   --->   "%add_ln813_4912 = add i15 %sext_ln17_1594, i15 %sext_ln17_1601"   --->   Operation 4707 'add' 'add_ln813_4912' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4708 [1/1] (0.76ns)   --->   "%add_ln813_4915 = add i15 %sext_ln17_1620, i15 %sext_ln17_1623"   --->   Operation 4708 'add' 'add_ln813_4915' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4709 [1/1] (0.00ns)   --->   "%sext_ln813_2357 = sext i15 %add_ln813_4915"   --->   Operation 4709 'sext' 'sext_ln813_2357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4710 [1/1] (0.76ns)   --->   "%add_ln813_4916 = add i15 %sext_ln17_1648, i15 %sext_ln17_1674"   --->   Operation 4710 'add' 'add_ln813_4916' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4711 [1/1] (0.00ns)   --->   "%sext_ln813_2358 = sext i15 %add_ln813_4916"   --->   Operation 4711 'sext' 'sext_ln813_2358' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4712 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4917 = add i16 %sext_ln813_2358, i16 %sext_ln818_699"   --->   Operation 4712 'add' 'add_ln813_4917' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4713 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4918 = add i16 %add_ln813_4917, i16 %sext_ln813_2357"   --->   Operation 4713 'add' 'add_ln813_4918' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4714 [1/1] (0.76ns)   --->   "%add_ln813_4920 = add i15 %sext_ln17_1681, i15 %sext_ln17_1690"   --->   Operation 4714 'add' 'add_ln813_4920' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4715 [1/1] (0.76ns)   --->   "%add_ln813_4921 = add i15 %sext_ln17_1703, i15 %sext_ln17_1725"   --->   Operation 4715 'add' 'add_ln813_4921' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4716 [1/1] (0.00ns)   --->   "%sext_ln813_2360 = sext i15 %add_ln813_4921"   --->   Operation 4716 'sext' 'sext_ln813_2360' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4717 [1/1] (0.77ns)   --->   "%add_ln813_4922 = add i16 %sext_ln813_2360, i16 %sext_ln818_743"   --->   Operation 4717 'add' 'add_ln813_4922' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4718 [1/1] (0.76ns)   --->   "%add_ln813_4924 = add i15 %sext_ln17_1735, i15 %sext_ln17_1745"   --->   Operation 4718 'add' 'add_ln813_4924' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4719 [1/1] (0.00ns)   --->   "%sext_ln813_2361 = sext i15 %add_ln813_4924"   --->   Operation 4719 'sext' 'sext_ln813_2361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4720 [1/1] (0.76ns)   --->   "%add_ln813_4925 = add i15 %sext_ln17_1785, i15 %sext_ln17_1786"   --->   Operation 4720 'add' 'add_ln813_4925' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4721 [1/1] (0.00ns)   --->   "%sext_ln813_2362 = sext i15 %add_ln813_4925"   --->   Operation 4721 'sext' 'sext_ln813_2362' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4722 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4926 = add i16 %sext_ln813_2362, i16 %sext_ln818_802"   --->   Operation 4722 'add' 'add_ln813_4926' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4723 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4927 = add i16 %add_ln813_4926, i16 %sext_ln813_2361"   --->   Operation 4723 'add' 'add_ln813_4927' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4724 [1/1] (0.76ns)   --->   "%add_ln813_4930 = add i15 %sext_ln17_1795, i15 %sext_ln17_1801"   --->   Operation 4724 'add' 'add_ln813_4930' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4725 [1/1] (0.00ns)   --->   "%sext_ln813_2363 = sext i15 %add_ln813_4930"   --->   Operation 4725 'sext' 'sext_ln813_2363' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4726 [1/1] (0.76ns)   --->   "%add_ln813_4931 = add i15 %sext_ln17_1818, i15 %sext_ln17_1860"   --->   Operation 4726 'add' 'add_ln813_4931' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4727 [1/1] (0.00ns)   --->   "%sext_ln813_2364 = sext i15 %add_ln813_4931"   --->   Operation 4727 'sext' 'sext_ln813_2364' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4728 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4932 = add i16 %sext_ln813_2364, i16 %sext_ln818_832"   --->   Operation 4728 'add' 'add_ln813_4932' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4729 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4933 = add i16 %add_ln813_4932, i16 %sext_ln813_2363"   --->   Operation 4729 'add' 'add_ln813_4933' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4730 [1/1] (0.76ns)   --->   "%add_ln813_4934 = add i15 %sext_ln17_1861, i15 %sext_ln17_1894"   --->   Operation 4730 'add' 'add_ln813_4934' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4731 [1/1] (0.75ns)   --->   "%add_ln813_4935 = add i14 %sext_ln17_1590, i14 %sext_ln17_1772"   --->   Operation 4731 'add' 'add_ln813_4935' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4732 [1/1] (0.00ns)   --->   "%sext_ln813_2366 = sext i14 %add_ln813_4935"   --->   Operation 4732 'sext' 'sext_ln813_2366' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4733 [1/1] (0.76ns)   --->   "%add_ln813_4936 = add i15 %sext_ln813_2366, i15 %sext_ln17_1383"   --->   Operation 4733 'add' 'add_ln813_4936' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4734 [1/1] (0.75ns)   --->   "%add_ln813_4939 = add i14 %sext_ln17_1797, i14 %sext_ln17_1819"   --->   Operation 4734 'add' 'add_ln813_4939' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4735 [1/1] (0.75ns)   --->   "%add_ln813_4940 = add i14 %sext_ln17_1885, i14 %sext_ln17_1467"   --->   Operation 4735 'add' 'add_ln813_4940' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4736 [1/1] (0.00ns)   --->   "%sext_ln813_2369 = sext i14 %add_ln813_4940"   --->   Operation 4736 'sext' 'sext_ln813_2369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4737 [1/1] (0.76ns)   --->   "%add_ln813_4941 = add i15 %sext_ln813_2369, i15 %sext_ln17_1828"   --->   Operation 4737 'add' 'add_ln813_4941' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4738 [1/1] (0.74ns)   --->   "%add_ln813_4943 = add i13 %sext_ln17_1472, i13 %sext_ln17_1754"   --->   Operation 4738 'add' 'add_ln813_4943' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4739 [1/1] (0.00ns)   --->   "%sext_ln813_2371 = sext i13 %add_ln813_4943"   --->   Operation 4739 'sext' 'sext_ln813_2371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4740 [1/1] (0.74ns)   --->   "%add_ln813_4944 = add i13 %sext_ln17_1869, i13 32"   --->   Operation 4740 'add' 'add_ln813_4944' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4741 [1/1] (0.00ns)   --->   "%sext_ln813_2372 = sext i13 %add_ln813_4944"   --->   Operation 4741 'sext' 'sext_ln813_2372' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4742 [1/1] (0.75ns)   --->   "%add_ln813_4945 = add i14 %sext_ln813_2372, i14 %sext_ln17_1761"   --->   Operation 4742 'add' 'add_ln813_4945' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4743 [1/1] (0.00ns)   --->   "%sext_ln813_2373 = sext i14 %add_ln813_4945"   --->   Operation 4743 'sext' 'sext_ln813_2373' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4744 [1/1] (0.76ns)   --->   "%add_ln813_4946 = add i15 %sext_ln813_2373, i15 %sext_ln813_2371"   --->   Operation 4744 'add' 'add_ln813_4946' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4745 [1/1] (0.77ns)   --->   "%add_ln813_4952 = add i16 %sext_ln818_538, i16 %sext_ln818_562"   --->   Operation 4745 'add' 'add_ln813_4952' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4746 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4954 = add i16 %sext_ln818_573, i16 %sext_ln818_648"   --->   Operation 4746 'add' 'add_ln813_4954' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4747 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4955 = add i16 %sext_ln818_654, i16 %sext_ln818_688"   --->   Operation 4747 'add' 'add_ln813_4955' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4748 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4956 = add i16 %add_ln813_4955, i16 %sext_ln818_652"   --->   Operation 4748 'add' 'add_ln813_4956' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4749 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4957 = add i16 %add_ln813_4956, i16 %add_ln813_4954"   --->   Operation 4749 'add' 'add_ln813_4957' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4750 [1/1] (0.77ns)   --->   "%add_ln813_4959 = add i16 %sext_ln818_721, i16 %sext_ln818_728"   --->   Operation 4750 'add' 'add_ln813_4959' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4751 [1/1] (0.77ns)   --->   "%add_ln813_4960 = add i16 %sext_ln818_750, i16 %sext_ln818_756"   --->   Operation 4751 'add' 'add_ln813_4960' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4752 [1/1] (0.78ns)   --->   "%add_ln813_4963 = add i16 %add_ln813_4161, i16 %sext_ln818_804"   --->   Operation 4752 'add' 'add_ln813_4963' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4753 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4967 = add i16 %sext_ln818_821, i16 %sext_ln818_850"   --->   Operation 4753 'add' 'add_ln813_4967' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4754 [1/1] (0.77ns)   --->   "%add_ln813_4968 = add i16 %sext_ln818_851, i16 %sext_ln818_857"   --->   Operation 4754 'add' 'add_ln813_4968' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4755 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4969 = add i16 %add_ln813_4968, i16 %add_ln813_4967"   --->   Operation 4755 'add' 'add_ln813_4969' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4756 [1/1] (0.76ns)   --->   "%add_ln813_4971 = add i15 %sext_ln17_1389, i15 %sext_ln17_1401"   --->   Operation 4756 'add' 'add_ln813_4971' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4757 [1/1] (0.00ns)   --->   "%sext_ln813_2375 = sext i15 %add_ln813_4971"   --->   Operation 4757 'sext' 'sext_ln813_2375' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4758 [1/1] (0.77ns)   --->   "%add_ln813_4972 = add i16 %sext_ln813_2375, i16 %sext_ln818_502"   --->   Operation 4758 'add' 'add_ln813_4972' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4759 [1/1] (0.76ns)   --->   "%add_ln813_4975 = add i15 %sext_ln17_1475, i15 %sext_ln17_1505"   --->   Operation 4759 'add' 'add_ln813_4975' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4760 [1/1] (0.76ns)   --->   "%add_ln813_4976 = add i15 %sext_ln17_1525, i15 %sext_ln17_1529"   --->   Operation 4760 'add' 'add_ln813_4976' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4761 [1/1] (0.76ns)   --->   "%add_ln813_4978 = add i15 %sext_ln17_1540, i15 %sext_ln17_1550"   --->   Operation 4761 'add' 'add_ln813_4978' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4762 [1/1] (0.00ns)   --->   "%sext_ln813_2378 = sext i15 %add_ln813_4978"   --->   Operation 4762 'sext' 'sext_ln813_2378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4763 [1/1] (0.76ns)   --->   "%add_ln813_4979 = add i15 %sext_ln17_1559, i15 %sext_ln17_1578"   --->   Operation 4763 'add' 'add_ln813_4979' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4764 [1/1] (0.00ns)   --->   "%sext_ln813_2379 = sext i15 %add_ln813_4979"   --->   Operation 4764 'sext' 'sext_ln813_2379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4765 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4980 = add i16 %sext_ln813_2379, i16 %sext_ln818_643"   --->   Operation 4765 'add' 'add_ln813_4980' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4766 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4981 = add i16 %add_ln813_4980, i16 %sext_ln813_2378"   --->   Operation 4766 'add' 'add_ln813_4981' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4767 [1/1] (0.76ns)   --->   "%add_ln813_4985 = add i15 %sext_ln17_1591, i15 %sext_ln17_1597"   --->   Operation 4767 'add' 'add_ln813_4985' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4768 [1/1] (0.76ns)   --->   "%add_ln813_4986 = add i15 %sext_ln17_1614, i15 %sext_ln17_1618"   --->   Operation 4768 'add' 'add_ln813_4986' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4769 [1/1] (0.76ns)   --->   "%add_ln813_4988 = add i15 %sext_ln17_1629, i15 %sext_ln17_1663"   --->   Operation 4769 'add' 'add_ln813_4988' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4770 [1/1] (0.00ns)   --->   "%sext_ln813_2382 = sext i15 %add_ln813_4988"   --->   Operation 4770 'sext' 'sext_ln813_2382' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4771 [1/1] (0.76ns)   --->   "%add_ln813_4989 = add i15 %sext_ln17_1691, i15 %sext_ln17_1708"   --->   Operation 4771 'add' 'add_ln813_4989' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4772 [1/1] (0.00ns)   --->   "%sext_ln813_2383 = sext i15 %add_ln813_4989"   --->   Operation 4772 'sext' 'sext_ln813_2383' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4773 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4990 = add i16 %sext_ln813_2383, i16 %sext_ln818_732"   --->   Operation 4773 'add' 'add_ln813_4990' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4774 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4991 = add i16 %add_ln813_4990, i16 %sext_ln813_2382"   --->   Operation 4774 'add' 'add_ln813_4991' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 4775 [1/1] (0.76ns)   --->   "%add_ln813_4993 = add i15 %sext_ln17_1721, i15 %sext_ln17_1727"   --->   Operation 4775 'add' 'add_ln813_4993' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4776 [1/1] (0.76ns)   --->   "%add_ln813_4994 = add i15 %sext_ln17_1733, i15 %sext_ln17_1749"   --->   Operation 4776 'add' 'add_ln813_4994' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4777 [1/1] (0.76ns)   --->   "%add_ln813_4996 = add i15 %sext_ln17_1750, i15 %sext_ln17_1773"   --->   Operation 4777 'add' 'add_ln813_4996' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4778 [1/1] (0.76ns)   --->   "%add_ln813_4997 = add i15 %sext_ln17_1813, i15 %sext_ln17_1832"   --->   Operation 4778 'add' 'add_ln813_4997' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4779 [1/1] (0.76ns)   --->   "%add_ln813_5002 = add i15 %sext_ln17_1886, i15 %sext_ln17_1368"   --->   Operation 4779 'add' 'add_ln813_5002' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4780 [1/1] (0.75ns)   --->   "%add_ln813_5003 = add i14 %sext_ln17_1396, i14 %sext_ln17_1441"   --->   Operation 4780 'add' 'add_ln813_5003' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4781 [1/1] (0.75ns)   --->   "%add_ln813_5005 = add i14 %sext_ln17_1490, i14 %sext_ln17_1523"   --->   Operation 4781 'add' 'add_ln813_5005' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4782 [1/1] (0.00ns)   --->   "%sext_ln813_2390 = sext i14 %add_ln813_5005"   --->   Operation 4782 'sext' 'sext_ln813_2390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4783 [1/1] (0.75ns)   --->   "%add_ln813_5006 = add i14 %sext_ln17_1609, i14 %sext_ln17_1643"   --->   Operation 4783 'add' 'add_ln813_5006' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4784 [1/1] (0.00ns)   --->   "%sext_ln813_2391 = sext i14 %add_ln813_5006"   --->   Operation 4784 'sext' 'sext_ln813_2391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4785 [1/1] (0.76ns)   --->   "%add_ln813_5007 = add i15 %sext_ln813_2391, i15 %sext_ln17_1546"   --->   Operation 4785 'add' 'add_ln813_5007' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4786 [1/1] (0.00ns)   --->   "%sext_ln813_2392 = sext i15 %add_ln813_5007"   --->   Operation 4786 'sext' 'sext_ln813_2392' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4787 [1/1] (0.77ns)   --->   "%add_ln813_5008 = add i16 %sext_ln813_2392, i16 %sext_ln813_2390"   --->   Operation 4787 'add' 'add_ln813_5008' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4788 [1/1] (0.75ns)   --->   "%add_ln813_5010 = add i14 %sext_ln17_1693, i14 %sext_ln17_1800"   --->   Operation 4788 'add' 'add_ln813_5010' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4789 [1/1] (0.75ns)   --->   "%add_ln813_5011 = add i14 %sext_ln17_1865, i14 %sext_ln17_1467"   --->   Operation 4789 'add' 'add_ln813_5011' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4790 [1/1] (0.00ns)   --->   "%sext_ln813_2394 = sext i14 %add_ln813_5011"   --->   Operation 4790 'sext' 'sext_ln813_2394' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4791 [1/1] (0.76ns)   --->   "%add_ln813_5012 = add i15 %sext_ln813_2394, i15 %sext_ln17_1835"   --->   Operation 4791 'add' 'add_ln813_5012' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4792 [1/1] (0.74ns)   --->   "%add_ln813_5014 = add i13 %sext_ln17_1521, i13 %sext_ln17_1876"   --->   Operation 4792 'add' 'add_ln813_5014' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4793 [1/1] (0.00ns)   --->   "%sext_ln813_2396 = sext i13 %add_ln813_5014"   --->   Operation 4793 'sext' 'sext_ln813_2396' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4794 [1/1] (0.73ns)   --->   "%add_ln813_5015 = add i12 %sext_ln17_1746, i12 320"   --->   Operation 4794 'add' 'add_ln813_5015' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4795 [1/1] (0.00ns)   --->   "%sext_ln813_2397 = sext i12 %add_ln813_5015"   --->   Operation 4795 'sext' 'sext_ln813_2397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4796 [1/1] (0.74ns)   --->   "%add_ln813_5016 = add i13 %sext_ln813_2397, i13 %sext_ln17_1881"   --->   Operation 4796 'add' 'add_ln813_5016' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4797 [1/1] (0.00ns)   --->   "%sext_ln813_2398 = sext i13 %add_ln813_5016"   --->   Operation 4797 'sext' 'sext_ln813_2398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4798 [1/1] (0.75ns)   --->   "%add_ln813_5017 = add i14 %sext_ln813_2398, i14 %sext_ln813_2396"   --->   Operation 4798 'add' 'add_ln813_5017' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.21>
ST_2 : Operation 4799 [1/1] (0.00ns)   --->   "%sext_ln818_491 = sext i14 %mult_V_1638"   --->   Operation 4799 'sext' 'sext_ln818_491' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4800 [1/1] (0.00ns)   --->   "%sext_ln818_501 = sext i14 %mult_V_1666"   --->   Operation 4800 'sext' 'sext_ln818_501' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4801 [1/1] (0.00ns)   --->   "%sext_ln818_507 = sext i14 %mult_V_1678"   --->   Operation 4801 'sext' 'sext_ln818_507' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4802 [1/1] (0.00ns)   --->   "%sext_ln818_515 = sext i14 %mult_V_1698"   --->   Operation 4802 'sext' 'sext_ln818_515' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4803 [1/1] (0.00ns)   --->   "%sext_ln818_519 = sext i14 %mult_V_1712"   --->   Operation 4803 'sext' 'sext_ln818_519' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4804 [1/1] (0.00ns)   --->   "%sext_ln818_534 = sext i14 %mult_V_1750"   --->   Operation 4804 'sext' 'sext_ln818_534' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4805 [1/1] (0.00ns)   --->   "%sext_ln818_537 = sext i14 %mult_V_1756"   --->   Operation 4805 'sext' 'sext_ln818_537' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4806 [1/1] (0.00ns)   --->   "%sext_ln1273_836 = sext i16 %a_V_142"   --->   Operation 4806 'sext' 'sext_ln1273_836' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4807 [1/1] (0.00ns)   --->   "%shl_ln1273_484 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_142, i4 0"   --->   Operation 4807 'bitconcatenate' 'shl_ln1273_484' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4808 [1/1] (0.00ns)   --->   "%sext_ln1273_841 = sext i20 %shl_ln1273_484"   --->   Operation 4808 'sext' 'sext_ln1273_841' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4809 [1/1] (0.80ns)   --->   "%r_V_2889 = sub i21 %sext_ln1273_836, i21 %sext_ln1273_841"   --->   Operation 4809 'sub' 'r_V_2889' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4810 [1/1] (0.00ns)   --->   "%mult_V_1895 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_2889, i32 5, i32 20"   --->   Operation 4810 'partselect' 'mult_V_1895' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4811 [1/1] (0.00ns)   --->   "%sext_ln818_609 = sext i14 %mult_V_1903"   --->   Operation 4811 'sext' 'sext_ln818_609' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4812 [1/1] (0.00ns)   --->   "%sext_ln818_622 = sext i14 %mult_V_1925"   --->   Operation 4812 'sext' 'sext_ln818_622' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4813 [1/1] (0.00ns)   --->   "%sext_ln818_633 = sext i14 %mult_V_1946"   --->   Operation 4813 'sext' 'sext_ln818_633' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4814 [1/1] (0.00ns)   --->   "%sext_ln818_644 = sext i15 %mult_V_1969"   --->   Operation 4814 'sext' 'sext_ln818_644' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4815 [1/1] (0.00ns)   --->   "%sext_ln1273_1013 = sext i16 %a_V_181"   --->   Operation 4815 'sext' 'sext_ln1273_1013' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4816 [1/1] (0.00ns)   --->   "%shl_ln1273_588 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_181, i4 0"   --->   Operation 4816 'bitconcatenate' 'shl_ln1273_588' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4817 [1/1] (0.00ns)   --->   "%sext_ln1273_1019 = sext i20 %shl_ln1273_588"   --->   Operation 4817 'sext' 'sext_ln1273_1019' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4818 [1/1] (0.80ns)   --->   "%r_V_3097 = sub i21 %sext_ln1273_1013, i21 %sext_ln1273_1019"   --->   Operation 4818 'sub' 'r_V_3097' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4819 [1/1] (0.00ns)   --->   "%mult_V_2141 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3097, i32 5, i32 20"   --->   Operation 4819 'partselect' 'mult_V_2141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4820 [1/1] (0.00ns)   --->   "%sext_ln818_727 = sext i15 %mult_V_2154"   --->   Operation 4820 'sext' 'sext_ln818_727' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4821 [1/1] (0.00ns)   --->   "%sext_ln818_749 = sext i15 %mult_V_2202"   --->   Operation 4821 'sext' 'sext_ln818_749' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4822 [1/1] (0.00ns)   --->   "%sext_ln818_658 = sext i14 %mult_V_2222"   --->   Operation 4822 'sext' 'sext_ln818_658' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4823 [1/1] (0.00ns)   --->   "%shl_ln1273_625 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_194, i4 0"   --->   Operation 4823 'bitconcatenate' 'shl_ln1273_625' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4824 [1/1] (0.00ns)   --->   "%sext_ln1273_1077 = sext i20 %shl_ln1273_625"   --->   Operation 4824 'sext' 'sext_ln1273_1077' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4825 [1/1] (0.00ns)   --->   "%shl_ln1273_626 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_194, i2 0"   --->   Operation 4825 'bitconcatenate' 'shl_ln1273_626' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4826 [1/1] (0.00ns)   --->   "%sext_ln1273_1078 = sext i18 %shl_ln1273_626"   --->   Operation 4826 'sext' 'sext_ln1273_1078' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4827 [1/1] (0.80ns)   --->   "%r_V_3165 = sub i21 %sext_ln1273_1078, i21 %sext_ln1273_1077"   --->   Operation 4827 'sub' 'r_V_3165' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4828 [1/1] (0.00ns)   --->   "%mult_V_2224 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3165, i32 5, i32 20"   --->   Operation 4828 'partselect' 'mult_V_2224' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4829 [1/1] (0.00ns)   --->   "%sext_ln818_770 = sext i15 %mult_V_2255"   --->   Operation 4829 'sext' 'sext_ln818_770' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4830 [1/1] (0.00ns)   --->   "%shl_ln1273_650 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_203, i4 0"   --->   Operation 4830 'bitconcatenate' 'shl_ln1273_650' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4831 [1/1] (0.00ns)   --->   "%sext_ln1273_1124 = sext i20 %shl_ln1273_650"   --->   Operation 4831 'sext' 'sext_ln1273_1124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4832 [1/1] (0.00ns)   --->   "%shl_ln1273_651 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_203, i1 0"   --->   Operation 4832 'bitconcatenate' 'shl_ln1273_651' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4833 [1/1] (0.00ns)   --->   "%sext_ln1273_1125 = sext i17 %shl_ln1273_651"   --->   Operation 4833 'sext' 'sext_ln1273_1125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4834 [1/1] (0.80ns)   --->   "%r_V_3211 = sub i21 %sext_ln1273_1124, i21 %sext_ln1273_1125"   --->   Operation 4834 'sub' 'r_V_3211' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4835 [1/1] (0.00ns)   --->   "%mult_V_2277 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3211, i32 5, i32 20"   --->   Operation 4835 'partselect' 'mult_V_2277' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4836 [1/1] (0.00ns)   --->   "%sext_ln818_776 = sext i15 %mult_V_2279"   --->   Operation 4836 'sext' 'sext_ln818_776' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4837 [1/1] (0.80ns)   --->   "%r_V_3215 = sub i21 %sext_ln1273_1125, i21 %sext_ln1273_1124"   --->   Operation 4837 'sub' 'r_V_3215' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4838 [1/1] (0.00ns)   --->   "%mult_V_2281 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3215, i32 5, i32 20"   --->   Operation 4838 'partselect' 'mult_V_2281' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4839 [1/1] (0.00ns)   --->   "%sext_ln818_787 = sext i15 %mult_V_2304"   --->   Operation 4839 'sext' 'sext_ln818_787' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4840 [1/1] (0.00ns)   --->   "%sext_ln1273_1145 = sext i16 %a_V_207"   --->   Operation 4840 'sext' 'sext_ln1273_1145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4841 [1/1] (0.00ns)   --->   "%sext_ln818_789 = sext i15 %mult_V_2306"   --->   Operation 4841 'sext' 'sext_ln818_789' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4842 [1/1] (0.00ns)   --->   "%shl_ln1273_666 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_207, i4 0"   --->   Operation 4842 'bitconcatenate' 'shl_ln1273_666' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4843 [1/1] (0.00ns)   --->   "%sext_ln1273_1151 = sext i20 %shl_ln1273_666"   --->   Operation 4843 'sext' 'sext_ln1273_1151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4844 [1/1] (0.80ns)   --->   "%r_V_3240 = sub i21 %sext_ln1273_1145, i21 %sext_ln1273_1151"   --->   Operation 4844 'sub' 'r_V_3240' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4845 [1/1] (0.00ns)   --->   "%mult_V_2309 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_3240, i32 5, i32 20"   --->   Operation 4845 'partselect' 'mult_V_2309' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4846 [1/1] (0.00ns)   --->   "%sext_ln818_792 = sext i15 %mult_V_2313"   --->   Operation 4846 'sext' 'sext_ln818_792' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4847 [1/1] (0.00ns)   --->   "%sext_ln818_797 = sext i15 %mult_V_2323"   --->   Operation 4847 'sext' 'sext_ln818_797' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4848 [1/1] (0.00ns)   --->   "%sext_ln818_806 = sext i15 %mult_V_2347"   --->   Operation 4848 'sext' 'sext_ln818_806' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4849 [1/1] (0.00ns)   --->   "%sext_ln818_812 = sext i14 %mult_V_2355"   --->   Operation 4849 'sext' 'sext_ln818_812' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4850 [1/1] (0.00ns)   --->   "%sext_ln818_827 = sext i15 %mult_V_2390"   --->   Operation 4850 'sext' 'sext_ln818_827' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4851 [1/1] (0.00ns)   --->   "%sext_ln818_833 = sext i14 %mult_V_2405"   --->   Operation 4851 'sext' 'sext_ln818_833' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4852 [1/1] (0.00ns)   --->   "%sext_ln818_697 = sext i14 %mult_V_2438"   --->   Operation 4852 'sext' 'sext_ln818_697' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4853 [1/1] (0.00ns)   --->   "%sext_ln818_845 = sext i15 %mult_V_2440"   --->   Operation 4853 'sext' 'sext_ln818_845' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4854 [1/1] (0.00ns)   --->   "%sext_ln818_860 = sext i15 %mult_V_2473"   --->   Operation 4854 'sext' 'sext_ln818_860' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4855 [1/1] (0.00ns)   --->   "%sext_ln818_863 = sext i15 %mult_V_2486"   --->   Operation 4855 'sext' 'sext_ln818_863' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4856 [1/1] (0.00ns)   --->   "%sext_ln818_864 = sext i15 %mult_V_2489"   --->   Operation 4856 'sext' 'sext_ln818_864' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4857 [1/1] (0.00ns)   --->   "%sext_ln818_869 = sext i15 %mult_V_2505"   --->   Operation 4857 'sext' 'sext_ln818_869' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4858 [1/1] (0.00ns)   --->   "%sext_ln818_877 = sext i14 %mult_V_2523"   --->   Operation 4858 'sext' 'sext_ln818_877' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4859 [1/1] (0.00ns)   --->   "%sext_ln818_882 = sext i15 %mult_V_2543"   --->   Operation 4859 'sext' 'sext_ln818_882' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4860 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3877 = add i16 %add_ln813_3876, i16 %add_ln813_3873"   --->   Operation 4860 'add' 'add_ln813_3877' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4861 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3880 = add i16 %add_ln813_3879, i16 %add_ln813_3878"   --->   Operation 4861 'add' 'add_ln813_3880' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4862 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3884 = add i16 %add_ln813_3883, i16 %add_ln813_3880"   --->   Operation 4862 'add' 'add_ln813_3884' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4863 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3885 = add i16 %add_ln813_3884, i16 %add_ln813_3877"   --->   Operation 4863 'add' 'add_ln813_3885' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4864 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3886 = add i16 %sext_ln818_776, i16 %sext_ln818_851"   --->   Operation 4864 'add' 'add_ln813_3886' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4865 [1/1] (0.77ns)   --->   "%add_ln813_3887 = add i16 %sext_ln818_869, i16 %sext_ln818_491"   --->   Operation 4865 'add' 'add_ln813_3887' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4866 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3888 = add i16 %add_ln813_3887, i16 %add_ln813_3886"   --->   Operation 4866 'add' 'add_ln813_3888' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4867 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3892 = add i16 %add_ln813_3891, i16 %add_ln813_3888"   --->   Operation 4867 'add' 'add_ln813_3892' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4868 [1/1] (0.00ns)   --->   "%sext_ln813_2005 = sext i15 %add_ln813_3893"   --->   Operation 4868 'sext' 'sext_ln813_2005' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4869 [1/1] (0.00ns)   --->   "%sext_ln813_2006 = sext i15 %add_ln813_3894"   --->   Operation 4869 'sext' 'sext_ln813_2006' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4870 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3895 = add i16 %sext_ln813_2006, i16 %sext_ln813_2005"   --->   Operation 4870 'add' 'add_ln813_3895' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4871 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3899 = add i16 %add_ln813_3898, i16 %add_ln813_3895"   --->   Operation 4871 'add' 'add_ln813_3899' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4872 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3900 = add i16 %add_ln813_3899, i16 %add_ln813_3892"   --->   Operation 4872 'add' 'add_ln813_3900' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4873 [1/1] (0.00ns)   --->   "%sext_ln813_2009 = sext i15 %add_ln813_3902"   --->   Operation 4873 'sext' 'sext_ln813_2009' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4874 [1/1] (0.00ns)   --->   "%sext_ln813_2010 = sext i15 %add_ln813_3903"   --->   Operation 4874 'sext' 'sext_ln813_2010' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4875 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3904 = add i16 %sext_ln813_2010, i16 %sext_ln813_2009"   --->   Operation 4875 'add' 'add_ln813_3904' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4876 [1/1] (0.00ns)   --->   "%sext_ln813_2011 = sext i15 %add_ln813_3905"   --->   Operation 4876 'sext' 'sext_ln813_2011' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4877 [1/1] (0.00ns)   --->   "%sext_ln813_2012 = sext i15 %add_ln813_3906"   --->   Operation 4877 'sext' 'sext_ln813_2012' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4878 [1/1] (0.77ns)   --->   "%add_ln813_3907 = add i16 %sext_ln813_2012, i16 %sext_ln813_2011"   --->   Operation 4878 'add' 'add_ln813_3907' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4879 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3908 = add i16 %add_ln813_3907, i16 %add_ln813_3904"   --->   Operation 4879 'add' 'add_ln813_3908' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4880 [1/1] (0.00ns)   --->   "%sext_ln813_2013 = sext i15 %add_ln813_3909"   --->   Operation 4880 'sext' 'sext_ln813_2013' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4881 [1/1] (0.00ns)   --->   "%sext_ln813_2014 = sext i15 %add_ln813_3910"   --->   Operation 4881 'sext' 'sext_ln813_2014' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4882 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3911 = add i16 %sext_ln813_2014, i16 %sext_ln813_2013"   --->   Operation 4882 'add' 'add_ln813_3911' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4883 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3915 = add i16 %add_ln813_3914, i16 %add_ln813_3911"   --->   Operation 4883 'add' 'add_ln813_3915' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4884 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3916 = add i16 %add_ln813_3915, i16 %add_ln813_3908"   --->   Operation 4884 'add' 'add_ln813_3916' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4885 [1/1] (0.00ns)   --->   "%sext_ln813_2019 = sext i15 %add_ln813_3919"   --->   Operation 4885 'sext' 'sext_ln813_2019' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4886 [1/1] (0.00ns)   --->   "%sext_ln813_2022 = sext i15 %add_ln813_3922"   --->   Operation 4886 'sext' 'sext_ln813_2022' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4887 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3923 = add i16 %sext_ln813_2022, i16 %sext_ln813_2019"   --->   Operation 4887 'add' 'add_ln813_3923' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4888 [1/1] (0.00ns)   --->   "%sext_ln813_2025 = sext i15 %add_ln813_3926"   --->   Operation 4888 'sext' 'sext_ln813_2025' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4889 [1/1] (0.00ns)   --->   "%sext_ln813_2028 = sext i14 %add_ln813_3929"   --->   Operation 4889 'sext' 'sext_ln813_2028' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4890 [1/1] (0.77ns)   --->   "%add_ln813_3930 = add i16 %sext_ln813_2028, i16 %sext_ln813_2025"   --->   Operation 4890 'add' 'add_ln813_3930' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4891 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3931 = add i16 %add_ln813_3930, i16 %add_ln813_3923"   --->   Operation 4891 'add' 'add_ln813_3931' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4892 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3932 = add i16 %add_ln813_3931, i16 %add_ln813_3916"   --->   Operation 4892 'add' 'add_ln813_3932' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4893 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3940 = add i16 %add_ln813_3939, i16 %add_ln813_3936"   --->   Operation 4893 'add' 'add_ln813_3940' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4894 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3943 = add i16 %add_ln813_3942, i16 %add_ln813_3941"   --->   Operation 4894 'add' 'add_ln813_3943' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4895 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3948 = add i16 %add_ln813_3947, i16 %add_ln813_3943"   --->   Operation 4895 'add' 'add_ln813_3948' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4896 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3949 = add i16 %add_ln813_3948, i16 %add_ln813_3940"   --->   Operation 4896 'add' 'add_ln813_3949' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4897 [1/1] (0.00ns)   --->   "%sext_ln813_2029 = sext i15 %add_ln813_3953"   --->   Operation 4897 'sext' 'sext_ln813_2029' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4898 [1/1] (0.00ns)   --->   "%sext_ln813_2030 = sext i15 %add_ln813_3954"   --->   Operation 4898 'sext' 'sext_ln813_2030' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4899 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3955 = add i16 %sext_ln813_2030, i16 %sext_ln818_501"   --->   Operation 4899 'add' 'add_ln813_3955' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4900 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3956 = add i16 %add_ln813_3955, i16 %sext_ln813_2029"   --->   Operation 4900 'add' 'add_ln813_3956' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4901 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3957 = add i16 %add_ln813_3956, i16 %add_ln813_3952"   --->   Operation 4901 'add' 'add_ln813_3957' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4902 [1/1] (0.00ns)   --->   "%sext_ln813_2031 = sext i15 %add_ln813_3958"   --->   Operation 4902 'sext' 'sext_ln813_2031' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4903 [1/1] (0.00ns)   --->   "%sext_ln813_2032 = sext i15 %add_ln813_3959"   --->   Operation 4903 'sext' 'sext_ln813_2032' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4904 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3960 = add i16 %sext_ln813_2032, i16 %sext_ln813_2031"   --->   Operation 4904 'add' 'add_ln813_3960' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4905 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3965 = add i16 %add_ln813_3964, i16 %add_ln813_3960"   --->   Operation 4905 'add' 'add_ln813_3965' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4906 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3966 = add i16 %add_ln813_3965, i16 %add_ln813_3957"   --->   Operation 4906 'add' 'add_ln813_3966' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4907 [1/1] (0.00ns)   --->   "%sext_ln813_2035 = sext i15 %add_ln813_3968"   --->   Operation 4907 'sext' 'sext_ln813_2035' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4908 [1/1] (0.00ns)   --->   "%sext_ln813_2036 = sext i15 %add_ln813_3969"   --->   Operation 4908 'sext' 'sext_ln813_2036' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4909 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3970 = add i16 %sext_ln813_2036, i16 %sext_ln813_2035"   --->   Operation 4909 'add' 'add_ln813_3970' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4910 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3974 = add i16 %add_ln813_3973, i16 %add_ln813_3970"   --->   Operation 4910 'add' 'add_ln813_3974' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4911 [1/1] (0.00ns)   --->   "%sext_ln813_2039 = sext i15 %add_ln813_3975"   --->   Operation 4911 'sext' 'sext_ln813_2039' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4912 [1/1] (0.00ns)   --->   "%sext_ln813_2040 = sext i15 %add_ln813_3976"   --->   Operation 4912 'sext' 'sext_ln813_2040' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4913 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3977 = add i16 %sext_ln813_2040, i16 %sext_ln813_2039"   --->   Operation 4913 'add' 'add_ln813_3977' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4914 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3982 = add i16 %add_ln813_3981, i16 %add_ln813_3977"   --->   Operation 4914 'add' 'add_ln813_3982' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4915 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3983 = add i16 %add_ln813_3982, i16 %add_ln813_3974"   --->   Operation 4915 'add' 'add_ln813_3983' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4916 [1/1] (0.00ns)   --->   "%sext_ln813_2043 = sext i15 %add_ln813_3984"   --->   Operation 4916 'sext' 'sext_ln813_2043' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4917 [1/1] (0.00ns)   --->   "%sext_ln813_2044 = sext i15 %add_ln813_3985"   --->   Operation 4917 'sext' 'sext_ln813_2044' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4918 [1/1] (0.77ns)   --->   "%add_ln813_3986 = add i16 %sext_ln813_2044, i16 %sext_ln813_2043"   --->   Operation 4918 'add' 'add_ln813_3986' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4919 [1/1] (0.00ns)   --->   "%sext_ln813_2045 = sext i15 %add_ln813_3987"   --->   Operation 4919 'sext' 'sext_ln813_2045' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4920 [1/1] (0.00ns)   --->   "%sext_ln813_2047 = sext i15 %add_ln813_3989"   --->   Operation 4920 'sext' 'sext_ln813_2047' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4921 [1/1] (0.77ns)   --->   "%add_ln813_3990 = add i16 %sext_ln813_2047, i16 %sext_ln813_2045"   --->   Operation 4921 'add' 'add_ln813_3990' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4922 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3991 = add i16 %add_ln813_3990, i16 %add_ln813_3986"   --->   Operation 4922 'add' 'add_ln813_3991' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4923 [1/1] (0.00ns)   --->   "%sext_ln813_2050 = sext i15 %add_ln813_3994"   --->   Operation 4923 'sext' 'sext_ln813_2050' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4924 [1/1] (0.00ns)   --->   "%sext_ln813_2054 = sext i15 %add_ln813_3998"   --->   Operation 4924 'sext' 'sext_ln813_2054' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4925 [1/1] (0.77ns)   --->   "%add_ln813_3999 = add i16 %sext_ln813_2054, i16 %sext_ln813_2050"   --->   Operation 4925 'add' 'add_ln813_3999' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4926 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4000 = add i16 %add_ln813_3999, i16 %add_ln813_3991"   --->   Operation 4926 'add' 'add_ln813_4000' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4927 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4001 = add i16 %add_ln813_4000, i16 %add_ln813_3983"   --->   Operation 4927 'add' 'add_ln813_4001' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4928 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i15 %add_ln813_4003"   --->   Operation 4928 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4929 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4004 = add i16 %mult_V_1670, i16 %mult_V_1837"   --->   Operation 4929 'add' 'add_ln813_4004' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4930 [1/1] (0.78ns)   --->   "%add_ln813_4005 = add i16 %mult_V_2102, i16 %mult_V_2155"   --->   Operation 4930 'add' 'add_ln813_4005' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4931 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4006 = add i16 %add_ln813_4005, i16 %add_ln813_4004"   --->   Operation 4931 'add' 'add_ln813_4006' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4932 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4007 = add i16 %mult_V_2243, i16 %mult_V_2277"   --->   Operation 4932 'add' 'add_ln813_4007' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4933 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4008 = add i16 %mult_V_2341, i16 %sext_ln813"   --->   Operation 4933 'add' 'add_ln813_4008' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4934 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4009 = add i16 %add_ln813_4008, i16 %mult_V_2293"   --->   Operation 4934 'add' 'add_ln813_4009' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4935 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4010 = add i16 %add_ln813_4009, i16 %add_ln813_4007"   --->   Operation 4935 'add' 'add_ln813_4010' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4936 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4011 = add i16 %add_ln813_4010, i16 %add_ln813_4006"   --->   Operation 4936 'add' 'add_ln813_4011' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4937 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4015 = add i16 %add_ln813_4014, i16 %add_ln813_4012"   --->   Operation 4937 'add' 'add_ln813_4015' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4938 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4020 = add i16 %add_ln813_4019, i16 %add_ln813_4015"   --->   Operation 4938 'add' 'add_ln813_4020' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4939 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4021 = add i16 %add_ln813_4020, i16 %add_ln813_4011"   --->   Operation 4939 'add' 'add_ln813_4021' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4940 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4030 = add i16 %add_ln813_4029, i16 %add_ln813_4025"   --->   Operation 4940 'add' 'add_ln813_4030' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4941 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4034 = add i16 %add_ln813_4033, i16 %add_ln813_4031"   --->   Operation 4941 'add' 'add_ln813_4034' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4942 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4039 = add i16 %add_ln813_4038, i16 %add_ln813_4034"   --->   Operation 4942 'add' 'add_ln813_4039' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4943 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4040 = add i16 %add_ln813_4039, i16 %add_ln813_4030"   --->   Operation 4943 'add' 'add_ln813_4040' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4944 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4045 = add i16 %add_ln813_4044, i16 %add_ln813_4042"   --->   Operation 4944 'add' 'add_ln813_4045' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4945 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4050 = add i16 %add_ln813_4049, i16 %add_ln813_4045"   --->   Operation 4945 'add' 'add_ln813_4050' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4946 [1/1] (0.00ns)   --->   "%sext_ln813_2057 = sext i15 %add_ln813_4051"   --->   Operation 4946 'sext' 'sext_ln813_2057' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4947 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4054 = add i16 %add_ln813_4053, i16 %sext_ln813_2057"   --->   Operation 4947 'add' 'add_ln813_4054' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4948 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4059 = add i16 %add_ln813_4058, i16 %add_ln813_4054"   --->   Operation 4948 'add' 'add_ln813_4059' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4949 [1/1] (0.00ns)   --->   "%sext_ln813_2063 = sext i15 %add_ln813_4065"   --->   Operation 4949 'sext' 'sext_ln813_2063' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4950 [1/1] (0.00ns)   --->   "%sext_ln813_2065 = sext i15 %add_ln813_4067"   --->   Operation 4950 'sext' 'sext_ln813_2065' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4951 [1/1] (0.77ns)   --->   "%add_ln813_4068 = add i16 %sext_ln813_2065, i16 %sext_ln813_2063"   --->   Operation 4951 'add' 'add_ln813_4068' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4952 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4069 = add i16 %add_ln813_4068, i16 %add_ln813_4064"   --->   Operation 4952 'add' 'add_ln813_4069' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4953 [1/1] (0.00ns)   --->   "%sext_ln813_2066 = sext i14 %add_ln813_4070"   --->   Operation 4953 'sext' 'sext_ln813_2066' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4954 [1/1] (0.00ns)   --->   "%sext_ln813_2068 = sext i15 %add_ln813_4072"   --->   Operation 4954 'sext' 'sext_ln813_2068' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4955 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4073 = add i16 %sext_ln813_2068, i16 %sext_ln813_2066"   --->   Operation 4955 'add' 'add_ln813_4073' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4956 [1/1] (0.00ns)   --->   "%sext_ln813_2069 = sext i14 %add_ln813_4074"   --->   Operation 4956 'sext' 'sext_ln813_2069' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4957 [1/1] (0.00ns)   --->   "%sext_ln813_2071 = sext i15 %add_ln813_4076"   --->   Operation 4957 'sext' 'sext_ln813_2071' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4958 [1/1] (0.77ns)   --->   "%add_ln813_4077 = add i16 %sext_ln813_2071, i16 %sext_ln813_2069"   --->   Operation 4958 'add' 'add_ln813_4077' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4959 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4078 = add i16 %add_ln813_4077, i16 %add_ln813_4073"   --->   Operation 4959 'add' 'add_ln813_4078' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4960 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4079 = add i16 %add_ln813_4078, i16 %add_ln813_4069"   --->   Operation 4960 'add' 'add_ln813_4079' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4961 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4085 = add i16 %sext_ln818_636, i16 %sext_ln818_644"   --->   Operation 4961 'add' 'add_ln813_4085' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4962 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4088 = add i16 %add_ln813_4087, i16 %add_ln813_4085"   --->   Operation 4962 'add' 'add_ln813_4088' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4963 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4089 = add i16 %add_ln813_4088, i16 %add_ln813_4084"   --->   Operation 4963 'add' 'add_ln813_4089' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4964 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4093 = add i16 %add_ln813_4092, i16 %add_ln813_4090"   --->   Operation 4964 'add' 'add_ln813_4093' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4965 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4098 = add i16 %add_ln813_4097, i16 %add_ln813_4093"   --->   Operation 4965 'add' 'add_ln813_4098' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4966 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4099 = add i16 %add_ln813_4098, i16 %add_ln813_4089"   --->   Operation 4966 'add' 'add_ln813_4099' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4967 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4107 = add i16 %add_ln813_4106, i16 %add_ln813_4102"   --->   Operation 4967 'add' 'add_ln813_4107' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4968 [1/1] (0.00ns)   --->   "%sext_ln813_2076 = sext i15 %add_ln813_4108"   --->   Operation 4968 'sext' 'sext_ln813_2076' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4969 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4111 = add i16 %add_ln813_4110, i16 %sext_ln813_2076"   --->   Operation 4969 'add' 'add_ln813_4111' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4970 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4116 = add i16 %add_ln813_4115, i16 %add_ln813_4111"   --->   Operation 4970 'add' 'add_ln813_4116' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4971 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4117 = add i16 %add_ln813_4116, i16 %add_ln813_4107"   --->   Operation 4971 'add' 'add_ln813_4117' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4972 [1/1] (0.00ns)   --->   "%sext_ln813_2080 = sext i15 %add_ln813_4119"   --->   Operation 4972 'sext' 'sext_ln813_2080' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4973 [1/1] (0.00ns)   --->   "%sext_ln813_2081 = sext i15 %add_ln813_4120"   --->   Operation 4973 'sext' 'sext_ln813_2081' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4974 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4121 = add i16 %sext_ln813_2081, i16 %sext_ln813_2080"   --->   Operation 4974 'add' 'add_ln813_4121' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4975 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4126 = add i16 %add_ln813_4125, i16 %add_ln813_4121"   --->   Operation 4975 'add' 'add_ln813_4126' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4976 [1/1] (0.00ns)   --->   "%sext_ln813_2084 = sext i15 %add_ln813_4127"   --->   Operation 4976 'sext' 'sext_ln813_2084' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4977 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4130 = add i16 %add_ln813_4129, i16 %sext_ln813_2084"   --->   Operation 4977 'add' 'add_ln813_4130' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4978 [1/1] (0.00ns)   --->   "%sext_ln813_2086 = sext i15 %add_ln813_4131"   --->   Operation 4978 'sext' 'sext_ln813_2086' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4979 [1/1] (0.00ns)   --->   "%sext_ln813_2087 = sext i15 %add_ln813_4132"   --->   Operation 4979 'sext' 'sext_ln813_2087' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4980 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4133 = add i16 %sext_ln813_2087, i16 %sext_ln818_877"   --->   Operation 4980 'add' 'add_ln813_4133' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4981 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4134 = add i16 %add_ln813_4133, i16 %sext_ln813_2086"   --->   Operation 4981 'add' 'add_ln813_4134' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4982 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4135 = add i16 %add_ln813_4134, i16 %add_ln813_4130"   --->   Operation 4982 'add' 'add_ln813_4135' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4983 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4136 = add i16 %add_ln813_4135, i16 %add_ln813_4126"   --->   Operation 4983 'add' 'add_ln813_4136' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4984 [1/1] (0.00ns)   --->   "%sext_ln813_2090 = sext i15 %add_ln813_4139"   --->   Operation 4984 'sext' 'sext_ln813_2090' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4985 [1/1] (0.00ns)   --->   "%sext_ln813_2091 = sext i14 %add_ln813_4140"   --->   Operation 4985 'sext' 'sext_ln813_2091' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4986 [1/1] (0.00ns)   --->   "%sext_ln813_2093 = sext i15 %add_ln813_4142"   --->   Operation 4986 'sext' 'sext_ln813_2093' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4987 [1/1] (0.77ns)   --->   "%add_ln813_4143 = add i16 %sext_ln813_2093, i16 %sext_ln813_2091"   --->   Operation 4987 'add' 'add_ln813_4143' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4988 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4144 = add i16 %add_ln813_4143, i16 %sext_ln813_2090"   --->   Operation 4988 'add' 'add_ln813_4144' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4989 [1/1] (0.00ns)   --->   "%sext_ln813_2097 = sext i15 %add_ln813_4148"   --->   Operation 4989 'sext' 'sext_ln813_2097' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4990 [1/1] (0.00ns)   --->   "%sext_ln813_2101 = sext i14 %add_ln813_4152"   --->   Operation 4990 'sext' 'sext_ln813_2101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4991 [1/1] (0.77ns)   --->   "%add_ln813_4153 = add i16 %sext_ln813_2101, i16 %sext_ln813_2097"   --->   Operation 4991 'add' 'add_ln813_4153' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4992 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4154 = add i16 %add_ln813_4153, i16 %add_ln813_4144"   --->   Operation 4992 'add' 'add_ln813_4154' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4993 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4155 = add i16 %add_ln813_4154, i16 %add_ln813_4136"   --->   Operation 4993 'add' 'add_ln813_4155' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4994 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4160 = add i16 %sext_ln818_704, i16 %sext_ln818_765"   --->   Operation 4994 'add' 'add_ln813_4160' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4995 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4163 = add i16 %add_ln813_4162, i16 %add_ln813_4160"   --->   Operation 4995 'add' 'add_ln813_4163' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4996 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4164 = add i16 %add_ln813_4163, i16 %add_ln813_4159"   --->   Operation 4996 'add' 'add_ln813_4164' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4997 [1/1] (0.00ns)   --->   "%sext_ln813_2102 = sext i15 %add_ln813_4166"   --->   Operation 4997 'sext' 'sext_ln813_2102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4998 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4167 = add i16 %sext_ln813_2102, i16 %add_ln813_4165"   --->   Operation 4998 'add' 'add_ln813_4167' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4999 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4172 = add i16 %add_ln813_4171, i16 %add_ln813_4167"   --->   Operation 4999 'add' 'add_ln813_4172' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5000 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4173 = add i16 %add_ln813_4172, i16 %add_ln813_4164"   --->   Operation 5000 'add' 'add_ln813_4173' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5001 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4181 = add i16 %add_ln813_4180, i16 %add_ln813_4176"   --->   Operation 5001 'add' 'add_ln813_4181' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5002 [1/1] (0.00ns)   --->   "%sext_ln813_2109 = sext i15 %add_ln813_4182"   --->   Operation 5002 'sext' 'sext_ln813_2109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5003 [1/1] (0.00ns)   --->   "%sext_ln813_2110 = sext i15 %add_ln813_4183"   --->   Operation 5003 'sext' 'sext_ln813_2110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5004 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4184 = add i16 %sext_ln813_2110, i16 %sext_ln813_2109"   --->   Operation 5004 'add' 'add_ln813_4184' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5005 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4189 = add i16 %add_ln813_4188, i16 %add_ln813_4184"   --->   Operation 5005 'add' 'add_ln813_4189' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5006 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4190 = add i16 %add_ln813_4189, i16 %add_ln813_4181"   --->   Operation 5006 'add' 'add_ln813_4190' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5007 [1/1] (0.00ns)   --->   "%sext_ln813_2113 = sext i15 %add_ln813_4192"   --->   Operation 5007 'sext' 'sext_ln813_2113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5008 [1/1] (0.00ns)   --->   "%sext_ln813_2114 = sext i15 %add_ln813_4193"   --->   Operation 5008 'sext' 'sext_ln813_2114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5009 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4194 = add i16 %sext_ln813_2114, i16 %sext_ln813_2113"   --->   Operation 5009 'add' 'add_ln813_4194' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5010 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4199 = add i16 %add_ln813_4198, i16 %add_ln813_4194"   --->   Operation 5010 'add' 'add_ln813_4199' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5011 [1/1] (0.00ns)   --->   "%sext_ln813_2119 = sext i15 %add_ln813_4202"   --->   Operation 5011 'sext' 'sext_ln813_2119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5012 [1/1] (0.00ns)   --->   "%sext_ln813_2120 = sext i14 %add_ln813_4203"   --->   Operation 5012 'sext' 'sext_ln813_2120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5013 [1/1] (0.00ns)   --->   "%sext_ln813_2122 = sext i15 %add_ln813_4205"   --->   Operation 5013 'sext' 'sext_ln813_2122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5014 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4206 = add i16 %sext_ln813_2122, i16 %sext_ln813_2120"   --->   Operation 5014 'add' 'add_ln813_4206' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5015 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4207 = add i16 %add_ln813_4206, i16 %sext_ln813_2119"   --->   Operation 5015 'add' 'add_ln813_4207' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5016 [1/1] (0.00ns)   --->   "%sext_ln813_2125 = sext i15 %add_ln813_4211"   --->   Operation 5016 'sext' 'sext_ln813_2125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5017 [1/1] (0.00ns)   --->   "%sext_ln813_2126 = sext i13 %add_ln813_4212"   --->   Operation 5017 'sext' 'sext_ln813_2126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5018 [1/1] (0.00ns)   --->   "%sext_ln813_2128 = sext i14 %add_ln813_4214"   --->   Operation 5018 'sext' 'sext_ln813_2128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5019 [1/1] (0.76ns)   --->   "%add_ln813_4215 = add i15 %sext_ln813_2128, i15 %sext_ln813_2126"   --->   Operation 5019 'add' 'add_ln813_4215' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5020 [1/1] (0.00ns)   --->   "%sext_ln813_2129 = sext i15 %add_ln813_4215"   --->   Operation 5020 'sext' 'sext_ln813_2129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5021 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4216 = add i16 %sext_ln813_2129, i16 %sext_ln813_2125"   --->   Operation 5021 'add' 'add_ln813_4216' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5022 [1/1] (0.00ns)   --->   "%sext_ln813_2130 = sext i13 %add_ln813_4217"   --->   Operation 5022 'sext' 'sext_ln813_2130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5023 [1/1] (0.00ns)   --->   "%sext_ln813_2132 = sext i14 %add_ln813_4219"   --->   Operation 5023 'sext' 'sext_ln813_2132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5024 [1/1] (0.76ns)   --->   "%add_ln813_4220 = add i15 %sext_ln813_2132, i15 %sext_ln813_2130"   --->   Operation 5024 'add' 'add_ln813_4220' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5025 [1/1] (0.00ns)   --->   "%sext_ln813_2133 = sext i15 %add_ln813_4220"   --->   Operation 5025 'sext' 'sext_ln813_2133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5026 [1/1] (0.00ns)   --->   "%sext_ln813_2137 = sext i14 %add_ln813_4224"   --->   Operation 5026 'sext' 'sext_ln813_2137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5027 [1/1] (0.77ns)   --->   "%add_ln813_4225 = add i16 %sext_ln813_2137, i16 %sext_ln813_2133"   --->   Operation 5027 'add' 'add_ln813_4225' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5028 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4226 = add i16 %add_ln813_4225, i16 %add_ln813_4216"   --->   Operation 5028 'add' 'add_ln813_4226' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5029 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4235 = add i16 %add_ln813_4234, i16 %add_ln813_4231"   --->   Operation 5029 'add' 'add_ln813_4235' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5030 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4238 = add i16 %add_ln813_4237, i16 %add_ln813_4236"   --->   Operation 5030 'add' 'add_ln813_4238' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5031 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4243 = add i16 %add_ln813_4242, i16 %add_ln813_4238"   --->   Operation 5031 'add' 'add_ln813_4243' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5032 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4244 = add i16 %add_ln813_4243, i16 %add_ln813_4235"   --->   Operation 5032 'add' 'add_ln813_4244' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5033 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4251 = add i16 %add_ln813_4250, i16 %add_ln813_4247"   --->   Operation 5033 'add' 'add_ln813_4251' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5034 [1/1] (0.00ns)   --->   "%sext_ln813_2138 = sext i15 %add_ln813_4252"   --->   Operation 5034 'sext' 'sext_ln813_2138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5035 [1/1] (0.00ns)   --->   "%sext_ln813_2139 = sext i15 %add_ln813_4253"   --->   Operation 5035 'sext' 'sext_ln813_2139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5036 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4254 = add i16 %sext_ln813_2139, i16 %sext_ln813_2138"   --->   Operation 5036 'add' 'add_ln813_4254' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5037 [1/1] (0.00ns)   --->   "%sext_ln813_2140 = sext i15 %add_ln813_4255"   --->   Operation 5037 'sext' 'sext_ln813_2140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5038 [1/1] (0.00ns)   --->   "%sext_ln813_2141 = sext i15 %add_ln813_4256"   --->   Operation 5038 'sext' 'sext_ln813_2141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5039 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4257 = add i16 %sext_ln813_2141, i16 %sext_ln818_534"   --->   Operation 5039 'add' 'add_ln813_4257' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5040 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4258 = add i16 %add_ln813_4257, i16 %sext_ln813_2140"   --->   Operation 5040 'add' 'add_ln813_4258' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5041 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4259 = add i16 %add_ln813_4258, i16 %add_ln813_4254"   --->   Operation 5041 'add' 'add_ln813_4259' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5042 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4260 = add i16 %add_ln813_4259, i16 %add_ln813_4251"   --->   Operation 5042 'add' 'add_ln813_4260' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5043 [1/1] (0.00ns)   --->   "%sext_ln813_2142 = sext i15 %add_ln813_4262"   --->   Operation 5043 'sext' 'sext_ln813_2142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5044 [1/1] (0.00ns)   --->   "%sext_ln813_2143 = sext i15 %add_ln813_4263"   --->   Operation 5044 'sext' 'sext_ln813_2143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5045 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4264 = add i16 %sext_ln813_2143, i16 %sext_ln813_2142"   --->   Operation 5045 'add' 'add_ln813_4264' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5046 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4268 = add i16 %add_ln813_4267, i16 %add_ln813_4264"   --->   Operation 5046 'add' 'add_ln813_4268' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5047 [1/1] (0.00ns)   --->   "%sext_ln813_2146 = sext i15 %add_ln813_4269"   --->   Operation 5047 'sext' 'sext_ln813_2146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5048 [1/1] (0.00ns)   --->   "%sext_ln813_2147 = sext i15 %add_ln813_4270"   --->   Operation 5048 'sext' 'sext_ln813_2147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5049 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4271 = add i16 %sext_ln813_2147, i16 %sext_ln813_2146"   --->   Operation 5049 'add' 'add_ln813_4271' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5050 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4276 = add i16 %add_ln813_4275, i16 %add_ln813_4271"   --->   Operation 5050 'add' 'add_ln813_4276' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5051 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4277 = add i16 %add_ln813_4276, i16 %add_ln813_4268"   --->   Operation 5051 'add' 'add_ln813_4277' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5052 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4284 = add i16 %add_ln813_4283, i16 %add_ln813_4280"   --->   Operation 5052 'add' 'add_ln813_4284' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5053 [1/1] (0.00ns)   --->   "%sext_ln813_2156 = sext i15 %add_ln813_4287"   --->   Operation 5053 'sext' 'sext_ln813_2156' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5054 [1/1] (0.00ns)   --->   "%sext_ln813_2160 = sext i15 %add_ln813_4291"   --->   Operation 5054 'sext' 'sext_ln813_2160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5055 [1/1] (0.77ns)   --->   "%add_ln813_4292 = add i16 %sext_ln813_2160, i16 %sext_ln813_2156"   --->   Operation 5055 'add' 'add_ln813_4292' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5056 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4293 = add i16 %add_ln813_4292, i16 %add_ln813_4284"   --->   Operation 5056 'add' 'add_ln813_4293' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5057 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4294 = add i16 %add_ln813_4293, i16 %add_ln813_4277"   --->   Operation 5057 'add' 'add_ln813_4294' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5058 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4303 = add i16 %add_ln813_4302, i16 %add_ln813_4298"   --->   Operation 5058 'add' 'add_ln813_4303' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5059 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4307 = add i16 %add_ln813_4306, i16 %add_ln813_4304"   --->   Operation 5059 'add' 'add_ln813_4307' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5060 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4312 = add i16 %add_ln813_4311, i16 %add_ln813_4307"   --->   Operation 5060 'add' 'add_ln813_4312' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5061 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4313 = add i16 %add_ln813_4312, i16 %add_ln813_4303"   --->   Operation 5061 'add' 'add_ln813_4313' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5062 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4314 = add i16 %sext_ln818_828, i16 %sext_ln818_863"   --->   Operation 5062 'add' 'add_ln813_4314' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5063 [1/1] (0.00ns)   --->   "%sext_ln813_2161 = sext i15 %add_ln813_4315"   --->   Operation 5063 'sext' 'sext_ln813_2161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5064 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4316 = add i16 %sext_ln813_2161, i16 %add_ln813_4314"   --->   Operation 5064 'add' 'add_ln813_4316' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5065 [1/1] (0.00ns)   --->   "%sext_ln813_2162 = sext i15 %add_ln813_4317"   --->   Operation 5065 'sext' 'sext_ln813_2162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5066 [1/1] (0.00ns)   --->   "%sext_ln813_2163 = sext i15 %add_ln813_4318"   --->   Operation 5066 'sext' 'sext_ln813_2163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5067 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4319 = add i16 %sext_ln813_2163, i16 %sext_ln818_515"   --->   Operation 5067 'add' 'add_ln813_4319' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5068 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4320 = add i16 %add_ln813_4319, i16 %sext_ln813_2162"   --->   Operation 5068 'add' 'add_ln813_4320' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5069 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4321 = add i16 %add_ln813_4320, i16 %add_ln813_4316"   --->   Operation 5069 'add' 'add_ln813_4321' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5070 [1/1] (0.00ns)   --->   "%sext_ln813_2164 = sext i15 %add_ln813_4322"   --->   Operation 5070 'sext' 'sext_ln813_2164' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5071 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4325 = add i16 %add_ln813_4324, i16 %sext_ln813_2164"   --->   Operation 5071 'add' 'add_ln813_4325' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5072 [1/1] (0.00ns)   --->   "%sext_ln813_2166 = sext i15 %add_ln813_4326"   --->   Operation 5072 'sext' 'sext_ln813_2166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5073 [1/1] (0.00ns)   --->   "%sext_ln813_2167 = sext i15 %add_ln813_4327"   --->   Operation 5073 'sext' 'sext_ln813_2167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5074 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4328 = add i16 %sext_ln813_2167, i16 %sext_ln818_633"   --->   Operation 5074 'add' 'add_ln813_4328' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5075 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4329 = add i16 %add_ln813_4328, i16 %sext_ln813_2166"   --->   Operation 5075 'add' 'add_ln813_4329' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5076 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4330 = add i16 %add_ln813_4329, i16 %add_ln813_4325"   --->   Operation 5076 'add' 'add_ln813_4330' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5077 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4331 = add i16 %add_ln813_4330, i16 %add_ln813_4321"   --->   Operation 5077 'add' 'add_ln813_4331' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5078 [1/1] (0.00ns)   --->   "%sext_ln813_2168 = sext i15 %add_ln813_4333"   --->   Operation 5078 'sext' 'sext_ln813_2168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5079 [1/1] (0.00ns)   --->   "%sext_ln813_2169 = sext i15 %add_ln813_4334"   --->   Operation 5079 'sext' 'sext_ln813_2169' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5080 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4335 = add i16 %sext_ln813_2169, i16 %sext_ln813_2168"   --->   Operation 5080 'add' 'add_ln813_4335' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5081 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4340 = add i16 %add_ln813_4339, i16 %add_ln813_4335"   --->   Operation 5081 'add' 'add_ln813_4340' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5082 [1/1] (0.00ns)   --->   "%sext_ln813_2172 = sext i15 %add_ln813_4341"   --->   Operation 5082 'sext' 'sext_ln813_2172' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5083 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4344 = add i16 %add_ln813_4343, i16 %sext_ln813_2172"   --->   Operation 5083 'add' 'add_ln813_4344' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5084 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4349 = add i16 %add_ln813_4348, i16 %add_ln813_4344"   --->   Operation 5084 'add' 'add_ln813_4349' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5085 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4359 = add i16 %add_ln813_4358, i16 %add_ln813_4354"   --->   Operation 5085 'add' 'add_ln813_4359' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5086 [1/1] (0.00ns)   --->   "%sext_ln813_2182 = sext i14 %add_ln813_4360"   --->   Operation 5086 'sext' 'sext_ln813_2182' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5087 [1/1] (0.00ns)   --->   "%sext_ln813_2184 = sext i14 %add_ln813_4362"   --->   Operation 5087 'sext' 'sext_ln813_2184' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5088 [1/1] (0.76ns)   --->   "%add_ln813_4363 = add i15 %sext_ln813_2184, i15 %sext_ln813_2182"   --->   Operation 5088 'add' 'add_ln813_4363' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5089 [1/1] (0.00ns)   --->   "%sext_ln813_2185 = sext i15 %add_ln813_4363"   --->   Operation 5089 'sext' 'sext_ln813_2185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5090 [1/1] (0.00ns)   --->   "%sext_ln813_2189 = sext i15 %add_ln813_4367"   --->   Operation 5090 'sext' 'sext_ln813_2189' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5091 [1/1] (0.77ns)   --->   "%add_ln813_4368 = add i16 %sext_ln813_2189, i16 %sext_ln813_2185"   --->   Operation 5091 'add' 'add_ln813_4368' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5092 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4369 = add i16 %add_ln813_4368, i16 %add_ln813_4359"   --->   Operation 5092 'add' 'add_ln813_4369' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5093 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4379 = add i16 %add_ln813_4378, i16 %add_ln813_4374"   --->   Operation 5093 'add' 'add_ln813_4379' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5094 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4383 = add i16 %add_ln813_4382, i16 %add_ln813_4380"   --->   Operation 5094 'add' 'add_ln813_4383' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5095 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4388 = add i16 %add_ln813_4387, i16 %add_ln813_4383"   --->   Operation 5095 'add' 'add_ln813_4388' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5096 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4389 = add i16 %add_ln813_4388, i16 %add_ln813_4379"   --->   Operation 5096 'add' 'add_ln813_4389' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5097 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4390 = add i16 %sext_ln818_789, i16 %sext_ln818_850"   --->   Operation 5097 'add' 'add_ln813_4390' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5098 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4393 = add i16 %add_ln813_4392, i16 %add_ln813_4390"   --->   Operation 5098 'add' 'add_ln813_4393' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5099 [1/1] (0.00ns)   --->   "%sext_ln813_2190 = sext i15 %add_ln813_4394"   --->   Operation 5099 'sext' 'sext_ln813_2190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5100 [1/1] (0.00ns)   --->   "%sext_ln813_2191 = sext i15 %add_ln813_4395"   --->   Operation 5100 'sext' 'sext_ln813_2191' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5101 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4396 = add i16 %sext_ln813_2191, i16 %sext_ln818_519"   --->   Operation 5101 'add' 'add_ln813_4396' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5102 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4397 = add i16 %add_ln813_4396, i16 %sext_ln813_2190"   --->   Operation 5102 'add' 'add_ln813_4397' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5103 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4398 = add i16 %add_ln813_4397, i16 %add_ln813_4393"   --->   Operation 5103 'add' 'add_ln813_4398' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5104 [1/1] (0.00ns)   --->   "%sext_ln813_2192 = sext i15 %add_ln813_4399"   --->   Operation 5104 'sext' 'sext_ln813_2192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5105 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4402 = add i16 %add_ln813_4401, i16 %sext_ln813_2192"   --->   Operation 5105 'add' 'add_ln813_4402' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5106 [1/1] (0.00ns)   --->   "%sext_ln813_2194 = sext i15 %add_ln813_4403"   --->   Operation 5106 'sext' 'sext_ln813_2194' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5107 [1/1] (0.00ns)   --->   "%sext_ln813_2195 = sext i15 %add_ln813_4404"   --->   Operation 5107 'sext' 'sext_ln813_2195' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5108 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4405 = add i16 %sext_ln813_2195, i16 %sext_ln818_622"   --->   Operation 5108 'add' 'add_ln813_4405' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5109 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4406 = add i16 %add_ln813_4405, i16 %sext_ln813_2194"   --->   Operation 5109 'add' 'add_ln813_4406' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5110 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4407 = add i16 %add_ln813_4406, i16 %add_ln813_4402"   --->   Operation 5110 'add' 'add_ln813_4407' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5111 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4408 = add i16 %add_ln813_4407, i16 %add_ln813_4398"   --->   Operation 5111 'add' 'add_ln813_4408' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5112 [1/1] (0.00ns)   --->   "%sext_ln813_2196 = sext i15 %add_ln813_4410"   --->   Operation 5112 'sext' 'sext_ln813_2196' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5113 [1/1] (0.00ns)   --->   "%sext_ln813_2197 = sext i15 %add_ln813_4411"   --->   Operation 5113 'sext' 'sext_ln813_2197' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5114 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4412 = add i16 %sext_ln813_2197, i16 %sext_ln813_2196"   --->   Operation 5114 'add' 'add_ln813_4412' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5115 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4417 = add i16 %add_ln813_4416, i16 %add_ln813_4412"   --->   Operation 5115 'add' 'add_ln813_4417' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5116 [1/1] (0.00ns)   --->   "%sext_ln813_2200 = sext i15 %add_ln813_4418"   --->   Operation 5116 'sext' 'sext_ln813_2200' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5117 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4421 = add i16 %add_ln813_4420, i16 %sext_ln813_2200"   --->   Operation 5117 'add' 'add_ln813_4421' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5118 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4426 = add i16 %add_ln813_4425, i16 %add_ln813_4421"   --->   Operation 5118 'add' 'add_ln813_4426' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5119 [1/1] (0.00ns)   --->   "%sext_ln813_2204 = sext i15 %add_ln813_4428"   --->   Operation 5119 'sext' 'sext_ln813_2204' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5120 [1/1] (0.00ns)   --->   "%sext_ln813_2206 = sext i15 %add_ln813_4430"   --->   Operation 5120 'sext' 'sext_ln813_2206' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5121 [1/1] (0.77ns)   --->   "%add_ln813_4431 = add i16 %sext_ln813_2206, i16 %sext_ln813_2204"   --->   Operation 5121 'add' 'add_ln813_4431' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5122 [1/1] (0.00ns)   --->   "%sext_ln813_2207 = sext i14 %add_ln813_4432"   --->   Operation 5122 'sext' 'sext_ln813_2207' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5123 [1/1] (0.00ns)   --->   "%sext_ln813_2209 = sext i15 %add_ln813_4434"   --->   Operation 5123 'sext' 'sext_ln813_2209' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5124 [1/1] (0.77ns)   --->   "%add_ln813_4435 = add i16 %sext_ln813_2209, i16 %sext_ln813_2207"   --->   Operation 5124 'add' 'add_ln813_4435' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5125 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4436 = add i16 %add_ln813_4435, i16 %add_ln813_4431"   --->   Operation 5125 'add' 'add_ln813_4436' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5126 [1/1] (0.00ns)   --->   "%sext_ln813_2210 = sext i14 %add_ln813_4437"   --->   Operation 5126 'sext' 'sext_ln813_2210' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5127 [1/1] (0.00ns)   --->   "%sext_ln813_2212 = sext i14 %add_ln813_4439"   --->   Operation 5127 'sext' 'sext_ln813_2212' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5128 [1/1] (0.76ns)   --->   "%add_ln813_4440 = add i15 %sext_ln813_2212, i15 %sext_ln813_2210"   --->   Operation 5128 'add' 'add_ln813_4440' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5129 [1/1] (0.00ns)   --->   "%sext_ln813_2213 = sext i15 %add_ln813_4440"   --->   Operation 5129 'sext' 'sext_ln813_2213' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5130 [1/1] (0.00ns)   --->   "%sext_ln813_2217 = sext i14 %add_ln813_4444"   --->   Operation 5130 'sext' 'sext_ln813_2217' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5131 [1/1] (0.77ns)   --->   "%add_ln813_4445 = add i16 %sext_ln813_2217, i16 %sext_ln813_2213"   --->   Operation 5131 'add' 'add_ln813_4445' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5132 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4446 = add i16 %add_ln813_4445, i16 %add_ln813_4436"   --->   Operation 5132 'add' 'add_ln813_4446' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5133 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4455 = add i16 %add_ln813_4454, i16 %add_ln813_4451"   --->   Operation 5133 'add' 'add_ln813_4455' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5134 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4458 = add i16 %add_ln813_4457, i16 %add_ln813_4456"   --->   Operation 5134 'add' 'add_ln813_4458' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5135 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4462 = add i16 %add_ln813_4461, i16 %add_ln813_4458"   --->   Operation 5135 'add' 'add_ln813_4462' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5136 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4463 = add i16 %add_ln813_4462, i16 %add_ln813_4455"   --->   Operation 5136 'add' 'add_ln813_4463' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5137 [1/1] (0.00ns)   --->   "%sext_ln813_2220 = sext i15 %add_ln813_4464"   --->   Operation 5137 'sext' 'sext_ln813_2220' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5138 [1/1] (0.00ns)   --->   "%sext_ln813_2221 = sext i15 %add_ln813_4465"   --->   Operation 5138 'sext' 'sext_ln813_2221' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5139 [1/1] (0.77ns)   --->   "%add_ln813_4466 = add i16 %sext_ln813_2221, i16 %sext_ln813_2220"   --->   Operation 5139 'add' 'add_ln813_4466' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5140 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4470 = add i16 %add_ln813_4469, i16 %add_ln813_4466"   --->   Operation 5140 'add' 'add_ln813_4470' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5141 [1/1] (0.00ns)   --->   "%sext_ln813_2224 = sext i15 %add_ln813_4471"   --->   Operation 5141 'sext' 'sext_ln813_2224' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5142 [1/1] (0.00ns)   --->   "%sext_ln813_2225 = sext i15 %add_ln813_4472"   --->   Operation 5142 'sext' 'sext_ln813_2225' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5143 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4473 = add i16 %sext_ln813_2225, i16 %sext_ln813_2224"   --->   Operation 5143 'add' 'add_ln813_4473' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5144 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4478 = add i16 %add_ln813_4477, i16 %add_ln813_4473"   --->   Operation 5144 'add' 'add_ln813_4478' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5145 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4479 = add i16 %add_ln813_4478, i16 %add_ln813_4470"   --->   Operation 5145 'add' 'add_ln813_4479' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5146 [1/1] (0.00ns)   --->   "%sext_ln813_2228 = sext i15 %add_ln813_4481"   --->   Operation 5146 'sext' 'sext_ln813_2228' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5147 [1/1] (0.00ns)   --->   "%sext_ln813_2229 = sext i15 %add_ln813_4482"   --->   Operation 5147 'sext' 'sext_ln813_2229' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5148 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4483 = add i16 %sext_ln813_2229, i16 %sext_ln813_2228"   --->   Operation 5148 'add' 'add_ln813_4483' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5149 [1/1] (0.00ns)   --->   "%sext_ln813_2230 = sext i15 %add_ln813_4484"   --->   Operation 5149 'sext' 'sext_ln813_2230' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5150 [1/1] (0.00ns)   --->   "%sext_ln813_2231 = sext i15 %add_ln813_4485"   --->   Operation 5150 'sext' 'sext_ln813_2231' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5151 [1/1] (0.77ns)   --->   "%add_ln813_4486 = add i16 %sext_ln813_2231, i16 %sext_ln813_2230"   --->   Operation 5151 'add' 'add_ln813_4486' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5152 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4487 = add i16 %add_ln813_4486, i16 %add_ln813_4483"   --->   Operation 5152 'add' 'add_ln813_4487' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5153 [1/1] (0.00ns)   --->   "%sext_ln813_2232 = sext i15 %add_ln813_4488"   --->   Operation 5153 'sext' 'sext_ln813_2232' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5154 [1/1] (0.00ns)   --->   "%sext_ln813_2233 = sext i15 %add_ln813_4489"   --->   Operation 5154 'sext' 'sext_ln813_2233' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5155 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4490 = add i16 %sext_ln813_2233, i16 %sext_ln813_2232"   --->   Operation 5155 'add' 'add_ln813_4490' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5156 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4494 = add i16 %add_ln813_4493, i16 %add_ln813_4490"   --->   Operation 5156 'add' 'add_ln813_4494' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5157 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4495 = add i16 %add_ln813_4494, i16 %add_ln813_4487"   --->   Operation 5157 'add' 'add_ln813_4495' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5158 [1/1] (0.00ns)   --->   "%sext_ln813_2238 = sext i15 %add_ln813_4498"   --->   Operation 5158 'sext' 'sext_ln813_2238' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5159 [1/1] (0.00ns)   --->   "%sext_ln813_2241 = sext i15 %add_ln813_4501"   --->   Operation 5159 'sext' 'sext_ln813_2241' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5160 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4502 = add i16 %sext_ln813_2241, i16 %sext_ln813_2238"   --->   Operation 5160 'add' 'add_ln813_4502' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5161 [1/1] (0.00ns)   --->   "%sext_ln813_2244 = sext i15 %add_ln813_4505"   --->   Operation 5161 'sext' 'sext_ln813_2244' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5162 [1/1] (0.00ns)   --->   "%sext_ln813_2248 = sext i15 %add_ln813_4509"   --->   Operation 5162 'sext' 'sext_ln813_2248' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5163 [1/1] (0.77ns)   --->   "%add_ln813_4510 = add i16 %sext_ln813_2248, i16 %sext_ln813_2244"   --->   Operation 5163 'add' 'add_ln813_4510' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5164 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4511 = add i16 %add_ln813_4510, i16 %add_ln813_4502"   --->   Operation 5164 'add' 'add_ln813_4511' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5165 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4512 = add i16 %add_ln813_4511, i16 %add_ln813_4495"   --->   Operation 5165 'add' 'add_ln813_4512' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5166 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4520 = add i16 %add_ln813_4519, i16 %add_ln813_4516"   --->   Operation 5166 'add' 'add_ln813_4520' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5167 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4523 = add i16 %add_ln813_4522, i16 %add_ln813_4521"   --->   Operation 5167 'add' 'add_ln813_4523' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5168 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4528 = add i16 %add_ln813_4527, i16 %add_ln813_4523"   --->   Operation 5168 'add' 'add_ln813_4528' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5169 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4529 = add i16 %add_ln813_4528, i16 %add_ln813_4520"   --->   Operation 5169 'add' 'add_ln813_4529' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5170 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4536 = add i16 %add_ln813_4535, i16 %add_ln813_4532"   --->   Operation 5170 'add' 'add_ln813_4536' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5171 [1/1] (0.00ns)   --->   "%sext_ln813_2249 = sext i15 %add_ln813_4538"   --->   Operation 5171 'sext' 'sext_ln813_2249' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5172 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4539 = add i16 %sext_ln813_2249, i16 %add_ln813_4537"   --->   Operation 5172 'add' 'add_ln813_4539' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5173 [1/1] (0.00ns)   --->   "%sext_ln813_2250 = sext i15 %add_ln813_4540"   --->   Operation 5173 'sext' 'sext_ln813_2250' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5174 [1/1] (0.00ns)   --->   "%sext_ln813_2251 = sext i15 %add_ln813_4541"   --->   Operation 5174 'sext' 'sext_ln813_2251' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5175 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4542 = add i16 %sext_ln813_2251, i16 %sext_ln818_609"   --->   Operation 5175 'add' 'add_ln813_4542' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5176 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4543 = add i16 %add_ln813_4542, i16 %sext_ln813_2250"   --->   Operation 5176 'add' 'add_ln813_4543' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5177 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4544 = add i16 %add_ln813_4543, i16 %add_ln813_4539"   --->   Operation 5177 'add' 'add_ln813_4544' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5178 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4545 = add i16 %add_ln813_4544, i16 %add_ln813_4536"   --->   Operation 5178 'add' 'add_ln813_4545' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5179 [1/1] (0.00ns)   --->   "%sext_ln813_2252 = sext i15 %add_ln813_4547"   --->   Operation 5179 'sext' 'sext_ln813_2252' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5180 [1/1] (0.00ns)   --->   "%sext_ln813_2253 = sext i15 %add_ln813_4548"   --->   Operation 5180 'sext' 'sext_ln813_2253' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5181 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4549 = add i16 %sext_ln813_2253, i16 %sext_ln813_2252"   --->   Operation 5181 'add' 'add_ln813_4549' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5182 [1/1] (0.00ns)   --->   "%sext_ln813_2254 = sext i15 %add_ln813_4550"   --->   Operation 5182 'sext' 'sext_ln813_2254' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5183 [1/1] (0.00ns)   --->   "%sext_ln813_2255 = sext i15 %add_ln813_4551"   --->   Operation 5183 'sext' 'sext_ln813_2255' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5184 [1/1] (0.77ns)   --->   "%add_ln813_4552 = add i16 %sext_ln813_2255, i16 %sext_ln813_2254"   --->   Operation 5184 'add' 'add_ln813_4552' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5185 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4553 = add i16 %add_ln813_4552, i16 %add_ln813_4549"   --->   Operation 5185 'add' 'add_ln813_4553' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5186 [1/1] (0.00ns)   --->   "%sext_ln813_2256 = sext i15 %add_ln813_4554"   --->   Operation 5186 'sext' 'sext_ln813_2256' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5187 [1/1] (0.00ns)   --->   "%sext_ln813_2257 = sext i15 %add_ln813_4555"   --->   Operation 5187 'sext' 'sext_ln813_2257' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5188 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4556 = add i16 %sext_ln813_2257, i16 %sext_ln813_2256"   --->   Operation 5188 'add' 'add_ln813_4556' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5189 [1/1] (0.00ns)   --->   "%sext_ln813_2258 = sext i15 %add_ln813_4557"   --->   Operation 5189 'sext' 'sext_ln813_2258' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5190 [1/1] (0.00ns)   --->   "%sext_ln813_2259 = sext i15 %add_ln813_4558"   --->   Operation 5190 'sext' 'sext_ln813_2259' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5191 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4559 = add i16 %sext_ln813_2259, i16 %sext_ln818_833"   --->   Operation 5191 'add' 'add_ln813_4559' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5192 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4560 = add i16 %add_ln813_4559, i16 %sext_ln813_2258"   --->   Operation 5192 'add' 'add_ln813_4560' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5193 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4561 = add i16 %add_ln813_4560, i16 %add_ln813_4556"   --->   Operation 5193 'add' 'add_ln813_4561' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5194 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4562 = add i16 %add_ln813_4561, i16 %add_ln813_4553"   --->   Operation 5194 'add' 'add_ln813_4562' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5195 [1/1] (0.00ns)   --->   "%sext_ln813_2264 = sext i15 %add_ln813_4568"   --->   Operation 5195 'sext' 'sext_ln813_2264' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5196 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4569 = add i16 %sext_ln813_2264, i16 %add_ln813_4565"   --->   Operation 5196 'add' 'add_ln813_4569' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5197 [1/1] (0.00ns)   --->   "%sext_ln813_2267 = sext i15 %add_ln813_4572"   --->   Operation 5197 'sext' 'sext_ln813_2267' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5198 [1/1] (0.00ns)   --->   "%sext_ln813_2271 = sext i15 %add_ln813_4576"   --->   Operation 5198 'sext' 'sext_ln813_2271' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5199 [1/1] (0.77ns)   --->   "%add_ln813_4577 = add i16 %sext_ln813_2271, i16 %sext_ln813_2267"   --->   Operation 5199 'add' 'add_ln813_4577' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5200 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4578 = add i16 %add_ln813_4577, i16 %add_ln813_4569"   --->   Operation 5200 'add' 'add_ln813_4578' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5201 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4579 = add i16 %add_ln813_4578, i16 %add_ln813_4562"   --->   Operation 5201 'add' 'add_ln813_4579' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5202 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4581 = add i16 %mult_V_1699, i16 %mult_V_1895"   --->   Operation 5202 'add' 'add_ln813_4581' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5203 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4583 = add i16 %add_ln813_4582, i16 %add_ln813_4581"   --->   Operation 5203 'add' 'add_ln813_4583' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5204 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4584 = add i16 %mult_V_1952, i16 %mult_V_2042"   --->   Operation 5204 'add' 'add_ln813_4584' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5205 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4585 = add i16 %mult_V_2102, i16 %mult_V_2141"   --->   Operation 5205 'add' 'add_ln813_4585' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5206 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4586 = add i16 %add_ln813_4585, i16 %mult_V_2047"   --->   Operation 5206 'add' 'add_ln813_4586' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5207 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4587 = add i16 %add_ln813_4586, i16 %add_ln813_4584"   --->   Operation 5207 'add' 'add_ln813_4587' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5208 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4590 = add i16 %mult_V_2281, i16 %mult_V_2301"   --->   Operation 5208 'add' 'add_ln813_4590' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5209 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4591 = add i16 %add_ln813_4590, i16 %mult_V_2228"   --->   Operation 5209 'add' 'add_ln813_4591' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5210 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4592 = add i16 %add_ln813_4591, i16 %add_ln813_4589"   --->   Operation 5210 'add' 'add_ln813_4592' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5211 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4593 = add i16 %mult_V_2309, i16 %mult_V_2343"   --->   Operation 5211 'add' 'add_ln813_4593' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5212 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4594 = add i16 %mult_V_2395, i16 %mult_V_2411"   --->   Operation 5212 'add' 'add_ln813_4594' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5213 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4595 = add i16 %add_ln813_4594, i16 %mult_V_2356"   --->   Operation 5213 'add' 'add_ln813_4595' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5214 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4596 = add i16 %add_ln813_4595, i16 %add_ln813_4593"   --->   Operation 5214 'add' 'add_ln813_4596' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5215 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4597 = add i16 %add_ln813_4596, i16 %add_ln813_4592"   --->   Operation 5215 'add' 'add_ln813_4597' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5216 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4599 = add i16 %mult_V_2418, i16 %mult_V_2445"   --->   Operation 5216 'add' 'add_ln813_4599' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5217 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4600 = add i16 %mult_V_2533, i16 %mult_V_2541"   --->   Operation 5217 'add' 'add_ln813_4600' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5218 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4601 = add i16 %add_ln813_4600, i16 %mult_V_2527"   --->   Operation 5218 'add' 'add_ln813_4601' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5219 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4602 = add i16 %add_ln813_4601, i16 %add_ln813_4599"   --->   Operation 5219 'add' 'add_ln813_4602' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5220 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4607 = add i16 %add_ln813_4606, i16 %add_ln813_4602"   --->   Operation 5220 'add' 'add_ln813_4607' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5221 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4611 = add i16 %add_ln813_4610, i16 %add_ln813_4608"   --->   Operation 5221 'add' 'add_ln813_4611' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5222 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4616 = add i16 %add_ln813_4615, i16 %add_ln813_4611"   --->   Operation 5222 'add' 'add_ln813_4616' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5223 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4617 = add i16 %add_ln813_4616, i16 %add_ln813_4607"   --->   Operation 5223 'add' 'add_ln813_4617' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5224 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4621 = add i16 %add_ln813_4620, i16 %add_ln813_4619"   --->   Operation 5224 'add' 'add_ln813_4621' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5225 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4626 = add i16 %add_ln813_4625, i16 %add_ln813_4621"   --->   Operation 5225 'add' 'add_ln813_4626' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5226 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4630 = add i16 %add_ln813_4629, i16 %add_ln813_4627"   --->   Operation 5226 'add' 'add_ln813_4630' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5227 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4635 = add i16 %add_ln813_4634, i16 %add_ln813_4630"   --->   Operation 5227 'add' 'add_ln813_4635' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5228 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4641 = add i16 %sext_ln818_860, i16 %sext_ln818_864"   --->   Operation 5228 'add' 'add_ln813_4641' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5229 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4644 = add i16 %add_ln813_4643, i16 %add_ln813_4641"   --->   Operation 5229 'add' 'add_ln813_4644' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5230 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4645 = add i16 %add_ln813_4644, i16 %add_ln813_4640"   --->   Operation 5230 'add' 'add_ln813_4645' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5231 [1/1] (0.00ns)   --->   "%sext_ln813_2272 = sext i15 %add_ln813_4646"   --->   Operation 5231 'sext' 'sext_ln813_2272' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5232 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4649 = add i16 %add_ln813_4648, i16 %sext_ln813_2272"   --->   Operation 5232 'add' 'add_ln813_4649' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5233 [1/1] (0.00ns)   --->   "%sext_ln813_2274 = sext i15 %add_ln813_4650"   --->   Operation 5233 'sext' 'sext_ln813_2274' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5234 [1/1] (0.00ns)   --->   "%sext_ln813_2275 = sext i15 %add_ln813_4651"   --->   Operation 5234 'sext' 'sext_ln813_2275' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5235 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4652 = add i16 %sext_ln813_2275, i16 %sext_ln818_658"   --->   Operation 5235 'add' 'add_ln813_4652' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5236 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4653 = add i16 %add_ln813_4652, i16 %sext_ln813_2274"   --->   Operation 5236 'add' 'add_ln813_4653' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5237 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4654 = add i16 %add_ln813_4653, i16 %add_ln813_4649"   --->   Operation 5237 'add' 'add_ln813_4654' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5238 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4655 = add i16 %add_ln813_4654, i16 %add_ln813_4645"   --->   Operation 5238 'add' 'add_ln813_4655' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5239 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4658 = add i16 %mult_V_1730, i16 %mult_V_2249"   --->   Operation 5239 'add' 'add_ln813_4658' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5240 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4660 = add i16 %add_ln813_4659, i16 %add_ln813_4658"   --->   Operation 5240 'add' 'add_ln813_4660' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5241 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4664 = add i16 %add_ln813_4663, i16 %add_ln813_4660"   --->   Operation 5241 'add' 'add_ln813_4664' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5242 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4667 = add i16 %add_ln813_4666, i16 %add_ln813_4665"   --->   Operation 5242 'add' 'add_ln813_4667' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5243 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4668 = add i16 %sext_ln818_784, i16 %sext_ln818_787"   --->   Operation 5243 'add' 'add_ln813_4668' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5244 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4671 = add i16 %add_ln813_4670, i16 %add_ln813_4668"   --->   Operation 5244 'add' 'add_ln813_4671' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5245 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4672 = add i16 %add_ln813_4671, i16 %add_ln813_4667"   --->   Operation 5245 'add' 'add_ln813_4672' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5246 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4673 = add i16 %add_ln813_4672, i16 %add_ln813_4664"   --->   Operation 5246 'add' 'add_ln813_4673' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5247 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4680 = add i16 %add_ln813_4679, i16 %add_ln813_4676"   --->   Operation 5247 'add' 'add_ln813_4680' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5248 [1/1] (0.00ns)   --->   "%sext_ln813_2279 = sext i15 %add_ln813_4681"   --->   Operation 5248 'sext' 'sext_ln813_2279' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5249 [1/1] (0.00ns)   --->   "%sext_ln813_2280 = sext i15 %add_ln813_4682"   --->   Operation 5249 'sext' 'sext_ln813_2280' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5250 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4683 = add i16 %sext_ln813_2280, i16 %sext_ln813_2279"   --->   Operation 5250 'add' 'add_ln813_4683' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5251 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4688 = add i16 %add_ln813_4687, i16 %add_ln813_4683"   --->   Operation 5251 'add' 'add_ln813_4688' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5252 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4689 = add i16 %add_ln813_4688, i16 %add_ln813_4680"   --->   Operation 5252 'add' 'add_ln813_4689' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5253 [1/1] (0.00ns)   --->   "%sext_ln813_2283 = sext i15 %add_ln813_4691"   --->   Operation 5253 'sext' 'sext_ln813_2283' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5254 [1/1] (0.00ns)   --->   "%sext_ln813_2284 = sext i15 %add_ln813_4692"   --->   Operation 5254 'sext' 'sext_ln813_2284' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5255 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4693 = add i16 %sext_ln813_2284, i16 %sext_ln813_2283"   --->   Operation 5255 'add' 'add_ln813_4693' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5256 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4697 = add i16 %add_ln813_4696, i16 %add_ln813_4693"   --->   Operation 5256 'add' 'add_ln813_4697' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5257 [1/1] (0.00ns)   --->   "%sext_ln813_2287 = sext i15 %add_ln813_4698"   --->   Operation 5257 'sext' 'sext_ln813_2287' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5258 [1/1] (0.00ns)   --->   "%sext_ln813_2288 = sext i15 %add_ln813_4699"   --->   Operation 5258 'sext' 'sext_ln813_2288' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5259 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4700 = add i16 %sext_ln813_2288, i16 %sext_ln813_2287"   --->   Operation 5259 'add' 'add_ln813_4700' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5260 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4705 = add i16 %add_ln813_4704, i16 %add_ln813_4700"   --->   Operation 5260 'add' 'add_ln813_4705' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5261 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4706 = add i16 %add_ln813_4705, i16 %add_ln813_4697"   --->   Operation 5261 'add' 'add_ln813_4706' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5262 [1/1] (0.00ns)   --->   "%sext_ln813_2295 = sext i15 %add_ln813_4712"   --->   Operation 5262 'sext' 'sext_ln813_2295' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5263 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4713 = add i16 %sext_ln813_2295, i16 %add_ln813_4709"   --->   Operation 5263 'add' 'add_ln813_4713' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5264 [1/1] (0.00ns)   --->   "%sext_ln813_2298 = sext i15 %add_ln813_4716"   --->   Operation 5264 'sext' 'sext_ln813_2298' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5265 [1/1] (0.00ns)   --->   "%sext_ln813_2302 = sext i15 %add_ln813_4720"   --->   Operation 5265 'sext' 'sext_ln813_2302' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5266 [1/1] (0.77ns)   --->   "%add_ln813_4721 = add i16 %sext_ln813_2302, i16 %sext_ln813_2298"   --->   Operation 5266 'add' 'add_ln813_4721' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5267 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4722 = add i16 %add_ln813_4721, i16 %add_ln813_4713"   --->   Operation 5267 'add' 'add_ln813_4722' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5268 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4723 = add i16 %add_ln813_4722, i16 %add_ln813_4706"   --->   Operation 5268 'add' 'add_ln813_4723' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5269 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4725 = add i16 %mult_V_1841, i16 %mult_V_1851"   --->   Operation 5269 'add' 'add_ln813_4725' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5270 [1/1] (0.78ns)   --->   "%add_ln813_4726 = add i16 %mult_V_1931, i16 %mult_V_1943"   --->   Operation 5270 'add' 'add_ln813_4726' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5271 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4727 = add i16 %add_ln813_4726, i16 %add_ln813_4725"   --->   Operation 5271 'add' 'add_ln813_4727' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5272 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4732 = add i16 %add_ln813_4731, i16 %add_ln813_4727"   --->   Operation 5272 'add' 'add_ln813_4732' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5273 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4735 = add i16 %add_ln813_4734, i16 %add_ln813_4733"   --->   Operation 5273 'add' 'add_ln813_4735' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5274 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4740 = add i16 %add_ln813_4739, i16 %add_ln813_4735"   --->   Operation 5274 'add' 'add_ln813_4740' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5275 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4741 = add i16 %add_ln813_4740, i16 %add_ln813_4732"   --->   Operation 5275 'add' 'add_ln813_4741' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5276 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4742 = add i16 %sext_ln818_827, i16 %sext_ln818_836"   --->   Operation 5276 'add' 'add_ln813_4742' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5277 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4744 = add i16 %add_ln813_4743, i16 %add_ln813_4742"   --->   Operation 5277 'add' 'add_ln813_4744' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5278 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4745 = add i16 %sext_ln818_882, i16 %sext_ln818_491"   --->   Operation 5278 'add' 'add_ln813_4745' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5279 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4748 = add i16 %add_ln813_4747, i16 %add_ln813_4745"   --->   Operation 5279 'add' 'add_ln813_4748' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5280 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4749 = add i16 %add_ln813_4748, i16 %add_ln813_4744"   --->   Operation 5280 'add' 'add_ln813_4749' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5281 [1/1] (0.00ns)   --->   "%sext_ln813_2304 = sext i15 %add_ln813_4750"   --->   Operation 5281 'sext' 'sext_ln813_2304' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5282 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4753 = add i16 %add_ln813_4752, i16 %sext_ln813_2304"   --->   Operation 5282 'add' 'add_ln813_4753' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5283 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4758 = add i16 %add_ln813_4757, i16 %add_ln813_4753"   --->   Operation 5283 'add' 'add_ln813_4758' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5284 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4759 = add i16 %add_ln813_4758, i16 %add_ln813_4749"   --->   Operation 5284 'add' 'add_ln813_4759' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5285 [1/1] (0.00ns)   --->   "%sext_ln813_2308 = sext i15 %add_ln813_4761"   --->   Operation 5285 'sext' 'sext_ln813_2308' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5286 [1/1] (0.00ns)   --->   "%sext_ln813_2309 = sext i15 %add_ln813_4762"   --->   Operation 5286 'sext' 'sext_ln813_2309' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5287 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4763 = add i16 %sext_ln813_2309, i16 %sext_ln813_2308"   --->   Operation 5287 'add' 'add_ln813_4763' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5288 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4768 = add i16 %add_ln813_4767, i16 %add_ln813_4763"   --->   Operation 5288 'add' 'add_ln813_4768' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5289 [1/1] (0.00ns)   --->   "%sext_ln813_2312 = sext i15 %add_ln813_4769"   --->   Operation 5289 'sext' 'sext_ln813_2312' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5290 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4772 = add i16 %add_ln813_4771, i16 %sext_ln813_2312"   --->   Operation 5290 'add' 'add_ln813_4772' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5291 [1/1] (0.00ns)   --->   "%sext_ln813_2314 = sext i15 %add_ln813_4773"   --->   Operation 5291 'sext' 'sext_ln813_2314' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5292 [1/1] (0.00ns)   --->   "%sext_ln813_2315 = sext i15 %add_ln813_4774"   --->   Operation 5292 'sext' 'sext_ln813_2315' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5293 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4775 = add i16 %sext_ln813_2315, i16 %sext_ln818_697"   --->   Operation 5293 'add' 'add_ln813_4775' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5294 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4776 = add i16 %add_ln813_4775, i16 %sext_ln813_2314"   --->   Operation 5294 'add' 'add_ln813_4776' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5295 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4777 = add i16 %add_ln813_4776, i16 %add_ln813_4772"   --->   Operation 5295 'add' 'add_ln813_4777' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5296 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4778 = add i16 %add_ln813_4777, i16 %add_ln813_4768"   --->   Operation 5296 'add' 'add_ln813_4778' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5297 [1/1] (0.00ns)   --->   "%sext_ln813_2316 = sext i15 %add_ln813_4779"   --->   Operation 5297 'sext' 'sext_ln813_2316' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5298 [1/1] (0.00ns)   --->   "%sext_ln813_2317 = sext i14 %add_ln813_4780"   --->   Operation 5298 'sext' 'sext_ln813_2317' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5299 [1/1] (0.77ns)   --->   "%add_ln813_4781 = add i16 %sext_ln813_2317, i16 %sext_ln813_2316"   --->   Operation 5299 'add' 'add_ln813_4781' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5300 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4786 = add i16 %add_ln813_4785, i16 %add_ln813_4781"   --->   Operation 5300 'add' 'add_ln813_4786' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5301 [1/1] (0.00ns)   --->   "%sext_ln813_2324 = sext i15 %add_ln813_4790"   --->   Operation 5301 'sext' 'sext_ln813_2324' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5302 [1/1] (0.00ns)   --->   "%sext_ln813_2328 = sext i14 %add_ln813_4794"   --->   Operation 5302 'sext' 'sext_ln813_2328' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5303 [1/1] (0.77ns)   --->   "%add_ln813_4795 = add i16 %sext_ln813_2328, i16 %sext_ln813_2324"   --->   Operation 5303 'add' 'add_ln813_4795' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5304 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4796 = add i16 %add_ln813_4795, i16 %add_ln813_4786"   --->   Operation 5304 'add' 'add_ln813_4796' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5305 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4797 = add i16 %add_ln813_4796, i16 %add_ln813_4778"   --->   Operation 5305 'add' 'add_ln813_4797' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5306 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4799 = add i16 %mult_V_1823, i16 %mult_V_2420"   --->   Operation 5306 'add' 'add_ln813_4799' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5307 [1/1] (0.78ns)   --->   "%add_ln813_4800 = add i16 %mult_V_2496, i16 %mult_V_2518"   --->   Operation 5307 'add' 'add_ln813_4800' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5308 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4801 = add i16 %add_ln813_4800, i16 %add_ln813_4799"   --->   Operation 5308 'add' 'add_ln813_4801' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5309 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4806 = add i16 %add_ln813_4805, i16 %add_ln813_4801"   --->   Operation 5309 'add' 'add_ln813_4806' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5310 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4809 = add i16 %add_ln813_4808, i16 %add_ln813_4807"   --->   Operation 5310 'add' 'add_ln813_4809' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5311 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4814 = add i16 %add_ln813_4813, i16 %add_ln813_4809"   --->   Operation 5311 'add' 'add_ln813_4814' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5312 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4815 = add i16 %add_ln813_4814, i16 %add_ln813_4806"   --->   Operation 5312 'add' 'add_ln813_4815' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5313 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4816 = add i16 %sext_ln818_727, i16 %sext_ln818_749"   --->   Operation 5313 'add' 'add_ln813_4816' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5314 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4818 = add i16 %add_ln813_4817, i16 %add_ln813_4816"   --->   Operation 5314 'add' 'add_ln813_4818' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5315 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4819 = add i16 %sext_ln818_797, i16 %sext_ln818_806"   --->   Operation 5315 'add' 'add_ln813_4819' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5316 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4822 = add i16 %add_ln813_4821, i16 %add_ln813_4819"   --->   Operation 5316 'add' 'add_ln813_4822' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5317 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4823 = add i16 %add_ln813_4822, i16 %add_ln813_4818"   --->   Operation 5317 'add' 'add_ln813_4823' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5318 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4827 = add i16 %add_ln813_4826, i16 %add_ln813_4824"   --->   Operation 5318 'add' 'add_ln813_4827' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5319 [1/1] (0.00ns)   --->   "%sext_ln813_2329 = sext i15 %add_ln813_4828"   --->   Operation 5319 'sext' 'sext_ln813_2329' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5320 [1/1] (0.00ns)   --->   "%sext_ln813_2330 = sext i15 %add_ln813_4829"   --->   Operation 5320 'sext' 'sext_ln813_2330' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5321 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4830 = add i16 %sext_ln813_2330, i16 %sext_ln818_507"   --->   Operation 5321 'add' 'add_ln813_4830' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5322 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4831 = add i16 %add_ln813_4830, i16 %sext_ln813_2329"   --->   Operation 5322 'add' 'add_ln813_4831' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5323 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4832 = add i16 %add_ln813_4831, i16 %add_ln813_4827"   --->   Operation 5323 'add' 'add_ln813_4832' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5324 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4833 = add i16 %add_ln813_4832, i16 %add_ln813_4823"   --->   Operation 5324 'add' 'add_ln813_4833' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5325 [1/1] (0.00ns)   --->   "%sext_ln813_2331 = sext i15 %add_ln813_4835"   --->   Operation 5325 'sext' 'sext_ln813_2331' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5326 [1/1] (0.00ns)   --->   "%sext_ln813_2332 = sext i15 %add_ln813_4836"   --->   Operation 5326 'sext' 'sext_ln813_2332' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5327 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4837 = add i16 %sext_ln813_2332, i16 %sext_ln813_2331"   --->   Operation 5327 'add' 'add_ln813_4837' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5328 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4842 = add i16 %add_ln813_4841, i16 %add_ln813_4837"   --->   Operation 5328 'add' 'add_ln813_4842' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5329 [1/1] (0.00ns)   --->   "%sext_ln813_2335 = sext i15 %add_ln813_4843"   --->   Operation 5329 'sext' 'sext_ln813_2335' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5330 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4846 = add i16 %add_ln813_4845, i16 %sext_ln813_2335"   --->   Operation 5330 'add' 'add_ln813_4846' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5331 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4851 = add i16 %add_ln813_4850, i16 %add_ln813_4846"   --->   Operation 5331 'add' 'add_ln813_4851' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5332 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4852 = add i16 %add_ln813_4851, i16 %add_ln813_4842"   --->   Operation 5332 'add' 'add_ln813_4852' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5333 [1/1] (0.00ns)   --->   "%sext_ln813_2339 = sext i15 %add_ln813_4853"   --->   Operation 5333 'sext' 'sext_ln813_2339' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5334 [1/1] (0.00ns)   --->   "%sext_ln813_2340 = sext i15 %add_ln813_4854"   --->   Operation 5334 'sext' 'sext_ln813_2340' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5335 [1/1] (0.77ns)   --->   "%add_ln813_4855 = add i16 %sext_ln813_2340, i16 %sext_ln813_2339"   --->   Operation 5335 'add' 'add_ln813_4855' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5336 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4860 = add i16 %add_ln813_4859, i16 %add_ln813_4855"   --->   Operation 5336 'add' 'add_ln813_4860' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5337 [1/1] (0.00ns)   --->   "%sext_ln813_2344 = sext i14 %add_ln813_4861"   --->   Operation 5337 'sext' 'sext_ln813_2344' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5338 [1/1] (0.00ns)   --->   "%sext_ln813_2346 = sext i15 %add_ln813_4863"   --->   Operation 5338 'sext' 'sext_ln813_2346' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5339 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4864 = add i16 %sext_ln813_2346, i16 %sext_ln813_2344"   --->   Operation 5339 'add' 'add_ln813_4864' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5340 [1/1] (0.00ns)   --->   "%sext_ln813_2350 = sext i15 %add_ln813_4868"   --->   Operation 5340 'sext' 'sext_ln813_2350' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5341 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4869 = add i16 %sext_ln813_2350, i16 %add_ln813_4864"   --->   Operation 5341 'add' 'add_ln813_4869' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5342 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4870 = add i16 %add_ln813_4869, i16 %add_ln813_4860"   --->   Operation 5342 'add' 'add_ln813_4870' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5343 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4871 = add i16 %add_ln813_4870, i16 %add_ln813_4852"   --->   Operation 5343 'add' 'add_ln813_4871' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5344 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4873 = add i16 %mult_V_1842, i16 %mult_V_2224"   --->   Operation 5344 'add' 'add_ln813_4873' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5345 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4875 = add i16 %add_ln813_4874, i16 %add_ln813_4873"   --->   Operation 5345 'add' 'add_ln813_4875' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5346 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4880 = add i16 %add_ln813_4879, i16 %add_ln813_4875"   --->   Operation 5346 'add' 'add_ln813_4880' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5347 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4884 = add i16 %add_ln813_4883, i16 %add_ln813_4881"   --->   Operation 5347 'add' 'add_ln813_4884' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5348 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4889 = add i16 %add_ln813_4888, i16 %add_ln813_4884"   --->   Operation 5348 'add' 'add_ln813_4889' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5349 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4890 = add i16 %add_ln813_4889, i16 %add_ln813_4880"   --->   Operation 5349 'add' 'add_ln813_4890' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5350 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4895 = add i16 %sext_ln818_845, i16 %sext_ln818_851"   --->   Operation 5350 'add' 'add_ln813_4895' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5351 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4898 = add i16 %add_ln813_4897, i16 %add_ln813_4895"   --->   Operation 5351 'add' 'add_ln813_4898' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5352 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4899 = add i16 %add_ln813_4898, i16 %add_ln813_4894"   --->   Operation 5352 'add' 'add_ln813_4899' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5353 [1/1] (0.00ns)   --->   "%sext_ln813_2351 = sext i15 %add_ln813_4900"   --->   Operation 5353 'sext' 'sext_ln813_2351' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5354 [1/1] (0.00ns)   --->   "%sext_ln813_2352 = sext i15 %add_ln813_4901"   --->   Operation 5354 'sext' 'sext_ln813_2352' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5355 [1/1] (0.77ns)   --->   "%add_ln813_4902 = add i16 %sext_ln813_2352, i16 %sext_ln818_537"   --->   Operation 5355 'add' 'add_ln813_4902' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5356 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4903 = add i16 %add_ln813_4902, i16 %sext_ln813_2351"   --->   Operation 5356 'add' 'add_ln813_4903' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5357 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4908 = add i16 %add_ln813_4907, i16 %add_ln813_4903"   --->   Operation 5357 'add' 'add_ln813_4908' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5358 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4909 = add i16 %add_ln813_4908, i16 %add_ln813_4899"   --->   Operation 5358 'add' 'add_ln813_4909' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5359 [1/1] (0.00ns)   --->   "%sext_ln813_2355 = sext i15 %add_ln813_4911"   --->   Operation 5359 'sext' 'sext_ln813_2355' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5360 [1/1] (0.00ns)   --->   "%sext_ln813_2356 = sext i15 %add_ln813_4912"   --->   Operation 5360 'sext' 'sext_ln813_2356' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5361 [1/1] (0.77ns)   --->   "%add_ln813_4913 = add i16 %sext_ln813_2356, i16 %sext_ln818_659"   --->   Operation 5361 'add' 'add_ln813_4913' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5362 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4914 = add i16 %add_ln813_4913, i16 %sext_ln813_2355"   --->   Operation 5362 'add' 'add_ln813_4914' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5363 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4919 = add i16 %add_ln813_4918, i16 %add_ln813_4914"   --->   Operation 5363 'add' 'add_ln813_4919' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5364 [1/1] (0.00ns)   --->   "%sext_ln813_2359 = sext i15 %add_ln813_4920"   --->   Operation 5364 'sext' 'sext_ln813_2359' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5365 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4923 = add i16 %add_ln813_4922, i16 %sext_ln813_2359"   --->   Operation 5365 'add' 'add_ln813_4923' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5366 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4928 = add i16 %add_ln813_4927, i16 %add_ln813_4923"   --->   Operation 5366 'add' 'add_ln813_4928' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5367 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4929 = add i16 %add_ln813_4928, i16 %add_ln813_4919"   --->   Operation 5367 'add' 'add_ln813_4929' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5368 [1/1] (0.00ns)   --->   "%sext_ln813_2365 = sext i15 %add_ln813_4934"   --->   Operation 5368 'sext' 'sext_ln813_2365' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5369 [1/1] (0.00ns)   --->   "%sext_ln813_2367 = sext i15 %add_ln813_4936"   --->   Operation 5369 'sext' 'sext_ln813_2367' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5370 [1/1] (0.77ns)   --->   "%add_ln813_4937 = add i16 %sext_ln813_2367, i16 %sext_ln813_2365"   --->   Operation 5370 'add' 'add_ln813_4937' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5371 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4938 = add i16 %add_ln813_4937, i16 %add_ln813_4933"   --->   Operation 5371 'add' 'add_ln813_4938' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5372 [1/1] (0.00ns)   --->   "%sext_ln813_2368 = sext i14 %add_ln813_4939"   --->   Operation 5372 'sext' 'sext_ln813_2368' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5373 [1/1] (0.00ns)   --->   "%sext_ln813_2370 = sext i15 %add_ln813_4941"   --->   Operation 5373 'sext' 'sext_ln813_2370' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5374 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4942 = add i16 %sext_ln813_2370, i16 %sext_ln813_2368"   --->   Operation 5374 'add' 'add_ln813_4942' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5375 [1/1] (0.00ns)   --->   "%sext_ln813_2374 = sext i15 %add_ln813_4946"   --->   Operation 5375 'sext' 'sext_ln813_2374' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5376 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4947 = add i16 %sext_ln813_2374, i16 %add_ln813_4942"   --->   Operation 5376 'add' 'add_ln813_4947' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5377 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4948 = add i16 %add_ln813_4947, i16 %add_ln813_4938"   --->   Operation 5377 'add' 'add_ln813_4948' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5378 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4949 = add i16 %add_ln813_4948, i16 %add_ln813_4929"   --->   Operation 5378 'add' 'add_ln813_4949' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5379 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4951 = add i16 %mult_V_2546, i16 %sext_ln818_529"   --->   Operation 5379 'add' 'add_ln813_4951' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5380 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4953 = add i16 %add_ln813_4952, i16 %add_ln813_4951"   --->   Operation 5380 'add' 'add_ln813_4953' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5381 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4958 = add i16 %add_ln813_4957, i16 %add_ln813_4953"   --->   Operation 5381 'add' 'add_ln813_4958' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5382 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4961 = add i16 %add_ln813_4960, i16 %add_ln813_4959"   --->   Operation 5382 'add' 'add_ln813_4961' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5383 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4962 = add i16 %sext_ln818_770, i16 %sext_ln818_792"   --->   Operation 5383 'add' 'add_ln813_4962' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5384 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4964 = add i16 %add_ln813_4963, i16 %add_ln813_4962"   --->   Operation 5384 'add' 'add_ln813_4964' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5385 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4965 = add i16 %add_ln813_4964, i16 %add_ln813_4961"   --->   Operation 5385 'add' 'add_ln813_4965' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5386 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4966 = add i16 %add_ln813_4965, i16 %add_ln813_4958"   --->   Operation 5386 'add' 'add_ln813_4966' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5387 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4970 = add i16 %sext_ln818_860, i16 %sext_ln818_491"   --->   Operation 5387 'add' 'add_ln813_4970' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5388 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4973 = add i16 %add_ln813_4972, i16 %add_ln813_4970"   --->   Operation 5388 'add' 'add_ln813_4973' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5389 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4974 = add i16 %add_ln813_4973, i16 %add_ln813_4969"   --->   Operation 5389 'add' 'add_ln813_4974' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5390 [1/1] (0.00ns)   --->   "%sext_ln813_2376 = sext i15 %add_ln813_4975"   --->   Operation 5390 'sext' 'sext_ln813_2376' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5391 [1/1] (0.00ns)   --->   "%sext_ln813_2377 = sext i15 %add_ln813_4976"   --->   Operation 5391 'sext' 'sext_ln813_2377' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5392 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4977 = add i16 %sext_ln813_2377, i16 %sext_ln813_2376"   --->   Operation 5392 'add' 'add_ln813_4977' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5393 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4982 = add i16 %add_ln813_4981, i16 %add_ln813_4977"   --->   Operation 5393 'add' 'add_ln813_4982' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5394 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4983 = add i16 %add_ln813_4982, i16 %add_ln813_4974"   --->   Operation 5394 'add' 'add_ln813_4983' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5395 [1/1] (0.00ns)   --->   "%sext_ln813_2380 = sext i15 %add_ln813_4985"   --->   Operation 5395 'sext' 'sext_ln813_2380' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5396 [1/1] (0.00ns)   --->   "%sext_ln813_2381 = sext i15 %add_ln813_4986"   --->   Operation 5396 'sext' 'sext_ln813_2381' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5397 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4987 = add i16 %sext_ln813_2381, i16 %sext_ln813_2380"   --->   Operation 5397 'add' 'add_ln813_4987' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5398 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4992 = add i16 %add_ln813_4991, i16 %add_ln813_4987"   --->   Operation 5398 'add' 'add_ln813_4992' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5399 [1/1] (0.00ns)   --->   "%sext_ln813_2384 = sext i15 %add_ln813_4993"   --->   Operation 5399 'sext' 'sext_ln813_2384' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5400 [1/1] (0.00ns)   --->   "%sext_ln813_2385 = sext i15 %add_ln813_4994"   --->   Operation 5400 'sext' 'sext_ln813_2385' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5401 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4995 = add i16 %sext_ln813_2385, i16 %sext_ln813_2384"   --->   Operation 5401 'add' 'add_ln813_4995' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5402 [1/1] (0.00ns)   --->   "%sext_ln813_2386 = sext i15 %add_ln813_4996"   --->   Operation 5402 'sext' 'sext_ln813_2386' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5403 [1/1] (0.00ns)   --->   "%sext_ln813_2387 = sext i15 %add_ln813_4997"   --->   Operation 5403 'sext' 'sext_ln813_2387' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5404 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4998 = add i16 %sext_ln813_2387, i16 %sext_ln818_812"   --->   Operation 5404 'add' 'add_ln813_4998' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5405 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4999 = add i16 %add_ln813_4998, i16 %sext_ln813_2386"   --->   Operation 5405 'add' 'add_ln813_4999' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5406 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5000 = add i16 %add_ln813_4999, i16 %add_ln813_4995"   --->   Operation 5406 'add' 'add_ln813_5000' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5407 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5001 = add i16 %add_ln813_5000, i16 %add_ln813_4992"   --->   Operation 5407 'add' 'add_ln813_5001' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5408 [1/1] (0.00ns)   --->   "%sext_ln813_2388 = sext i15 %add_ln813_5002"   --->   Operation 5408 'sext' 'sext_ln813_2388' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5409 [1/1] (0.00ns)   --->   "%sext_ln813_2389 = sext i14 %add_ln813_5003"   --->   Operation 5409 'sext' 'sext_ln813_2389' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5410 [1/1] (0.77ns)   --->   "%add_ln813_5004 = add i16 %sext_ln813_2389, i16 %sext_ln813_2388"   --->   Operation 5410 'add' 'add_ln813_5004' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5411 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5009 = add i16 %add_ln813_5008, i16 %add_ln813_5004"   --->   Operation 5411 'add' 'add_ln813_5009' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5412 [1/1] (0.00ns)   --->   "%sext_ln813_2393 = sext i14 %add_ln813_5010"   --->   Operation 5412 'sext' 'sext_ln813_2393' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5413 [1/1] (0.00ns)   --->   "%sext_ln813_2395 = sext i15 %add_ln813_5012"   --->   Operation 5413 'sext' 'sext_ln813_2395' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5414 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5013 = add i16 %sext_ln813_2395, i16 %sext_ln813_2393"   --->   Operation 5414 'add' 'add_ln813_5013' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5415 [1/1] (0.00ns)   --->   "%sext_ln813_2399 = sext i14 %add_ln813_5017"   --->   Operation 5415 'sext' 'sext_ln813_2399' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5416 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5018 = add i16 %sext_ln813_2399, i16 %add_ln813_5013"   --->   Operation 5416 'add' 'add_ln813_5018' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5417 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5019 = add i16 %add_ln813_5018, i16 %add_ln813_5009"   --->   Operation 5417 'add' 'add_ln813_5019' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5418 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5020 = add i16 %add_ln813_5019, i16 %add_ln813_5001"   --->   Operation 5418 'add' 'add_ln813_5020' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 5419 [1/1] (0.00ns)   --->   "%specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_7" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 5419 'specpipeline' 'specpipeline_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5420 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1152, void @empty_11, void @empty_7, void @empty_7, void @empty_7" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 5420 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5421 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3901 = add i16 %add_ln813_3900, i16 %add_ln813_3885"   --->   Operation 5421 'add' 'add_ln813_3901' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5422 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_3933 = add i16 %add_ln813_3932, i16 %add_ln813_3901"   --->   Operation 5422 'add' 'add_ln813_3933' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5423 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_3967 = add i16 %add_ln813_3966, i16 %add_ln813_3949"   --->   Operation 5423 'add' 'add_ln813_3967' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5424 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4002 = add i16 %add_ln813_4001, i16 %add_ln813_3967"   --->   Operation 5424 'add' 'add_ln813_4002' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5425 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4041 = add i16 %add_ln813_4040, i16 %add_ln813_4021"   --->   Operation 5425 'add' 'add_ln813_4041' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5426 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4060 = add i16 %add_ln813_4059, i16 %add_ln813_4050"   --->   Operation 5426 'add' 'add_ln813_4060' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5427 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4080 = add i16 %add_ln813_4079, i16 %add_ln813_4060"   --->   Operation 5427 'add' 'add_ln813_4080' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5428 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4081 = add i16 %add_ln813_4080, i16 %add_ln813_4041"   --->   Operation 5428 'add' 'add_ln813_4081' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5429 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4118 = add i16 %add_ln813_4117, i16 %add_ln813_4099"   --->   Operation 5429 'add' 'add_ln813_4118' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5430 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4156 = add i16 %add_ln813_4155, i16 %add_ln813_4118"   --->   Operation 5430 'add' 'add_ln813_4156' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5431 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4191 = add i16 %add_ln813_4190, i16 %add_ln813_4173"   --->   Operation 5431 'add' 'add_ln813_4191' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5432 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4208 = add i16 %add_ln813_4207, i16 %add_ln813_4199"   --->   Operation 5432 'add' 'add_ln813_4208' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5433 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4227 = add i16 %add_ln813_4226, i16 %add_ln813_4208"   --->   Operation 5433 'add' 'add_ln813_4227' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5434 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4228 = add i16 %add_ln813_4227, i16 %add_ln813_4191"   --->   Operation 5434 'add' 'add_ln813_4228' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5435 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4261 = add i16 %add_ln813_4260, i16 %add_ln813_4244"   --->   Operation 5435 'add' 'add_ln813_4261' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5436 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4295 = add i16 %add_ln813_4294, i16 %add_ln813_4261"   --->   Operation 5436 'add' 'add_ln813_4295' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5437 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4332 = add i16 %add_ln813_4331, i16 %add_ln813_4313"   --->   Operation 5437 'add' 'add_ln813_4332' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5438 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4350 = add i16 %add_ln813_4349, i16 %add_ln813_4340"   --->   Operation 5438 'add' 'add_ln813_4350' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5439 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4370 = add i16 %add_ln813_4369, i16 %add_ln813_4350"   --->   Operation 5439 'add' 'add_ln813_4370' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5440 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4371 = add i16 %add_ln813_4370, i16 %add_ln813_4332"   --->   Operation 5440 'add' 'add_ln813_4371' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5441 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4409 = add i16 %add_ln813_4408, i16 %add_ln813_4389"   --->   Operation 5441 'add' 'add_ln813_4409' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5442 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4427 = add i16 %add_ln813_4426, i16 %add_ln813_4417"   --->   Operation 5442 'add' 'add_ln813_4427' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5443 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4447 = add i16 %add_ln813_4446, i16 %add_ln813_4427"   --->   Operation 5443 'add' 'add_ln813_4447' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5444 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4448 = add i16 %add_ln813_4447, i16 %add_ln813_4409"   --->   Operation 5444 'add' 'add_ln813_4448' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5445 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4480 = add i16 %add_ln813_4479, i16 %add_ln813_4463"   --->   Operation 5445 'add' 'add_ln813_4480' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5446 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4513 = add i16 %add_ln813_4512, i16 %add_ln813_4480"   --->   Operation 5446 'add' 'add_ln813_4513' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5447 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4546 = add i16 %add_ln813_4545, i16 %add_ln813_4529"   --->   Operation 5447 'add' 'add_ln813_4546' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5448 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4580 = add i16 %add_ln813_4579, i16 %add_ln813_4546"   --->   Operation 5448 'add' 'add_ln813_4580' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5449 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4588 = add i16 %add_ln813_4587, i16 %add_ln813_4583"   --->   Operation 5449 'add' 'add_ln813_4588' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5450 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4598 = add i16 %add_ln813_4597, i16 %add_ln813_4588"   --->   Operation 5450 'add' 'add_ln813_4598' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5451 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4618 = add i16 %add_ln813_4617, i16 %add_ln813_4598"   --->   Operation 5451 'add' 'add_ln813_4618' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5452 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4636 = add i16 %add_ln813_4635, i16 %add_ln813_4626"   --->   Operation 5452 'add' 'add_ln813_4636' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5453 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4656 = add i16 %add_ln813_4655, i16 %add_ln813_4636"   --->   Operation 5453 'add' 'add_ln813_4656' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5454 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4657 = add i16 %add_ln813_4656, i16 %add_ln813_4618"   --->   Operation 5454 'add' 'add_ln813_4657' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5455 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4690 = add i16 %add_ln813_4689, i16 %add_ln813_4673"   --->   Operation 5455 'add' 'add_ln813_4690' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5456 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4724 = add i16 %add_ln813_4723, i16 %add_ln813_4690"   --->   Operation 5456 'add' 'add_ln813_4724' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5457 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4760 = add i16 %add_ln813_4759, i16 %add_ln813_4741"   --->   Operation 5457 'add' 'add_ln813_4760' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5458 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4798 = add i16 %add_ln813_4797, i16 %add_ln813_4760"   --->   Operation 5458 'add' 'add_ln813_4798' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5459 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4834 = add i16 %add_ln813_4833, i16 %add_ln813_4815"   --->   Operation 5459 'add' 'add_ln813_4834' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5460 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4872 = add i16 %add_ln813_4871, i16 %add_ln813_4834"   --->   Operation 5460 'add' 'add_ln813_4872' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5461 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4910 = add i16 %add_ln813_4909, i16 %add_ln813_4890"   --->   Operation 5461 'add' 'add_ln813_4910' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5462 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_4950 = add i16 %add_ln813_4949, i16 %add_ln813_4910"   --->   Operation 5462 'add' 'add_ln813_4950' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5463 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_4984 = add i16 %add_ln813_4983, i16 %add_ln813_4966"   --->   Operation 5463 'add' 'add_ln813_4984' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5464 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_5021 = add i16 %add_ln813_5020, i16 %add_ln813_4984"   --->   Operation 5464 'add' 'add_ln813_5021' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 5465 [1/1] (0.00ns)   --->   "%mrv_i = insertvalue i256 <undef>, i16 %add_ln813_4295" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 5465 'insertvalue' 'mrv_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5466 [1/1] (0.00ns)   --->   "%mrv_1_i = insertvalue i256 %mrv_i, i16 %add_ln813_4371" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 5466 'insertvalue' 'mrv_1_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5467 [1/1] (0.00ns)   --->   "%mrv_2_i = insertvalue i256 %mrv_1_i, i16 %add_ln813_4081" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 5467 'insertvalue' 'mrv_2_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5468 [1/1] (0.00ns)   --->   "%mrv_3_i = insertvalue i256 %mrv_2_i, i16 %add_ln813_4156" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 5468 'insertvalue' 'mrv_3_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5469 [1/1] (0.00ns)   --->   "%mrv_4_i = insertvalue i256 %mrv_3_i, i16 %add_ln813_4448" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 5469 'insertvalue' 'mrv_4_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5470 [1/1] (0.00ns)   --->   "%mrv_5_i = insertvalue i256 %mrv_4_i, i16 %add_ln813_3933" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 5470 'insertvalue' 'mrv_5_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5471 [1/1] (0.00ns)   --->   "%mrv_6_i = insertvalue i256 %mrv_5_i, i16 %add_ln813_4513" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 5471 'insertvalue' 'mrv_6_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5472 [1/1] (0.00ns)   --->   "%mrv_7_i = insertvalue i256 %mrv_6_i, i16 %add_ln813_4580" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 5472 'insertvalue' 'mrv_7_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5473 [1/1] (0.00ns)   --->   "%mrv_8_i = insertvalue i256 %mrv_7_i, i16 %add_ln813_4657" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 5473 'insertvalue' 'mrv_8_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5474 [1/1] (0.00ns)   --->   "%mrv_9_i = insertvalue i256 %mrv_8_i, i16 %add_ln813_4228" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 5474 'insertvalue' 'mrv_9_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5475 [1/1] (0.00ns)   --->   "%mrv_10_i = insertvalue i256 %mrv_9_i, i16 %add_ln813_4002" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 5475 'insertvalue' 'mrv_10_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5476 [1/1] (0.00ns)   --->   "%mrv_11_i = insertvalue i256 %mrv_10_i, i16 %add_ln813_4724" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 5476 'insertvalue' 'mrv_11_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5477 [1/1] (0.00ns)   --->   "%mrv_12_i = insertvalue i256 %mrv_11_i, i16 %add_ln813_4798" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 5477 'insertvalue' 'mrv_12_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5478 [1/1] (0.00ns)   --->   "%mrv_13_i = insertvalue i256 %mrv_12_i, i16 %add_ln813_4872" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 5478 'insertvalue' 'mrv_13_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5479 [1/1] (0.00ns)   --->   "%mrv_14_i = insertvalue i256 %mrv_13_i, i16 %add_ln813_4950" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 5479 'insertvalue' 'mrv_14_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5480 [1/1] (0.00ns)   --->   "%mrv_15_i = insertvalue i256 %mrv_14_i, i16 %add_ln813_5021" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 5480 'insertvalue' 'mrv_15_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5481 [1/1] (0.00ns)   --->   "%ret_ln33 = ret i256 %mrv_15_i" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 5481 'ret' 'ret_ln33' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 2.39ns
The critical path consists of the following:
	'load' operation ('a.V') on static variable 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_88' [920]  (0 ns)
	'sub' operation ('sub_ln1273_1303') [936]  (0.803 ns)
	'sub' operation ('r.V') [940]  (0.809 ns)
	'add' operation ('add_ln813_4608') [5064]  (0.775 ns)

 <State 2>: 2.21ns
The critical path consists of the following:
	'add' operation ('add_ln813_4220') [4537]  (0.765 ns)
	'add' operation ('add_ln813_4225') [4547]  (0.775 ns)
	'add' operation ('add_ln813_4226') [4548]  (0.675 ns)

 <State 3>: 1.35ns
The critical path consists of the following:
	'add' operation ('add_ln813_4060') [4305]  (0 ns)
	'add' operation ('add_ln813_4080') [4336]  (0.675 ns)
	'add' operation ('add_ln813_4081') [4337]  (0.675 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
