#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sun Oct 22 14:26:03 2017
# Process ID: 114740
# Current directory: /home/craigjb/Projects/gameslab-hw/gameslab-hw.runs/gameslab_gslcd_0_2_synth_1
# Command line: vivado -log gameslab_gslcd_0_2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source gameslab_gslcd_0_2.tcl
# Log file: /home/craigjb/Projects/gameslab-hw/gameslab-hw.runs/gameslab_gslcd_0_2_synth_1/gameslab_gslcd_0_2.vds
# Journal file: /home/craigjb/Projects/gameslab-hw/gameslab-hw.runs/gameslab_gslcd_0_2_synth_1/vivado.jou
#-----------------------------------------------------------
source gameslab_gslcd_0_2.tcl -notrace
Command: synth_design -top gameslab_gslcd_0_2 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 114745 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1148.336 ; gain = 49.996 ; free physical = 2947 ; free virtual = 18421
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'gameslab_gslcd_0_2' [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ip/gameslab_gslcd_0_2/synth/gameslab_gslcd_0_2.v:56]
INFO: [Synth 8-638] synthesizing module 'gslcd_v1_0' [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ipshared/8a25/hdl/gslcd_v1_0.v:4]
	Parameter C_S00_AXI_BASEADDR bound to: 1136656384 - type: integer 
	Parameter C_S00_AXI_HIGHADDR bound to: 1136660479 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_M00_AXI_BURST_LEN bound to: 16 - type: integer 
	Parameter C_M00_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M00_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M00_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M00_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M00_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M00_AXI_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'GSLCD' [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ipshared/8a25/hdl/GSLCD.v:751]
INFO: [Synth 8-638] synthesizing module 'BufferCC_2' [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ipshared/8a25/hdl/GSLCD.v:270]
WARNING: [Synth 8-5788] Register buffers_0_reg in module BufferCC_2 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ipshared/8a25/hdl/GSLCD.v:285]
WARNING: [Synth 8-5788] Register buffers_1_reg in module BufferCC_2 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ipshared/8a25/hdl/GSLCD.v:281]
INFO: [Synth 8-256] done synthesizing module 'BufferCC_2' (1#1) [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ipshared/8a25/hdl/GSLCD.v:270]
INFO: [Synth 8-638] synthesizing module 'GSLCDFifo' [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ipshared/8a25/hdl/GSLCD.v:295]
INFO: [Synth 8-638] synthesizing module 'StreamFifoCC' [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ipshared/8a25/hdl/GSLCD.v:63]
INFO: [Synth 8-638] synthesizing module 'BufferCC' [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ipshared/8a25/hdl/GSLCD.v:13]
WARNING: [Synth 8-5788] Register buffers_0_reg in module BufferCC is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ipshared/8a25/hdl/GSLCD.v:28]
WARNING: [Synth 8-5788] Register buffers_1_reg in module BufferCC is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ipshared/8a25/hdl/GSLCD.v:24]
INFO: [Synth 8-256] done synthesizing module 'BufferCC' (2#1) [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ipshared/8a25/hdl/GSLCD.v:13]
INFO: [Synth 8-638] synthesizing module 'BufferCC_1' [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ipshared/8a25/hdl/GSLCD.v:38]
WARNING: [Synth 8-5788] Register buffers_0_reg in module BufferCC_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ipshared/8a25/hdl/GSLCD.v:53]
WARNING: [Synth 8-5788] Register buffers_1_reg in module BufferCC_1 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ipshared/8a25/hdl/GSLCD.v:49]
INFO: [Synth 8-256] done synthesizing module 'BufferCC_1' (3#1) [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ipshared/8a25/hdl/GSLCD.v:38]
INFO: [Synth 8-256] done synthesizing module 'StreamFifoCC' (4#1) [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ipshared/8a25/hdl/GSLCD.v:63]
INFO: [Synth 8-256] done synthesizing module 'GSLCDFifo' (5#1) [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ipshared/8a25/hdl/GSLCD.v:295]
INFO: [Synth 8-638] synthesizing module 'GSLCDTiming' [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ipshared/8a25/hdl/GSLCD.v:331]
INFO: [Synth 8-256] done synthesizing module 'GSLCDTiming' (6#1) [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ipshared/8a25/hdl/GSLCD.v:331]
INFO: [Synth 8-638] synthesizing module 'BufferCC_3' [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ipshared/8a25/hdl/GSLCD.v:453]
INFO: [Synth 8-256] done synthesizing module 'BufferCC_3' (7#1) [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ipshared/8a25/hdl/GSLCD.v:453]
INFO: [Synth 8-638] synthesizing module 'GSLCD32To24' [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ipshared/8a25/hdl/GSLCD.v:471]
INFO: [Synth 8-256] done synthesizing module 'GSLCD32To24' (8#1) [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ipshared/8a25/hdl/GSLCD.v:471]
INFO: [Synth 8-638] synthesizing module 'GSLCDDMA' [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ipshared/8a25/hdl/GSLCD.v:541]
INFO: [Synth 8-256] done synthesizing module 'GSLCDDMA' (9#1) [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ipshared/8a25/hdl/GSLCD.v:541]
INFO: [Synth 8-638] synthesizing module 'BufferCC_4' [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ipshared/8a25/hdl/GSLCD.v:733]
INFO: [Synth 8-256] done synthesizing module 'BufferCC_4' (10#1) [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ipshared/8a25/hdl/GSLCD.v:733]
INFO: [Synth 8-256] done synthesizing module 'GSLCD' (11#1) [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ipshared/8a25/hdl/GSLCD.v:751]
WARNING: [Synth 8-689] width (4) of port connection 'io_slaveBus_aw_payload_addr' does not match port width (32) of module 'GSLCD' [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ipshared/8a25/hdl/gslcd_v1_0.v:110]
WARNING: [Synth 8-689] width (4) of port connection 'io_slaveBus_ar_payload_addr' does not match port width (32) of module 'GSLCD' [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ipshared/8a25/hdl/gslcd_v1_0.v:121]
WARNING: [Synth 8-3848] Net m00_axi_awid in module/entity gslcd_v1_0 does not have driver. [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ipshared/8a25/hdl/gslcd_v1_0.v:57]
WARNING: [Synth 8-3848] Net m00_axi_awuser in module/entity gslcd_v1_0 does not have driver. [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ipshared/8a25/hdl/gslcd_v1_0.v:66]
WARNING: [Synth 8-3848] Net m00_axi_wuser in module/entity gslcd_v1_0 does not have driver. [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ipshared/8a25/hdl/gslcd_v1_0.v:72]
WARNING: [Synth 8-3848] Net m00_axi_arid in module/entity gslcd_v1_0 does not have driver. [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ipshared/8a25/hdl/gslcd_v1_0.v:80]
WARNING: [Synth 8-3848] Net m00_axi_aruser in module/entity gslcd_v1_0 does not have driver. [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ipshared/8a25/hdl/gslcd_v1_0.v:89]
INFO: [Synth 8-256] done synthesizing module 'gslcd_v1_0' (12#1) [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ipshared/8a25/hdl/gslcd_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'gameslab_gslcd_0_2' (13#1) [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ip/gameslab_gslcd_0_2/synth/gameslab_gslcd_0_2.v:56]
WARNING: [Synth 8-3331] design GSLCD has unconnected port io_slaveBus_aw_payload_prot[2]
WARNING: [Synth 8-3331] design GSLCD has unconnected port io_slaveBus_aw_payload_prot[1]
WARNING: [Synth 8-3331] design GSLCD has unconnected port io_slaveBus_aw_payload_prot[0]
WARNING: [Synth 8-3331] design GSLCD has unconnected port io_slaveBus_w_payload_strb[3]
WARNING: [Synth 8-3331] design GSLCD has unconnected port io_slaveBus_w_payload_strb[2]
WARNING: [Synth 8-3331] design GSLCD has unconnected port io_slaveBus_w_payload_strb[1]
WARNING: [Synth 8-3331] design GSLCD has unconnected port io_slaveBus_w_payload_strb[0]
WARNING: [Synth 8-3331] design GSLCD has unconnected port io_slaveBus_ar_payload_prot[2]
WARNING: [Synth 8-3331] design GSLCD has unconnected port io_slaveBus_ar_payload_prot[1]
WARNING: [Synth 8-3331] design GSLCD has unconnected port io_slaveBus_ar_payload_prot[0]
WARNING: [Synth 8-3331] design GSLCD has unconnected port io_masterBus_aw_ready
WARNING: [Synth 8-3331] design GSLCD has unconnected port io_masterBus_w_ready
WARNING: [Synth 8-3331] design GSLCD has unconnected port io_masterBus_b_valid
WARNING: [Synth 8-3331] design GSLCD has unconnected port io_masterBus_b_payload_resp[1]
WARNING: [Synth 8-3331] design GSLCD has unconnected port io_masterBus_b_payload_resp[0]
WARNING: [Synth 8-3331] design GSLCD has unconnected port io_masterBus_r_payload_resp[1]
WARNING: [Synth 8-3331] design GSLCD has unconnected port io_masterBus_r_payload_resp[0]
WARNING: [Synth 8-3331] design gslcd_v1_0 has unconnected port m00_axi_awid[0]
WARNING: [Synth 8-3331] design gslcd_v1_0 has unconnected port m00_axi_awuser[0]
WARNING: [Synth 8-3331] design gslcd_v1_0 has unconnected port m00_axi_wuser[0]
WARNING: [Synth 8-3331] design gslcd_v1_0 has unconnected port m00_axi_arid[0]
WARNING: [Synth 8-3331] design gslcd_v1_0 has unconnected port m00_axi_aruser[0]
WARNING: [Synth 8-3331] design gslcd_v1_0 has unconnected port m00_axi_aclk
WARNING: [Synth 8-3331] design gslcd_v1_0 has unconnected port m00_axi_aresetn
WARNING: [Synth 8-3331] design gslcd_v1_0 has unconnected port m00_axi_bid[0]
WARNING: [Synth 8-3331] design gslcd_v1_0 has unconnected port m00_axi_buser[0]
WARNING: [Synth 8-3331] design gslcd_v1_0 has unconnected port m00_axi_rid[0]
WARNING: [Synth 8-3331] design gslcd_v1_0 has unconnected port m00_axi_ruser[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1189.836 ; gain = 91.496 ; free physical = 2953 ; free virtual = 18428
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1189.836 ; gain = 91.496 ; free physical = 2954 ; free virtual = 18429
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1531.477 ; gain = 0.000 ; free physical = 2726 ; free virtual = 18201
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1531.477 ; gain = 433.137 ; free physical = 2797 ; free virtual = 18272
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1531.477 ; gain = 433.137 ; free physical = 2797 ; free virtual = 18272
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1531.477 ; gain = 433.137 ; free physical = 2799 ; free virtual = 18274
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element popCC_popPtr_value_reg was removed.  [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ipshared/8a25/hdl/GSLCD.v:185]
WARNING: [Synth 8-6014] Unused sequential element pushCC_pushPtr_value_reg was removed.  [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ipshared/8a25/hdl/GSLCD.v:159]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'GSLCD32To24'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ipshared/8a25/hdl/GSLCD.v:492]
INFO: [Synth 8-802] inferred FSM for state register 'fsm_stateReg_reg' in module 'GSLCDDMA'
WARNING: [Synth 8-6014] Unused sequential element fsm_stateReg_reg was removed.  [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ipshared/8a25/hdl/GSLCD.v:686]
INFO: [Synth 8-5544] ROM "fsm_stateNext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ipshared/8a25/hdl/GSLCD.v:492]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ipshared/8a25/hdl/GSLCD.v:492]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'GSLCD32To24'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ipshared/8a25/hdl/GSLCD.v:492]
WARNING: [Synth 8-6014] Unused sequential element fsm_stateReg_reg was removed.  [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ipshared/8a25/hdl/GSLCD.v:686]
WARNING: [Synth 8-6014] Unused sequential element fsm_stateReg_reg was removed.  [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ipshared/8a25/hdl/GSLCD.v:686]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE3 |                              000 |                              000
*
                  iSTATE |                              001 |                              001
                 iSTATE0 |                              010 |                              010
                 iSTATE1 |                              011 |                              011
                 iSTATE2 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_stateReg_reg' using encoding 'sequential' in module 'GSLCDDMA'
WARNING: [Synth 8-6014] Unused sequential element fsm_stateReg_reg was removed.  [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ipshared/8a25/hdl/GSLCD.v:686]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1531.477 ; gain = 433.137 ; free physical = 2791 ; free virtual = 18266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 5     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
+---XORs : 
	   2 Input     11 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               14 Bit    Registers := 1     
	               11 Bit    Registers := 8     
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   4 Input     48 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input     14 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 3     
	   7 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module BufferCC_2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module BufferCC 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module BufferCC_1 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
Module StreamFifoCC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
	   3 Input     11 Bit       Adders := 1     
+---XORs : 
	   2 Input     11 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 4     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module GSLCDFifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
Module GSLCDTiming 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module BufferCC_3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module GSLCD32To24 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   4 Input     48 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module GSLCDDMA 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   5 Input     14 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 4     
Module BufferCC_4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module GSLCD 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element inst/gslcd_impl/fifo/fifo/pushCC_pushPtr_value_reg was removed.  [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ipshared/8a25/hdl/GSLCD.v:159]
WARNING: [Synth 8-6014] Unused sequential element inst/gslcd_impl/fifo/fifo/popCC_popPtr_value_reg was removed.  [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ipshared/8a25/hdl/GSLCD.v:185]
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port s00_axi_rresp[1] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port s00_axi_rresp[0] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_awaddr[31] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_awaddr[30] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_awaddr[29] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_awaddr[28] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_awaddr[27] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_awaddr[26] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_awaddr[25] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_awaddr[24] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_awaddr[23] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_awaddr[22] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_awaddr[21] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_awaddr[20] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_awaddr[19] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_awaddr[18] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_awaddr[17] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_awaddr[16] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_awaddr[15] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_awaddr[14] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_awaddr[13] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_awaddr[12] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_awaddr[11] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_awaddr[10] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_awaddr[9] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_awaddr[8] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_awaddr[7] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_awaddr[6] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_awaddr[5] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_awaddr[4] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_awaddr[3] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_awaddr[2] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_awaddr[1] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_awaddr[0] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_awlen[7] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_awlen[6] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_awlen[5] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_awlen[4] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_awlen[3] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_awlen[2] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_awlen[1] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_awlen[0] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_awsize[2] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_awsize[1] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_awsize[0] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_awburst[1] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_awburst[0] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_awlock driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_awcache[3] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_awcache[2] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_awcache[1] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_awcache[0] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_awprot[2] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_awprot[1] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_awprot[0] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_awqos[3] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_awqos[2] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_awqos[1] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_awqos[0] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_awvalid driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_wdata[31] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_wdata[30] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_wdata[29] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_wdata[28] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_wdata[27] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_wdata[26] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_wdata[25] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_wdata[24] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_wdata[23] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_wdata[22] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_wdata[21] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_wdata[20] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_wdata[19] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_wdata[18] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_wdata[17] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_wdata[16] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_wdata[15] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_wdata[14] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_wdata[13] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_wdata[12] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_wdata[11] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_wdata[10] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_wdata[9] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_wdata[8] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_wdata[7] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_wdata[6] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_wdata[5] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_wdata[4] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_wdata[3] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_wdata[2] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_wdata[1] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_wdata[0] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_wstrb[3] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_wstrb[2] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_wstrb[1] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_wstrb[0] driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_wlast driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_wvalid driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_bready driven by constant 0
INFO: [Synth 8-3917] design gameslab_gslcd_0_2 has port m00_axi_arlen[7] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3331] design gameslab_gslcd_0_2 has unconnected port m00_axi_awid[0]
WARNING: [Synth 8-3331] design gameslab_gslcd_0_2 has unconnected port m00_axi_awuser[0]
WARNING: [Synth 8-3331] design gameslab_gslcd_0_2 has unconnected port m00_axi_wuser[0]
WARNING: [Synth 8-3331] design gameslab_gslcd_0_2 has unconnected port m00_axi_arid[0]
WARNING: [Synth 8-3331] design gameslab_gslcd_0_2 has unconnected port m00_axi_aruser[0]
WARNING: [Synth 8-3331] design gameslab_gslcd_0_2 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design gameslab_gslcd_0_2 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design gameslab_gslcd_0_2 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design gameslab_gslcd_0_2 has unconnected port s00_axi_wstrb[3]
WARNING: [Synth 8-3331] design gameslab_gslcd_0_2 has unconnected port s00_axi_wstrb[2]
WARNING: [Synth 8-3331] design gameslab_gslcd_0_2 has unconnected port s00_axi_wstrb[1]
WARNING: [Synth 8-3331] design gameslab_gslcd_0_2 has unconnected port s00_axi_wstrb[0]
WARNING: [Synth 8-3331] design gameslab_gslcd_0_2 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design gameslab_gslcd_0_2 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design gameslab_gslcd_0_2 has unconnected port s00_axi_arprot[0]
WARNING: [Synth 8-3331] design gameslab_gslcd_0_2 has unconnected port m00_axi_aclk
WARNING: [Synth 8-3331] design gameslab_gslcd_0_2 has unconnected port m00_axi_aresetn
WARNING: [Synth 8-3331] design gameslab_gslcd_0_2 has unconnected port m00_axi_awready
WARNING: [Synth 8-3331] design gameslab_gslcd_0_2 has unconnected port m00_axi_wready
WARNING: [Synth 8-3331] design gameslab_gslcd_0_2 has unconnected port m00_axi_bid[0]
WARNING: [Synth 8-3331] design gameslab_gslcd_0_2 has unconnected port m00_axi_bresp[1]
WARNING: [Synth 8-3331] design gameslab_gslcd_0_2 has unconnected port m00_axi_bresp[0]
WARNING: [Synth 8-3331] design gameslab_gslcd_0_2 has unconnected port m00_axi_buser[0]
WARNING: [Synth 8-3331] design gameslab_gslcd_0_2 has unconnected port m00_axi_bvalid
WARNING: [Synth 8-3331] design gameslab_gslcd_0_2 has unconnected port m00_axi_rid[0]
WARNING: [Synth 8-3331] design gameslab_gslcd_0_2 has unconnected port m00_axi_rresp[1]
WARNING: [Synth 8-3331] design gameslab_gslcd_0_2 has unconnected port m00_axi_rresp[0]
WARNING: [Synth 8-3331] design gameslab_gslcd_0_2 has unconnected port m00_axi_ruser[0]
INFO: [Synth 8-3886] merging instance 'inst/gslcd_impl/io_slaveBus_b_payload_resp_reg[0]' (FDRE) to 'inst/gslcd_impl/io_slaveBus_b_payload_resp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/gslcd_impl/io_slaveBus_b_payload_resp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/gslcd_impl/io_slaveBus_b_payload_resp_reg[1]) is unused and will be removed from module gameslab_gslcd_0_2.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1531.477 ; gain = 433.137 ; free physical = 2780 ; free virtual = 18255
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name   | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|StreamFifoCC: | ram_reg    | 1 K x 32               | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+--------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1531.477 ; gain = 433.137 ; free physical = 2648 ; free virtual = 18123
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1531.477 ; gain = 433.137 ; free physical = 2648 ; free virtual = 18123
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/gslcd_impl/fifo/fifo/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1531.477 ; gain = 433.137 ; free physical = 2646 ; free virtual = 18121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1531.477 ; gain = 433.137 ; free physical = 2646 ; free virtual = 18121
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1531.477 ; gain = 433.137 ; free physical = 2646 ; free virtual = 18121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1531.477 ; gain = 433.137 ; free physical = 2646 ; free virtual = 18121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1531.477 ; gain = 433.137 ; free physical = 2646 ; free virtual = 18121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1531.477 ; gain = 433.137 ; free physical = 2646 ; free virtual = 18121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1531.477 ; gain = 433.137 ; free physical = 2646 ; free virtual = 18121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    29|
|2     |LUT1     |    79|
|3     |LUT2     |    45|
|4     |LUT3     |    21|
|5     |LUT4     |    57|
|6     |LUT5     |    70|
|7     |LUT6     |    47|
|8     |RAMB36E1 |     1|
|9     |FDCE     |   247|
|10    |FDPE     |     2|
|11    |FDRE     |     8|
+------+---------+------+

Report Instance Areas: 
+------+------------------------------------+-------------+------+
|      |Instance                            |Module       |Cells |
+------+------------------------------------+-------------+------+
|1     |top                                 |             |   606|
|2     |  inst                              |gslcd_v1_0   |   606|
|3     |    gslcd_impl                      |GSLCD        |   606|
|4     |      bufferCC_5                    |BufferCC_2   |     2|
|5     |      bufferCC_6                    |BufferCC_3   |     3|
|6     |      bufferCC_7                    |BufferCC_4   |     3|
|7     |      dma                           |GSLCDDMA     |   162|
|8     |      fifo                          |GSLCDFifo    |   199|
|9     |        fifo                        |StreamFifoCC |   199|
|10    |          bufferCC_5                |BufferCC     |    50|
|11    |          bufferCC_6                |BufferCC_1   |    26|
|12    |      pixelClockArea_timing         |GSLCDTiming  |    63|
|13    |      pixelClockArea_widthConverter |GSLCD32To24  |    96|
+------+------------------------------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1531.477 ; gain = 433.137 ; free physical = 2646 ; free virtual = 18121
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 40 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1531.477 ; gain = 91.496 ; free physical = 2705 ; free virtual = 18180
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1531.477 ; gain = 433.137 ; free physical = 2705 ; free virtual = 18180
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

146 Infos, 81 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1539.484 ; gain = 453.730 ; free physical = 2671 ; free virtual = 18146
INFO: [Common 17-1381] The checkpoint '/home/craigjb/Projects/gameslab-hw/gameslab-hw.runs/gameslab_gslcd_0_2_synth_1/gameslab_gslcd_0_2.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ip/gameslab_gslcd_0_2/gameslab_gslcd_0_2.xci
INFO: [Coretcl 2-1174] Renamed 12 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/craigjb/Projects/gameslab-hw/gameslab-hw.runs/gameslab_gslcd_0_2_synth_1/gameslab_gslcd_0_2.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1563.496 ; gain = 0.000 ; free physical = 2671 ; free virtual = 18146
INFO: [Common 17-206] Exiting Vivado at Sun Oct 22 14:26:33 2017...
