// Seed: 495013438
module module_0 (
    output supply1 id_0,
    output logic   id_1
);
  reg   id_3;
  uwire id_4;
  always @(*) begin
    if (id_3) id_1 <= 1;
    else begin
      if (1'h0) id_3 <= 1'b0;
    end
  end
  always @(1 or posedge id_4) begin
    $display;
  end
endmodule
module module_0 (
    input tri id_0,
    output tri1 id_1,
    input logic id_2,
    input wand id_3,
    output logic id_4,
    input supply1 id_5,
    output wand module_1
);
  initial begin
    id_4 += 1;
    id_4 <= id_2;
  end
  module_0(
      id_1, id_4
  );
endmodule
