$date
	Sat Nov 14 18:14:47 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 13 ! signals [12:0] $end
$var reg 7 " address [6:0] $end
$scope module U1 $end
$var wire 7 # address [6:0] $end
$var wire 13 $ signals [12:0] $end
$var reg 13 % signalsReg [12:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000000001000 %
b1000000001000 $
b0 #
b0 "
b1000000001000 !
$end
#1
b1101100 "
b1101100 #
#3
b100000001000 !
b100000001000 $
b100000001000 %
b101 "
b101 #
#4
b1000000001000 !
b1000000001000 $
b1000000001000 %
b11 "
b11 #
#6
b1111 "
b1111 #
#7
b100000001000 !
b100000001000 $
b100000001000 %
b1001 "
b1001 #
#9
b1001000010 !
b1001000010 $
b1001000010 %
b10101 "
b10101 #
#11
b1001001100000 !
b1001001100000 $
b1001001100000 %
b11111 "
b11111 #
#13
b11010000010 !
b11010000010 $
b11010000010 %
b100001 "
b100001 #
#15
b11010000100 !
b11010000100 $
b11010000100 %
b101111 "
b101111 #
#17
b1011010100000 !
b1011010100000 $
b1011010100000 %
b110011 "
b110011 #
#19
b1000000111000 !
b1000000111000 $
b1000000111000 %
b111111 "
b111111 #
#21
b100000001000 !
b100000001000 $
b100000001000 %
b1000111 "
b1000111 #
#22
b1000000001000 !
b1000000001000 $
b1000000001000 %
b1000001 "
b1000001 #
#24
b1001011 "
b1001011 #
#25
b100000001000 !
b100000001000 $
b100000001000 %
b1001101 "
b1001101 #
#27
b11011000010 !
b11011000010 $
b11011000010 %
b1010111 "
b1010111 #
#29
b1011011100000 !
b1011011100000 $
b1011011100000 %
b1011011 "
b1011011 #
#31
b100000001000 !
b100000001000 $
b100000001000 %
b1100001 "
b1100001 #
#33
b1001 !
b1001 $
b1001 %
b1101111 "
b1101111 #
#35
b11100000010 !
b11100000010 $
b11100000010 %
b1110101 "
b1110101 #
#37
b1011100100000 !
b1011100100000 $
b1011100100000 %
b1111011 "
b1111011 #
#40
