--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml encoder_main.twx encoder_main.ncd -o encoder_main.twr
encoder_main.pcf -ucf best_d.ucf

Design file:              encoder_main.ncd
Physical constraint file: encoder_main.pcf
Device,package,speed:     xc6vlx240t,ff784,C,-3 (PRODUCTION 1.15 2011-06-20, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 3.333 ns HIGH 50%;

 14341 paths analyzed, 2669 endpoints analyzed, 17 failing endpoints
 17 timing errors detected. (17 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.841ns.
--------------------------------------------------------------------------------

Paths for end point uut/multiplier/blk00000003 (DSP48_X3Y53.A3), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.508ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t_4 (FF)
  Destination:          uut/multiplier/blk00000003 (DSP)
  Requirement:          3.333ns
  Data Path Delay:      3.804ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.904 - 0.906)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t_4 to uut/multiplier/blk00000003
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y132.CQ     Tcko                  0.246   t<4>
                                                       t_4
    SLICE_X49Y132.D2     net (fanout=9)        0.499   t<4>
    SLICE_X49Y132.D      Tilo                  0.053   uut/theta<3>
                                                       uut/Mmux_theta41
    DSP48_X3Y53.A3       net (fanout=1)        0.368   uut/theta<3>
    DSP48_X3Y53.CLK      Tdspdck_A_PREG_MULT   2.638   uut/multiplier/blk00000003
                                                       uut/multiplier/blk00000003
    -------------------------------------------------  ---------------------------
    Total                                      3.804ns (2.937ns logic, 0.867ns route)
                                                       (77.2% logic, 22.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.476ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t_0 (FF)
  Destination:          uut/multiplier/blk00000003 (DSP)
  Requirement:          3.333ns
  Data Path Delay:      3.779ns (Levels of Logic = 1)
  Clock Path Skew:      0.005ns (0.904 - 0.899)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t_0 to uut/multiplier/blk00000003
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y133.AQ     Tcko                  0.246   t<3>
                                                       t_0
    SLICE_X49Y132.D1     net (fanout=6)        0.474   t<0>
    SLICE_X49Y132.D      Tilo                  0.053   uut/theta<3>
                                                       uut/Mmux_theta41
    DSP48_X3Y53.A3       net (fanout=1)        0.368   uut/theta<3>
    DSP48_X3Y53.CLK      Tdspdck_A_PREG_MULT   2.638   uut/multiplier/blk00000003
                                                       uut/multiplier/blk00000003
    -------------------------------------------------  ---------------------------
    Total                                      3.779ns (2.937ns logic, 0.842ns route)
                                                       (77.7% logic, 22.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t_2 (FF)
  Destination:          uut/multiplier/blk00000003 (DSP)
  Requirement:          3.333ns
  Data Path Delay:      3.675ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.904 - 0.903)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t_2 to uut/multiplier/blk00000003
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y131.CQ     Tcko                  0.246   t<2>
                                                       t_2
    SLICE_X49Y132.D3     net (fanout=7)        0.370   t<2>
    SLICE_X49Y132.D      Tilo                  0.053   uut/theta<3>
                                                       uut/Mmux_theta41
    DSP48_X3Y53.A3       net (fanout=1)        0.368   uut/theta<3>
    DSP48_X3Y53.CLK      Tdspdck_A_PREG_MULT   2.638   uut/multiplier/blk00000003
                                                       uut/multiplier/blk00000003
    -------------------------------------------------  ---------------------------
    Total                                      3.675ns (2.937ns logic, 0.738ns route)
                                                       (79.9% logic, 20.1% route)

--------------------------------------------------------------------------------

Paths for end point uut/multiplier/blk00000003 (DSP48_X3Y53.A2), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t_4 (FF)
  Destination:          uut/multiplier/blk00000003 (DSP)
  Requirement:          3.333ns
  Data Path Delay:      3.710ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.904 - 0.906)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t_4 to uut/multiplier/blk00000003
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y132.CQ     Tcko                  0.246   t<4>
                                                       t_4
    SLICE_X49Y132.C2     net (fanout=9)        0.493   t<4>
    SLICE_X49Y132.C      Tilo                  0.053   uut/theta<3>
                                                       uut/Mmux_theta31
    DSP48_X3Y53.A2       net (fanout=1)        0.280   uut/theta<2>
    DSP48_X3Y53.CLK      Tdspdck_A_PREG_MULT   2.638   uut/multiplier/blk00000003
                                                       uut/multiplier/blk00000003
    -------------------------------------------------  ---------------------------
    Total                                      3.710ns (2.937ns logic, 0.773ns route)
                                                       (79.2% logic, 20.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.397ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t_3 (FF)
  Destination:          uut/multiplier/blk00000003 (DSP)
  Requirement:          3.333ns
  Data Path Delay:      3.700ns (Levels of Logic = 1)
  Clock Path Skew:      0.005ns (0.904 - 0.899)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t_3 to uut/multiplier/blk00000003
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y133.DQ     Tcko                  0.246   t<3>
                                                       t_3
    SLICE_X49Y132.C1     net (fanout=9)        0.483   t<3>
    SLICE_X49Y132.C      Tilo                  0.053   uut/theta<3>
                                                       uut/Mmux_theta31
    DSP48_X3Y53.A2       net (fanout=1)        0.280   uut/theta<2>
    DSP48_X3Y53.CLK      Tdspdck_A_PREG_MULT   2.638   uut/multiplier/blk00000003
                                                       uut/multiplier/blk00000003
    -------------------------------------------------  ---------------------------
    Total                                      3.700ns (2.937ns logic, 0.763ns route)
                                                       (79.4% logic, 20.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t_0 (FF)
  Destination:          uut/multiplier/blk00000003 (DSP)
  Requirement:          3.333ns
  Data Path Delay:      3.587ns (Levels of Logic = 1)
  Clock Path Skew:      0.005ns (0.904 - 0.899)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t_0 to uut/multiplier/blk00000003
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y133.AQ     Tcko                  0.246   t<3>
                                                       t_0
    SLICE_X49Y132.C3     net (fanout=6)        0.370   t<0>
    SLICE_X49Y132.C      Tilo                  0.053   uut/theta<3>
                                                       uut/Mmux_theta31
    DSP48_X3Y53.A2       net (fanout=1)        0.280   uut/theta<2>
    DSP48_X3Y53.CLK      Tdspdck_A_PREG_MULT   2.638   uut/multiplier/blk00000003
                                                       uut/multiplier/blk00000003
    -------------------------------------------------  ---------------------------
    Total                                      3.587ns (2.937ns logic, 0.650ns route)
                                                       (81.9% logic, 18.1% route)

--------------------------------------------------------------------------------

Paths for end point uut/multiplier/blk00000003 (DSP48_X3Y53.A0), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.399ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t_1 (FF)
  Destination:          uut/multiplier/blk00000003 (DSP)
  Requirement:          3.333ns
  Data Path Delay:      3.698ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.904 - 0.903)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t_1 to uut/multiplier/blk00000003
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y133.BQ     Tcko                  0.246   t<1>
                                                       t_1
    SLICE_X51Y132.D2     net (fanout=7)        0.491   t<1>
    SLICE_X51Y132.D      Tilo                  0.053   t<4>
                                                       uut/Mmux_theta11
    DSP48_X3Y53.A0       net (fanout=1)        0.270   uut/theta<0>
    DSP48_X3Y53.CLK      Tdspdck_A_PREG_MULT   2.638   uut/multiplier/blk00000003
                                                       uut/multiplier/blk00000003
    -------------------------------------------------  ---------------------------
    Total                                      3.698ns (2.937ns logic, 0.761ns route)
                                                       (79.4% logic, 20.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t_4 (FF)
  Destination:          uut/multiplier/blk00000003 (DSP)
  Requirement:          3.333ns
  Data Path Delay:      3.606ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.904 - 0.906)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t_4 to uut/multiplier/blk00000003
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y132.CQ     Tcko                  0.246   t<4>
                                                       t_4
    SLICE_X51Y132.D1     net (fanout=9)        0.399   t<4>
    SLICE_X51Y132.D      Tilo                  0.053   t<4>
                                                       uut/Mmux_theta11
    DSP48_X3Y53.A0       net (fanout=1)        0.270   uut/theta<0>
    DSP48_X3Y53.CLK      Tdspdck_A_PREG_MULT   2.638   uut/multiplier/blk00000003
                                                       uut/multiplier/blk00000003
    -------------------------------------------------  ---------------------------
    Total                                      3.606ns (2.937ns logic, 0.669ns route)
                                                       (81.4% logic, 18.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t_2 (FF)
  Destination:          uut/multiplier/blk00000003 (DSP)
  Requirement:          3.333ns
  Data Path Delay:      3.587ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.904 - 0.903)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t_2 to uut/multiplier/blk00000003
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y131.CQ     Tcko                  0.246   t<2>
                                                       t_2
    SLICE_X51Y132.D3     net (fanout=7)        0.380   t<2>
    SLICE_X51Y132.D      Tilo                  0.053   t<4>
                                                       uut/Mmux_theta11
    DSP48_X3Y53.A0       net (fanout=1)        0.270   uut/theta<0>
    DSP48_X3Y53.CLK      Tdspdck_A_PREG_MULT   2.638   uut/multiplier/blk00000003
                                                       uut/multiplier/blk00000003
    -------------------------------------------------  ---------------------------
    Total                                      3.587ns (2.937ns logic, 0.650ns route)
                                                       (81.9% logic, 18.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 3.333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point msg_buffer_202 (SLICE_X54Y160.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.066ns (requirement - (clock path skew + uncertainty - data path))
  Source:               msg_buffer_201 (FF)
  Destination:          msg_buffer_202 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.175ns (Levels of Logic = 1)
  Clock Path Skew:      0.109ns (0.773 - 0.664)
  Source Clock:         clk_BUFGP rising at 3.333ns
  Destination Clock:    clk_BUFGP rising at 3.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: msg_buffer_201 to msg_buffer_202
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y159.CQ     Tcko                  0.115   msg_buffer<201>
                                                       msg_buffer_201
    SLICE_X54Y160.A5     net (fanout=7)        0.136   msg_buffer<201>
    SLICE_X54Y160.CLK    Tah         (-Th)     0.076   msg_buffer<203>
                                                       state[2]_msg_buffer[379]_wide_mux_89_OUT<202>5
                                                       msg_buffer_202
    -------------------------------------------------  ---------------------------
    Total                                      0.175ns (0.039ns logic, 0.136ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------

Paths for end point msg_buffer_0 (SLICE_X54Y139.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.114ns (requirement - (clock path skew + uncertainty - data path))
  Source:               msg_buffer_0 (FF)
  Destination:          msg_buffer_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.114ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 3.333ns
  Destination Clock:    clk_BUFGP rising at 3.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: msg_buffer_0 to msg_buffer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y139.AQ     Tcko                  0.115   msg_buffer<1>
                                                       msg_buffer_0
    SLICE_X54Y139.A5     net (fanout=9)        0.075   msg_buffer<0>
    SLICE_X54Y139.CLK    Tah         (-Th)     0.076   msg_buffer<1>
                                                       state[2]_msg_buffer[379]_wide_mux_89_OUT<0>1
                                                       msg_buffer_0
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (0.039ns logic, 0.075ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

Paths for end point msg_buffer_298 (SLICE_X54Y132.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.130ns (requirement - (clock path skew + uncertainty - data path))
  Source:               state_2 (FF)
  Destination:          msg_buffer_298 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.169ns (Levels of Logic = 1)
  Clock Path Skew:      0.039ns (0.498 - 0.459)
  Source Clock:         clk_BUFGP rising at 3.333ns
  Destination Clock:    clk_BUFGP rising at 3.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: state_2 to msg_buffer_298
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y132.CQ     Tcko                  0.098   state<2>
                                                       state_2
    SLICE_X54Y132.A5     net (fanout=430)      0.147   state<2>
    SLICE_X54Y132.CLK    Tah         (-Th)     0.076   msg_buffer<299>
                                                       state[2]_msg_buffer[379]_wide_mux_89_OUT<298>5
                                                       msg_buffer_298
    -------------------------------------------------  ---------------------------
    Total                                      0.169ns (0.022ns logic, 0.147ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 3.333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.767ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 1.566ns (638.570MHz) (Tdspper_PREG)
  Physical resource: cnt1/CLK
  Logical resource: cnt1/CLK
  Location pin: DSP48_X3Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 1.767ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 1.566ns (638.570MHz) (Tdspper_CARRYINSELREG_PREG)
  Physical resource: Mmux_state[2]_n[10]_wide_mux_82_OUT_rs1/CLK
  Logical resource: Mmux_state[2]_n[10]_wide_mux_82_OUT_rs1/CLK
  Location pin: DSP48_X3Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 1.767ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 1.566ns (638.570MHz) (Tdspper_PREG)
  Physical resource: uut/multiplier/blk00000003/CLK
  Logical resource: uut/multiplier/blk00000003/CLK
  Location pin: DSP48_X3Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.841|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 17  Score: 3638  (Setup/Max: 3638, Hold: 0)

Constraints cover 14341 paths, 0 nets, and 9763 connections

Design statistics:
   Minimum period:   3.841ns{1}   (Maximum frequency: 260.349MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec 30 12:13:31 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 636 MB



