// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _dense_out_HH_
#define _dense_out_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "soft_max.h"
#include "cnn_mac_muladd_13vdy.h"
#include "dense_out_dense_osc4.h"
#include "dense_out_dense_otde.h"
#include "dense_out_dense_audo.h"

namespace ap_rtl {

struct dense_out : public sc_module {
    // Port declarations 40
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<3> > dense_2_out_0_V_address0;
    sc_out< sc_logic > dense_2_out_0_V_ce0;
    sc_in< sc_lv<13> > dense_2_out_0_V_q0;
    sc_out< sc_lv<3> > dense_2_out_0_V_address1;
    sc_out< sc_logic > dense_2_out_0_V_ce1;
    sc_in< sc_lv<13> > dense_2_out_0_V_q1;
    sc_out< sc_lv<3> > dense_2_out_1_V_address0;
    sc_out< sc_logic > dense_2_out_1_V_ce0;
    sc_in< sc_lv<13> > dense_2_out_1_V_q0;
    sc_out< sc_lv<3> > dense_2_out_1_V_address1;
    sc_out< sc_logic > dense_2_out_1_V_ce1;
    sc_in< sc_lv<13> > dense_2_out_1_V_q1;
    sc_out< sc_lv<3> > dense_2_out_2_V_address0;
    sc_out< sc_logic > dense_2_out_2_V_ce0;
    sc_in< sc_lv<13> > dense_2_out_2_V_q0;
    sc_out< sc_lv<3> > dense_2_out_2_V_address1;
    sc_out< sc_logic > dense_2_out_2_V_ce1;
    sc_in< sc_lv<13> > dense_2_out_2_V_q1;
    sc_out< sc_lv<3> > dense_2_out_3_V_address0;
    sc_out< sc_logic > dense_2_out_3_V_ce0;
    sc_in< sc_lv<13> > dense_2_out_3_V_q0;
    sc_out< sc_lv<3> > dense_2_out_3_V_address1;
    sc_out< sc_logic > dense_2_out_3_V_ce1;
    sc_in< sc_lv<13> > dense_2_out_3_V_q1;
    sc_out< sc_lv<3> > dense_2_out_4_V_address0;
    sc_out< sc_logic > dense_2_out_4_V_ce0;
    sc_in< sc_lv<13> > dense_2_out_4_V_q0;
    sc_out< sc_lv<3> > dense_2_out_4_V_address1;
    sc_out< sc_logic > dense_2_out_4_V_ce1;
    sc_in< sc_lv<13> > dense_2_out_4_V_q1;
    sc_out< sc_lv<4> > prediction_V_address0;
    sc_out< sc_logic > prediction_V_ce0;
    sc_out< sc_logic > prediction_V_we0;
    sc_out< sc_lv<14> > prediction_V_d0;


    // Module declarations
    dense_out(sc_module_name name);
    SC_HAS_PROCESS(dense_out);

    ~dense_out();

    sc_trace_file* mVcdFile;

    dense_out_dense_osc4* dense_out_weights_V_U;
    dense_out_dense_otde* dense_out_bias_V_U;
    dense_out_dense_audo* dense_array_V_U;
    soft_max* grp_soft_max_fu_438;
    cnn_mac_muladd_13vdy<1,1,13,9,22,22>* cnn_mac_muladd_13vdy_U46;
    cnn_mac_muladd_13vdy<1,1,13,9,22,22>* cnn_mac_muladd_13vdy_U47;
    cnn_mac_muladd_13vdy<1,1,13,9,22,22>* cnn_mac_muladd_13vdy_U48;
    cnn_mac_muladd_13vdy<1,1,13,9,22,22>* cnn_mac_muladd_13vdy_U49;
    cnn_mac_muladd_13vdy<1,1,13,9,22,22>* cnn_mac_muladd_13vdy_U50;
    cnn_mac_muladd_13vdy<1,1,13,9,22,22>* cnn_mac_muladd_13vdy_U51;
    cnn_mac_muladd_13vdy<1,1,13,9,22,22>* cnn_mac_muladd_13vdy_U52;
    cnn_mac_muladd_13vdy<1,1,13,9,22,22>* cnn_mac_muladd_13vdy_U53;
    cnn_mac_muladd_13vdy<1,1,13,9,22,22>* cnn_mac_muladd_13vdy_U54;
    cnn_mac_muladd_13vdy<1,1,13,9,22,22>* cnn_mac_muladd_13vdy_U55;
    sc_signal< sc_lv<7> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<9> > dense_out_weights_V_address0;
    sc_signal< sc_logic > dense_out_weights_V_ce0;
    sc_signal< sc_lv<9> > dense_out_weights_V_q0;
    sc_signal< sc_lv<9> > dense_out_weights_V_address1;
    sc_signal< sc_logic > dense_out_weights_V_ce1;
    sc_signal< sc_lv<9> > dense_out_weights_V_q1;
    sc_signal< sc_lv<9> > dense_out_weights_V_address2;
    sc_signal< sc_logic > dense_out_weights_V_ce2;
    sc_signal< sc_lv<9> > dense_out_weights_V_q2;
    sc_signal< sc_lv<9> > dense_out_weights_V_address3;
    sc_signal< sc_logic > dense_out_weights_V_ce3;
    sc_signal< sc_lv<9> > dense_out_weights_V_q3;
    sc_signal< sc_lv<9> > dense_out_weights_V_address4;
    sc_signal< sc_logic > dense_out_weights_V_ce4;
    sc_signal< sc_lv<9> > dense_out_weights_V_q4;
    sc_signal< sc_lv<4> > dense_out_bias_V_address0;
    sc_signal< sc_logic > dense_out_bias_V_ce0;
    sc_signal< sc_lv<8> > dense_out_bias_V_q0;
    sc_signal< sc_lv<3> > indvars_iv34_reg_378;
    sc_signal< sc_lv<3> > indvars_iv22_reg_390;
    sc_signal< sc_lv<3> > indvars_iv14_reg_402;
    sc_signal< sc_lv<14> > p_Val2_0_reg_414;
    sc_signal< sc_lv<5> > f_0_0_reg_426;
    sc_signal< sc_lv<9> > reg_451;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state6_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<1> > icmp_ln46_reg_1373;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<9> > reg_455;
    sc_signal< sc_lv<9> > reg_459;
    sc_signal< sc_lv<9> > reg_463;
    sc_signal< sc_lv<9> > reg_467;
    sc_signal< sc_lv<1> > icmp_ln41_fu_471_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<4> > d_fu_477_p2;
    sc_signal< sc_lv<4> > d_reg_1344;
    sc_signal< sc_lv<64> > zext_ln48_fu_483_p1;
    sc_signal< sc_lv<64> > zext_ln48_reg_1349;
    sc_signal< sc_lv<10> > zext_ln46_fu_487_p1;
    sc_signal< sc_lv<10> > zext_ln46_reg_1355;
    sc_signal< sc_lv<9> > zext_ln46_1_fu_491_p1;
    sc_signal< sc_lv<9> > zext_ln46_1_reg_1366;
    sc_signal< sc_lv<1> > icmp_ln46_fu_495_p2;
    sc_signal< sc_lv<1> > icmp_ln46_reg_1373_pp0_iter1_reg;
    sc_signal< sc_lv<6> > f_0_0_cast1_fu_501_p1;
    sc_signal< sc_lv<6> > f_0_0_cast1_reg_1377;
    sc_signal< sc_lv<64> > zext_ln1117_2_fu_742_p1;
    sc_signal< sc_lv<64> > zext_ln1117_2_reg_1436;
    sc_signal< sc_lv<13> > dense_2_out_0_V_loa_reg_1453;
    sc_signal< sc_lv<13> > dense_2_out_1_V_loa_reg_1458;
    sc_signal< sc_lv<13> > dense_2_out_2_V_loa_reg_1463;
    sc_signal< sc_lv<13> > dense_2_out_3_V_loa_reg_1468;
    sc_signal< sc_lv<13> > dense_2_out_4_V_loa_reg_1473;
    sc_signal< sc_lv<13> > dense_2_out_0_V_loa_1_reg_1483;
    sc_signal< sc_lv<13> > dense_2_out_1_V_loa_1_reg_1493;
    sc_signal< sc_lv<5> > add_ln46_8_fu_973_p2;
    sc_signal< sc_lv<5> > add_ln46_8_reg_1513;
    sc_signal< sc_lv<3> > add_ln46_9_fu_979_p2;
    sc_signal< sc_lv<3> > add_ln46_9_reg_1518;
    sc_signal< sc_lv<3> > add_ln46_10_fu_985_p2;
    sc_signal< sc_lv<3> > add_ln46_10_reg_1523;
    sc_signal< sc_lv<3> > add_ln46_11_fu_991_p2;
    sc_signal< sc_lv<3> > add_ln46_11_reg_1528;
    sc_signal< sc_lv<14> > tmp_17_reg_1533;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state3;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_lv<4> > dense_array_V_address0;
    sc_signal< sc_logic > dense_array_V_ce0;
    sc_signal< sc_logic > dense_array_V_we0;
    sc_signal< sc_lv<14> > dense_array_V_d0;
    sc_signal< sc_lv<14> > dense_array_V_q0;
    sc_signal< sc_logic > dense_array_V_ce1;
    sc_signal< sc_logic > dense_array_V_we1;
    sc_signal< sc_lv<14> > dense_array_V_q1;
    sc_signal< sc_logic > grp_soft_max_fu_438_ap_start;
    sc_signal< sc_logic > grp_soft_max_fu_438_ap_done;
    sc_signal< sc_logic > grp_soft_max_fu_438_ap_idle;
    sc_signal< sc_logic > grp_soft_max_fu_438_ap_ready;
    sc_signal< sc_lv<4> > grp_soft_max_fu_438_dense_array_V_address0;
    sc_signal< sc_logic > grp_soft_max_fu_438_dense_array_V_ce0;
    sc_signal< sc_lv<4> > grp_soft_max_fu_438_dense_array_V_address1;
    sc_signal< sc_logic > grp_soft_max_fu_438_dense_array_V_ce1;
    sc_signal< sc_logic > grp_soft_max_fu_438_dense_array_V_we1;
    sc_signal< sc_lv<14> > grp_soft_max_fu_438_dense_array_V_d1;
    sc_signal< sc_lv<4> > grp_soft_max_fu_438_prediction_V_address0;
    sc_signal< sc_logic > grp_soft_max_fu_438_prediction_V_ce0;
    sc_signal< sc_logic > grp_soft_max_fu_438_prediction_V_we0;
    sc_signal< sc_lv<14> > grp_soft_max_fu_438_prediction_V_d0;
    sc_signal< sc_lv<4> > d_0_reg_367;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<3> > ap_phi_mux_indvars_iv34_phi_fu_382_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<3> > ap_phi_mux_indvars_iv22_phi_fu_394_p4;
    sc_signal< sc_lv<3> > ap_phi_mux_indvars_iv14_phi_fu_406_p4;
    sc_signal< sc_lv<5> > ap_phi_mux_f_0_0_phi_fu_430_p4;
    sc_signal< sc_logic > grp_soft_max_fu_438_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<64> > zext_ln1116_2_fu_540_p1;
    sc_signal< sc_lv<64> > zext_ln1117_fu_545_p1;
    sc_signal< sc_lv<64> > zext_ln1116_5_fu_593_p1;
    sc_signal< sc_lv<64> > zext_ln1116_8_fu_639_p1;
    sc_signal< sc_lv<64> > zext_ln1116_11_fu_685_p1;
    sc_signal< sc_lv<64> > zext_ln1117_1_fu_690_p1;
    sc_signal< sc_lv<64> > zext_ln1116_14_fu_737_p1;
    sc_signal< sc_lv<64> > zext_ln1116_17_fu_788_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > zext_ln1116_20_fu_833_p1;
    sc_signal< sc_lv<64> > zext_ln1116_23_fu_878_p1;
    sc_signal< sc_lv<64> > zext_ln1116_26_fu_923_p1;
    sc_signal< sc_lv<64> > zext_ln1116_29_fu_968_p1;
    sc_signal< sc_lv<8> > tmp_1_fu_505_p3;
    sc_signal< sc_lv<6> > tmp_2_fu_517_p3;
    sc_signal< sc_lv<9> > zext_ln1116_1_fu_525_p1;
    sc_signal< sc_lv<9> > zext_ln1116_fu_513_p1;
    sc_signal< sc_lv<9> > add_ln1116_fu_529_p2;
    sc_signal< sc_lv<9> > add_ln1116_1_fu_535_p2;
    sc_signal< sc_lv<5> > or_ln46_fu_552_p2;
    sc_signal< sc_lv<8> > tmp_3_fu_558_p3;
    sc_signal< sc_lv<6> > tmp_4_fu_570_p3;
    sc_signal< sc_lv<9> > zext_ln1116_4_fu_578_p1;
    sc_signal< sc_lv<9> > zext_ln1116_3_fu_566_p1;
    sc_signal< sc_lv<9> > add_ln1116_2_fu_582_p2;
    sc_signal< sc_lv<9> > add_ln1116_3_fu_588_p2;
    sc_signal< sc_lv<5> > add_ln46_fu_598_p2;
    sc_signal< sc_lv<8> > tmp_6_fu_604_p3;
    sc_signal< sc_lv<6> > tmp_7_fu_616_p3;
    sc_signal< sc_lv<9> > zext_ln1116_7_fu_624_p1;
    sc_signal< sc_lv<9> > zext_ln1116_6_fu_612_p1;
    sc_signal< sc_lv<9> > add_ln1116_4_fu_628_p2;
    sc_signal< sc_lv<9> > add_ln1116_5_fu_634_p2;
    sc_signal< sc_lv<6> > add_ln46_1_fu_644_p2;
    sc_signal< sc_lv<9> > tmp_9_fu_650_p3;
    sc_signal< sc_lv<7> > tmp_10_fu_662_p3;
    sc_signal< sc_lv<10> > zext_ln1116_10_fu_670_p1;
    sc_signal< sc_lv<10> > zext_ln1116_9_fu_658_p1;
    sc_signal< sc_lv<10> > add_ln1116_6_fu_674_p2;
    sc_signal< sc_lv<10> > add_ln1116_7_fu_680_p2;
    sc_signal< sc_lv<6> > add_ln46_2_fu_696_p2;
    sc_signal< sc_lv<9> > tmp_12_fu_702_p3;
    sc_signal< sc_lv<7> > tmp_13_fu_714_p3;
    sc_signal< sc_lv<10> > zext_ln1116_13_fu_722_p1;
    sc_signal< sc_lv<10> > zext_ln1116_12_fu_710_p1;
    sc_signal< sc_lv<10> > add_ln1116_8_fu_726_p2;
    sc_signal< sc_lv<10> > add_ln1116_9_fu_732_p2;
    sc_signal< sc_lv<6> > add_ln46_3_fu_748_p2;
    sc_signal< sc_lv<9> > tmp_15_fu_753_p3;
    sc_signal< sc_lv<7> > tmp_16_fu_765_p3;
    sc_signal< sc_lv<10> > zext_ln1116_16_fu_773_p1;
    sc_signal< sc_lv<10> > zext_ln1116_15_fu_761_p1;
    sc_signal< sc_lv<10> > add_ln1116_10_fu_777_p2;
    sc_signal< sc_lv<10> > add_ln1116_11_fu_783_p2;
    sc_signal< sc_lv<6> > add_ln46_4_fu_793_p2;
    sc_signal< sc_lv<9> > tmp_18_fu_798_p3;
    sc_signal< sc_lv<7> > tmp_19_fu_810_p3;
    sc_signal< sc_lv<10> > zext_ln1116_19_fu_818_p1;
    sc_signal< sc_lv<10> > zext_ln1116_18_fu_806_p1;
    sc_signal< sc_lv<10> > add_ln1116_12_fu_822_p2;
    sc_signal< sc_lv<10> > add_ln1116_13_fu_828_p2;
    sc_signal< sc_lv<6> > add_ln46_5_fu_838_p2;
    sc_signal< sc_lv<9> > tmp_21_fu_843_p3;
    sc_signal< sc_lv<7> > tmp_22_fu_855_p3;
    sc_signal< sc_lv<10> > zext_ln1116_22_fu_863_p1;
    sc_signal< sc_lv<10> > zext_ln1116_21_fu_851_p1;
    sc_signal< sc_lv<10> > add_ln1116_14_fu_867_p2;
    sc_signal< sc_lv<10> > add_ln1116_15_fu_873_p2;
    sc_signal< sc_lv<6> > add_ln46_6_fu_883_p2;
    sc_signal< sc_lv<9> > tmp_24_fu_888_p3;
    sc_signal< sc_lv<7> > tmp_25_fu_900_p3;
    sc_signal< sc_lv<10> > zext_ln1116_25_fu_908_p1;
    sc_signal< sc_lv<10> > zext_ln1116_24_fu_896_p1;
    sc_signal< sc_lv<10> > add_ln1116_16_fu_912_p2;
    sc_signal< sc_lv<10> > add_ln1116_17_fu_918_p2;
    sc_signal< sc_lv<6> > add_ln46_7_fu_928_p2;
    sc_signal< sc_lv<9> > tmp_27_fu_933_p3;
    sc_signal< sc_lv<7> > tmp_28_fu_945_p3;
    sc_signal< sc_lv<10> > zext_ln1116_28_fu_953_p1;
    sc_signal< sc_lv<10> > zext_ln1116_27_fu_941_p1;
    sc_signal< sc_lv<10> > add_ln1116_18_fu_957_p2;
    sc_signal< sc_lv<10> > add_ln1116_19_fu_963_p2;
    sc_signal< sc_lv<22> > grp_fu_1250_p3;
    sc_signal< sc_lv<14> > tmp_5_fu_1019_p4;
    sc_signal< sc_lv<22> > grp_fu_1259_p3;
    sc_signal< sc_lv<14> > tmp_8_fu_1043_p4;
    sc_signal< sc_lv<22> > grp_fu_1268_p3;
    sc_signal< sc_lv<14> > tmp_11_fu_1067_p4;
    sc_signal< sc_lv<22> > grp_fu_1277_p3;
    sc_signal< sc_lv<14> > tmp_14_fu_1091_p4;
    sc_signal< sc_lv<22> > grp_fu_1286_p3;
    sc_signal< sc_lv<22> > grp_fu_1295_p3;
    sc_signal< sc_lv<14> > tmp_20_fu_1138_p4;
    sc_signal< sc_lv<22> > grp_fu_1304_p3;
    sc_signal< sc_lv<14> > tmp_23_fu_1163_p4;
    sc_signal< sc_lv<22> > grp_fu_1313_p3;
    sc_signal< sc_lv<14> > tmp_26_fu_1188_p4;
    sc_signal< sc_lv<22> > grp_fu_1322_p3;
    sc_signal< sc_lv<14> > tmp_29_fu_1213_p4;
    sc_signal< sc_lv<22> > grp_fu_1331_p3;
    sc_signal< sc_lv<14> > sext_ln1265_fu_1239_p1;
    sc_signal< sc_lv<13> > grp_fu_1250_p0;
    sc_signal< sc_lv<22> > grp_fu_1250_p2;
    sc_signal< sc_lv<13> > grp_fu_1259_p0;
    sc_signal< sc_lv<22> > grp_fu_1259_p2;
    sc_signal< sc_lv<13> > grp_fu_1268_p0;
    sc_signal< sc_lv<22> > grp_fu_1268_p2;
    sc_signal< sc_lv<13> > grp_fu_1277_p0;
    sc_signal< sc_lv<22> > grp_fu_1277_p2;
    sc_signal< sc_lv<13> > grp_fu_1286_p0;
    sc_signal< sc_lv<22> > grp_fu_1286_p2;
    sc_signal< sc_lv<13> > grp_fu_1295_p0;
    sc_signal< sc_lv<22> > grp_fu_1295_p2;
    sc_signal< sc_lv<13> > grp_fu_1304_p0;
    sc_signal< sc_lv<22> > grp_fu_1304_p2;
    sc_signal< sc_lv<13> > grp_fu_1313_p0;
    sc_signal< sc_lv<22> > grp_fu_1313_p2;
    sc_signal< sc_lv<13> > grp_fu_1322_p0;
    sc_signal< sc_lv<22> > grp_fu_1322_p2;
    sc_signal< sc_lv<13> > grp_fu_1331_p0;
    sc_signal< sc_lv<22> > grp_fu_1331_p2;
    sc_signal< sc_lv<7> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<22> > grp_fu_1250_p00;
    sc_signal< sc_lv<22> > grp_fu_1259_p00;
    sc_signal< sc_lv<22> > grp_fu_1268_p00;
    sc_signal< sc_lv<22> > grp_fu_1277_p00;
    sc_signal< sc_lv<22> > grp_fu_1286_p00;
    sc_signal< sc_lv<22> > grp_fu_1295_p00;
    sc_signal< sc_lv<22> > grp_fu_1304_p00;
    sc_signal< sc_lv<22> > grp_fu_1313_p00;
    sc_signal< sc_lv<22> > grp_fu_1322_p00;
    sc_signal< sc_lv<22> > grp_fu_1331_p00;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<7> ap_ST_fsm_state1;
    static const sc_lv<7> ap_ST_fsm_state2;
    static const sc_lv<7> ap_ST_fsm_pp0_stage0;
    static const sc_lv<7> ap_ST_fsm_pp0_stage1;
    static const sc_lv<7> ap_ST_fsm_state7;
    static const sc_lv<7> ap_ST_fsm_state8;
    static const sc_lv<7> ap_ST_fsm_state9;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<5> ap_const_lv5_1E;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<6> ap_const_lv6_3;
    static const sc_lv<6> ap_const_lv6_4;
    static const sc_lv<6> ap_const_lv6_5;
    static const sc_lv<6> ap_const_lv6_6;
    static const sc_lv<6> ap_const_lv6_7;
    static const sc_lv<6> ap_const_lv6_8;
    static const sc_lv<6> ap_const_lv6_9;
    static const sc_lv<5> ap_const_lv5_A;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_15;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln1116_10_fu_777_p2();
    void thread_add_ln1116_11_fu_783_p2();
    void thread_add_ln1116_12_fu_822_p2();
    void thread_add_ln1116_13_fu_828_p2();
    void thread_add_ln1116_14_fu_867_p2();
    void thread_add_ln1116_15_fu_873_p2();
    void thread_add_ln1116_16_fu_912_p2();
    void thread_add_ln1116_17_fu_918_p2();
    void thread_add_ln1116_18_fu_957_p2();
    void thread_add_ln1116_19_fu_963_p2();
    void thread_add_ln1116_1_fu_535_p2();
    void thread_add_ln1116_2_fu_582_p2();
    void thread_add_ln1116_3_fu_588_p2();
    void thread_add_ln1116_4_fu_628_p2();
    void thread_add_ln1116_5_fu_634_p2();
    void thread_add_ln1116_6_fu_674_p2();
    void thread_add_ln1116_7_fu_680_p2();
    void thread_add_ln1116_8_fu_726_p2();
    void thread_add_ln1116_9_fu_732_p2();
    void thread_add_ln1116_fu_529_p2();
    void thread_add_ln46_10_fu_985_p2();
    void thread_add_ln46_11_fu_991_p2();
    void thread_add_ln46_1_fu_644_p2();
    void thread_add_ln46_2_fu_696_p2();
    void thread_add_ln46_3_fu_748_p2();
    void thread_add_ln46_4_fu_793_p2();
    void thread_add_ln46_5_fu_838_p2();
    void thread_add_ln46_6_fu_883_p2();
    void thread_add_ln46_7_fu_928_p2();
    void thread_add_ln46_8_fu_973_p2();
    void thread_add_ln46_9_fu_979_p2();
    void thread_add_ln46_fu_598_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_state3_pp0_stage0_iter0();
    void thread_ap_block_state4_pp0_stage1_iter0();
    void thread_ap_block_state5_pp0_stage0_iter1();
    void thread_ap_block_state6_pp0_stage1_iter1();
    void thread_ap_condition_pp0_exit_iter0_state3();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_f_0_0_phi_fu_430_p4();
    void thread_ap_phi_mux_indvars_iv14_phi_fu_406_p4();
    void thread_ap_phi_mux_indvars_iv22_phi_fu_394_p4();
    void thread_ap_phi_mux_indvars_iv34_phi_fu_382_p4();
    void thread_ap_ready();
    void thread_d_fu_477_p2();
    void thread_dense_2_out_0_V_address0();
    void thread_dense_2_out_0_V_address1();
    void thread_dense_2_out_0_V_ce0();
    void thread_dense_2_out_0_V_ce1();
    void thread_dense_2_out_1_V_address0();
    void thread_dense_2_out_1_V_address1();
    void thread_dense_2_out_1_V_ce0();
    void thread_dense_2_out_1_V_ce1();
    void thread_dense_2_out_2_V_address0();
    void thread_dense_2_out_2_V_address1();
    void thread_dense_2_out_2_V_ce0();
    void thread_dense_2_out_2_V_ce1();
    void thread_dense_2_out_3_V_address0();
    void thread_dense_2_out_3_V_address1();
    void thread_dense_2_out_3_V_ce0();
    void thread_dense_2_out_3_V_ce1();
    void thread_dense_2_out_4_V_address0();
    void thread_dense_2_out_4_V_address1();
    void thread_dense_2_out_4_V_ce0();
    void thread_dense_2_out_4_V_ce1();
    void thread_dense_array_V_address0();
    void thread_dense_array_V_ce0();
    void thread_dense_array_V_ce1();
    void thread_dense_array_V_d0();
    void thread_dense_array_V_we0();
    void thread_dense_array_V_we1();
    void thread_dense_out_bias_V_address0();
    void thread_dense_out_bias_V_ce0();
    void thread_dense_out_weights_V_address0();
    void thread_dense_out_weights_V_address1();
    void thread_dense_out_weights_V_address2();
    void thread_dense_out_weights_V_address3();
    void thread_dense_out_weights_V_address4();
    void thread_dense_out_weights_V_ce0();
    void thread_dense_out_weights_V_ce1();
    void thread_dense_out_weights_V_ce2();
    void thread_dense_out_weights_V_ce3();
    void thread_dense_out_weights_V_ce4();
    void thread_f_0_0_cast1_fu_501_p1();
    void thread_grp_fu_1250_p0();
    void thread_grp_fu_1250_p00();
    void thread_grp_fu_1250_p2();
    void thread_grp_fu_1259_p0();
    void thread_grp_fu_1259_p00();
    void thread_grp_fu_1259_p2();
    void thread_grp_fu_1268_p0();
    void thread_grp_fu_1268_p00();
    void thread_grp_fu_1268_p2();
    void thread_grp_fu_1277_p0();
    void thread_grp_fu_1277_p00();
    void thread_grp_fu_1277_p2();
    void thread_grp_fu_1286_p0();
    void thread_grp_fu_1286_p00();
    void thread_grp_fu_1286_p2();
    void thread_grp_fu_1295_p0();
    void thread_grp_fu_1295_p00();
    void thread_grp_fu_1295_p2();
    void thread_grp_fu_1304_p0();
    void thread_grp_fu_1304_p00();
    void thread_grp_fu_1304_p2();
    void thread_grp_fu_1313_p0();
    void thread_grp_fu_1313_p00();
    void thread_grp_fu_1313_p2();
    void thread_grp_fu_1322_p0();
    void thread_grp_fu_1322_p00();
    void thread_grp_fu_1322_p2();
    void thread_grp_fu_1331_p0();
    void thread_grp_fu_1331_p00();
    void thread_grp_fu_1331_p2();
    void thread_grp_soft_max_fu_438_ap_start();
    void thread_icmp_ln41_fu_471_p2();
    void thread_icmp_ln46_fu_495_p2();
    void thread_or_ln46_fu_552_p2();
    void thread_prediction_V_address0();
    void thread_prediction_V_ce0();
    void thread_prediction_V_d0();
    void thread_prediction_V_we0();
    void thread_sext_ln1265_fu_1239_p1();
    void thread_tmp_10_fu_662_p3();
    void thread_tmp_11_fu_1067_p4();
    void thread_tmp_12_fu_702_p3();
    void thread_tmp_13_fu_714_p3();
    void thread_tmp_14_fu_1091_p4();
    void thread_tmp_15_fu_753_p3();
    void thread_tmp_16_fu_765_p3();
    void thread_tmp_18_fu_798_p3();
    void thread_tmp_19_fu_810_p3();
    void thread_tmp_1_fu_505_p3();
    void thread_tmp_20_fu_1138_p4();
    void thread_tmp_21_fu_843_p3();
    void thread_tmp_22_fu_855_p3();
    void thread_tmp_23_fu_1163_p4();
    void thread_tmp_24_fu_888_p3();
    void thread_tmp_25_fu_900_p3();
    void thread_tmp_26_fu_1188_p4();
    void thread_tmp_27_fu_933_p3();
    void thread_tmp_28_fu_945_p3();
    void thread_tmp_29_fu_1213_p4();
    void thread_tmp_2_fu_517_p3();
    void thread_tmp_3_fu_558_p3();
    void thread_tmp_4_fu_570_p3();
    void thread_tmp_5_fu_1019_p4();
    void thread_tmp_6_fu_604_p3();
    void thread_tmp_7_fu_616_p3();
    void thread_tmp_8_fu_1043_p4();
    void thread_tmp_9_fu_650_p3();
    void thread_zext_ln1116_10_fu_670_p1();
    void thread_zext_ln1116_11_fu_685_p1();
    void thread_zext_ln1116_12_fu_710_p1();
    void thread_zext_ln1116_13_fu_722_p1();
    void thread_zext_ln1116_14_fu_737_p1();
    void thread_zext_ln1116_15_fu_761_p1();
    void thread_zext_ln1116_16_fu_773_p1();
    void thread_zext_ln1116_17_fu_788_p1();
    void thread_zext_ln1116_18_fu_806_p1();
    void thread_zext_ln1116_19_fu_818_p1();
    void thread_zext_ln1116_1_fu_525_p1();
    void thread_zext_ln1116_20_fu_833_p1();
    void thread_zext_ln1116_21_fu_851_p1();
    void thread_zext_ln1116_22_fu_863_p1();
    void thread_zext_ln1116_23_fu_878_p1();
    void thread_zext_ln1116_24_fu_896_p1();
    void thread_zext_ln1116_25_fu_908_p1();
    void thread_zext_ln1116_26_fu_923_p1();
    void thread_zext_ln1116_27_fu_941_p1();
    void thread_zext_ln1116_28_fu_953_p1();
    void thread_zext_ln1116_29_fu_968_p1();
    void thread_zext_ln1116_2_fu_540_p1();
    void thread_zext_ln1116_3_fu_566_p1();
    void thread_zext_ln1116_4_fu_578_p1();
    void thread_zext_ln1116_5_fu_593_p1();
    void thread_zext_ln1116_6_fu_612_p1();
    void thread_zext_ln1116_7_fu_624_p1();
    void thread_zext_ln1116_8_fu_639_p1();
    void thread_zext_ln1116_9_fu_658_p1();
    void thread_zext_ln1116_fu_513_p1();
    void thread_zext_ln1117_1_fu_690_p1();
    void thread_zext_ln1117_2_fu_742_p1();
    void thread_zext_ln1117_fu_545_p1();
    void thread_zext_ln46_1_fu_491_p1();
    void thread_zext_ln46_fu_487_p1();
    void thread_zext_ln48_fu_483_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
