==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name score_matrix score_matrix 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 233.110 MB.
INFO: [HLS 200-10] Analyzing design file 'transformer.cpp' ... 
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:12:62
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:13:61
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:29:69
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:30:69
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:43:67
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:44:61
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:63:87
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:64:79
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:78:66
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:79:70
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:92:66
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:93:82
WARNING: [HLS 207-5544] '#pragma HLS unroll' can only be applied inside loop body: transformer.cpp:95:9
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:107:70
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:108:70
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:12:62
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:13:61
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:29:69
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:30:69
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:43:67
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:44:61
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:63:87
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:64:79
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:78:66
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:79:70
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:92:66
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:93:82
WARNING: [HLS 207-5544] '#pragma HLS unroll' can only be applied inside loop body: transformer.cpp:95:9
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:107:70
WARNING: [HLS 207-5533] unexpected pragma argument 'false', expects identifier: transformer.cpp:108:70
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.437 seconds; current allocated memory: 234.295 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-186] Unrolling loop 'LOOP1' (transformer.cpp:14:8) in function 'score_matrix' completely with a factor of 3 (transformer.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP2' (transformer.cpp:16:8) in function 'score_matrix' completely with a factor of 3 (transformer.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP3' (transformer.cpp:19:8) in function 'score_matrix' completely with a factor of 3 (transformer.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP3' (transformer.cpp:19:8) in function 'score_matrix' completely with a factor of 3 (transformer.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP3' (transformer.cpp:19:8) in function 'score_matrix' completely with a factor of 3 (transformer.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP2' (transformer.cpp:16:8) in function 'score_matrix' completely with a factor of 3 (transformer.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP3' (transformer.cpp:19:8) in function 'score_matrix' completely with a factor of 3 (transformer.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP3' (transformer.cpp:19:8) in function 'score_matrix' completely with a factor of 3 (transformer.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP3' (transformer.cpp:19:8) in function 'score_matrix' completely with a factor of 3 (transformer.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP2' (transformer.cpp:16:8) in function 'score_matrix' completely with a factor of 3 (transformer.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP3' (transformer.cpp:19:8) in function 'score_matrix' completely with a factor of 3 (transformer.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP3' (transformer.cpp:19:8) in function 'score_matrix' completely with a factor of 3 (transformer.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP3' (transformer.cpp:19:8) in function 'score_matrix' completely with a factor of 3 (transformer.cpp:9:0)
WARNING: [HLS 214-281] Estimating pipelined function 'score_matrix' with estimated II increased from II=1 to II=5 because of limited port on variable 'score_m' (transformer.cpp:9:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.951 seconds; current allocated memory: 236.434 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 236.435 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.303 seconds; current allocated memory: 238.077 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 238.324 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 259.246 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 251.975 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'score_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'score_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'score_matrix'.
WARNING: [HLS 200-885] The II Violation in module 'score_matrix' (function 'score_matrix'): Unable to schedule 'load' operation ('queries_load_1', transformer.cpp:21) on array 'queries' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'queries'.
WARNING: [HLS 200-885] The II Violation in module 'score_matrix' (function 'score_matrix'): Unable to schedule 'load' operation ('queries_load_1', transformer.cpp:21) on array 'queries' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'queries'.
WARNING: [HLS 200-885] The II Violation in module 'score_matrix' (function 'score_matrix'): Unable to schedule 'load' operation ('keys_t_load_4', transformer.cpp:21) on array 'keys_t' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'keys_t'.
WARNING: [HLS 200-885] The II Violation in module 'score_matrix' (function 'score_matrix'): Unable to schedule 'load' operation ('keys_t_load_7', transformer.cpp:21) on array 'keys_t' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'keys_t'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 17, function 'score_matrix'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.372 seconds; current allocated memory: 252.624 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.529 seconds; current allocated memory: 253.206 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'score_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'score_matrix/score_m' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'score_matrix/queries' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'score_matrix/keys_t' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'score_matrix' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'score_matrix' pipeline 'score_matrix' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'score_matrix'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.779 seconds; current allocated memory: 254.206 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.591 seconds; current allocated memory: 257.868 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.724 seconds; current allocated memory: 262.043 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for score_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for score_matrix.
INFO: [HLS 200-789] **** Estimated Fmax: 130.74 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 22.895 seconds; current allocated memory: 262.029 MB.
INFO: [HLS 200-112] Total CPU user time: 10 seconds. Total CPU system time: 2 seconds. Total elapsed time: 25.809 seconds; peak allocated memory: 262.043 MB.
