verilog xil_defaultlib --include "../../../../ov7725_lcd.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../ov7725_lcd.srcs/sources_1/bd/system/ipshared/70cf/hdl" --include "../../../../ov7725_lcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0" --include "../../../../ov7725_lcd.srcs/sources_1/bd/system/ipshared/58e2/hdl" --include "../../../../ov7725_lcd.srcs/sources_1/bd/system/ipshared/979d/hdl/verilog" --include "../../../../ov7725_lcd.srcs/sources_1/bd/system/ipshared/b2d0/hdl/verilog" \
"../../../bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" \
"../../../bd/system/ip/system_v_axi4s_vid_out_0_0/sim/system_v_axi4s_vid_out_0_0.v" \
"../../../bd/system/ipshared/efa5/src/rgb2lcd.v" \
"../../../bd/system/ip/system_rgb2lcd_0_2/sim/system_rgb2lcd_0_2.v" \
"../../../../ov7725_lcd.srcs/sources_1/bd/system/ipshared/ab26/src/mmcme2_drp.v" \
"../../../bd/system/ip/system_axi_smc_5/bd_0/ip/ip_0/sim/bd_4723_one_0.v" \

sv xil_defaultlib --include "../../../../ov7725_lcd.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../ov7725_lcd.srcs/sources_1/bd/system/ipshared/70cf/hdl" --include "../../../../ov7725_lcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0" --include "../../../../ov7725_lcd.srcs/sources_1/bd/system/ipshared/58e2/hdl" --include "../../../../ov7725_lcd.srcs/sources_1/bd/system/ipshared/979d/hdl/verilog" --include "../../../../ov7725_lcd.srcs/sources_1/bd/system/ipshared/b2d0/hdl/verilog" \
"../../../bd/system/ip/system_axi_smc_5/bd_0/ip/ip_2/sim/bd_4723_arsw_0.sv" \
"../../../bd/system/ip/system_axi_smc_5/bd_0/ip/ip_3/sim/bd_4723_rsw_0.sv" \
"../../../bd/system/ip/system_axi_smc_5/bd_0/ip/ip_4/sim/bd_4723_awsw_0.sv" \
"../../../bd/system/ip/system_axi_smc_5/bd_0/ip/ip_5/sim/bd_4723_wsw_0.sv" \
"../../../bd/system/ip/system_axi_smc_5/bd_0/ip/ip_6/sim/bd_4723_bsw_0.sv" \
"../../../bd/system/ip/system_axi_smc_5/bd_0/ip/ip_7/sim/bd_4723_s00mmu_0.sv" \
"../../../bd/system/ip/system_axi_smc_5/bd_0/ip/ip_8/sim/bd_4723_s00tr_0.sv" \
"../../../bd/system/ip/system_axi_smc_5/bd_0/ip/ip_9/sim/bd_4723_s00sic_0.sv" \
"../../../bd/system/ip/system_axi_smc_5/bd_0/ip/ip_10/sim/bd_4723_s00a2s_0.sv" \
"../../../bd/system/ip/system_axi_smc_5/bd_0/ip/ip_11/sim/bd_4723_sarn_0.sv" \
"../../../bd/system/ip/system_axi_smc_5/bd_0/ip/ip_12/sim/bd_4723_srn_0.sv" \
"../../../bd/system/ip/system_axi_smc_5/bd_0/ip/ip_13/sim/bd_4723_s01mmu_0.sv" \
"../../../bd/system/ip/system_axi_smc_5/bd_0/ip/ip_14/sim/bd_4723_s01tr_0.sv" \
"../../../bd/system/ip/system_axi_smc_5/bd_0/ip/ip_15/sim/bd_4723_s01sic_0.sv" \
"../../../bd/system/ip/system_axi_smc_5/bd_0/ip/ip_16/sim/bd_4723_s01a2s_0.sv" \
"../../../bd/system/ip/system_axi_smc_5/bd_0/ip/ip_17/sim/bd_4723_sawn_0.sv" \
"../../../bd/system/ip/system_axi_smc_5/bd_0/ip/ip_18/sim/bd_4723_swn_0.sv" \
"../../../bd/system/ip/system_axi_smc_5/bd_0/ip/ip_19/sim/bd_4723_sbn_0.sv" \
"../../../bd/system/ip/system_axi_smc_5/bd_0/ip/ip_20/sim/bd_4723_m00s2a_0.sv" \
"../../../bd/system/ip/system_axi_smc_5/bd_0/ip/ip_21/sim/bd_4723_m00arn_0.sv" \
"../../../bd/system/ip/system_axi_smc_5/bd_0/ip/ip_22/sim/bd_4723_m00rn_0.sv" \
"../../../bd/system/ip/system_axi_smc_5/bd_0/ip/ip_23/sim/bd_4723_m00awn_0.sv" \
"../../../bd/system/ip/system_axi_smc_5/bd_0/ip/ip_24/sim/bd_4723_m00wn_0.sv" \
"../../../bd/system/ip/system_axi_smc_5/bd_0/ip/ip_25/sim/bd_4723_m00bn_0.sv" \
"../../../bd/system/ip/system_axi_smc_5/bd_0/ip/ip_26/sim/bd_4723_m00e_0.sv" \

verilog xil_defaultlib --include "../../../../ov7725_lcd.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../ov7725_lcd.srcs/sources_1/bd/system/ipshared/70cf/hdl" --include "../../../../ov7725_lcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0" --include "../../../../ov7725_lcd.srcs/sources_1/bd/system/ipshared/58e2/hdl" --include "../../../../ov7725_lcd.srcs/sources_1/bd/system/ipshared/979d/hdl/verilog" --include "../../../../ov7725_lcd.srcs/sources_1/bd/system/ipshared/b2d0/hdl/verilog" \
"../../../bd/system/ip/system_axi_smc_5/bd_0/sim/bd_4723.v" \
"../../../bd/system/ip/system_axi_smc_5/sim/system_axi_smc_5.v" \
"../../../bd/system/ip/system_v_vid_in_axi4s_0_0/sim/system_v_vid_in_axi4s_0_0.v" \
"../../../bd/system/ipshared/e3d9/src/ov7725_capture_data.v" \
"../../../bd/system/ip/system_ov7725_capture_data_0_0/sim/system_ov7725_capture_data_0_0.v" \
"../../../bd/system/ip/system_xbar_0/sim/system_xbar_0.v" \
"../../../bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" \
"../../../bd/system/sim/system.v" \

verilog xil_defaultlib "glbl.v"

nosort
