/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/loop-address.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/loop_header_nopred.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lower-control-flow-other-terminators.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lower-indirect-lds-references.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lower-module-lds-single-var-unambiguous.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lower-module-lds-used-list.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lower-module-lds-via-hybrid.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/memory-legalizer-atomic-insert-end.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/memory-legalizer-flat-lastuse.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/memory-legalizer-invalid-addrspace.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/merge-image-sample.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/merge-out-of-order-ldst.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/mode-register-fptrunc.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/move-addr64-rsrc-dead-subreg-writes.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/no-fold-accvgpr-mov.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/no-shrink-extloads.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/opencl-image-metadata.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/optimize-exec-masking-pre-ra.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/pal-metadata-3.0-callable-dvgpr.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/parallelandifcollapse.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/permlane16_opsel.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/phi-vgpr-input-moveimm.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/promote-alloca-non-constant-index.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/promote-alloca-scoring.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/promote-alloca-strip-abi-opt-attributes.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/promote-alloca-unhandled-intrinsic.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/r600.func-alignment.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/r600.work-item-intrinsics.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/remat-vop.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/ran-out-of-sgprs-allocation-failure.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/readcyclecounter.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/recursive_global_initializer.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/ret.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/s_mulk_i32.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/scalar-branch-missing-and-exec.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/sched-crash-dbg-value.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/schedule-fs-loop.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/schedule-regpressure.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/scratch-buffer.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/select-fabs-fneg-extract.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/sema-v-unsched-bundle.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/setcc-opt.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shufflevector.v2bf16.v4bf16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shufflevector.v2i16.v4i16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shufflevector.v2p3.v8p3.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shufflevector.v3f16.v3f16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/si-lower-control-flow-unreachable-block.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/si-optimize-vgpr-live-range-dbg-instr.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/skip-branch-trap.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/skip-promote-alloca-vector-users.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/speculative-execution-freecasts.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/spill-agpr.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/spill384.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/split-smrd.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/sramecc-subtarget-feature-any.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/stack-realign-kernel.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/stress-calls.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/strict_fpext.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/strict_fsub.f16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/strict_ldexp.f32.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/structurize1.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/swdev380865.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/switch-default-block-unreachable.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/unallocatable-bundle-regression.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/unroll.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/unsupported-code-object-version.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/urem.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/use_restore_frame_reg.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/v_mac_f16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/v_sub_u64_pseudo_sdwa.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/v_swap_b32.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/vcmp-saveexec-to-vcmpx-wrong-kill-flags.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/verifier-sdwa-cvt.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/verify-gfx90a-aligned-vgprs.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/vgpr-descriptor-waterfall-loop-idom-update.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/vgpr-remat.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/vgpr-spill-dead-frame-in-dbg-value.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/vmem-to-salu-hazard.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/vopd-combine-gfx1250.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/wait-before-stores-with-scope_sys.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/wait-xcnt.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/whole-wave-functions-pei.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/wmma-coececution-valu-hazards.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.raw.buffer.load.lds.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.raw.ptr.buffer.load.bf16.xfail.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.raw.ptr.buffer.load.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.raw.ptr.buffer.store.bf16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.s.ttracedata.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.sad.u16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.unreachable.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.writelane.ptr.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.minimum.f32.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.r600.group.barrier.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/load-global-i8.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/local-atomicrmw-fadd.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/local-atomics64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lower-buffer-fat-pointers-constants.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lower-empty-ctor-dtor.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lower-lds-with-noalias.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lower-module-lds-offsets.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lower-term-opcodes.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/madak-inline-constant.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/materialize-frame-index-sgpr.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/memcpy-scoped-aa.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/memory-legalizer-global-system.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/memory-legalizer-global-volatile.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/merge-consecutive-wait-alus.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/merge-image-load-gfx11.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/mfma-cd-select.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/minimumnum.bf16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/move-to-valu-worklist.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/mul_uint24-r600.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/no-corresponding-integer-type.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/nor-divergent-lanemask.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/opencl-printf-unsupported.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/optimize-exec-copies-extra-insts-after-copy.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/optimize-exec-masking-strip-terminator-bits.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/pal-userdata-regs.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/post-ra-sched-kill-bundle-use-inst.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/postra-sink-update-dependency.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/preload-kernargs-IR-lowering.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/private-memory-r600.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/promote-alloca-array-aggregate.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/promote-alloca-bitcast-function.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/promote-alloca-globals.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/promote-alloca-invariant-markers.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/promote-alloca-subvecs.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/r600.bitcast.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/r600.private-memory.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/release-vgprs-gfx12-dvgpr.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/read-register-invalid-register.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/regcoalesce-cannot-join-failures.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/rewrite-vgpr-mfma-to-agpr-subreg-insert-extract.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/scale-offset-scratch.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/schedule-regpressure-limit2.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/sdwa-peephole-cndmask-fail.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/sdwa-peephole-instr-combine-sel-dst.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/sdwa-peephole-instr-gfx10.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/select-fabs-fneg-extract.legal.f16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/sendmsg-m0-hazard.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/setcc-limit-load-shrink.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/setcc-multiple-use.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shl_or.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shufflevector.v2f32.v2f32.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shufflevector.v2i16.v3i16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shufflevector.v3f32.v4f32.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shufflevector.v4f32.v4f32.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shufflevector.v4i16.v4i16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/si-lower-control-flow-kill.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/sibling-call.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/smrd-vccz-bug.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/soft-clause-exceeds-register-budget.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/spill-empty-live-interval.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/spill-m0.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/spill-reg-tuple-super-reg-use.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/spill-sgpr-to-virtual-vgpr.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/spill-vector-superclass.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/spill-vgpr.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/spill-wide-sgpr.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/split-liverange-overlapping-copies.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/srl64_reduce_flags.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/store-local.128.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/strict_fma.f32.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/sub-zext-cc-zext-cc.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/sub.v2i16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/subreg-intervals.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/undefined-physreg-sgpr-spill.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/uniform-branch-intrinsic-cond.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/unsupported-calling-conv-call.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/valu-i1.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/vcmp-saveexec-to-vcmpx.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/vector-alloca.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/verify-ds-gws-align.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/verify-duplicate-literal.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/verify-vopd-gfx12.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/vgpr-spill-fi-skip-processing-stack-arg-dbg-value.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/vni8-across-blocks.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/waitcnt-skip-meta.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/xor3-i1-const.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/xor3.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.raw.buffer.atomic.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.rcp.legacy.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.reduce.max.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.reduce.xor.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.rsq.clamp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.s.sethalt.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.s.setprio.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.s.wait.gfx1250.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.struct.ptr.buffer.load.lds.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.udot8.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.is.fpclass.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/load-global-i32.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/load-local-i16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/local-atomics.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/local-memory.amdgcn.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/loop-on-function-argument.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/loop_exit_with_xor.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lower-kernel-and-module-lds.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lower-lds-struct-aa.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/mad-mix-bf16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/mad_uint24.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/mai-inline.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/make-buffer-rsrc-lds-fails.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/memory-legalizer-multiple-mem-operands-nontemporal-2.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/memory_clause.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/merge-out-of-order-ldst.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/mesa_regression.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/mubuf-shader-vgpr.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/mul.i16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/mul24-pass-ordering.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/mul_int24.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/not-scalarize-volatile-load.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/nsa-reassign.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/packetizer.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/partial-sgpr-to-vgpr-spills.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/pei-build-spill-partial-agpr.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/pei-scavenge-sgpr-carry-out.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/pei-scavenge-sgpr-gfx9.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/preload-implicit-kernargs-IR-lowering.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/printf_nobuiltin.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/promote-alloca-to-lds-phi.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/promote-alloca-to-lds-select.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/promote-alloca-vector-gep-of-gep.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/promote-alloca-vector-gep.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/promote-constOffset-to-imm-gfx90a.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/read-write-register-illegal-type.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/regalloc-fail-unsatisfiable-overlapping-tuple-hints.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/release-vgprs-gfx12.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/remat-fp64-constants.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/remove-register-flags.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/required-export-priority.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/resource-usage-dead-function.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/rewrite-undef-for-phi.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/sdwa-gfx9.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/rewrite-vgpr-mfma-to-agpr-phi.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/s-barrier-lowering.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/s-getpc-b64-remat.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/scalar-float-sop1.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/sched-barrier-pre-RA.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/sched.barrier.inverted.mask.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/scheduler-rp-calc-one-successor-two-predecessors-bug.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/selectcc-cnd.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/selectcc-opt.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/sext-divergence-driven-isel.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shift-i64-opts.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shl.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shufflevector.v2f32.v8f32.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shufflevector.v2i64.v3i64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shufflevector.v2i64.v4i64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shufflevector.v2i64.v8i64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shufflevector.v3f32.v2f32.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shufflevector.v4f32.v2f32.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/si-annotatecfg-multiple-backedges.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/si-fold-operands-commute-same-operands-assert.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/si-lower-control-flow.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/si-vector-hang.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/smrd_vmem_war.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/spill-agpr-partially-undef.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/spill-to-agpr-partial.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/spill352.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/spillv16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/sram-ecc-default.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/srl.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/srl64_reduce.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/stack-slot-color-sgpr-vgpr-spills.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/strict_fadd.f32.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/strict_fsub.f64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/tail-call-amdgpu-gfx.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/tail-call-cgp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/tail-call-inreg-arguments.convergencetokens.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/tail-call-inreg-arguments.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/tgsplit.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/tid-kd-xnack-off.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/transform-block-with-return-to-epilog.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/true16-saveexec.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/udivrem24.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/uniform-work-group-nested-function-calls.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/unstructured-cfg-def-use-issue.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/v1024.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/v_mov_b64_expand_and_shrink.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/v_mov_b64_expansion.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/vcmp-saveexec-to-vcmpx.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/vectorize-global-local.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/vectorize-unroll-metadata.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/vgpr-large-tuple-alloc-error.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/vgpr-mark-last-scratch-load.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/waitcnt-vmem-waw.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/wave_dispatch_regs.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.mfma.bf16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.mfma.gfx950.bf16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.prng.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.raw.buffer.store.format.d16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.raw.ptr.tbuffer.store.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.reduce.min.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.rsq.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.s.dcache.wb.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.s.setreg.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.sched.group.barrier.iterative.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.struct.buffer.load.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.struct.buffer.load.tfe.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.struct.ptr.buffer.load.lds.gfx950.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.sudot4.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.wave.barrier.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.exp2.bf16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.fptrunc.round.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/load-store-opt-ds-regclass-constrain.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/local-atomicrmw-fmax.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/local-memory.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/local-stack-alloc-add-references.gfx9.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/loop-prefetch-data.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lower-buffer-fat-pointers-nontemporal-metadata.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lower-ctor-dtor.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lower-intrinsics-barriers.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lower-module-lds-constantexpr.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lower-module-lds-indirect-extern-uses-max-reachable-alignment.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lower-range-metadata-intrinsic-call.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/machine-cse-ssa.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/match-perm-extract-vector-elt-bug.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/maximumnum.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/memcpy-libcall.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/memcpy-scalar-load.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/memory-legalizer-local-agent.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/memory-legalizer-local.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/memory-legalizer-private-agent.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/merge-flat-with-global-load-store.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/merge-image-load-gfx12.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/merge-image-load.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/merge-image-sample-gfx10.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/merge-image-sample-gfx12.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/merge-m0.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/merge-s-load.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/mesa3d.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/nested-loop-conditions.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/packed-fp32.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/pei-scavenge-sgpr.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/preload-implicit-kernargs-debug-info.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/preserve-only-inactive-lane.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/preserve-user-waitcnt.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/promote-vect3-load.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/pv-packing.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/r600-constant-array-fixup.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/r600.sub.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/reduce-saveexec.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/regcoal-subrange-join-seg.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/register-killed-error-after-alloc-failure1.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/remove-short-exec-branches-special-instructions.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/reserved-reg-in-clause.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/scalar_to_vector_v2x16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/sched-no-schedmodel.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/schedule-avoid-spills.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/schedule-barrier-fpmode.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/schedule-physregdeps.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/schedule-regpressure-limit3.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/schedule-regpressure-misched-max-waves.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/sext-eliminate.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/sgpr-spill-wrong-stack-id.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shl.v2i16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shrink-fma-f64.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shrink-mad-fma-gfx10.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shufflevector.v2f32.v3f32.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shufflevector.v2p3.v4p3.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shufflevector.v3p3.v4p3.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shufflevector.v4f16.v4f16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shufflevector.v4i32.v4i32.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shufflevector.v4p0.v3p0.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/si-annotate-nested-control-flows.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/si-fold-aligned-agprs.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/si-instr-info-correct-implicit-operands.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/si-lower-sgpr-spills.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/si-spill-cf.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/split-vector-memoperand-offsets.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/ssubsat.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/stacksave_stackrestore.invalid.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/store-barrier.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/store-hi16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/store-vector-ptrs.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/structurize.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/sub_i1.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/subreg-coalescer-undef-use.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/swdev503538-move-to-valu-stack-srd-physreg.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/switch-unreachable.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/swizzle-export.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/tail-dup-bundle.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/twoaddr-fma-f64.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/udiv.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/undef-build-vector.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/unsupported-calling-conv-func.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/use-sgpr-multiple-times.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/vector-reduce-umin.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/vector_shuffle.packed.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.s.sleep.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.struct.ptr.tbuffer.load.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.struct.tbuffer.store.d16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.wmma.gfx1250.w32.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.workitem.id-unsupported-calling-convention.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.wqm.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.exp2.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.prefetch.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.r600.recipsqrt.clamped.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lo16-lo16-physreg-copy-sgpr.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/load-constant-i16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/load-constant-i8.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/local-atomicrmw-fsub.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lower-kernel-lds-super-align.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lower-module-lds-constantexpr-phi.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/machine-sink-ignorable-exec-use.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/mad-combine.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/mad-mix-lo.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/mad_int24.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/mai-hazards-mfma-scale.gfx950.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/mai-hazards.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/memintrinsic-unroll.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/memmove-param-combinations.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/memory-legalizer-flat-singlethread.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/memory-legalizer-flat-volatile.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/merge-image-sample-gfx11.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/merge-store-usedef.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/mfma-no-register-aliasing.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/mode-register-fpconstrain.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/move-to-valu-pseudo-scalar-trans.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/need-fp-from-vgpr-spills.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/no-fold-accvgpr-read.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/noclobber-barrier.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/occupancy-levels.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/operand-folding.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/opt-vgpr-live-range-verifier-error.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/pal-metadata-3.0-callable.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/postra-bundle-vimage-vsample-gfx12.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/print-pipeline-passes.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/printf-defined.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/ptradd-sdag.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/regcoalesce-dbg.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/regpressure_printer.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/remat-sop.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/required-export-priority.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/return-with-successors.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/rewrite-out-arguments.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/s_add_co_pseudo_lowering.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/s_code_end.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/schedule-vs-if-nested-loop.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/sdwa-peephole-instr-combine-sel.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/sub_u64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/setcc-equivalent.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/sgpr-count-graphics.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/sgpr-spill-vmem-large-frame.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/sgpr-spills-empty-prolog-block.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/should-not-hoist-set-inactive.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shufflevector.v2i16.v2i16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shufflevector.v3i64.v4i64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shufflevector.v4bf16.v2bf16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shufflevector.v4i16.v3i16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shufflevector.v4p3.v3p3.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/si-annotate-dbg-info.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/si-lower-wwm-copies.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/smfmac_no_agprs.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/spill-offset-calculation.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/stacksave_stackrestore.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/store-clobbers-load.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/swdev373493.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/tail-call-uniform-target-in-vgprs-issue110930.convergencetokens.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/tid-kd-xnack-on.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/udivrem64.r600.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/uint_to_fp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/uitofp.f16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/umed3.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/undef-handling-crash-in-ra.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/unsupported-image-sample.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/usubsat.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/vector-alloca-addrspacecast.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/vector-reduce-mul.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/vector-reduce-xor.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/verify-vimage-vsample.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/vgpr_constant_to_sgpr.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/vop-shrink-frame-index.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/vselect64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/vtx-schedule.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/whole-wave-register-spill.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/wmma-gfx12-w32-iu-modifiers.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/wmma_modifiers.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/wmma_multiple_64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/workitem-intrinsic-opts.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/write_register.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.mul.u24.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.perm.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.quadmask.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.raw.buffer.load.format.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.raw.ptr.buffer.load.format.d16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.raw.ptr.tbuffer.load.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.readlane.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.s.dcache.wb.vol.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.struct.buffer.load.lds.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.struct.ptr.buffer.store.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.tbuffer.store.dwordx3.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.update.dpp.gfx90a.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.cos.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.exp10.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.get.fpmode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.is.fpclass.bf16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.log2.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.minimum.f16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.minimum.f64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.sqrt.f16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/local-atomicrmw-fmin.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/local-stack-alloc-block-sp-reference.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/local-stack-slot-offset.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/loop-idiom.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lower-kernel-lds-constexpr.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lower-multiple-ctor-dtor.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/machine-function-info-cwsr.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/machinelicm-copy-like-instrs.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/memcpy-crash-issue63986.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/memory-legalizer-flat-agent.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/memory-legalizer-flat-workgroup.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/memory_clause.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/mfma-bf16-vgpr-cd-select.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/mir-print-dead-csr-fi.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/mubuf-legalize-operands.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/no-fold-accvgpr-mov.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/packed-op-sel.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/pei-amdgpu-cs-chain.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/pei-build-spill.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/pei-scavenge-vgpr-spill.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/permute.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/postra-machine-sink.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/preserve-wwm-copy-dst-reg.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/prologue-epilogue-markers.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/promote-alloca-vgpr-ratio.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/propagate-flat-work-group-size.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/propagate-waves-per-eu.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/ptr-arg-dbg-value.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/pv.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/r600.alu-limits.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/r600cfg.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/read-register-invalid-subtarget.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/recursion.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/rotr.i64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/reduce-build-vec-ext-to-ext-build-vec.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/reg-sequence-like-v-pk-mov-b32.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/remove-incompatible-extended-image-insts.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/reorder-stores.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/rewrite-partial-reg-uses-gen.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/rewrite-partial-reg-uses.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/s-barrier.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/scalar-float-sop2.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/scc-clobbered-sgpr-to-vmem-spill.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/sched-barrier-hang-weak-dep.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/schedule-barrier.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/schedule-fs-loop-nested-if.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/schedule-regpressure-limit-clustering.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/scheduler-handle-move-bundle.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/sdwa-commute.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/sdwa-cse.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/sdwa-peephole-instr-combine-sel.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/select-flags-to-fmin-fmax.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/select64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/seto.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/sgpr-spill-no-vgprs.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shader-addr64-nonuniform.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shl64_reduce_flags.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shl_add_constant.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shufflevector.v2i16.v8i16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shufflevector.v4f16.v2f16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/si-annotate-cf-noloop.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/si-annotate-cfg-loop-assert.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/si-fold-kimm.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/si-fold-scalar-clamp.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/si-instr-info-vopc-exec.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/simplify-libcalls.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/simplify-libcalls2.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/skip-fold-regsequence.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/soft-clause-dbg-value.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/sopk-no-literal.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/spill-before-exec.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/spill-sgpr-csr-live-ins.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/spill-sgpr-used-for-exec-copy.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/splitkit-copy-bundle.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/sramecc-subtarget-feature-enabled.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/srem.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/strict_fadd.f16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/strict_fptrunc.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/strict_fsub.f32.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/tail-call-uniform-target-in-vgprs-issue110930.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/tid-mul-func-xnack-all-not-supported.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/true16-fold.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/trunc-store-vec-i16-to-i8.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/twoaddr-fma.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/uaddo.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/unaligned-buffer.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/unfold-masked-merge-scalar-variablemask.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.kill.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.make.buffer.rsrc.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.mfma.gfx950.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.mov.dpp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.raw.ptr.buffer.atomic.fadd.v2bf16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.raw.ptr.buffer.store.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.raw.tbuffer.store.d16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.rcp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.reduce.sub.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.rsq.bf16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.s.barrier.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.s.incperflevel.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.set.inactive.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.softwqm.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.struct.buffer.store.format.d16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.struct.ptr.buffer.atomic.fadd.v2bf16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.struct.ptr.buffer.store.format.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.workgroup.id.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.cos.bf16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.maximum.f16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.trunc.f16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/load-local.96.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/local-stack-alloc-add-references.gfx8.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/loop_break.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lower-buffer-fat-pointers-pointer-ops.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lower-control-flow-live-variables-update.xfail.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lower-lds-with-alias-scope.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/machine-sink-temporal-divergence-swdev407790.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/machine-sink-temporal-divergence-swdev407790.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/mad-mix-hi.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/max.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/mcp-implicit-clobber.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/memcpy-fixed-align.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/memory-legalizer-global-lastuse.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/memory-legalizer-global-singlethread.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/memory-legalizer-invalid-syncscope.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/memory-legalizer-private-lastuse.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/merge-buffer-gfx12.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/mfma-vgpr-cd-select-gfx942.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/min-waves-per-eu-not-respected.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/minimumnum.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/mixed_wave32_wave64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/multi-call-resource-usage-mcexpr.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/no-folding-imm-to-inst-with-fi.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/noop-shader-O0.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/overlapping-tuple-copy-implicit-op-failure.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/pal-metadata-3.0-dvgpr.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/partially-dead-super-register-immediate.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/post-ra-sched-reset.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/promote-alloca-budget-exhausted.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/promote-alloca-calling-conv.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/promote-alloca-volatile.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/promote-constOffset-to-imm.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/r600-encoding.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/reassoc-mul-add-1-to-mad.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/reassoc-scalar.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/regcoalesce-keep-valid-lanes-implicit-def-bug39602.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/remat-smrd.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/remove-no-kernel-id-attribute.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/resource-usage-crash-unhandled-reg.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/returnaddress.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/rewrite-vgpr-mfma-to-agpr-copy-from.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/rotate-add.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/rotr.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/sad.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/scalar-store-cache-flush.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/sched-handleMoveUp-subreg-def-across-subreg-def.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/schedule-ilp.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/schedule-regpressure-lds.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/schedule-relaxed-occupancy.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/select-phi-s16-fp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/set-inactive-wwm-overwrite.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/setcc-sext.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/sgpr-copy-local-cse.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/sgpr-spill-incorrect-fi-bookkeeping-bug.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shift-i128.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shl_add_ptr_global.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shrink-i32-kimm.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shrink-instructions-implicit-vcclo.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shrink-true16.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shufflevector.v3bf16.v3bf16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shufflevector.v3p0.v4p0.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shufflevector.v4p0.v4p0.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/si-annotate-cf-kill.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/si-lower-sgpr-spills-vgpr-lanes-usage.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/si-triv-disjoint-mem-access.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/spill-regpressure-less.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/spill-wait.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/splitkit-copy-live-lanes.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/splitkit-nolivesubranges.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/ssubo.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/store-v3i64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/store-weird-sizes.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/strict_fadd.f64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/strict_fma.f16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/strict_fmul.f16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/tex-clause-antidep.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/tid-one-func-xnack-on.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/trunc-cmp-constant.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/trunc-combine.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/uaddsat.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.implicitarg.ptr.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.lds.kernel.id.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.mfma.scale.f32.16x16x128.f8f6f4.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.s.dcache.inv.vol.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.s.wait.gfx12.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.sched.barrier.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.sin.bf16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.struct.buffer.atomic.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.wmma_32.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.writelane.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.r600.cube.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/load-global-i1.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/local-stack-alloc-add-references.gfx10.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lower-buffer-fat-pointers-contents-legalization.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lower-mem-intrinsics.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lower-module-lds-single-var-ambiguous.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lower-work-group-id-intrinsics-hsa.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lround.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lshl-add-u64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lshr.v2i16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/masked-load-vectortypes.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/med3-knownbits.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/memory-legalizer-global-workgroup.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/memory-legalizer-local-wavefront.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/memory-legalizer-local-workgroup.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/memory-legalizer-private-nontemporal.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/merge-stores.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/module-lds-false-sharing.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/movreld-bug.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/mubuf-offset-private.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/mubuf.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/nsa-reassign.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/nsa-vmem-hazard.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/optimize-negated-cond-exec-masking-wave32.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/or.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/or3.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/pal-simple-indirect-call.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/partial-forwarding-hazards.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/partial-shift-shrink.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/pei-build-av-spill.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/pei-vgpr-block-spill-csr.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/permlane16_var-op-sel.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/postra-norename.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/preload-implicit-kernargs.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/promote-alloca-shufflevector.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/promote-alloca-stored-pointer-value.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/promote-constOffset-to-imm.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/ra-inserted-scalar-instructions.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/rcp_iflag.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/regcoalesce-prune.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/remaining-virtual-register-operands.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/remove-incompatible-s-time.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/remove-incompatible-wave32-feature.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/replace-store-of-insert-load.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/s_or_saveexec_xor_combine.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/sched-prefer-non-mfma.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/schedule-if.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/sdwa-ops.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/sdwa-preserve.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/select-constant-cttz.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/selectcc-cnde-int.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/sgpr-copy-duplicate-operand.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/sgpr-spill-fi-skip-processing-stack-arg-dbg-value.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/sgpr-spill-to-vmem-scc-clobber.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shrink-v-cmp-wave32-dead-vcc-lo.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shufflevector.v2bf16.v3bf16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shufflevector.v2p0.v2p0.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shufflevector.v2p0.v3p0.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shufflevector.v4bf16.v3bf16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/si-fix-sgpr-copies-copy-to-sgpr.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/si-fold-operands-agpr-copy-reg-sequence.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/si-fold-operands-subreg-imm.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/si-lower-i1-copies.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/simple-indirect-call.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/sopk-compares.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/spill-cfg-position.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/split-mbb-lis-subrange.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/stop-tail-duplicate-cfg-intrinsic.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/store-to-constant.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/strict_ldexp.f16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/swizzle.bit.extract.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/trunc-vector-store-assertion-failure.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/twoaddr-mad.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/uniform-loop-inside-nonuniform.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/uniform-work-group-attribute-missing.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/update-phi.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/v_cndmask.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/v_pack.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/valu-mask-write-hazard.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/vcmpx-permlane16var-hazard.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/vector-reduce-smin.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/waitcnt-debug-non-first-terminators.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/waitcnt-preexisting.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/wmma-gfx12-w64-imm.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.s.get.waveid.in.workgroup.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.s.memtime.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.s.prefetch.data.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.s.wait.event.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.sffbh.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.smfmac.gfx950.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.struct.buffer.load.format.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.struct.buffer.load.format.v3f16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.struct.buffer.store.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.struct.ptr.buffer.load.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.waitcnt.out.order.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.workitem.id.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.fmuladd.f16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.log2.bf16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/load-hi16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lower-buffer-fat-pointers-control-flow.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lower-buffer-fat-pointers-unoptimized-debug-data.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lower-module-lds.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/mad-mix.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/madmk.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/mai-hazards-gfx942.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/max-sgprs.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/mcp-overlap-after-propagation.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/mcp-use-before-def.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/med3-no-simplify.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/mem-builtins.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/memory-legalizer-barriers.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/memory-legalizer-fence-mmra-global.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/memory-legalizer-global-nontemporal.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/merge-tbuffer-gfx10.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/mfma-loop.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/missing-store.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/mode-register-fptrunc.gfx11plus.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/move-to-valu-ctlz-cttz.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/multi-divergent-exit-region.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/nested-calls.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/optimize-exec-mask-pre-ra-alloc-failure.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/post-ra-soft-clause-dbg-info.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/predicate-dp4.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/ran-out-of-registers-error-all-regs-reserved.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/readsteadycounter.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/regalloc-illegal-eviction-assert.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/rem_i128.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/ret_jump.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/rewrite-vgpr-mfma-to-agpr.gfx950.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/s_movk_i32.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/salu-to-valu.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/save-fp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/scale-offset-flat.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/scale-offset-smem.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/sched-image-sample-post-RA.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/schedule-addrspaces.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/schedule-if-2.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/schedule-vs-if-nested-loop-failure.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/schedule-xdl-resource.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/scheduler-subrange-crash.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/sdwa-op64-test.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/sdwa-peephole-cndmask-wave32.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/set-gpr-idx-peephole.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/set_kill_i1_for_floation_point_comparison.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/setuo.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/sext-in-reg-vector-shuffle.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/sgpr-control-flow.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shared-op-cycle.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shift-and-i128-ubfe.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shrink-instructions-flags.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shrink-insts-scalar-bit-ops.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shrink-vop3-carry-out.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shufflevector.v2i64.v2i64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shufflevector.v2p3.v3p3.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shufflevector.v3i16.v3i16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shufflevector.v4i16.v2i16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shufflevector.v4p3.v2p3.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/si-init-whole-wave.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/si-pre-allocate-wwm-regs.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/simplify-libcall-nobuiltin-def.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/simplifydemandedbits-recursion.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/sink-after-control-flow-postra.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/sint_to_fp.f64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/sint_to_fp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/spill-special-sgpr.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/spill-vgpr-to-agpr-update-regscavenger.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/splitkit-getsubrangeformask.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/srem-seteq-illegal-types.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/sroa-before-unroll.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/stack-size-overflow.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/strict_fmul.f64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/subvector-test.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/swdev282079.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/swdev502267-use-after-free-last-chance-recoloring-alloc-succeeds.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/tail-call-inreg-arguments.error.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/tid-mul-func-xnack-any-on-2.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/track-spilled-vgpr-liveness.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/trunc.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/twoaddr-constrain.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/vector-alloca-atomic.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/vector-reduce-and.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/vector-reduce-smax.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/verify-constant-bus-violations.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/vgpr-agpr-limit-gfx90a.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/vgpr-liverange.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/visit-physreg-vgpr-imm-folding-bug.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/vopd-combine.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.permlane64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.pops.exiting.wave.id.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.queue.ptr.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.raw.atomic.buffer.load.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.raw.ptr.buffer.atomic.fadd_nortn.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.raw.ptr.buffer.atomic.fadd_rtn.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.raw.ptr.buffer.load.lds.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.raw.ptr.buffer.store.format.d16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.reduce.or.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.s.barrier.signal.isfirst.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.s.decperflevel.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.s.waitcnt_gfx1250.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.sched.group.barrier.gfx12.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.sendmsg.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.sendmsg.rtn.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.struct.atomic.buffer.load.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.struct.ptr.buffer.atomic.fadd_rtn.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.trig.preop.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.wmma.index.gfx1250.w32.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.wqm.demote.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.r600.read.local.size.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.rint.f64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lo16-hi16-physreg-copy.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lo16-lo16-physreg-copy-agpr.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/load-constant-always-uniform.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/load-constant-i1.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/load-constant-i32.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/load-input-fold.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/load-store-opt-dlc.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/load-store-opt-scale-offset.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lower-buffer-fat-pointers-mem-transfer.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/lower-lds-struct-aa-merge.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/mdt-preserving-crash.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/memory-legalizer-global-agent.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/memory-legalizer-private-volatile.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/memory-legalizer-private-workgroup.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/merge-flat-load-store.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/merge-sbuffer-load.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/min.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/move-load-addr-to-valu.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/move-to-valu-atomicrmw-system.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/move-to-valu-vimage-vsample.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/mubuf-shader-vgpr-non-ptr-intrinsics.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/operand-spacing.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/opt_exec_copy_fold.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/optimize-compare.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/pack.v2i16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/r600.add.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/optimize-exec-mask-pre-ra-def-after-use.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/partial-regcopy-and-spill-missed-at-regalloc.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/peephole-fold-imm.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/postra-bundle-memops.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/promote-alloca-padding-size-estimate.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/promote-alloca-to-lds-constantexpr-use.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/ptr-buffer-alias-scheduling.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/r600-infinite-loop-bug-while-reorganizing-vector.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/read_register.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/reg-coalescer-sched-crash.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/regcoalescer-resolve-lane-conflict-by-subranges.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/rename-independent-subregs.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/rsq.f32-safe.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/s_addk_i32.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/saddsat.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/schedule-amdgpu-trackers.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/schedule-ilp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/schedule-kernel-arg-loads.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/sdwa-peephole-instr-combine-sel-src.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/sdwa-peephole-instr.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/select-i1.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/select-undef.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/select-vectors.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/selectcc.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/setcc-fneg-constant.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shufflevector-physreg-copy.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shufflevector.v2p0.v4p0.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shufflevector.v3bf16.v4bf16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shufflevector.v3f16.v2f16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/shufflevector.v4i32.v2i32.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/si-annotate-cf.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/si-fold-operands-requires-ssa.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/si-opt-vgpr-liverange-bug-deadlanes.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/spill-partial-csr-sgpr-live-ins.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/spill192.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/spill224.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/spill_kill_v16.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/stack-pointer-offset-relative-frameindex.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/subreg-coalescer-crash.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/subreg-split-live-in-error.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/subreg_interference.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/tid-mul-func-xnack-all-on.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/tid-mul-func-xnack-any-off-2.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/tid-one-func-xnack-not-supported.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/trans-forwarding-hazards.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/trap-abis.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/triv-disjoint-mem-access-neg-offset.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/truncate-lshr-cast-build-vector-combine.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/udivrem.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/uniform-select.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/uniform-vgpr-to-sgpr-return.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/verify-vopd.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.image.sample.o.dim.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.mfma.form.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.mov.dpp8.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.raw.ptr.buffer.store.format.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.rsq.f16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.rsq.legacy.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.s.waitcnt.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.set.inactive.chain.arg.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.sin.f16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.struct.ptr.buffer.atomic.fadd_nortn.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.struct.ptr.buffer.atomic.fmin.f64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.amdgcn.struct.ptr.tbuffer.store.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/AMDGPU/llvm.fptrunc.round.err.ll
