
"smart_sources:2. notes/PCB.md": {"path":"2. notes/PCB.md","last_embed":{"hash":null},"embeddings":{},"last_read":{"hash":"vn2nxp","at":1760976447927},"class_name":"SmartSource","last_import":{"mtime":1760782454000,"size":1201,"at":1760976447931,"hash":"vn2nxp"},"blocks":{"#---frontmatter---":[1,9],"#PCB":[10,30],"#PCB#{1}":[11,11],"#PCB#Introduzione":[12,29],"#PCB#Introduzione#{1}":[13,29],"#PCB#Referenze":[30,30]},"outlinks":[{"title":"Lecture 06032025151956","target":"Lecture 06032025151956","line":8},{"title":"processo","target":"Processo","line":13},{"title":"struttura dati","target":"Struttura dati","line":13},{"title":"processore","target":"CPU","line":19},{"title":"registri generali","target":"Registro#Registri generali","line":19},{"title":"PC","target":"PC","line":20},{"title":"PSW","target":"PSW","line":20},{"title":"registri speciali","target":"Registro#Registri speciali","line":20},{"title":"scheduling","target":"Scheduling","line":21},{"title":"gestione della memoria","target":"Gestione della memoria","line":24},{"title":"IPC","target":"IPC","line":28}],"metadata":{"tags":["#category/note","#status/finished","#topic/sistemi-operativi"],"date":"15-03-2025 18:36:36","links":["[[Lecture 06032025151956]]"]},"task_lines":[]},