<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_2" LaunchPart="xc7z020clg484-1" LaunchTime="1754612817">
  <File Type="VDS-TIMING-PB" Name="bd_8x8_bram_wrapper_timing_summary_synth.pb"/>
  <File Type="VDS-TIMINGSUMMARY" Name="bd_8x8_bram_wrapper_timing_summary_synth.rpt"/>
  <File Type="RDS-RDS" Name="bd_8x8_bram_wrapper.vds"/>
  <File Type="REPORTS-TCL" Name="bd_8x8_bram_wrapper_reports.tcl"/>
  <File Type="PA-TCL" Name="bd_8x8_bram_wrapper.tcl"/>
  <File Type="RDS-DCP" Name="bd_8x8_bram_wrapper.dcp"/>
  <File Type="RDS-PROPCONSTRS" Name="bd_8x8_bram_wrapper_drc_synth.rpt"/>
  <File Type="RDS-UTIL" Name="bd_8x8_bram_wrapper_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="bd_8x8_bram_wrapper_utilization_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PPRDIR/../../vivado/ursa.srcs/sources_1/bd/bd_8x8_bram/bd_8x8_bram.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../vivado/ursa.gen/sources_1/bd/bd_8x8_bram/hdl/bd_8x8_bram_wrapper.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="bd_8x8_bram_wrapper"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/no_scrub" RelGenDir="$PGENDIR/no_scrub">
    <File Path="$PSRCDIR/no_scrub/new/constrs.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/no_scrub/new/no_scrub.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1" RelGenDir="$PGENDIR/utils_1">
    <Filter Type="Utils"/>
    <File Path="$PPRDIR/../../vivado/ursa.srcs/utils_1/imports/synth_1/bd_8x8_bram_wrapper.dcp">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedInSteps" Val="synth_1"/>
        <Attr Name="AutoDcp" Val="1"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023">
      <Desc>Vivado Synthesis Defaults</Desc>
    </StratHandle>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="bd_8x8_bram_auto_pc_1"/>
  <BlockFileSet Type="BlockSrcs" Name="bd_8x8_bram_mxm_execute_ursa_0_6"/>
  <BlockFileSet Type="BlockSrcs" Name="bd_8x8_bram_auto_pc_0"/>
  <BlockFileSet Type="BlockSrcs" Name="bd_8x8_bram_xbar_3"/>
  <BlockFileSet Type="BlockSrcs" Name="bd_8x8_bram_processing_system7_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="bd_8x8_bram_blk_mem_gen_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="bd_8x8_bram_xbar_1"/>
  <BlockFileSet Type="BlockSrcs" Name="bd_8x8_bram_axi_bram_ctrl_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="bd_8x8_bram_auto_pc_2"/>
  <BlockFileSet Type="BlockSrcs" Name="bd_8x8_bram_blk_mem_gen_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="bd_8x8_bram_xbar_0"/>
  <BlockFileSet Type="BlockSrcs" Name="bd_8x8_bram_axi_bram_ctrl_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="bd_8x8_bram_axi_bram_ctrl_0_2"/>
  <BlockFileSet Type="BlockSrcs" Name="bd_8x8_bram_xbar_2"/>
  <BlockFileSet Type="BlockSrcs" Name="bd_8x8_bram_rst_ps7_0_100M_0"/>
  <BlockFileSet Type="BlockSrcs" Name="bd_8x8_bram_blk_mem_gen_0_2"/>
</GenRun>
