\hypertarget{fam19h__zen3_8hh_source}{}\doxysection{fam19h\+\_\+zen3.\+hh}
\label{fam19h__zen3_8hh_source}\index{fam19h\_zen3.hh@{fam19h\_zen3.hh}}

\begin{DoxyCode}{0}
\DoxyCodeLine{00001 \textcolor{preprocessor}{\#pragma once}}
\DoxyCodeLine{00002 \textcolor{preprocessor}{\#include <cstdint>}}
\DoxyCodeLine{00003 \textcolor{keyword}{namespace }optkit::amd64::fam19h\_zen3\{}
\DoxyCodeLine{00004     \textcolor{keyword}{enum} fam19h\_zen3 : uint64\_t \{}
\DoxyCodeLine{00005         RETIRED\_SSE\_AVX\_FLOPS = 0x3, \textcolor{comment}{// This is a retire-\/based event. The number of retired SSE/AVX FLOPS. The number of events logged per cycle can vary from 0 to 64. This event can count above 15 and therefore requires the MergeEvent}}
\DoxyCodeLine{00006         RETIRED\_SSE\_AVX\_FLOPS\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_RETIRED\_SSE\_AVX\_FLOPS\_\_ADD\_SUB\_FLOPS = 0x1, \textcolor{comment}{// Addition/subtraction FLOPS}}
\DoxyCodeLine{00007         RETIRED\_SSE\_AVX\_FLOPS\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_RETIRED\_SSE\_AVX\_FLOPS\_\_MULT\_FLOPS = 0x2, \textcolor{comment}{// Multiplication FLOPS}}
\DoxyCodeLine{00008         RETIRED\_SSE\_AVX\_FLOPS\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_RETIRED\_SSE\_AVX\_FLOPS\_\_DIV\_FLOPS = 0x4, \textcolor{comment}{// Division/Square-\/root FLOPS}}
\DoxyCodeLine{00009         RETIRED\_SSE\_AVX\_FLOPS\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_RETIRED\_SSE\_AVX\_FLOPS\_\_MAC\_FLOPS = 0x8, \textcolor{comment}{// Multiply-\/Accumulate flops. Each MAC operation is counted as 2 FLOPS}}
\DoxyCodeLine{00010         RETIRED\_SSE\_AVX\_FLOPS\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_RETIRED\_SSE\_AVX\_FLOPS\_\_ANY = 0xf, \textcolor{comment}{// Double precision add/subtract flops}}
\DoxyCodeLine{00011         RETIRED\_SERIALIZING\_OPS = 0x5, \textcolor{comment}{// The number of serializing Ops retired}}
\DoxyCodeLine{00012         RETIRED\_SERIALIZING\_OPS\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_RETIRED\_SERIALIZING\_OPS\_\_X87\_CTRL\_RET = 0x1, \textcolor{comment}{// x87 control word mispredict traps due to mispredction in RC or PC}}
\DoxyCodeLine{00013         RETIRED\_SERIALIZING\_OPS\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_RETIRED\_SERIALIZING\_OPS\_\_X87\_BOT\_RET = 0x2, \textcolor{comment}{// x87 bottom-\/executing ops retired}}
\DoxyCodeLine{00014         RETIRED\_SERIALIZING\_OPS\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_RETIRED\_SERIALIZING\_OPS\_\_SSE\_CTRL\_RET = 0x4, \textcolor{comment}{// SSE/AVX control word mispredict traps}}
\DoxyCodeLine{00015         RETIRED\_SERIALIZING\_OPS\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_RETIRED\_SERIALIZING\_OPS\_\_SSE\_BOT\_RET = 0x8, \textcolor{comment}{// SSE/AVX bottom-\/executing ops retired}}
\DoxyCodeLine{00016         FP\_DISPATCH\_FAULTS = 0xe, \textcolor{comment}{// Floating-\/point dispatch faults}}
\DoxyCodeLine{00017         FP\_DISPATCH\_FAULTS\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_FP\_DISPATCH\_FAULTS\_\_X87\_FILL\_FAULT = 0x1, \textcolor{comment}{// x87 fill faults}}
\DoxyCodeLine{00018         FP\_DISPATCH\_FAULTS\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_FP\_DISPATCH\_FAULTS\_\_XMM\_FILL\_FAULT = 0x2, \textcolor{comment}{// XMM fill faults}}
\DoxyCodeLine{00019         FP\_DISPATCH\_FAULTS\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_FP\_DISPATCH\_FAULTS\_\_YMM\_FILL\_FAULT = 0x4, \textcolor{comment}{// YMM fill faults}}
\DoxyCodeLine{00020         FP\_DISPATCH\_FAULTS\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_FP\_DISPATCH\_FAULTS\_\_YMM\_SPILL\_FAULT = 0x8, \textcolor{comment}{// YMM spill faults}}
\DoxyCodeLine{00021         FP\_DISPATCH\_FAULTS\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_FP\_DISPATCH\_FAULTS\_\_ANY = 0xf, \textcolor{comment}{// Any FP dispatch faults}}
\DoxyCodeLine{00022         BAD\_STATUS\_2 = 0x24, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00023         BAD\_STATUS\_2\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_BAD\_STATUS\_2\_\_STLI\_OTHER = 0x2, \textcolor{comment}{// Store-\/to-\/load conflicts. A load was unable to complete due to a non-\/forwardable conflict with an older store}}
\DoxyCodeLine{00024         RETIRED\_LOCK\_INSTRUCTIONS = 0x25, \textcolor{comment}{// Counts the number of retired locked instructions}}
\DoxyCodeLine{00025         RETIRED\_LOCK\_INSTRUCTIONS\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_RETIRED\_LOCK\_INSTRUCTIONS\_\_BUS\_LOCK = 0x1, \textcolor{comment}{// Number of bus locks}}
\DoxyCodeLine{00026         RETIRED\_CLFLUSH\_INSTRUCTIONS = 0x26, \textcolor{comment}{// Counts the number of retired non-\/speculative clflush instructions}}
\DoxyCodeLine{00027         RETIRED\_CPUID\_INSTRUCTIONS = 0x27, \textcolor{comment}{// Counts the number of retired cpuid instructions}}
\DoxyCodeLine{00028         LS\_DISPATCH = 0x29, \textcolor{comment}{// Counts the number of operations dispatched to the LS unit. Unit Masks ADDed}}
\DoxyCodeLine{00029         LS\_DISPATCH\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_LS\_DISPATCH\_\_LD\_ST\_DISPATCH = 0x4, \textcolor{comment}{// Dispatched op that performs a load from and store to the same memory address}}
\DoxyCodeLine{00030         LS\_DISPATCH\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_LS\_DISPATCH\_\_STORE\_DISPATCH = 0x2, \textcolor{comment}{// Store ops dispatched}}
\DoxyCodeLine{00031         LS\_DISPATCH\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_LS\_DISPATCH\_\_LD\_DISPATCH = 0x1, \textcolor{comment}{// Load ops dispatched}}
\DoxyCodeLine{00032         SMI\_RECEIVED = 0x2b, \textcolor{comment}{// Counts the number system management interrupts (SMI) received}}
\DoxyCodeLine{00033         INTERRUPT\_TAKEN = 0x2c, \textcolor{comment}{// Counts the number of interrupts taken}}
\DoxyCodeLine{00034         STORE\_TO\_LOAD\_FORWARD = 0x35, \textcolor{comment}{// Number of STore to Load Forward hits}}
\DoxyCodeLine{00035         STORE\_COMMIT\_CANCELS\_2 = 0x37, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00036         STORE\_COMMIT\_CANCELS\_2\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_STORE\_COMMIT\_CANCELS\_2\_\_WCB\_FULL = 0x1, \textcolor{comment}{// Non cacheable store and the non-\/cacheable commit buffer is full}}
\DoxyCodeLine{00037         MAB\_ALLOCATION\_BY\_TYPE = 0x41, \textcolor{comment}{// Counts when a LS pipe allocates a MAB entry}}
\DoxyCodeLine{00038         MAB\_ALLOCATION\_BY\_TYPE\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_MAB\_ALLOCATION\_BY\_TYPE\_\_LS = 0x3f, \textcolor{comment}{// Load store allocations}}
\DoxyCodeLine{00039         MAB\_ALLOCATION\_BY\_TYPE\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_MAB\_ALLOCATION\_BY\_TYPE\_\_HW\_PF = 0x40, \textcolor{comment}{// Hardware prefetcher allocations}}
\DoxyCodeLine{00040         MAB\_ALLOCATION\_BY\_TYPE\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_MAB\_ALLOCATION\_BY\_TYPE\_\_ALL = 0x7f, \textcolor{comment}{// All allocations}}
\DoxyCodeLine{00041         DEMAND\_DATA\_CACHE\_FILLS\_FROM\_SYSTEM = 0x43, \textcolor{comment}{// Demand Data Cache fills by data source}}
\DoxyCodeLine{00042         DEMAND\_DATA\_CACHE\_FILLS\_FROM\_SYSTEM\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_SOFTWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_LCL\_L2 = 0x1, \textcolor{comment}{// Fill from local L2 to the core}}
\DoxyCodeLine{00043         DEMAND\_DATA\_CACHE\_FILLS\_FROM\_SYSTEM\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_SOFTWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_INT\_CACHE = 0x2, \textcolor{comment}{// Fill from L3 or different L2 in same CCX}}
\DoxyCodeLine{00044         DEMAND\_DATA\_CACHE\_FILLS\_FROM\_SYSTEM\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_SOFTWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_EXT\_CACHE\_LCL = 0x4, \textcolor{comment}{// Fill from cache of different CCX in same node}}
\DoxyCodeLine{00045         DEMAND\_DATA\_CACHE\_FILLS\_FROM\_SYSTEM\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_SOFTWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_MEM\_IO\_LCL = 0x8, \textcolor{comment}{// Fill from DRAM or IO connected in same node}}
\DoxyCodeLine{00046         DEMAND\_DATA\_CACHE\_FILLS\_FROM\_SYSTEM\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_SOFTWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_EXT\_CACHE\_RMT = 0x10, \textcolor{comment}{// Fill from CCX cache in different node}}
\DoxyCodeLine{00047         DEMAND\_DATA\_CACHE\_FILLS\_FROM\_SYSTEM\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_SOFTWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_MEM\_IO\_RMT = 0x40, \textcolor{comment}{// Fill from DRAM or IO connected in different node}}
\DoxyCodeLine{00048         ANY\_DATA\_CACHE\_FILLS\_FROM\_SYSTEM = 0x44, \textcolor{comment}{// Any Data Cache fills by data source}}
\DoxyCodeLine{00049         ANY\_DATA\_CACHE\_FILLS\_FROM\_SYSTEM\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_SOFTWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_LCL\_L2 = 0x1, \textcolor{comment}{// Fill from local L2 to the core}}
\DoxyCodeLine{00050         ANY\_DATA\_CACHE\_FILLS\_FROM\_SYSTEM\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_SOFTWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_INT\_CACHE = 0x2, \textcolor{comment}{// Fill from L3 or different L2 in same CCX}}
\DoxyCodeLine{00051         ANY\_DATA\_CACHE\_FILLS\_FROM\_SYSTEM\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_SOFTWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_EXT\_CACHE\_LCL = 0x4, \textcolor{comment}{// Fill from cache of different CCX in same node}}
\DoxyCodeLine{00052         ANY\_DATA\_CACHE\_FILLS\_FROM\_SYSTEM\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_SOFTWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_MEM\_IO\_LCL = 0x8, \textcolor{comment}{// Fill from DRAM or IO connected in same node}}
\DoxyCodeLine{00053         ANY\_DATA\_CACHE\_FILLS\_FROM\_SYSTEM\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_SOFTWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_EXT\_CACHE\_RMT = 0x10, \textcolor{comment}{// Fill from CCX cache in different node}}
\DoxyCodeLine{00054         ANY\_DATA\_CACHE\_FILLS\_FROM\_SYSTEM\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_SOFTWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_MEM\_IO\_RMT = 0x40, \textcolor{comment}{// Fill from DRAM or IO connected in different node}}
\DoxyCodeLine{00055         L1\_DTLB\_MISS = 0x45, \textcolor{comment}{// L1 Data TLB misses}}
\DoxyCodeLine{00056         L1\_DTLB\_MISS\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_L1\_DTLB\_MISS\_\_TLB\_RELOAD\_1G\_L2\_MISS = 0x80, \textcolor{comment}{// Data TLB reload to a 1GB page that missed in the L2 TLB}}
\DoxyCodeLine{00057         L1\_DTLB\_MISS\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_L1\_DTLB\_MISS\_\_TLB\_RELOAD\_2M\_L2\_MISS = 0x40, \textcolor{comment}{// Data TLB reload to a 2MB page that missed in the L2 TLB}}
\DoxyCodeLine{00058         L1\_DTLB\_MISS\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_L1\_DTLB\_MISS\_\_TLB\_RELOAD\_COALESCED\_PAGE\_MISS = 0x20, \textcolor{comment}{// Data TLB reload to a coalesced page that also missed in the L2 TLB}}
\DoxyCodeLine{00059         L1\_DTLB\_MISS\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_L1\_DTLB\_MISS\_\_TLB\_RELOAD\_4K\_L2\_MISS = 0x10, \textcolor{comment}{// Data TLB reload to a 4KB page that missed in the L2 TLB}}
\DoxyCodeLine{00060         L1\_DTLB\_MISS\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_L1\_DTLB\_MISS\_\_TLB\_RELOAD\_1G\_L2\_HIT = 0x8, \textcolor{comment}{// Data TLB reload to a 1GB page that hit in the L2 TLB}}
\DoxyCodeLine{00061         L1\_DTLB\_MISS\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_L1\_DTLB\_MISS\_\_TLB\_RELOAD\_2M\_L2\_HIT = 0x4, \textcolor{comment}{// Data TLB reload to a 2MB page that hit in the L2 TLB}}
\DoxyCodeLine{00062         L1\_DTLB\_MISS\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_L1\_DTLB\_MISS\_\_TLB\_RELOAD\_COALESCED\_PAGE\_HIT = 0x2, \textcolor{comment}{// Data TLB reload to a coalesced page that hit in the L2 TLB}}
\DoxyCodeLine{00063         L1\_DTLB\_MISS\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_L1\_DTLB\_MISS\_\_TLB\_RELOAD\_4K\_L2\_HIT = 0x1, \textcolor{comment}{// Data TLB reload to a 4KB page that hit in the L2 TLB}}
\DoxyCodeLine{00064         MISALIGNED\_LOADS = 0x47, \textcolor{comment}{// Misaligned loads retired}}
\DoxyCodeLine{00065         MISALIGNED\_LOADS\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_MISALIGNED\_LOADS\_\_MA4K = 0x2, \textcolor{comment}{// The number of 4KB misaligned (page crossing) loads}}
\DoxyCodeLine{00066         MISALIGNED\_LOADS\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_MISALIGNED\_LOADS\_\_MA64 = 0x1, \textcolor{comment}{// The number of 64B misaligned (cacheline crossing) loads}}
\DoxyCodeLine{00067         PREFETCH\_INSTRUCTIONS\_DISPATCHED = 0x4b, \textcolor{comment}{// Software Prefetch Instructions Dispatched. This is a speculative event}}
\DoxyCodeLine{00068         PREFETCH\_INSTRUCTIONS\_DISPATCHED\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_PREFETCH\_INSTRUCTIONS\_DISPATCHED\_\_PREFETCH\_T0\_T1\_T2 = 0x1, \textcolor{comment}{// Number of prefetcht0}}
\DoxyCodeLine{00069         PREFETCH\_INSTRUCTIONS\_DISPATCHED\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_PREFETCH\_INSTRUCTIONS\_DISPATCHED\_\_PREFETCHW = 0x2, \textcolor{comment}{// Number of prefetchtw instructions dispatched}}
\DoxyCodeLine{00070         PREFETCH\_INSTRUCTIONS\_DISPATCHED\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_PREFETCH\_INSTRUCTIONS\_DISPATCHED\_\_PREFETCHNTA = 0x4, \textcolor{comment}{// Number of prefetchtnta instructions dispatched}}
\DoxyCodeLine{00071         PREFETCH\_INSTRUCTIONS\_DISPATCHED\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_PREFETCH\_INSTRUCTIONS\_DISPATCHED\_\_ANY = 0x7, \textcolor{comment}{// Any prefetch}}
\DoxyCodeLine{00072         INEFFECTIVE\_SOFTWARE\_PREFETCH = 0x52, \textcolor{comment}{// Number of software prefetches that did not fetch data outside of the processor core}}
\DoxyCodeLine{00073         INEFFECTIVE\_SOFTWARE\_PREFETCH\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_INEFFECTIVE\_SOFTWARE\_PREFETCH\_\_MAB\_MCH\_CNT = 0x2, \textcolor{comment}{// Software prefetch instructions saw a match on an already allocated miss request buffer}}
\DoxyCodeLine{00074         INEFFECTIVE\_SOFTWARE\_PREFETCH\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_INEFFECTIVE\_SOFTWARE\_PREFETCH\_\_DATA\_PIPE\_SW\_PF\_DC\_HIT = 0x1, \textcolor{comment}{// Software Prefetch instruction saw a DC hit}}
\DoxyCodeLine{00075         SOFTWARE\_PREFETCH\_DATA\_CACHE\_FILLS = 0x59, \textcolor{comment}{// Number of software prefetches fills by data source}}
\DoxyCodeLine{00076         SOFTWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_SOFTWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_LCL\_L2 = 0x1, \textcolor{comment}{// Fill from local L2 to the core}}
\DoxyCodeLine{00077         SOFTWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_SOFTWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_INT\_CACHE = 0x2, \textcolor{comment}{// Fill from L3 or different L2 in same CCX}}
\DoxyCodeLine{00078         SOFTWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_SOFTWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_EXT\_CACHE\_LCL = 0x4, \textcolor{comment}{// Fill from cache of different CCX in same node}}
\DoxyCodeLine{00079         SOFTWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_SOFTWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_MEM\_IO\_LCL = 0x8, \textcolor{comment}{// Fill from DRAM or IO connected in same node}}
\DoxyCodeLine{00080         SOFTWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_SOFTWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_EXT\_CACHE\_RMT = 0x10, \textcolor{comment}{// Fill from CCX cache in different node}}
\DoxyCodeLine{00081         SOFTWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_SOFTWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_MEM\_IO\_RMT = 0x40, \textcolor{comment}{// Fill from DRAM or IO connected in different node}}
\DoxyCodeLine{00082         HARDWARE\_PREFETCH\_DATA\_CACHE\_FILLS = 0x5a, \textcolor{comment}{// Number of hardware prefetches fills by data source}}
\DoxyCodeLine{00083         HARDWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_SOFTWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_LCL\_L2 = 0x1, \textcolor{comment}{// Fill from local L2 to the core}}
\DoxyCodeLine{00084         HARDWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_SOFTWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_INT\_CACHE = 0x2, \textcolor{comment}{// Fill from L3 or different L2 in same CCX}}
\DoxyCodeLine{00085         HARDWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_SOFTWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_EXT\_CACHE\_LCL = 0x4, \textcolor{comment}{// Fill from cache of different CCX in same node}}
\DoxyCodeLine{00086         HARDWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_SOFTWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_MEM\_IO\_LCL = 0x8, \textcolor{comment}{// Fill from DRAM or IO connected in same node}}
\DoxyCodeLine{00087         HARDWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_SOFTWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_EXT\_CACHE\_RMT = 0x10, \textcolor{comment}{// Fill from CCX cache in different node}}
\DoxyCodeLine{00088         HARDWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_SOFTWARE\_PREFETCH\_DATA\_CACHE\_FILLS\_\_MEM\_IO\_RMT = 0x40, \textcolor{comment}{// Fill from DRAM or IO connected in different node}}
\DoxyCodeLine{00089         ALLOC\_MAB\_COUNT = 0x5f, \textcolor{comment}{// Counts the in-\/flight L1 data cache misses (allocated Miss Address Buffers) divided by 4 and rounded down each cycle unless used with the MergeEvent functionality. If the MergeEvent is used}}
\DoxyCodeLine{00090         CYCLES\_NOT\_IN\_HALT = 0x76, \textcolor{comment}{// Number of core cycles not in halted state}}
\DoxyCodeLine{00091         TLB\_FLUSHES = 0x78, \textcolor{comment}{// Number of TLB flushes}}
\DoxyCodeLine{00092         TLB\_FLUSHES\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_TLB\_FLUSHES\_\_ALL = 0xff, \textcolor{comment}{// Any TLB flush}}
\DoxyCodeLine{00093         INSTRUCTION\_CACHE\_REFILLS\_FROM\_L2 = 0x82, \textcolor{comment}{// Number of 64-\/byte instruction cachelines that was fulfilled by the L2 cache}}
\DoxyCodeLine{00094         INSTRUCTION\_CACHE\_REFILLS\_FROM\_SYSTEM = 0x83, \textcolor{comment}{// Number of 64-\/byte instruction cachelines fulfilled from system memory or another cache}}
\DoxyCodeLine{00095         L1\_ITLB\_MISS\_L2\_ITLB\_HIT = 0x84, \textcolor{comment}{// Number of instruction fetches that miss in the L1 ITLB but hit in the L2 ITLB}}
\DoxyCodeLine{00096         L1\_ITLB\_MISS\_L2\_ITLB\_MISS = 0x85, \textcolor{comment}{// The number of valid fills into the ITLB originating from the LS Page-\/Table Walker. Tablewalk requests are issued for L1-\/ITLB and L2-\/ITLB misses}}
\DoxyCodeLine{00097         L1\_ITLB\_MISS\_L2\_ITLB\_MISS\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_L1\_ITLB\_MISS\_L2\_ITLB\_MISS\_\_COALESCED4K = 0x8, \textcolor{comment}{// Number of instruction fetches to a >4K coalesced page}}
\DoxyCodeLine{00098         L1\_ITLB\_MISS\_L2\_ITLB\_MISS\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_L1\_ITLB\_MISS\_L2\_ITLB\_MISS\_\_IF1G = 0x4, \textcolor{comment}{// Number of instruction fetches to a 1GB page}}
\DoxyCodeLine{00099         L1\_ITLB\_MISS\_L2\_ITLB\_MISS\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_L1\_ITLB\_MISS\_L2\_ITLB\_MISS\_\_IF2M = 0x2, \textcolor{comment}{// Number of instruction fetches to a 2MB page}}
\DoxyCodeLine{00100         L1\_ITLB\_MISS\_L2\_ITLB\_MISS\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_L1\_ITLB\_MISS\_L2\_ITLB\_MISS\_\_IF4K = 0x1, \textcolor{comment}{// Number of instruction fetches to a 4KB page}}
\DoxyCodeLine{00101         L2\_BTB\_CORRECTION = 0x8b, \textcolor{comment}{// Number of L2 branch prediction overrides of existing prediction. This is a speculative event}}
\DoxyCodeLine{00102         DYNAMIC\_INDIRECT\_PREDICTIONS = 0x8e, \textcolor{comment}{// Number of times a branch used the indirect predictor to make a prediction}}
\DoxyCodeLine{00103         DECODER\_OVERRIDE\_BRANCH\_PRED = 0x91, \textcolor{comment}{// Number of decoder overrides of existing branch prediction}}
\DoxyCodeLine{00104         L1\_ITLB\_FETCH\_HIT = 0x94, \textcolor{comment}{// Instruction fetches that hit in the L1 ITLB}}
\DoxyCodeLine{00105         L1\_ITLB\_FETCH\_HIT\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_ITLB\_FETCH\_HIT\_\_IF1G = 0x4, \textcolor{comment}{// L1 instruction fetch TLB hit a 1GB page size}}
\DoxyCodeLine{00106         L1\_ITLB\_FETCH\_HIT\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_ITLB\_FETCH\_HIT\_\_IF2M = 0x2, \textcolor{comment}{// L1 instruction fetch TLB hit a 2MB page size}}
\DoxyCodeLine{00107         L1\_ITLB\_FETCH\_HIT\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_ITLB\_FETCH\_HIT\_\_IF4K = 0x1, \textcolor{comment}{// L1 instruction fetch TLB hit a 4KB or 16KB page size}}
\DoxyCodeLine{00108         IC\_TAG\_HIT\_MISS = 0x18e, \textcolor{comment}{// Counts various IC tag related hit and miss events}}
\DoxyCodeLine{00109         IC\_TAG\_HIT\_MISS\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_IC\_TAG\_HIT\_MISS\_\_IC\_HIT = 0x7, \textcolor{comment}{// Instruction cache hit}}
\DoxyCodeLine{00110         IC\_TAG\_HIT\_MISS\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_IC\_TAG\_HIT\_MISS\_\_IC\_MISS = 0x18, \textcolor{comment}{// Instruction cache miss}}
\DoxyCodeLine{00111         IC\_TAG\_HIT\_MISS\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_IC\_TAG\_HIT\_MISS\_\_ALL\_IC\_ACCESS = 0x1f, \textcolor{comment}{// All instruction cache accesses}}
\DoxyCodeLine{00112         OP\_CACHE\_HIT\_MISS = 0x28f, \textcolor{comment}{// Counts op cache micro-\/tag hit/miss events}}
\DoxyCodeLine{00113         OP\_CACHE\_HIT\_MISS\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_OP\_CACHE\_HIT\_MISS\_\_OC\_HIT = 0x3, \textcolor{comment}{// Op cache hit}}
\DoxyCodeLine{00114         OP\_CACHE\_HIT\_MISS\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_OP\_CACHE\_HIT\_MISS\_\_OC\_MISS = 0x4, \textcolor{comment}{// Op cache miss}}
\DoxyCodeLine{00115         OP\_CACHE\_HIT\_MISS\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_OP\_CACHE\_HIT\_MISS\_\_ALL\_OC\_ACCESS = 0x7, \textcolor{comment}{// All op cache accesses}}
\DoxyCodeLine{00116         OPS\_SOURCE\_DISPATCHED\_FROM\_DECODER = 0xaa, \textcolor{comment}{// Number of ops dispatched from the decoder classified by op source}}
\DoxyCodeLine{00117         OPS\_SOURCE\_DISPATCHED\_FROM\_DECODER\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_OPS\_SOURCE\_DISPATCHED\_FROM\_DECODER\_\_X86DECODER\_DISPATCHED = 0x1, \textcolor{comment}{// Number of ops fetched from Instruction Cache and dispatched}}
\DoxyCodeLine{00118         OPS\_SOURCE\_DISPATCHED\_FROM\_DECODER\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_OPS\_SOURCE\_DISPATCHED\_FROM\_DECODER\_\_OPCACHE\_DISPATCHED = 0x2, \textcolor{comment}{// Number of ops fetched from Op Cache and dispatched}}
\DoxyCodeLine{00119         OPS\_TYPE\_DISPATCHED\_FROM\_DECODER = 0xab, \textcolor{comment}{// Number of ops dispatched from the decoder classified by op type}}
\DoxyCodeLine{00120         OPS\_TYPE\_DISPATCHED\_FROM\_DECODER\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_OPS\_TYPE\_DISPATCHED\_FROM\_DECODER\_\_FP\_DISP\_IBS\_MODE = 0x04, \textcolor{comment}{// Any FP dispatch. Count aligns with IBS count}}
\DoxyCodeLine{00121         OPS\_TYPE\_DISPATCHED\_FROM\_DECODER\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_OPS\_TYPE\_DISPATCHED\_FROM\_DECODER\_\_INT\_DISP\_IBS\_MODE = 0x08, \textcolor{comment}{// Any Integer dispatch. Count aligns with IBS count}}
\DoxyCodeLine{00122         OPS\_TYPE\_DISPATCHED\_FROM\_DECODER\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_OPS\_TYPE\_DISPATCHED\_FROM\_DECODER\_\_FP\_DISP\_RETIRE\_MODE = 0x84, \textcolor{comment}{// Any FP dispatch. Count aligns with RETIRED\_OPS count}}
\DoxyCodeLine{00123         OPS\_TYPE\_DISPATCHED\_FROM\_DECODER\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_OPS\_TYPE\_DISPATCHED\_FROM\_DECODER\_\_INT\_DISP\_RETIRE\_MODE = 0x88, \textcolor{comment}{// Any Integer dispatch. Count aligns with RETIRED\_OPS count}}
\DoxyCodeLine{00124         DISPATCH\_RESOURCE\_STALL\_CYCLES\_1 = 0xae, \textcolor{comment}{// Number of cycles where a dispatch group is valid but does not get dispatched due to a Token Stall}}
\DoxyCodeLine{00125         DISPATCH\_RESOURCE\_STALL\_CYCLES\_1\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_DISPATCH\_RESOURCE\_STALL\_CYCLES\_1\_\_INT\_PHY\_REG\_FILE\_RSRC\_STALL = 0x1, \textcolor{comment}{// Number of cycles stalled due to integer physical register file resource stalls. Applies to all ops that have integer destination register}}
\DoxyCodeLine{00126         DISPATCH\_RESOURCE\_STALL\_CYCLES\_1\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_DISPATCH\_RESOURCE\_STALL\_CYCLES\_1\_\_LOAD\_QUEUE\_RSRC\_STALL = 0x2, \textcolor{comment}{// Number of cycles stalled due to load queue resource stalls. Applies to all ops with load semantics}}
\DoxyCodeLine{00127         DISPATCH\_RESOURCE\_STALL\_CYCLES\_1\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_DISPATCH\_RESOURCE\_STALL\_CYCLES\_1\_\_STORE\_QUEUE\_RSRC\_STALL = 0x4, \textcolor{comment}{// Number of cycles stalled due to store queue resource stalls. Applies to all ops with store semantics}}
\DoxyCodeLine{00128         DISPATCH\_RESOURCE\_STALL\_CYCLES\_1\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_DISPATCH\_RESOURCE\_STALL\_CYCLES\_1\_\_TAKEN\_BRANCH\_BUFFER\_RSRC\_STALL = 0x10, \textcolor{comment}{// Number of cycles stalled due to taken branch buffer resource stalls}}
\DoxyCodeLine{00129         DISPATCH\_RESOURCE\_STALL\_CYCLES\_1\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_DISPATCH\_RESOURCE\_STALL\_CYCLES\_1\_\_FP\_REG\_FILE\_RSRC\_STALL = 0x20, \textcolor{comment}{// Number of cycles stalled due to floating-\/point register file resource stalls. Applies to all FP ops that have a destination register}}
\DoxyCodeLine{00130         DISPATCH\_RESOURCE\_STALL\_CYCLES\_1\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_DISPATCH\_RESOURCE\_STALL\_CYCLES\_1\_\_FP\_SCHEDULER\_RSRC\_STALL = 0x40, \textcolor{comment}{// Number of cycles stalled due to floating-\/point scheduler resource stalls. Applies to ops that use the FP scheduler}}
\DoxyCodeLine{00131         DISPATCH\_RESOURCE\_STALL\_CYCLES\_1\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_DISPATCH\_RESOURCE\_STALL\_CYCLES\_1\_\_FP\_FLUSH\_RECOVERY\_STALL = 0x80, \textcolor{comment}{// Number of cycles stalled due to floating-\/point flush recovery}}
\DoxyCodeLine{00132         DISPATCH\_RESOURCE\_STALL\_CYCLES\_2 = 0xaf, \textcolor{comment}{// Number of cycles where a dispatch group is valid but does not get dispatched due to a Token Stall}}
\DoxyCodeLine{00133         DISPATCH\_RESOURCE\_STALL\_CYCLES\_2\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_DISPATCH\_RESOURCE\_STALL\_CYCLES\_2\_\_INT\_SCHEDULER\_0\_TOKEN\_STALL = 0x1, \textcolor{comment}{// Number of cycles stalled due to no tokens available for Integer Scheduler Queue 0}}
\DoxyCodeLine{00134         DISPATCH\_RESOURCE\_STALL\_CYCLES\_2\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_DISPATCH\_RESOURCE\_STALL\_CYCLES\_2\_\_INT\_SCHEDULER\_1\_TOKEN\_STALL = 0x2, \textcolor{comment}{// Number of cycles stalled due to no tokens available for Integer Scheduler Queue 1}}
\DoxyCodeLine{00135         DISPATCH\_RESOURCE\_STALL\_CYCLES\_2\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_DISPATCH\_RESOURCE\_STALL\_CYCLES\_2\_\_INT\_SCHEDULER\_2\_TOKEN\_STALL = 0x4, \textcolor{comment}{// Number of cycles stalled due to no tokens available for Integer Scheduler Queue 2}}
\DoxyCodeLine{00136         DISPATCH\_RESOURCE\_STALL\_CYCLES\_2\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_DISPATCH\_RESOURCE\_STALL\_CYCLES\_2\_\_INT\_SCHEDULER\_3\_TOKEN\_STALL = 0x8, \textcolor{comment}{// Number of cycles stalled due to no tokens available for Integer Scheduler Queue 3}}
\DoxyCodeLine{00137         DISPATCH\_RESOURCE\_STALL\_CYCLES\_2\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_DISPATCH\_RESOURCE\_STALL\_CYCLES\_2\_\_RETIRE\_TOKEN\_STALL = 0x20, \textcolor{comment}{// Number of cycles stalled due to insufficient tokens available for Retire Queue}}
\DoxyCodeLine{00138         RETIRED\_INSTRUCTIONS = 0xc0, \textcolor{comment}{// Number of instructions retired}}
\DoxyCodeLine{00139         RETIRED\_OPS = 0xc1, \textcolor{comment}{// Number of macro-\/ops retired}}
\DoxyCodeLine{00140         RETIRED\_BRANCH\_INSTRUCTIONS = 0xc2, \textcolor{comment}{// Number of branch instructions retired. This includes all types of architectural control flow changes}}
\DoxyCodeLine{00141         RETIRED\_BRANCH\_INSTRUCTIONS\_MISPREDICTED = 0xc3, \textcolor{comment}{// Number of retired branch instructions}}
\DoxyCodeLine{00142         RETIRED\_TAKEN\_BRANCH\_INSTRUCTIONS = 0xc4, \textcolor{comment}{// Number of taken branches that were retired. This includes all types of architectural control flow changes}}
\DoxyCodeLine{00143         RETIRED\_TAKEN\_BRANCH\_INSTRUCTIONS\_MISPREDICTED = 0xc5, \textcolor{comment}{// Number of retired taken branch instructions that were mispredicted}}
\DoxyCodeLine{00144         RETIRED\_FAR\_CONTROL\_TRANSFERS = 0xc6, \textcolor{comment}{// Number of far control transfers retired including far call/jump/return}}
\DoxyCodeLine{00145         RETIRED\_NEAR\_RETURNS = 0xc8, \textcolor{comment}{// Number of near return instructions (RET or RET Iw) retired}}
\DoxyCodeLine{00146         RETIRED\_NEAR\_RETURNS\_MISPREDICTED = 0xc9, \textcolor{comment}{// Number of near returns retired that were not correctly predicted by the return address predictor. Each such mispredict incurs the same penalty as a mispredicted conditional branch instruction}}
\DoxyCodeLine{00147         RETIRED\_INDIRECT\_BRANCH\_INSTRUCTIONS\_MISPREDICTED = 0xca, \textcolor{comment}{// Number of indirect branches retired there were not correctly predicted. Each such mispredict incurs the same penalty as a mispredicted condition branch instruction. Only EX mispredicts are counted}}
\DoxyCodeLine{00148         RETIRED\_MMX\_FP\_INSTRUCTIONS = 0xcb, \textcolor{comment}{// Number of MMX}}
\DoxyCodeLine{00149         RETIRED\_MMX\_FP\_INSTRUCTIONS\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_RETIRED\_MMX\_FP\_INSTRUCTIONS\_\_SSE\_INSTR = 0x4, \textcolor{comment}{// Number of SSE instructions (SSE}}
\DoxyCodeLine{00150         RETIRED\_MMX\_FP\_INSTRUCTIONS\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_RETIRED\_MMX\_FP\_INSTRUCTIONS\_\_MMX\_INSTR = 0x2, \textcolor{comment}{// Number of MMX instructions}}
\DoxyCodeLine{00151         RETIRED\_MMX\_FP\_INSTRUCTIONS\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_RETIRED\_MMX\_FP\_INSTRUCTIONS\_\_X87\_INSTR = 0x1, \textcolor{comment}{// Number of x87 instructions}}
\DoxyCodeLine{00152         RETIRED\_INDIRECT\_BRANCH\_INSTRUCTIONS = 0xcc, \textcolor{comment}{// Number of indirect branches retired}}
\DoxyCodeLine{00153         RETIRED\_CONDITIONAL\_BRANCH\_INSTRUCTIONS = 0xd1, \textcolor{comment}{// Number of retired conditional branch instructions}}
\DoxyCodeLine{00154         DIV\_CYCLES\_BUSY\_COUNT = 0xd3, \textcolor{comment}{// Number of cycles when the divider is busy}}
\DoxyCodeLine{00155         DIV\_OP\_COUNT = 0xd4, \textcolor{comment}{// Number of divide ops}}
\DoxyCodeLine{00156         RETIRED\_BRANCH\_MISPREDICTED\_DIRECTION\_MISMATCH = 0x1c7, \textcolor{comment}{// Number of retired conditional branch instructions that were not correctly predicted because of branch direction mismatch}}
\DoxyCodeLine{00157         TAGGED\_IBS\_OPS = 0x1cf, \textcolor{comment}{// Counts Op IBS related events}}
\DoxyCodeLine{00158         TAGGED\_IBS\_OPS\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_TAGGED\_IBS\_OPS\_\_IBS\_COUNT\_ROLLOVER = 0x4, \textcolor{comment}{// Number of times a op could not be tagged by IBS because of a previous tagged op that has not retired}}
\DoxyCodeLine{00159         TAGGED\_IBS\_OPS\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_TAGGED\_IBS\_OPS\_\_IBS\_TAGGED\_OPS\_RET = 0x2, \textcolor{comment}{// Number of ops tagged by IBS that retired}}
\DoxyCodeLine{00160         TAGGED\_IBS\_OPS\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_TAGGED\_IBS\_OPS\_\_IBS\_TAGGED\_OPS = 0x1, \textcolor{comment}{// Number of ops tagged by IBS}}
\DoxyCodeLine{00161         RETIRED\_FUSED\_INSTRUCTIONS = 0x1d0, \textcolor{comment}{// Counts retired fused instructions}}
\DoxyCodeLine{00162         REQUESTS\_TO\_L2\_GROUP1 = 0x60, \textcolor{comment}{// All L2 cache requests}}
\DoxyCodeLine{00163         REQUESTS\_TO\_L2\_GROUP1\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_REQUESTS\_TO\_L2\_GROUP1\_\_RD\_BLK\_L = 0x80, \textcolor{comment}{// Number of data cache reads (including software and hardware prefetches)}}
\DoxyCodeLine{00164         REQUESTS\_TO\_L2\_GROUP1\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_REQUESTS\_TO\_L2\_GROUP1\_\_RD\_BLK\_X = 0x40, \textcolor{comment}{// Number of data cache stores}}
\DoxyCodeLine{00165         REQUESTS\_TO\_L2\_GROUP1\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_REQUESTS\_TO\_L2\_GROUP1\_\_LS\_RD\_BLK\_C\_S = 0x20, \textcolor{comment}{// Number of data cache shared reads}}
\DoxyCodeLine{00166         REQUESTS\_TO\_L2\_GROUP1\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_REQUESTS\_TO\_L2\_GROUP1\_\_CACHEABLE\_IC\_READ = 0x10, \textcolor{comment}{// Number of instruction cache reads}}
\DoxyCodeLine{00167         REQUESTS\_TO\_L2\_GROUP1\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_REQUESTS\_TO\_L2\_GROUP1\_\_CHANGE\_TO\_X = 0x8, \textcolor{comment}{// Number of requests change to writable}}
\DoxyCodeLine{00168         REQUESTS\_TO\_L2\_GROUP1\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_REQUESTS\_TO\_L2\_GROUP1\_\_PREFETCH\_L2 = 0x4, \textcolor{comment}{// TBD}}
\DoxyCodeLine{00169         REQUESTS\_TO\_L2\_GROUP1\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_REQUESTS\_TO\_L2\_GROUP1\_\_L2\_HW\_PF = 0x2, \textcolor{comment}{// Number of prefetches accepted by L2 pipeline}}
\DoxyCodeLine{00170         CORE\_TO\_L2\_CACHEABLE\_REQUEST\_ACCESS\_STATUS = 0x64, \textcolor{comment}{// L2 cache request outcomes. This event does not count accesses to the L2 cache by the L2 prefetcher}}
\DoxyCodeLine{00171         CORE\_TO\_L2\_CACHEABLE\_REQUEST\_ACCESS\_STATUS\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_CORE\_TO\_L2\_CACHEABLE\_REQUEST\_ACCESS\_STATUS\_\_LS\_RD\_BLK\_C\_S = 0x80, \textcolor{comment}{// Number of data cache shared read hitting in the L2}}
\DoxyCodeLine{00172         CORE\_TO\_L2\_CACHEABLE\_REQUEST\_ACCESS\_STATUS\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_CORE\_TO\_L2\_CACHEABLE\_REQUEST\_ACCESS\_STATUS\_\_LS\_RD\_BLK\_L\_HIT\_X = 0x40, \textcolor{comment}{// Number of data cache reads hitting in the L2}}
\DoxyCodeLine{00173         CORE\_TO\_L2\_CACHEABLE\_REQUEST\_ACCESS\_STATUS\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_CORE\_TO\_L2\_CACHEABLE\_REQUEST\_ACCESS\_STATUS\_\_LS\_RD\_BLK\_L\_HIT\_S = 0x20, \textcolor{comment}{// Number of data cache reads hitting a non-\/modifiable line in the L2}}
\DoxyCodeLine{00174         CORE\_TO\_L2\_CACHEABLE\_REQUEST\_ACCESS\_STATUS\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_CORE\_TO\_L2\_CACHEABLE\_REQUEST\_ACCESS\_STATUS\_\_LS\_RD\_BLK\_X = 0x10, \textcolor{comment}{// Number of data cache store or state change requests hitting in the L2}}
\DoxyCodeLine{00175         CORE\_TO\_L2\_CACHEABLE\_REQUEST\_ACCESS\_STATUS\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_CORE\_TO\_L2\_CACHEABLE\_REQUEST\_ACCESS\_STATUS\_\_LS\_RD\_BLK\_C = 0x8, \textcolor{comment}{// Number of data cache requests missing in the L2 (all types)}}
\DoxyCodeLine{00176         CORE\_TO\_L2\_CACHEABLE\_REQUEST\_ACCESS\_STATUS\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_CORE\_TO\_L2\_CACHEABLE\_REQUEST\_ACCESS\_STATUS\_\_IC\_FILL\_HIT\_X = 0x4, \textcolor{comment}{// Number of instruction cache fill requests hitting a modifiable line in the L2}}
\DoxyCodeLine{00177         CORE\_TO\_L2\_CACHEABLE\_REQUEST\_ACCESS\_STATUS\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_CORE\_TO\_L2\_CACHEABLE\_REQUEST\_ACCESS\_STATUS\_\_IC\_FILL\_HIT\_S = 0x2, \textcolor{comment}{// Number of instruction cache fill requests hitting a non-\/modifiable line in the L2}}
\DoxyCodeLine{00178         CORE\_TO\_L2\_CACHEABLE\_REQUEST\_ACCESS\_STATUS\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_CORE\_TO\_L2\_CACHEABLE\_REQUEST\_ACCESS\_STATUS\_\_IC\_FILL\_MISS = 0x1, \textcolor{comment}{// Number of instruction cache fill requests missing the L2}}
\DoxyCodeLine{00179         L2\_PREFETCH\_HIT\_L2 = 0x70, \textcolor{comment}{// Number of L2 prefetches that hit in the L2}}
\DoxyCodeLine{00180         L2\_PREFETCH\_HIT\_L2\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_L2\_PREFETCH\_HIT\_L2\_\_L2\_HW\_PREFETCHER = 0x1f, \textcolor{comment}{// Number of requests generated by L2 hardware prefetcher}}
\DoxyCodeLine{00181         L2\_PREFETCH\_HIT\_L2\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_L2\_PREFETCH\_HIT\_L2\_\_L1\_HW\_PREFETCHER = 0xe0, \textcolor{comment}{// Number of requests generated by L1 hardware prefetcher}}
\DoxyCodeLine{00182         L2\_PREFETCH\_HIT\_L3 = 0x71, \textcolor{comment}{// Number of L2 prefetches accepted by the L2 pipeline which miss the L2 cache and hit the L3}}
\DoxyCodeLine{00183         L2\_PREFETCH\_HIT\_L3\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_L2\_PREFETCH\_HIT\_L2\_\_L2\_HW\_PREFETCHER = 0x1f, \textcolor{comment}{// Number of requests generated by L2 hardware prefetcher}}
\DoxyCodeLine{00184         L2\_PREFETCH\_HIT\_L3\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_L2\_PREFETCH\_HIT\_L2\_\_L1\_HW\_PREFETCHER = 0xe0, \textcolor{comment}{// Number of requests generated by L1 hardware prefetcher}}
\DoxyCodeLine{00185         L2\_PREFETCH\_MISS\_L3 = 0x72, \textcolor{comment}{// Number of L2 prefetches accepted by the L2 pipeline which miss the L2 and the L3 caches}}
\DoxyCodeLine{00186         L2\_PREFETCH\_MISS\_L3\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_L2\_PREFETCH\_HIT\_L2\_\_L2\_HW\_PREFETCHER = 0x1f, \textcolor{comment}{// Number of requests generated by L2 hardware prefetcher}}
\DoxyCodeLine{00187         L2\_PREFETCH\_MISS\_L3\_\_MASK\_\_AMD64\_FAM19H\_ZEN3\_L2\_PREFETCH\_HIT\_L2\_\_L1\_HW\_PREFETCHER = 0xe0, \textcolor{comment}{// Number of requests generated by L1 hardware prefetcher}}
\DoxyCodeLine{00188         UOPS\_QUEUE\_EMPTY = 0xa9, \textcolor{comment}{// Counts cycles where the decoded uops queue is empty}}
\DoxyCodeLine{00189         }
\DoxyCodeLine{00190     \};}
\DoxyCodeLine{00191 \};}
\DoxyCodeLine{00192 }
\DoxyCodeLine{00193 \textcolor{keyword}{namespace }fam19h\_zen3 = optkit::amd64::fam19h\_zen3;}

\end{DoxyCode}
