Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/parallels/intelFPGA_lite/introFPGAEmbededdSystem/nios2pio/nios2pio_qsys.qsys --block-symbol-file --output-directory=/home/parallels/intelFPGA_lite/introFPGAEmbededdSystem/nios2pio/nios2pio_qsys --family="Cyclone V" --part=5CEBA4F23C7
Progress: Loading nios2pio/nios2pio_qsys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 19.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 19.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 19.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 19.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_0 [altera_avalon_pio 19.1]
Progress: Parameterizing module pio_0
Progress: Adding pio_1 [altera_avalon_pio 19.1]
Progress: Parameterizing module pio_1
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 19.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios2pio_qsys.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios2pio_qsys.pio_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios2pio_qsys.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios2pio_qsys.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/parallels/intelFPGA_lite/introFPGAEmbededdSystem/nios2pio/nios2pio_qsys.qsys --synthesis=VERILOG --output-directory=/home/parallels/intelFPGA_lite/introFPGAEmbededdSystem/nios2pio/nios2pio_qsys/synthesis --family="Cyclone V" --part=5CEBA4F23C7
Progress: Loading nios2pio/nios2pio_qsys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 19.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 19.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 19.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 19.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_0 [altera_avalon_pio 19.1]
Progress: Parameterizing module pio_0
Progress: Adding pio_1 [altera_avalon_pio 19.1]
Progress: Parameterizing module pio_1
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 19.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios2pio_qsys.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios2pio_qsys.pio_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios2pio_qsys.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios2pio_qsys.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: nios2pio_qsys: Generating nios2pio_qsys "nios2pio_qsys" for QUARTUS_SYNTH
Info: jtag_uart_0: Starting RTL generation for module 'nios2pio_qsys_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec /home/parallels/intelFPGA_lite/19.1/quartus/linux64/perl/bin/perl -I /home/parallels/intelFPGA_lite/19.1/quartus/sopc_builder/bin/europa -I /home/parallels/intelFPGA_lite/19.1/quartus/sopc_builder/bin -I /home/parallels/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/parallels/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/parallels/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios2pio_qsys_jtag_uart_0 --dir=/tmp/alt8354_4028991758988505935.dir/0007_jtag_uart_0_gen/ --quartus_dir=/home/parallels/intelFPGA_lite/19.1/quartus --verilog --config=/tmp/alt8354_4028991758988505935.dir/0007_jtag_uart_0_gen//nios2pio_qsys_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Can't locate Getopt/Long.pm in @INC (you may need to install the Getopt::Long module) (@INC contains: /home/parallels/intelFPGA_lite/19.1/quartus/sopc_builder/bin/europa /home/parallels/intelFPGA_lite/19.1/quartus/sopc_builder/bin /home/parallels/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common /home/parallels/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart /tools/perl/5.28.1/linux64/lib/site_perl/5.28.1/x86_64-linux /tools/perl/5.28.1/linux64/lib/site_perl/5.28.1 /tools/perl/5.28.1/linux64/lib/5.28.1/x86_64-linux /tools/perl/5.28.1/linux64/lib/5.28.1) at /home/parallels/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl line 18.
Info: jtag_uart_0: BEGIN failed--compilation aborted at /home/parallels/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl line 18.
Info: jtag_uart_0: Done RTL generation for module 'nios2pio_qsys_jtag_uart_0'
Error: jtag_uart_0: Failed to find module nios2pio_qsys_jtag_uart_0
Info: jtag_uart_0: "nios2pio_qsys" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Error: Generation stopped, 8 or more modules remaining
Info: nios2pio_qsys: Done "nios2pio_qsys" with 10 modules, 1 files
Error: qsys-generate failed with exit code 1: 2 Errors, 0 Warnings
Info: Finished: Create HDL design files for synthesis
