Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Oct 29 14:35:17 2020
| Host         : Sudbin-P50 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file UART_controller_timing_summary_routed.rpt -pb UART_controller_timing_summary_routed.pb -rpx UART_controller_timing_summary_routed.rpx -warn_on_violation
| Design       : UART_controller
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (11)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.463        0.000                      0                  124        0.160        0.000                      0                  124        4.500        0.000                       0                    81  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 6.463        0.000                      0                  124        0.160        0.000                      0                  124        4.500        0.000                       0                    81  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.463ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.463ns  (required time - arrival time)
  Source:                 tx_button_controller/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_button_controller/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.059ns  (logic 1.445ns (47.237%)  route 1.614ns (52.763%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.633     5.154    tx_button_controller/CLK
    SLICE_X6Y10          FDRE                                         r  tx_button_controller/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.518     5.672 r  tx_button_controller/count_reg[4]/Q
                         net (fo=3, routed)           0.956     6.628    tx_button_controller/count_reg[4]
    SLICE_X7Y11          LUT2 (Prop_lut2_I0_O)        0.124     6.752 r  tx_button_controller/count0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.752    tx_button_controller/count0_carry_i_7_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.284 r  tx_button_controller/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.284    tx_button_controller/count0_carry_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.555 r  tx_button_controller/count0_carry__0/CO[0]
                         net (fo=15, routed)          0.658     8.213    tx_button_controller/count0_carry__0_n_3
    SLICE_X6Y9           FDRE                                         r  tx_button_controller/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.515    14.856    tx_button_controller/CLK
    SLICE_X6Y9           FDRE                                         r  tx_button_controller/count_reg[0]/C
                         clock pessimism              0.273    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X6Y9           FDRE (Setup_fdre_C_CE)      -0.418    14.676    tx_button_controller/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -8.213    
  -------------------------------------------------------------------
                         slack                                  6.463    

Slack (MET) :             6.463ns  (required time - arrival time)
  Source:                 tx_button_controller/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_button_controller/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.059ns  (logic 1.445ns (47.237%)  route 1.614ns (52.763%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.633     5.154    tx_button_controller/CLK
    SLICE_X6Y10          FDRE                                         r  tx_button_controller/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.518     5.672 r  tx_button_controller/count_reg[4]/Q
                         net (fo=3, routed)           0.956     6.628    tx_button_controller/count_reg[4]
    SLICE_X7Y11          LUT2 (Prop_lut2_I0_O)        0.124     6.752 r  tx_button_controller/count0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.752    tx_button_controller/count0_carry_i_7_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.284 r  tx_button_controller/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.284    tx_button_controller/count0_carry_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.555 r  tx_button_controller/count0_carry__0/CO[0]
                         net (fo=15, routed)          0.658     8.213    tx_button_controller/count0_carry__0_n_3
    SLICE_X6Y9           FDRE                                         r  tx_button_controller/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.515    14.856    tx_button_controller/CLK
    SLICE_X6Y9           FDRE                                         r  tx_button_controller/count_reg[1]/C
                         clock pessimism              0.273    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X6Y9           FDRE (Setup_fdre_C_CE)      -0.418    14.676    tx_button_controller/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -8.213    
  -------------------------------------------------------------------
                         slack                                  6.463    

Slack (MET) :             6.463ns  (required time - arrival time)
  Source:                 tx_button_controller/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_button_controller/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.059ns  (logic 1.445ns (47.237%)  route 1.614ns (52.763%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.633     5.154    tx_button_controller/CLK
    SLICE_X6Y10          FDRE                                         r  tx_button_controller/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.518     5.672 r  tx_button_controller/count_reg[4]/Q
                         net (fo=3, routed)           0.956     6.628    tx_button_controller/count_reg[4]
    SLICE_X7Y11          LUT2 (Prop_lut2_I0_O)        0.124     6.752 r  tx_button_controller/count0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.752    tx_button_controller/count0_carry_i_7_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.284 r  tx_button_controller/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.284    tx_button_controller/count0_carry_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.555 r  tx_button_controller/count0_carry__0/CO[0]
                         net (fo=15, routed)          0.658     8.213    tx_button_controller/count0_carry__0_n_3
    SLICE_X6Y9           FDRE                                         r  tx_button_controller/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.515    14.856    tx_button_controller/CLK
    SLICE_X6Y9           FDRE                                         r  tx_button_controller/count_reg[2]/C
                         clock pessimism              0.273    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X6Y9           FDRE (Setup_fdre_C_CE)      -0.418    14.676    tx_button_controller/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -8.213    
  -------------------------------------------------------------------
                         slack                                  6.463    

Slack (MET) :             6.463ns  (required time - arrival time)
  Source:                 tx_button_controller/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_button_controller/count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.059ns  (logic 1.445ns (47.237%)  route 1.614ns (52.763%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.633     5.154    tx_button_controller/CLK
    SLICE_X6Y10          FDRE                                         r  tx_button_controller/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.518     5.672 r  tx_button_controller/count_reg[4]/Q
                         net (fo=3, routed)           0.956     6.628    tx_button_controller/count_reg[4]
    SLICE_X7Y11          LUT2 (Prop_lut2_I0_O)        0.124     6.752 r  tx_button_controller/count0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.752    tx_button_controller/count0_carry_i_7_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.284 r  tx_button_controller/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.284    tx_button_controller/count0_carry_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.555 r  tx_button_controller/count0_carry__0/CO[0]
                         net (fo=15, routed)          0.658     8.213    tx_button_controller/count0_carry__0_n_3
    SLICE_X6Y9           FDRE                                         r  tx_button_controller/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.515    14.856    tx_button_controller/CLK
    SLICE_X6Y9           FDRE                                         r  tx_button_controller/count_reg[3]/C
                         clock pessimism              0.273    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X6Y9           FDRE (Setup_fdre_C_CE)      -0.418    14.676    tx_button_controller/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -8.213    
  -------------------------------------------------------------------
                         slack                                  6.463    

Slack (MET) :             6.523ns  (required time - arrival time)
  Source:                 UART_transceiver/receiver/bit_duration_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_transceiver/receiver/FSM_sequential_rx_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.467ns  (logic 1.148ns (33.112%)  route 2.319ns (66.888%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.627     5.148    UART_transceiver/receiver/CLK
    SLICE_X2Y18          FDRE                                         r  UART_transceiver/receiver/bit_duration_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     5.666 r  UART_transceiver/receiver/bit_duration_count_reg[3]/Q
                         net (fo=8, routed)           0.886     6.552    UART_transceiver/receiver/bit_duration_count_reg_n_0_[3]
    SLICE_X2Y17          LUT5 (Prop_lut5_I1_O)        0.150     6.702 r  UART_transceiver/receiver/FSM_sequential_rx_state[1]_i_6/O
                         net (fo=1, routed)           0.568     7.270    UART_transceiver/receiver/FSM_sequential_rx_state[1]_i_6_n_0
    SLICE_X1Y17          LUT6 (Prop_lut6_I5_O)        0.328     7.598 r  UART_transceiver/receiver/FSM_sequential_rx_state[1]_i_2/O
                         net (fo=2, routed)           0.866     8.463    UART_transceiver/receiver/FSM_sequential_rx_state[1]_i_2_n_0
    SLICE_X1Y17          LUT4 (Prop_lut4_I2_O)        0.152     8.615 r  UART_transceiver/receiver/FSM_sequential_rx_state[1]_i_1/O
                         net (fo=1, routed)           0.000     8.615    UART_transceiver/receiver/FSM_sequential_rx_state[1]_i_1_n_0
    SLICE_X1Y17          FDRE                                         r  UART_transceiver/receiver/FSM_sequential_rx_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.511    14.852    UART_transceiver/receiver/CLK
    SLICE_X1Y17          FDRE                                         r  UART_transceiver/receiver/FSM_sequential_rx_state_reg[1]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X1Y17          FDRE (Setup_fdre_C_D)        0.047    15.138    UART_transceiver/receiver/FSM_sequential_rx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                          -8.615    
  -------------------------------------------------------------------
                         slack                                  6.523    

Slack (MET) :             6.578ns  (required time - arrival time)
  Source:                 tx_button_controller/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_button_controller/flipflop_3_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.392ns  (logic 1.818ns (53.590%)  route 1.574ns (46.410%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.633     5.154    tx_button_controller/CLK
    SLICE_X6Y10          FDRE                                         r  tx_button_controller/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.518     5.672 r  tx_button_controller/count_reg[4]/Q
                         net (fo=3, routed)           0.956     6.628    tx_button_controller/count_reg[4]
    SLICE_X7Y11          LUT2 (Prop_lut2_I0_O)        0.124     6.752 r  tx_button_controller/count0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.752    tx_button_controller/count0_carry_i_7_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.284 r  tx_button_controller/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.284    tx_button_controller/count0_carry_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.555 r  tx_button_controller/count0_carry__0/CO[0]
                         net (fo=15, routed)          0.619     8.174    tx_button_controller/count0_carry__0_n_3
    SLICE_X4Y10          LUT4 (Prop_lut4_I2_O)        0.373     8.547 r  tx_button_controller/flipflop_3_i_1/O
                         net (fo=1, routed)           0.000     8.547    tx_button_controller/flipflop_3_i_1_n_0
    SLICE_X4Y10          FDRE                                         r  tx_button_controller/flipflop_3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.515    14.856    tx_button_controller/CLK
    SLICE_X4Y10          FDRE                                         r  tx_button_controller/flipflop_3_reg/C
                         clock pessimism              0.273    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X4Y10          FDRE (Setup_fdre_C_D)        0.031    15.125    tx_button_controller/flipflop_3_reg
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -8.547    
  -------------------------------------------------------------------
                         slack                                  6.578    

Slack (MET) :             6.627ns  (required time - arrival time)
  Source:                 tx_button_controller/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_button_controller/count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.919ns  (logic 1.445ns (49.500%)  route 1.474ns (50.500%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.633     5.154    tx_button_controller/CLK
    SLICE_X6Y10          FDRE                                         r  tx_button_controller/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.518     5.672 r  tx_button_controller/count_reg[4]/Q
                         net (fo=3, routed)           0.956     6.628    tx_button_controller/count_reg[4]
    SLICE_X7Y11          LUT2 (Prop_lut2_I0_O)        0.124     6.752 r  tx_button_controller/count0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.752    tx_button_controller/count0_carry_i_7_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.284 r  tx_button_controller/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.284    tx_button_controller/count0_carry_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.555 r  tx_button_controller/count0_carry__0/CO[0]
                         net (fo=15, routed)          0.518     8.073    tx_button_controller/count0_carry__0_n_3
    SLICE_X6Y10          FDRE                                         r  tx_button_controller/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.515    14.856    tx_button_controller/CLK
    SLICE_X6Y10          FDRE                                         r  tx_button_controller/count_reg[4]/C
                         clock pessimism              0.298    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X6Y10          FDRE (Setup_fdre_C_CE)      -0.418    14.701    tx_button_controller/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.701    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  6.627    

Slack (MET) :             6.627ns  (required time - arrival time)
  Source:                 tx_button_controller/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_button_controller/count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.919ns  (logic 1.445ns (49.500%)  route 1.474ns (50.500%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.633     5.154    tx_button_controller/CLK
    SLICE_X6Y10          FDRE                                         r  tx_button_controller/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.518     5.672 r  tx_button_controller/count_reg[4]/Q
                         net (fo=3, routed)           0.956     6.628    tx_button_controller/count_reg[4]
    SLICE_X7Y11          LUT2 (Prop_lut2_I0_O)        0.124     6.752 r  tx_button_controller/count0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.752    tx_button_controller/count0_carry_i_7_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.284 r  tx_button_controller/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.284    tx_button_controller/count0_carry_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.555 r  tx_button_controller/count0_carry__0/CO[0]
                         net (fo=15, routed)          0.518     8.073    tx_button_controller/count0_carry__0_n_3
    SLICE_X6Y10          FDRE                                         r  tx_button_controller/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.515    14.856    tx_button_controller/CLK
    SLICE_X6Y10          FDRE                                         r  tx_button_controller/count_reg[5]/C
                         clock pessimism              0.298    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X6Y10          FDRE (Setup_fdre_C_CE)      -0.418    14.701    tx_button_controller/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.701    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  6.627    

Slack (MET) :             6.627ns  (required time - arrival time)
  Source:                 tx_button_controller/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_button_controller/count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.919ns  (logic 1.445ns (49.500%)  route 1.474ns (50.500%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.633     5.154    tx_button_controller/CLK
    SLICE_X6Y10          FDRE                                         r  tx_button_controller/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.518     5.672 r  tx_button_controller/count_reg[4]/Q
                         net (fo=3, routed)           0.956     6.628    tx_button_controller/count_reg[4]
    SLICE_X7Y11          LUT2 (Prop_lut2_I0_O)        0.124     6.752 r  tx_button_controller/count0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.752    tx_button_controller/count0_carry_i_7_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.284 r  tx_button_controller/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.284    tx_button_controller/count0_carry_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.555 r  tx_button_controller/count0_carry__0/CO[0]
                         net (fo=15, routed)          0.518     8.073    tx_button_controller/count0_carry__0_n_3
    SLICE_X6Y10          FDRE                                         r  tx_button_controller/count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.515    14.856    tx_button_controller/CLK
    SLICE_X6Y10          FDRE                                         r  tx_button_controller/count_reg[6]/C
                         clock pessimism              0.298    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X6Y10          FDRE (Setup_fdre_C_CE)      -0.418    14.701    tx_button_controller/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.701    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  6.627    

Slack (MET) :             6.627ns  (required time - arrival time)
  Source:                 tx_button_controller/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_button_controller/count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.919ns  (logic 1.445ns (49.500%)  route 1.474ns (50.500%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.633     5.154    tx_button_controller/CLK
    SLICE_X6Y10          FDRE                                         r  tx_button_controller/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.518     5.672 r  tx_button_controller/count_reg[4]/Q
                         net (fo=3, routed)           0.956     6.628    tx_button_controller/count_reg[4]
    SLICE_X7Y11          LUT2 (Prop_lut2_I0_O)        0.124     6.752 r  tx_button_controller/count0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.752    tx_button_controller/count0_carry_i_7_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.284 r  tx_button_controller/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.284    tx_button_controller/count0_carry_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.555 r  tx_button_controller/count0_carry__0/CO[0]
                         net (fo=15, routed)          0.518     8.073    tx_button_controller/count0_carry__0_n_3
    SLICE_X6Y10          FDRE                                         r  tx_button_controller/count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.515    14.856    tx_button_controller/CLK
    SLICE_X6Y10          FDRE                                         r  tx_button_controller/count_reg[7]/C
                         clock pessimism              0.298    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X6Y10          FDRE (Setup_fdre_C_CE)      -0.418    14.701    tx_button_controller/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.701    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  6.627    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 UART_transceiver/receiver/baud_x16_count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_transceiver/receiver/baud_x16_count_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.346%)  route 0.108ns (36.654%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.591     1.474    UART_transceiver/receiver/CLK
    SLICE_X3Y15          FDSE                                         r  UART_transceiver/receiver/baud_x16_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDSE (Prop_fdse_C_Q)         0.141     1.615 r  UART_transceiver/receiver/baud_x16_count_reg[0]/Q
                         net (fo=7, routed)           0.108     1.723    UART_transceiver/receiver/baud_x16_count[0]
    SLICE_X2Y15          LUT6 (Prop_lut6_I3_O)        0.045     1.768 r  UART_transceiver/receiver/baud_x16_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.768    UART_transceiver/receiver/baud_x16_count[5]_i_1_n_0
    SLICE_X2Y15          FDSE                                         r  UART_transceiver/receiver/baud_x16_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.860     1.987    UART_transceiver/receiver/CLK
    SLICE_X2Y15          FDSE                                         r  UART_transceiver/receiver/baud_x16_count_reg[5]/C
                         clock pessimism             -0.500     1.487    
    SLICE_X2Y15          FDSE (Hold_fdse_C_D)         0.121     1.608    UART_transceiver/receiver/baud_x16_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 UART_transceiver/receiver/baud_x16_count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_transceiver/receiver/baud_x16_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.918%)  route 0.110ns (37.082%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.591     1.474    UART_transceiver/receiver/CLK
    SLICE_X3Y15          FDSE                                         r  UART_transceiver/receiver/baud_x16_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDSE (Prop_fdse_C_Q)         0.141     1.615 r  UART_transceiver/receiver/baud_x16_count_reg[0]/Q
                         net (fo=7, routed)           0.110     1.725    UART_transceiver/receiver/baud_x16_count[0]
    SLICE_X2Y15          LUT6 (Prop_lut6_I5_O)        0.045     1.770 r  UART_transceiver/receiver/baud_x16_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.770    UART_transceiver/receiver/baud_x16_count[3]_i_1_n_0
    SLICE_X2Y15          FDRE                                         r  UART_transceiver/receiver/baud_x16_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.860     1.987    UART_transceiver/receiver/CLK
    SLICE_X2Y15          FDRE                                         r  UART_transceiver/receiver/baud_x16_count_reg[3]/C
                         clock pessimism             -0.500     1.487    
    SLICE_X2Y15          FDRE (Hold_fdre_C_D)         0.121     1.608    UART_transceiver/receiver/baud_x16_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 UART_transceiver/transmitter/FSM_onehot_tx_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_transceiver/transmitter/data_index_reset_reg/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.426%)  route 0.117ns (38.574%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.593     1.476    UART_transceiver/transmitter/CLK
    SLICE_X0Y10          FDRE                                         r  UART_transceiver/transmitter/FSM_onehot_tx_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  UART_transceiver/transmitter/FSM_onehot_tx_state_reg[2]/Q
                         net (fo=4, routed)           0.117     1.734    UART_transceiver/transmitter/FSM_onehot_tx_state_reg_n_0_[2]
    SLICE_X2Y9           LUT6 (Prop_lut6_I0_O)        0.045     1.779 r  UART_transceiver/transmitter/data_index_reset_i_1/O
                         net (fo=1, routed)           0.000     1.779    UART_transceiver/transmitter/data_index_reset_i_1_n_0
    SLICE_X2Y9           FDSE                                         r  UART_transceiver/transmitter/data_index_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.865     1.992    UART_transceiver/transmitter/CLK
    SLICE_X2Y9           FDSE                                         r  UART_transceiver/transmitter/data_index_reset_reg/C
                         clock pessimism             -0.499     1.493    
    SLICE_X2Y9           FDSE (Hold_fdse_C_D)         0.120     1.613    UART_transceiver/transmitter/data_index_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 UART_transceiver/transmitter/FSM_onehot_tx_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_transceiver/transmitter/start_reset_reg/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.776%)  route 0.125ns (40.224%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.593     1.476    UART_transceiver/transmitter/CLK
    SLICE_X0Y10          FDSE                                         r  UART_transceiver/transmitter/FSM_onehot_tx_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDSE (Prop_fdse_C_Q)         0.141     1.617 f  UART_transceiver/transmitter/FSM_onehot_tx_state_reg[0]/Q
                         net (fo=5, routed)           0.125     1.742    UART_transceiver/transmitter/FSM_onehot_tx_state_reg_n_0_[0]
    SLICE_X2Y10          LUT4 (Prop_lut4_I2_O)        0.045     1.787 r  UART_transceiver/transmitter/start_reset_i_1/O
                         net (fo=1, routed)           0.000     1.787    UART_transceiver/transmitter/start_reset_i_1_n_0
    SLICE_X2Y10          FDSE                                         r  UART_transceiver/transmitter/start_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.864     1.991    UART_transceiver/transmitter/CLK
    SLICE_X2Y10          FDSE                                         r  UART_transceiver/transmitter/start_reset_reg/C
                         clock pessimism             -0.499     1.492    
    SLICE_X2Y10          FDSE (Hold_fdse_C_D)         0.121     1.613    UART_transceiver/transmitter/start_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 UART_transceiver/transmitter/baud_count_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_transceiver/transmitter/baud_count_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.422%)  route 0.150ns (44.578%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.591     1.474    UART_transceiver/transmitter/CLK
    SLICE_X4Y10          FDSE                                         r  UART_transceiver/transmitter/baud_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDSE (Prop_fdse_C_Q)         0.141     1.615 r  UART_transceiver/transmitter/baud_count_reg[5]/Q
                         net (fo=7, routed)           0.150     1.765    UART_transceiver/transmitter/baud_count[5]
    SLICE_X2Y10          LUT6 (Prop_lut6_I4_O)        0.045     1.810 r  UART_transceiver/transmitter/baud_count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.810    UART_transceiver/transmitter/baud_count_1[9]
    SLICE_X2Y10          FDSE                                         r  UART_transceiver/transmitter/baud_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.864     1.991    UART_transceiver/transmitter/CLK
    SLICE_X2Y10          FDSE                                         r  UART_transceiver/transmitter/baud_count_reg[9]/C
                         clock pessimism             -0.478     1.513    
    SLICE_X2Y10          FDSE (Hold_fdse_C_D)         0.121     1.634    UART_transceiver/transmitter/baud_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 UART_transceiver/transmitter/baud_count_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_transceiver/transmitter/baud_rate_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.422%)  route 0.150ns (44.578%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.591     1.474    UART_transceiver/transmitter/CLK
    SLICE_X4Y10          FDSE                                         r  UART_transceiver/transmitter/baud_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDSE (Prop_fdse_C_Q)         0.141     1.615 f  UART_transceiver/transmitter/baud_count_reg[5]/Q
                         net (fo=7, routed)           0.150     1.765    UART_transceiver/transmitter/baud_count[5]
    SLICE_X2Y10          LUT6 (Prop_lut6_I1_O)        0.045     1.810 r  UART_transceiver/transmitter/baud_rate_clk_i_1/O
                         net (fo=1, routed)           0.000     1.810    UART_transceiver/transmitter/baud_rate_clk
    SLICE_X2Y10          FDRE                                         r  UART_transceiver/transmitter/baud_rate_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.864     1.991    UART_transceiver/transmitter/CLK
    SLICE_X2Y10          FDRE                                         r  UART_transceiver/transmitter/baud_rate_clk_reg/C
                         clock pessimism             -0.478     1.513    
    SLICE_X2Y10          FDRE (Hold_fdre_C_D)         0.121     1.634    UART_transceiver/transmitter/baud_rate_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 UART_transceiver/transmitter/baud_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_transceiver/transmitter/baud_count_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.967%)  route 0.132ns (41.033%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.593     1.476    UART_transceiver/transmitter/CLK
    SLICE_X3Y10          FDRE                                         r  UART_transceiver/transmitter/baud_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  UART_transceiver/transmitter/baud_count_reg[7]/Q
                         net (fo=5, routed)           0.132     1.749    UART_transceiver/transmitter/baud_count[7]
    SLICE_X2Y10          LUT5 (Prop_lut5_I1_O)        0.048     1.797 r  UART_transceiver/transmitter/baud_count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.797    UART_transceiver/transmitter/baud_count_1[8]
    SLICE_X2Y10          FDSE                                         r  UART_transceiver/transmitter/baud_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.864     1.991    UART_transceiver/transmitter/CLK
    SLICE_X2Y10          FDSE                                         r  UART_transceiver/transmitter/baud_count_reg[8]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X2Y10          FDSE (Hold_fdse_C_D)         0.131     1.620    UART_transceiver/transmitter/baud_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 UART_transceiver/receiver/bit_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_transceiver/receiver/rx_stored_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.220%)  route 0.133ns (41.780%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.590     1.473    UART_transceiver/receiver/CLK
    SLICE_X1Y16          FDRE                                         r  UART_transceiver/receiver/bit_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  UART_transceiver/receiver/bit_count_reg[1]/Q
                         net (fo=12, routed)          0.133     1.748    UART_transceiver/receiver/sel0[1]
    SLICE_X2Y16          LUT6 (Prop_lut6_I3_O)        0.045     1.793 r  UART_transceiver/receiver/rx_stored_data[4]_i_1/O
                         net (fo=1, routed)           0.000     1.793    UART_transceiver/receiver/rx_stored_data[4]_i_1_n_0
    SLICE_X2Y16          FDRE                                         r  UART_transceiver/receiver/rx_stored_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.859     1.986    UART_transceiver/receiver/CLK
    SLICE_X2Y16          FDRE                                         r  UART_transceiver/receiver/rx_stored_data_reg[4]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X2Y16          FDRE (Hold_fdre_C_D)         0.121     1.608    UART_transceiver/receiver/rx_stored_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 UART_transceiver/receiver/baud_x16_count_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_transceiver/receiver/baud_rate_x16_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.591     1.474    UART_transceiver/receiver/CLK
    SLICE_X3Y15          FDSE                                         r  UART_transceiver/receiver/baud_x16_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDSE (Prop_fdse_C_Q)         0.141     1.615 f  UART_transceiver/receiver/baud_x16_count_reg[2]/Q
                         net (fo=6, routed)           0.132     1.747    UART_transceiver/receiver/baud_x16_count[2]
    SLICE_X2Y15          LUT6 (Prop_lut6_I5_O)        0.045     1.792 r  UART_transceiver/receiver/baud_rate_x16_clk/O
                         net (fo=1, routed)           0.000     1.792    UART_transceiver/receiver/baud_rate_x16_clk_n_0
    SLICE_X2Y15          FDRE                                         r  UART_transceiver/receiver/baud_rate_x16_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.860     1.987    UART_transceiver/receiver/CLK
    SLICE_X2Y15          FDRE                                         r  UART_transceiver/receiver/baud_rate_x16_clk_reg/C
                         clock pessimism             -0.500     1.487    
    SLICE_X2Y15          FDRE (Hold_fdre_C_D)         0.120     1.607    UART_transceiver/receiver/baud_rate_x16_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 UART_transceiver/receiver/baud_x16_count_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_transceiver/receiver/baud_x16_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.591     1.474    UART_transceiver/receiver/CLK
    SLICE_X3Y15          FDSE                                         r  UART_transceiver/receiver/baud_x16_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDSE (Prop_fdse_C_Q)         0.141     1.615 r  UART_transceiver/receiver/baud_x16_count_reg[2]/Q
                         net (fo=6, routed)           0.136     1.751    UART_transceiver/receiver/baud_x16_count[2]
    SLICE_X2Y15          LUT6 (Prop_lut6_I0_O)        0.045     1.796 r  UART_transceiver/receiver/baud_x16_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.796    UART_transceiver/receiver/baud_x16_count[1]_i_1_n_0
    SLICE_X2Y15          FDRE                                         r  UART_transceiver/receiver/baud_x16_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.860     1.987    UART_transceiver/receiver/CLK
    SLICE_X2Y15          FDRE                                         r  UART_transceiver/receiver/baud_x16_count_reg[1]/C
                         clock pessimism             -0.500     1.487    
    SLICE_X2Y15          FDRE (Hold_fdre_C_D)         0.121     1.608    UART_transceiver/receiver/baud_x16_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y17    UART_transceiver/receiver/FSM_sequential_rx_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y17    UART_transceiver/receiver/FSM_sequential_rx_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y15    UART_transceiver/receiver/baud_rate_x16_clk_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X3Y15    UART_transceiver/receiver/baud_x16_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y15    UART_transceiver/receiver/baud_x16_count_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X3Y15    UART_transceiver/receiver/baud_x16_count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y15    UART_transceiver/receiver/baud_x16_count_reg[3]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X3Y15    UART_transceiver/receiver/baud_x16_count_reg[4]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X2Y15    UART_transceiver/receiver/baud_x16_count_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    UART_transceiver/receiver/baud_rate_x16_clk_reg/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    UART_transceiver/receiver/baud_x16_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    UART_transceiver/receiver/baud_x16_count_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    UART_transceiver/receiver/baud_x16_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    UART_transceiver/receiver/baud_x16_count_reg[3]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    UART_transceiver/receiver/baud_x16_count_reg[4]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    UART_transceiver/receiver/baud_x16_count_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    UART_transceiver/receiver/bit_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    UART_transceiver/receiver/bit_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y18    UART_transceiver/receiver/bit_duration_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    UART_transceiver/receiver/FSM_sequential_rx_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y17    UART_transceiver/receiver/FSM_sequential_rx_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    UART_transceiver/receiver/baud_rate_x16_clk_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    UART_transceiver/receiver/baud_x16_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    UART_transceiver/receiver/baud_x16_count_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    UART_transceiver/receiver/baud_x16_count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    UART_transceiver/receiver/baud_x16_count_reg[3]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    UART_transceiver/receiver/baud_x16_count_reg[4]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    UART_transceiver/receiver/baud_x16_count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y17    UART_transceiver/receiver/bit_count_reg[0]/C



