// Seed: 4044366128
module module_0 (
    input supply1 id_0,
    output tri id_1,
    input tri1 id_2,
    input wire id_3,
    output tri0 id_4,
    input wire id_5,
    input wor id_6,
    input supply1 id_7,
    input tri0 id_8,
    input wire id_9,
    input uwire id_10,
    output uwire id_11,
    output wire id_12,
    input supply1 id_13,
    input uwire id_14,
    input supply0 id_15
);
  integer id_17;
  ;
  logic [(  -1  ) : -1] id_18;
  ;
  assign module_1.id_7 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd58
) (
    input tri0 id_0,
    input wor id_1,
    output wire id_2,
    input tri0 _id_3,
    output supply0 id_4,
    output wor id_5,
    output supply1 id_6,
    input tri1 id_7,
    input tri0 id_8,
    output tri0 id_9
);
  logic [id_3 : 1] id_11;
  ;
  assign id_4 = id_3;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_1,
      id_1,
      id_5,
      id_0,
      id_7,
      id_1,
      id_1,
      id_1,
      id_1,
      id_2,
      id_2,
      id_1,
      id_8,
      id_7
  );
  logic id_12;
endmodule
