ila_0.v,verilog,xil_defaultlib,../../../../debug_demo.srcs/sources_1/ip/ila_0_5/sim/ila_0.v,incdir="../../../../debug_demo.srcs/sources_1/ip/ila_0_5/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
