// Seed: 62499443
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  id_4(
      id_1, id_3, 1, 1
  );
  assign module_1.type_5 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    output wand id_1,
    input wand id_2,
    output tri id_3,
    input tri1 id_4,
    output wor id_5,
    input tri id_6,
    input supply1 id_7,
    output wire id_8
);
  wire id_10;
  xor primCall (id_1, id_7, id_10, id_6, id_2);
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10
  );
  assign id_0 = 1;
  wire id_11;
  wire id_12;
  wire id_13, id_14, id_15, id_16;
endmodule
