vendor_name = ModelSim
source_file = 1, /home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej1/ej1.vhd
source_file = 1, /home/agustinsilva447/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/agustinsilva447/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/agustinsilva447/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/agustinsilva447/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej1/db/ej1.cbx.xml
design_name = hard_block
design_name = ej1
instance = comp, \q[0]~output\, q[0]~output, ej1, 1
instance = comp, \q[1]~output\, q[1]~output, ej1, 1
instance = comp, \d[2]~input\, d[2]~input, ej1, 1
instance = comp, \d[1]~input\, d[1]~input, ej1, 1
instance = comp, \d[0]~input\, d[0]~input, ej1, 1
instance = comp, \num_bits~0\, num_bits~0, ej1, 1
instance = comp, \num_bits~1\, num_bits~1, ej1, 1
