Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Jan 13 21:40:01 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_VGA_CAMERA_timing_summary_routed.rpt -pb top_VGA_CAMERA_timing_summary_routed.pb -rpx top_VGA_CAMERA_timing_summary_routed.rpx -warn_on_violation
| Design       : top_VGA_CAMERA
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (110)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (748)
5. checking no_input_delay (23)
6. checking no_output_delay (14)
7. checking multiple_clock (12205)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (110)
--------------------------
 There are 55 register/latch pins with no clock driven by root clock pin: ov7670_pclk1 (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: ov7670_pclk2 (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (748)
--------------------------------------------------
 There are 748 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (23)
-------------------------------
 There are 23 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (12205)
----------------------------------
 There are 12205 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.451        0.000                      0                24644        0.069        0.000                      0                24644        3.000        0.000                       0                 12215  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                       ------------       ----------      --------------
clk                         {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0        {0.000 5.000}      10.000          100.000         
  ov7670_xclk1_clk_wiz_0    {0.000 20.833}     41.667          24.000          
  ov7670_xclk2_clk_wiz_0    {0.000 20.833}     41.667          24.000          
  vga_clk_clk_wiz_0         {0.000 20.000}     40.000          25.000          
sys_clk_pin                 {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0_1      {0.000 5.000}      10.000          100.000         
  ov7670_xclk1_clk_wiz_0_1  {0.000 20.833}     41.667          24.000          
  ov7670_xclk2_clk_wiz_0_1  {0.000 20.833}     41.667          24.000          
  vga_clk_clk_wiz_0_1       {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                           3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                          7.845        0.000                       0                     3  
  ov7670_xclk1_clk_wiz_0                                                                                                                                                     39.511        0.000                       0                     2  
  ov7670_xclk2_clk_wiz_0                                                                                                                                                     39.511        0.000                       0                     2  
  vga_clk_clk_wiz_0               2.451        0.000                      0                24644        0.176        0.000                      0                24644       19.500        0.000                       0                 12207  
sys_clk_pin                                                                                                                                                                   3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0_1                                                                                                                                                        7.845        0.000                       0                     3  
  ov7670_xclk1_clk_wiz_0_1                                                                                                                                                   39.511        0.000                       0                     2  
  ov7670_xclk2_clk_wiz_0_1                                                                                                                                                   39.511        0.000                       0                     2  
  vga_clk_clk_wiz_0_1             2.453        0.000                      0                24644        0.176        0.000                      0                24644       19.500        0.000                       0                 12207  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
vga_clk_clk_wiz_0_1  vga_clk_clk_wiz_0          2.451        0.000                      0                24644        0.069        0.000                      0                24644  
vga_clk_clk_wiz_0    vga_clk_clk_wiz_0_1        2.451        0.000                      0                24644        0.069        0.000                      0                24644  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    U_clk_gene/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ov7670_xclk1_clk_wiz_0
  To Clock:  ov7670_xclk1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ov7670_xclk1_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y0    U_clk_gene/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ov7670_xclk2_clk_wiz_0
  To Clock:  ov7670_xclk2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ov7670_xclk2_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y1    U_clk_gene/inst/clkout3_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0
  To Clock:  vga_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.451ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.451ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_cost_sad_ssd_reg_reg[15][6]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/depth_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        37.377ns  (logic 14.433ns (38.615%)  route 22.944ns (61.385%))
  Logic Levels:           66  (CARRY4=44 LUT3=3 LUT4=6 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 38.453 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       1.625    -0.887    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X60Y30         FDRE                                         r  U_SAD_SSD_CENSUS/window_cost_sad_ssd_reg_reg[15][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.369 r  U_SAD_SSD_CENSUS/window_cost_sad_ssd_reg_reg[15][6]/Q
                         net (fo=7, routed)           1.030     0.661    U_SAD_SSD_CENSUS/window_cost_sad_ssd_reg_reg[15]_514[6]
    SLICE_X59Y31         LUT4 (Prop_lut4_I0_O)        0.124     0.785 r  U_SAD_SSD_CENSUS/depth_reg[2]_i_252/O
                         net (fo=1, routed)           0.000     0.785    U_SAD_SSD_CENSUS/depth_reg[2]_i_252_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.186 r  U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_198/CO[3]
                         net (fo=1, routed)           0.000     1.186    U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_198_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.300 r  U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_144/CO[3]
                         net (fo=1, routed)           0.000     1.300    U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_144_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.414 r  U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_90/CO[3]
                         net (fo=1, routed)           0.000     1.414    U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_90_n_0
    SLICE_X59Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.528 r  U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_44/CO[3]
                         net (fo=1, routed)           0.000     1.528    U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_44_n_0
    SLICE_X59Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.685 r  U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_21/CO[1]
                         net (fo=109, routed)         1.298     2.983    U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_21_n_2
    SLICE_X59Y30         LUT3 (Prop_lut3_I2_O)        0.329     3.312 r  U_SAD_SSD_CENSUS/depth_reg[3]_i_255/O
                         net (fo=5, routed)           0.626     3.939    U_SAD_SSD_CENSUS/depth_reg[3]_i_255_n_0
    SLICE_X64Y32         LUT6 (Prop_lut6_I5_O)        0.124     4.063 r  U_SAD_SSD_CENSUS/depth_reg[3]_i_236/O
                         net (fo=1, routed)           0.810     4.873    U_SAD_SSD_CENSUS/depth_reg[3]_i_236_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.399 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_199/CO[3]
                         net (fo=1, routed)           0.000     5.399    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_199_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.513 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_149/CO[3]
                         net (fo=1, routed)           0.000     5.513    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_149_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.627 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_97/CO[3]
                         net (fo=1, routed)           0.000     5.627    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_97_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.741 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           0.000     5.741    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_57_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.898 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_26/CO[1]
                         net (fo=38, routed)          1.056     6.954    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_26_n_2
    SLICE_X60Y30         LUT6 (Prop_lut6_I2_O)        0.329     7.283 r  U_SAD_SSD_CENSUS/depth_reg[3]_i_223/O
                         net (fo=5, routed)           0.844     8.126    U_SAD_SSD_CENSUS/depth_reg[3]_i_223_n_0
    SLICE_X56Y30         LUT4 (Prop_lut4_I0_O)        0.124     8.250 r  U_SAD_SSD_CENSUS/depth_reg[3]_i_198/O
                         net (fo=1, routed)           0.000     8.250    U_SAD_SSD_CENSUS/depth_reg[3]_i_198_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.763 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_140/CO[3]
                         net (fo=1, routed)           0.000     8.763    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_140_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.880 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_88/CO[3]
                         net (fo=1, routed)           0.000     8.880    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_88_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.997 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000     8.997    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_48_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.114 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.114    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_21_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.271 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_9/CO[1]
                         net (fo=39, routed)          0.977    10.248    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_9_n_2
    SLICE_X58Y30         LUT6 (Prop_lut6_I2_O)        0.332    10.580 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_702/O
                         net (fo=6, routed)           1.033    11.613    U_SAD_SSD_CENSUS/depth_reg[5]_i_702_n_0
    SLICE_X57Y26         LUT4 (Prop_lut4_I0_O)        0.124    11.737 r  U_SAD_SSD_CENSUS/depth_reg[4]_i_135/O
                         net (fo=1, routed)           0.000    11.737    U_SAD_SSD_CENSUS/depth_reg[4]_i_135_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.269 r  U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_101/CO[3]
                         net (fo=1, routed)           0.000    12.269    U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_101_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.383 r  U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_74/CO[3]
                         net (fo=1, routed)           0.000    12.383    U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_74_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.497 r  U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_46/CO[3]
                         net (fo=1, routed)           0.000    12.497    U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_46_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.611 r  U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.611    U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_27_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.768 r  U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_19/CO[1]
                         net (fo=110, routed)         1.321    14.089    U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_19_n_2
    SLICE_X61Y26         LUT6 (Prop_lut6_I4_O)        0.329    14.418 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_584/O
                         net (fo=4, routed)           0.893    15.311    U_SAD_SSD_CENSUS/depth_reg[5]_i_584_n_0
    SLICE_X59Y20         LUT4 (Prop_lut4_I0_O)        0.124    15.435 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_429/O
                         net (fo=1, routed)           0.000    15.435    U_SAD_SSD_CENSUS/depth_reg[5]_i_429_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.985 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_274/CO[3]
                         net (fo=1, routed)           0.000    15.985    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_274_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.099 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_158/CO[3]
                         net (fo=1, routed)           0.000    16.099    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_158_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.213 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_82/CO[3]
                         net (fo=1, routed)           0.000    16.213    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_82_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.327 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_41/CO[3]
                         net (fo=1, routed)           0.000    16.327    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_41_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.484 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_18/CO[1]
                         net (fo=128, routed)         0.886    17.370    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_18_n_2
    SLICE_X63Y19         LUT6 (Prop_lut6_I1_O)        0.329    17.699 f  U_SAD_SSD_CENSUS/depth_reg[5]_i_599/O
                         net (fo=5, routed)           0.629    18.327    U_SAD_SSD_CENSUS/depth_reg[5]_i_599_n_0
    SLICE_X61Y19         LUT6 (Prop_lut6_I1_O)        0.124    18.451 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_450/O
                         net (fo=1, routed)           0.616    19.068    U_SAD_SSD_CENSUS/depth_reg[5]_i_450_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.618 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_299/CO[3]
                         net (fo=1, routed)           0.000    19.618    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_299_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.735 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_179/CO[3]
                         net (fo=1, routed)           0.000    19.735    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_179_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.852 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_95/CO[3]
                         net (fo=1, routed)           0.000    19.852    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_95_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.969 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.969    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_46_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.126 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_19/CO[1]
                         net (fo=76, routed)          1.093    21.219    U_SAD_SSD_CENSUS/window_cost_sad_ssd_reg_reg[5][35]_0[0]
    SLICE_X62Y16         LUT6 (Prop_lut6_I3_O)        0.332    21.551 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_619/O
                         net (fo=4, routed)           0.771    22.322    U_SAD_SSD_CENSUS/depth_reg[5]_i_619_n_0
    SLICE_X58Y14         LUT4 (Prop_lut4_I2_O)        0.124    22.446 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_502/O
                         net (fo=1, routed)           0.000    22.446    U_SAD_SSD_CENSUS/depth_reg[5]_i_502_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.978 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_350/CO[3]
                         net (fo=1, routed)           0.000    22.978    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_350_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.092 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_226/CO[3]
                         net (fo=1, routed)           0.000    23.092    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_226_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.206 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_130/CO[3]
                         net (fo=1, routed)           0.000    23.206    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_130_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.320 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.320    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_61_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.477 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_22/CO[1]
                         net (fo=79, routed)          1.076    24.553    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_22_n_2
    SLICE_X57Y13         LUT5 (Prop_lut5_I2_O)        0.329    24.882 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_773/O
                         net (fo=2, routed)           0.869    25.751    U_SAD_SSD_CENSUS/depth_reg[5]_i_773_n_0
    SLICE_X57Y16         LUT6 (Prop_lut6_I0_O)        0.124    25.875 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_752/O
                         net (fo=4, routed)           0.962    26.837    U_SAD_SSD_CENSUS/depth_reg[5]_i_752_n_0
    SLICE_X58Y19         LUT4 (Prop_lut4_I0_O)        0.124    26.961 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_694/O
                         net (fo=1, routed)           0.000    26.961    U_SAD_SSD_CENSUS/depth_reg[5]_i_694_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.511 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_571/CO[3]
                         net (fo=1, routed)           0.000    27.511    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_571_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.625 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_414/CO[3]
                         net (fo=1, routed)           0.000    27.625    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_414_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.739 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_265/CO[3]
                         net (fo=1, routed)           0.000    27.739    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_265_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.853 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_149/CO[3]
                         net (fo=1, routed)           0.000    27.853    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_149_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.010 f  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_68/CO[1]
                         net (fo=57, routed)          1.554    29.564    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_68_n_2
    SLICE_X51Y18         LUT3 (Prop_lut3_I2_O)        0.355    29.919 f  U_SAD_SSD_CENSUS/depth_reg[5]_i_642/O
                         net (fo=2, routed)           0.585    30.504    U_SAD_SSD_CENSUS/depth_reg[5]_i_642_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I3_O)        0.326    30.830 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_507/O
                         net (fo=1, routed)           0.638    31.468    U_SAD_SSD_CENSUS/depth_reg[5]_i_507_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.018 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_359/CO[3]
                         net (fo=1, routed)           0.000    32.018    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_359_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.135 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_235/CO[3]
                         net (fo=1, routed)           0.000    32.135    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_235_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.252 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_139/CO[3]
                         net (fo=1, routed)           0.000    32.252    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_139_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.409 f  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_66/CO[1]
                         net (fo=3, routed)           0.802    33.211    U_SAD_SSD_CENSUS/min_idx1__0
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.332    33.543 f  U_SAD_SSD_CENSUS/depth_reg[5]_i_23/O
                         net (fo=4, routed)           0.694    34.237    U_SAD_SSD_CENSUS/depth_reg[5]_i_23_n_0
    SLICE_X52Y25         LUT6 (Prop_lut6_I0_O)        0.124    34.361 r  U_SAD_SSD_CENSUS/depth_reg[4]_i_12/O
                         net (fo=3, routed)           0.721    35.082    U_SAD_SSD_CENSUS/depth_reg[4]_i_12_n_0
    SLICE_X52Y29         LUT6 (Prop_lut6_I4_O)        0.124    35.206 r  U_SAD_SSD_CENSUS/depth_reg[3]_i_4/O
                         net (fo=1, routed)           1.161    36.367    U_SAD_SSD_CENSUS/depth_reg[3]_i_4_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I5_O)        0.124    36.491 r  U_SAD_SSD_CENSUS/depth_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    36.491    U_SAD_SSD_CENSUS/depth_reg[3]_i_1_n_0
    SLICE_X43Y47         FDCE                                         r  U_SAD_SSD_CENSUS/depth_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       1.448    38.453    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X43Y47         FDCE                                         r  U_SAD_SSD_CENSUS/depth_reg_reg[3]/C
                         clock pessimism              0.564    39.016    
                         clock uncertainty           -0.106    38.910    
    SLICE_X43Y47         FDCE (Setup_fdce_C_D)        0.031    38.941    U_SAD_SSD_CENSUS/depth_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         38.941    
                         arrival time                         -36.491    
  -------------------------------------------------------------------
                         slack                                  2.451    

Slack (MET) :             2.618ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_cost_sad_ssd_reg_reg[15][6]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/depth_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        37.208ns  (logic 14.433ns (38.790%)  route 22.775ns (61.210%))
  Logic Levels:           66  (CARRY4=44 LUT3=3 LUT4=6 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 38.453 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       1.625    -0.887    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X60Y30         FDRE                                         r  U_SAD_SSD_CENSUS/window_cost_sad_ssd_reg_reg[15][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.369 r  U_SAD_SSD_CENSUS/window_cost_sad_ssd_reg_reg[15][6]/Q
                         net (fo=7, routed)           1.030     0.661    U_SAD_SSD_CENSUS/window_cost_sad_ssd_reg_reg[15]_514[6]
    SLICE_X59Y31         LUT4 (Prop_lut4_I0_O)        0.124     0.785 r  U_SAD_SSD_CENSUS/depth_reg[2]_i_252/O
                         net (fo=1, routed)           0.000     0.785    U_SAD_SSD_CENSUS/depth_reg[2]_i_252_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.186 r  U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_198/CO[3]
                         net (fo=1, routed)           0.000     1.186    U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_198_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.300 r  U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_144/CO[3]
                         net (fo=1, routed)           0.000     1.300    U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_144_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.414 r  U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_90/CO[3]
                         net (fo=1, routed)           0.000     1.414    U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_90_n_0
    SLICE_X59Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.528 r  U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_44/CO[3]
                         net (fo=1, routed)           0.000     1.528    U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_44_n_0
    SLICE_X59Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.685 r  U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_21/CO[1]
                         net (fo=109, routed)         1.298     2.983    U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_21_n_2
    SLICE_X59Y30         LUT3 (Prop_lut3_I2_O)        0.329     3.312 r  U_SAD_SSD_CENSUS/depth_reg[3]_i_255/O
                         net (fo=5, routed)           0.626     3.939    U_SAD_SSD_CENSUS/depth_reg[3]_i_255_n_0
    SLICE_X64Y32         LUT6 (Prop_lut6_I5_O)        0.124     4.063 r  U_SAD_SSD_CENSUS/depth_reg[3]_i_236/O
                         net (fo=1, routed)           0.810     4.873    U_SAD_SSD_CENSUS/depth_reg[3]_i_236_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.399 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_199/CO[3]
                         net (fo=1, routed)           0.000     5.399    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_199_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.513 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_149/CO[3]
                         net (fo=1, routed)           0.000     5.513    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_149_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.627 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_97/CO[3]
                         net (fo=1, routed)           0.000     5.627    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_97_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.741 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           0.000     5.741    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_57_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.898 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_26/CO[1]
                         net (fo=38, routed)          1.056     6.954    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_26_n_2
    SLICE_X60Y30         LUT6 (Prop_lut6_I2_O)        0.329     7.283 r  U_SAD_SSD_CENSUS/depth_reg[3]_i_223/O
                         net (fo=5, routed)           0.844     8.126    U_SAD_SSD_CENSUS/depth_reg[3]_i_223_n_0
    SLICE_X56Y30         LUT4 (Prop_lut4_I0_O)        0.124     8.250 r  U_SAD_SSD_CENSUS/depth_reg[3]_i_198/O
                         net (fo=1, routed)           0.000     8.250    U_SAD_SSD_CENSUS/depth_reg[3]_i_198_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.763 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_140/CO[3]
                         net (fo=1, routed)           0.000     8.763    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_140_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.880 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_88/CO[3]
                         net (fo=1, routed)           0.000     8.880    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_88_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.997 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000     8.997    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_48_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.114 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.114    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_21_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.271 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_9/CO[1]
                         net (fo=39, routed)          0.977    10.248    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_9_n_2
    SLICE_X58Y30         LUT6 (Prop_lut6_I2_O)        0.332    10.580 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_702/O
                         net (fo=6, routed)           1.033    11.613    U_SAD_SSD_CENSUS/depth_reg[5]_i_702_n_0
    SLICE_X57Y26         LUT4 (Prop_lut4_I0_O)        0.124    11.737 r  U_SAD_SSD_CENSUS/depth_reg[4]_i_135/O
                         net (fo=1, routed)           0.000    11.737    U_SAD_SSD_CENSUS/depth_reg[4]_i_135_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.269 r  U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_101/CO[3]
                         net (fo=1, routed)           0.000    12.269    U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_101_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.383 r  U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_74/CO[3]
                         net (fo=1, routed)           0.000    12.383    U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_74_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.497 r  U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_46/CO[3]
                         net (fo=1, routed)           0.000    12.497    U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_46_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.611 r  U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.611    U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_27_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.768 r  U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_19/CO[1]
                         net (fo=110, routed)         1.321    14.089    U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_19_n_2
    SLICE_X61Y26         LUT6 (Prop_lut6_I4_O)        0.329    14.418 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_584/O
                         net (fo=4, routed)           0.893    15.311    U_SAD_SSD_CENSUS/depth_reg[5]_i_584_n_0
    SLICE_X59Y20         LUT4 (Prop_lut4_I0_O)        0.124    15.435 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_429/O
                         net (fo=1, routed)           0.000    15.435    U_SAD_SSD_CENSUS/depth_reg[5]_i_429_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.985 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_274/CO[3]
                         net (fo=1, routed)           0.000    15.985    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_274_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.099 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_158/CO[3]
                         net (fo=1, routed)           0.000    16.099    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_158_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.213 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_82/CO[3]
                         net (fo=1, routed)           0.000    16.213    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_82_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.327 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_41/CO[3]
                         net (fo=1, routed)           0.000    16.327    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_41_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.484 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_18/CO[1]
                         net (fo=128, routed)         0.886    17.370    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_18_n_2
    SLICE_X63Y19         LUT6 (Prop_lut6_I1_O)        0.329    17.699 f  U_SAD_SSD_CENSUS/depth_reg[5]_i_599/O
                         net (fo=5, routed)           0.629    18.327    U_SAD_SSD_CENSUS/depth_reg[5]_i_599_n_0
    SLICE_X61Y19         LUT6 (Prop_lut6_I1_O)        0.124    18.451 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_450/O
                         net (fo=1, routed)           0.616    19.068    U_SAD_SSD_CENSUS/depth_reg[5]_i_450_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.618 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_299/CO[3]
                         net (fo=1, routed)           0.000    19.618    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_299_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.735 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_179/CO[3]
                         net (fo=1, routed)           0.000    19.735    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_179_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.852 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_95/CO[3]
                         net (fo=1, routed)           0.000    19.852    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_95_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.969 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.969    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_46_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.126 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_19/CO[1]
                         net (fo=76, routed)          1.093    21.219    U_SAD_SSD_CENSUS/window_cost_sad_ssd_reg_reg[5][35]_0[0]
    SLICE_X62Y16         LUT6 (Prop_lut6_I3_O)        0.332    21.551 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_619/O
                         net (fo=4, routed)           0.771    22.322    U_SAD_SSD_CENSUS/depth_reg[5]_i_619_n_0
    SLICE_X58Y14         LUT4 (Prop_lut4_I2_O)        0.124    22.446 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_502/O
                         net (fo=1, routed)           0.000    22.446    U_SAD_SSD_CENSUS/depth_reg[5]_i_502_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.978 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_350/CO[3]
                         net (fo=1, routed)           0.000    22.978    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_350_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.092 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_226/CO[3]
                         net (fo=1, routed)           0.000    23.092    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_226_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.206 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_130/CO[3]
                         net (fo=1, routed)           0.000    23.206    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_130_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.320 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.320    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_61_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.477 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_22/CO[1]
                         net (fo=79, routed)          1.076    24.553    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_22_n_2
    SLICE_X57Y13         LUT5 (Prop_lut5_I2_O)        0.329    24.882 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_773/O
                         net (fo=2, routed)           0.869    25.751    U_SAD_SSD_CENSUS/depth_reg[5]_i_773_n_0
    SLICE_X57Y16         LUT6 (Prop_lut6_I0_O)        0.124    25.875 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_752/O
                         net (fo=4, routed)           0.962    26.837    U_SAD_SSD_CENSUS/depth_reg[5]_i_752_n_0
    SLICE_X58Y19         LUT4 (Prop_lut4_I0_O)        0.124    26.961 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_694/O
                         net (fo=1, routed)           0.000    26.961    U_SAD_SSD_CENSUS/depth_reg[5]_i_694_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.511 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_571/CO[3]
                         net (fo=1, routed)           0.000    27.511    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_571_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.625 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_414/CO[3]
                         net (fo=1, routed)           0.000    27.625    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_414_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.739 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_265/CO[3]
                         net (fo=1, routed)           0.000    27.739    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_265_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.853 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_149/CO[3]
                         net (fo=1, routed)           0.000    27.853    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_149_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.010 f  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_68/CO[1]
                         net (fo=57, routed)          1.554    29.564    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_68_n_2
    SLICE_X51Y18         LUT3 (Prop_lut3_I2_O)        0.355    29.919 f  U_SAD_SSD_CENSUS/depth_reg[5]_i_642/O
                         net (fo=2, routed)           0.585    30.504    U_SAD_SSD_CENSUS/depth_reg[5]_i_642_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I3_O)        0.326    30.830 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_507/O
                         net (fo=1, routed)           0.638    31.468    U_SAD_SSD_CENSUS/depth_reg[5]_i_507_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.018 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_359/CO[3]
                         net (fo=1, routed)           0.000    32.018    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_359_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.135 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_235/CO[3]
                         net (fo=1, routed)           0.000    32.135    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_235_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.252 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_139/CO[3]
                         net (fo=1, routed)           0.000    32.252    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_139_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.409 f  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_66/CO[1]
                         net (fo=3, routed)           0.802    33.211    U_SAD_SSD_CENSUS/min_idx1__0
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.332    33.543 f  U_SAD_SSD_CENSUS/depth_reg[5]_i_23/O
                         net (fo=4, routed)           0.694    34.237    U_SAD_SSD_CENSUS/depth_reg[5]_i_23_n_0
    SLICE_X52Y25         LUT6 (Prop_lut6_I0_O)        0.124    34.361 r  U_SAD_SSD_CENSUS/depth_reg[4]_i_12/O
                         net (fo=3, routed)           0.475    34.836    U_SAD_SSD_CENSUS/depth_reg[4]_i_12_n_0
    SLICE_X52Y25         LUT6 (Prop_lut6_I1_O)        0.124    34.960 r  U_SAD_SSD_CENSUS/depth_reg[2]_i_4/O
                         net (fo=1, routed)           1.238    36.197    U_SAD_SSD_CENSUS/depth_reg[2]_i_4_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I5_O)        0.124    36.321 r  U_SAD_SSD_CENSUS/depth_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    36.321    U_SAD_SSD_CENSUS/depth_reg[2]_i_1_n_0
    SLICE_X43Y47         FDCE                                         r  U_SAD_SSD_CENSUS/depth_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       1.448    38.453    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X43Y47         FDCE                                         r  U_SAD_SSD_CENSUS/depth_reg_reg[2]/C
                         clock pessimism              0.564    39.016    
                         clock uncertainty           -0.106    38.910    
    SLICE_X43Y47         FDCE (Setup_fdce_C_D)        0.029    38.939    U_SAD_SSD_CENSUS/depth_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         38.939    
                         arrival time                         -36.321    
  -------------------------------------------------------------------
                         slack                                  2.618    

Slack (MET) :             2.702ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_cost_sad_ssd_reg_reg[15][6]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/depth_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        37.126ns  (logic 14.433ns (38.876%)  route 22.693ns (61.124%))
  Logic Levels:           66  (CARRY4=44 LUT3=3 LUT4=6 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 38.453 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       1.625    -0.887    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X60Y30         FDRE                                         r  U_SAD_SSD_CENSUS/window_cost_sad_ssd_reg_reg[15][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.369 r  U_SAD_SSD_CENSUS/window_cost_sad_ssd_reg_reg[15][6]/Q
                         net (fo=7, routed)           1.030     0.661    U_SAD_SSD_CENSUS/window_cost_sad_ssd_reg_reg[15]_514[6]
    SLICE_X59Y31         LUT4 (Prop_lut4_I0_O)        0.124     0.785 r  U_SAD_SSD_CENSUS/depth_reg[2]_i_252/O
                         net (fo=1, routed)           0.000     0.785    U_SAD_SSD_CENSUS/depth_reg[2]_i_252_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.186 r  U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_198/CO[3]
                         net (fo=1, routed)           0.000     1.186    U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_198_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.300 r  U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_144/CO[3]
                         net (fo=1, routed)           0.000     1.300    U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_144_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.414 r  U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_90/CO[3]
                         net (fo=1, routed)           0.000     1.414    U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_90_n_0
    SLICE_X59Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.528 r  U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_44/CO[3]
                         net (fo=1, routed)           0.000     1.528    U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_44_n_0
    SLICE_X59Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.685 r  U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_21/CO[1]
                         net (fo=109, routed)         1.298     2.983    U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_21_n_2
    SLICE_X59Y30         LUT3 (Prop_lut3_I2_O)        0.329     3.312 r  U_SAD_SSD_CENSUS/depth_reg[3]_i_255/O
                         net (fo=5, routed)           0.626     3.939    U_SAD_SSD_CENSUS/depth_reg[3]_i_255_n_0
    SLICE_X64Y32         LUT6 (Prop_lut6_I5_O)        0.124     4.063 r  U_SAD_SSD_CENSUS/depth_reg[3]_i_236/O
                         net (fo=1, routed)           0.810     4.873    U_SAD_SSD_CENSUS/depth_reg[3]_i_236_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.399 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_199/CO[3]
                         net (fo=1, routed)           0.000     5.399    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_199_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.513 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_149/CO[3]
                         net (fo=1, routed)           0.000     5.513    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_149_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.627 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_97/CO[3]
                         net (fo=1, routed)           0.000     5.627    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_97_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.741 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           0.000     5.741    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_57_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.898 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_26/CO[1]
                         net (fo=38, routed)          1.056     6.954    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_26_n_2
    SLICE_X60Y30         LUT6 (Prop_lut6_I2_O)        0.329     7.283 r  U_SAD_SSD_CENSUS/depth_reg[3]_i_223/O
                         net (fo=5, routed)           0.844     8.126    U_SAD_SSD_CENSUS/depth_reg[3]_i_223_n_0
    SLICE_X56Y30         LUT4 (Prop_lut4_I0_O)        0.124     8.250 r  U_SAD_SSD_CENSUS/depth_reg[3]_i_198/O
                         net (fo=1, routed)           0.000     8.250    U_SAD_SSD_CENSUS/depth_reg[3]_i_198_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.763 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_140/CO[3]
                         net (fo=1, routed)           0.000     8.763    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_140_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.880 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_88/CO[3]
                         net (fo=1, routed)           0.000     8.880    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_88_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.997 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000     8.997    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_48_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.114 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.114    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_21_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.271 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_9/CO[1]
                         net (fo=39, routed)          0.977    10.248    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_9_n_2
    SLICE_X58Y30         LUT6 (Prop_lut6_I2_O)        0.332    10.580 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_702/O
                         net (fo=6, routed)           1.033    11.613    U_SAD_SSD_CENSUS/depth_reg[5]_i_702_n_0
    SLICE_X57Y26         LUT4 (Prop_lut4_I0_O)        0.124    11.737 r  U_SAD_SSD_CENSUS/depth_reg[4]_i_135/O
                         net (fo=1, routed)           0.000    11.737    U_SAD_SSD_CENSUS/depth_reg[4]_i_135_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.269 r  U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_101/CO[3]
                         net (fo=1, routed)           0.000    12.269    U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_101_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.383 r  U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_74/CO[3]
                         net (fo=1, routed)           0.000    12.383    U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_74_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.497 r  U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_46/CO[3]
                         net (fo=1, routed)           0.000    12.497    U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_46_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.611 r  U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.611    U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_27_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.768 r  U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_19/CO[1]
                         net (fo=110, routed)         1.321    14.089    U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_19_n_2
    SLICE_X61Y26         LUT6 (Prop_lut6_I4_O)        0.329    14.418 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_584/O
                         net (fo=4, routed)           0.893    15.311    U_SAD_SSD_CENSUS/depth_reg[5]_i_584_n_0
    SLICE_X59Y20         LUT4 (Prop_lut4_I0_O)        0.124    15.435 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_429/O
                         net (fo=1, routed)           0.000    15.435    U_SAD_SSD_CENSUS/depth_reg[5]_i_429_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.985 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_274/CO[3]
                         net (fo=1, routed)           0.000    15.985    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_274_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.099 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_158/CO[3]
                         net (fo=1, routed)           0.000    16.099    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_158_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.213 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_82/CO[3]
                         net (fo=1, routed)           0.000    16.213    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_82_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.327 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_41/CO[3]
                         net (fo=1, routed)           0.000    16.327    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_41_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.484 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_18/CO[1]
                         net (fo=128, routed)         0.886    17.370    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_18_n_2
    SLICE_X63Y19         LUT6 (Prop_lut6_I1_O)        0.329    17.699 f  U_SAD_SSD_CENSUS/depth_reg[5]_i_599/O
                         net (fo=5, routed)           0.629    18.327    U_SAD_SSD_CENSUS/depth_reg[5]_i_599_n_0
    SLICE_X61Y19         LUT6 (Prop_lut6_I1_O)        0.124    18.451 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_450/O
                         net (fo=1, routed)           0.616    19.068    U_SAD_SSD_CENSUS/depth_reg[5]_i_450_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.618 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_299/CO[3]
                         net (fo=1, routed)           0.000    19.618    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_299_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.735 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_179/CO[3]
                         net (fo=1, routed)           0.000    19.735    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_179_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.852 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_95/CO[3]
                         net (fo=1, routed)           0.000    19.852    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_95_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.969 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.969    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_46_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.126 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_19/CO[1]
                         net (fo=76, routed)          1.093    21.219    U_SAD_SSD_CENSUS/window_cost_sad_ssd_reg_reg[5][35]_0[0]
    SLICE_X62Y16         LUT6 (Prop_lut6_I3_O)        0.332    21.551 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_619/O
                         net (fo=4, routed)           0.771    22.322    U_SAD_SSD_CENSUS/depth_reg[5]_i_619_n_0
    SLICE_X58Y14         LUT4 (Prop_lut4_I2_O)        0.124    22.446 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_502/O
                         net (fo=1, routed)           0.000    22.446    U_SAD_SSD_CENSUS/depth_reg[5]_i_502_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.978 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_350/CO[3]
                         net (fo=1, routed)           0.000    22.978    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_350_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.092 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_226/CO[3]
                         net (fo=1, routed)           0.000    23.092    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_226_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.206 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_130/CO[3]
                         net (fo=1, routed)           0.000    23.206    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_130_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.320 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.320    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_61_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.477 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_22/CO[1]
                         net (fo=79, routed)          1.076    24.553    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_22_n_2
    SLICE_X57Y13         LUT5 (Prop_lut5_I2_O)        0.329    24.882 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_773/O
                         net (fo=2, routed)           0.869    25.751    U_SAD_SSD_CENSUS/depth_reg[5]_i_773_n_0
    SLICE_X57Y16         LUT6 (Prop_lut6_I0_O)        0.124    25.875 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_752/O
                         net (fo=4, routed)           0.962    26.837    U_SAD_SSD_CENSUS/depth_reg[5]_i_752_n_0
    SLICE_X58Y19         LUT4 (Prop_lut4_I0_O)        0.124    26.961 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_694/O
                         net (fo=1, routed)           0.000    26.961    U_SAD_SSD_CENSUS/depth_reg[5]_i_694_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.511 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_571/CO[3]
                         net (fo=1, routed)           0.000    27.511    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_571_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.625 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_414/CO[3]
                         net (fo=1, routed)           0.000    27.625    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_414_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.739 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_265/CO[3]
                         net (fo=1, routed)           0.000    27.739    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_265_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.853 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_149/CO[3]
                         net (fo=1, routed)           0.000    27.853    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_149_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.010 f  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_68/CO[1]
                         net (fo=57, routed)          1.554    29.564    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_68_n_2
    SLICE_X51Y18         LUT3 (Prop_lut3_I2_O)        0.355    29.919 f  U_SAD_SSD_CENSUS/depth_reg[5]_i_642/O
                         net (fo=2, routed)           0.585    30.504    U_SAD_SSD_CENSUS/depth_reg[5]_i_642_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I3_O)        0.326    30.830 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_507/O
                         net (fo=1, routed)           0.638    31.468    U_SAD_SSD_CENSUS/depth_reg[5]_i_507_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.018 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_359/CO[3]
                         net (fo=1, routed)           0.000    32.018    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_359_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.135 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_235/CO[3]
                         net (fo=1, routed)           0.000    32.135    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_235_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.252 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_139/CO[3]
                         net (fo=1, routed)           0.000    32.252    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_139_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.409 f  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_66/CO[1]
                         net (fo=3, routed)           0.802    33.211    U_SAD_SSD_CENSUS/min_idx1__0
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.332    33.543 f  U_SAD_SSD_CENSUS/depth_reg[5]_i_23/O
                         net (fo=4, routed)           0.694    34.237    U_SAD_SSD_CENSUS/depth_reg[5]_i_23_n_0
    SLICE_X52Y25         LUT6 (Prop_lut6_I0_O)        0.124    34.361 r  U_SAD_SSD_CENSUS/depth_reg[4]_i_12/O
                         net (fo=3, routed)           0.184    34.545    U_SAD_SSD_CENSUS/depth_reg[4]_i_12_n_0
    SLICE_X52Y25         LUT6 (Prop_lut6_I2_O)        0.124    34.669 r  U_SAD_SSD_CENSUS/depth_reg[4]_i_4/O
                         net (fo=1, routed)           1.447    36.115    U_SAD_SSD_CENSUS/depth_reg[4]_i_4_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I5_O)        0.124    36.239 r  U_SAD_SSD_CENSUS/depth_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    36.239    U_SAD_SSD_CENSUS/depth_reg[4]_i_1_n_0
    SLICE_X43Y47         FDCE                                         r  U_SAD_SSD_CENSUS/depth_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       1.448    38.453    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X43Y47         FDCE                                         r  U_SAD_SSD_CENSUS/depth_reg_reg[4]/C
                         clock pessimism              0.564    39.016    
                         clock uncertainty           -0.106    38.910    
    SLICE_X43Y47         FDCE (Setup_fdce_C_D)        0.031    38.941    U_SAD_SSD_CENSUS/depth_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         38.941    
                         arrival time                         -36.239    
  -------------------------------------------------------------------
                         slack                                  2.702    

Slack (MET) :             3.057ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_cost_sad_ssd_reg_reg[15][6]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/depth_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        36.676ns  (logic 14.309ns (39.015%)  route 22.367ns (60.985%))
  Logic Levels:           65  (CARRY4=44 LUT3=3 LUT4=6 LUT5=1 LUT6=11)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       1.625    -0.887    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X60Y30         FDRE                                         r  U_SAD_SSD_CENSUS/window_cost_sad_ssd_reg_reg[15][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.369 r  U_SAD_SSD_CENSUS/window_cost_sad_ssd_reg_reg[15][6]/Q
                         net (fo=7, routed)           1.030     0.661    U_SAD_SSD_CENSUS/window_cost_sad_ssd_reg_reg[15]_514[6]
    SLICE_X59Y31         LUT4 (Prop_lut4_I0_O)        0.124     0.785 r  U_SAD_SSD_CENSUS/depth_reg[2]_i_252/O
                         net (fo=1, routed)           0.000     0.785    U_SAD_SSD_CENSUS/depth_reg[2]_i_252_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.186 r  U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_198/CO[3]
                         net (fo=1, routed)           0.000     1.186    U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_198_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.300 r  U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_144/CO[3]
                         net (fo=1, routed)           0.000     1.300    U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_144_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.414 r  U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_90/CO[3]
                         net (fo=1, routed)           0.000     1.414    U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_90_n_0
    SLICE_X59Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.528 r  U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_44/CO[3]
                         net (fo=1, routed)           0.000     1.528    U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_44_n_0
    SLICE_X59Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.685 r  U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_21/CO[1]
                         net (fo=109, routed)         1.298     2.983    U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_21_n_2
    SLICE_X59Y30         LUT3 (Prop_lut3_I2_O)        0.329     3.312 r  U_SAD_SSD_CENSUS/depth_reg[3]_i_255/O
                         net (fo=5, routed)           0.626     3.939    U_SAD_SSD_CENSUS/depth_reg[3]_i_255_n_0
    SLICE_X64Y32         LUT6 (Prop_lut6_I5_O)        0.124     4.063 r  U_SAD_SSD_CENSUS/depth_reg[3]_i_236/O
                         net (fo=1, routed)           0.810     4.873    U_SAD_SSD_CENSUS/depth_reg[3]_i_236_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.399 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_199/CO[3]
                         net (fo=1, routed)           0.000     5.399    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_199_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.513 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_149/CO[3]
                         net (fo=1, routed)           0.000     5.513    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_149_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.627 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_97/CO[3]
                         net (fo=1, routed)           0.000     5.627    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_97_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.741 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           0.000     5.741    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_57_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.898 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_26/CO[1]
                         net (fo=38, routed)          1.056     6.954    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_26_n_2
    SLICE_X60Y30         LUT6 (Prop_lut6_I2_O)        0.329     7.283 r  U_SAD_SSD_CENSUS/depth_reg[3]_i_223/O
                         net (fo=5, routed)           0.844     8.126    U_SAD_SSD_CENSUS/depth_reg[3]_i_223_n_0
    SLICE_X56Y30         LUT4 (Prop_lut4_I0_O)        0.124     8.250 r  U_SAD_SSD_CENSUS/depth_reg[3]_i_198/O
                         net (fo=1, routed)           0.000     8.250    U_SAD_SSD_CENSUS/depth_reg[3]_i_198_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.763 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_140/CO[3]
                         net (fo=1, routed)           0.000     8.763    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_140_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.880 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_88/CO[3]
                         net (fo=1, routed)           0.000     8.880    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_88_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.997 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000     8.997    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_48_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.114 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.114    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_21_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.271 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_9/CO[1]
                         net (fo=39, routed)          0.977    10.248    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_9_n_2
    SLICE_X58Y30         LUT6 (Prop_lut6_I2_O)        0.332    10.580 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_702/O
                         net (fo=6, routed)           1.033    11.613    U_SAD_SSD_CENSUS/depth_reg[5]_i_702_n_0
    SLICE_X57Y26         LUT4 (Prop_lut4_I0_O)        0.124    11.737 r  U_SAD_SSD_CENSUS/depth_reg[4]_i_135/O
                         net (fo=1, routed)           0.000    11.737    U_SAD_SSD_CENSUS/depth_reg[4]_i_135_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.269 r  U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_101/CO[3]
                         net (fo=1, routed)           0.000    12.269    U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_101_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.383 r  U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_74/CO[3]
                         net (fo=1, routed)           0.000    12.383    U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_74_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.497 r  U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_46/CO[3]
                         net (fo=1, routed)           0.000    12.497    U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_46_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.611 r  U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.611    U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_27_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.768 r  U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_19/CO[1]
                         net (fo=110, routed)         1.321    14.089    U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_19_n_2
    SLICE_X61Y26         LUT6 (Prop_lut6_I4_O)        0.329    14.418 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_584/O
                         net (fo=4, routed)           0.893    15.311    U_SAD_SSD_CENSUS/depth_reg[5]_i_584_n_0
    SLICE_X59Y20         LUT4 (Prop_lut4_I0_O)        0.124    15.435 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_429/O
                         net (fo=1, routed)           0.000    15.435    U_SAD_SSD_CENSUS/depth_reg[5]_i_429_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.985 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_274/CO[3]
                         net (fo=1, routed)           0.000    15.985    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_274_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.099 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_158/CO[3]
                         net (fo=1, routed)           0.000    16.099    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_158_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.213 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_82/CO[3]
                         net (fo=1, routed)           0.000    16.213    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_82_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.327 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_41/CO[3]
                         net (fo=1, routed)           0.000    16.327    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_41_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.484 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_18/CO[1]
                         net (fo=128, routed)         0.886    17.370    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_18_n_2
    SLICE_X63Y19         LUT6 (Prop_lut6_I1_O)        0.329    17.699 f  U_SAD_SSD_CENSUS/depth_reg[5]_i_599/O
                         net (fo=5, routed)           0.629    18.327    U_SAD_SSD_CENSUS/depth_reg[5]_i_599_n_0
    SLICE_X61Y19         LUT6 (Prop_lut6_I1_O)        0.124    18.451 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_450/O
                         net (fo=1, routed)           0.616    19.068    U_SAD_SSD_CENSUS/depth_reg[5]_i_450_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.618 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_299/CO[3]
                         net (fo=1, routed)           0.000    19.618    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_299_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.735 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_179/CO[3]
                         net (fo=1, routed)           0.000    19.735    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_179_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.852 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_95/CO[3]
                         net (fo=1, routed)           0.000    19.852    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_95_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.969 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.969    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_46_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.126 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_19/CO[1]
                         net (fo=76, routed)          1.093    21.219    U_SAD_SSD_CENSUS/window_cost_sad_ssd_reg_reg[5][35]_0[0]
    SLICE_X62Y16         LUT6 (Prop_lut6_I3_O)        0.332    21.551 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_619/O
                         net (fo=4, routed)           0.771    22.322    U_SAD_SSD_CENSUS/depth_reg[5]_i_619_n_0
    SLICE_X58Y14         LUT4 (Prop_lut4_I2_O)        0.124    22.446 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_502/O
                         net (fo=1, routed)           0.000    22.446    U_SAD_SSD_CENSUS/depth_reg[5]_i_502_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.978 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_350/CO[3]
                         net (fo=1, routed)           0.000    22.978    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_350_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.092 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_226/CO[3]
                         net (fo=1, routed)           0.000    23.092    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_226_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.206 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_130/CO[3]
                         net (fo=1, routed)           0.000    23.206    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_130_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.320 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.320    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_61_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.477 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_22/CO[1]
                         net (fo=79, routed)          1.076    24.553    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_22_n_2
    SLICE_X57Y13         LUT5 (Prop_lut5_I2_O)        0.329    24.882 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_773/O
                         net (fo=2, routed)           0.869    25.751    U_SAD_SSD_CENSUS/depth_reg[5]_i_773_n_0
    SLICE_X57Y16         LUT6 (Prop_lut6_I0_O)        0.124    25.875 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_752/O
                         net (fo=4, routed)           0.962    26.837    U_SAD_SSD_CENSUS/depth_reg[5]_i_752_n_0
    SLICE_X58Y19         LUT4 (Prop_lut4_I0_O)        0.124    26.961 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_694/O
                         net (fo=1, routed)           0.000    26.961    U_SAD_SSD_CENSUS/depth_reg[5]_i_694_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.511 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_571/CO[3]
                         net (fo=1, routed)           0.000    27.511    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_571_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.625 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_414/CO[3]
                         net (fo=1, routed)           0.000    27.625    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_414_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.739 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_265/CO[3]
                         net (fo=1, routed)           0.000    27.739    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_265_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.853 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_149/CO[3]
                         net (fo=1, routed)           0.000    27.853    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_149_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.010 f  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_68/CO[1]
                         net (fo=57, routed)          1.554    29.564    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_68_n_2
    SLICE_X51Y18         LUT3 (Prop_lut3_I2_O)        0.355    29.919 f  U_SAD_SSD_CENSUS/depth_reg[5]_i_642/O
                         net (fo=2, routed)           0.585    30.504    U_SAD_SSD_CENSUS/depth_reg[5]_i_642_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I3_O)        0.326    30.830 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_507/O
                         net (fo=1, routed)           0.638    31.468    U_SAD_SSD_CENSUS/depth_reg[5]_i_507_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.018 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_359/CO[3]
                         net (fo=1, routed)           0.000    32.018    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_359_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.135 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_235/CO[3]
                         net (fo=1, routed)           0.000    32.135    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_235_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.252 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_139/CO[3]
                         net (fo=1, routed)           0.000    32.252    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_139_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.409 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_66/CO[1]
                         net (fo=3, routed)           0.802    33.211    U_SAD_SSD_CENSUS/min_idx1__0
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.332    33.543 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_23/O
                         net (fo=4, routed)           0.703    34.246    U_SAD_SSD_CENSUS/depth_reg[5]_i_23_n_0
    SLICE_X52Y25         LUT6 (Prop_lut6_I5_O)        0.124    34.370 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_7/O
                         net (fo=1, routed)           1.296    35.666    U_SAD_SSD_CENSUS/depth_reg[5]_i_7_n_0
    SLICE_X39Y52         LUT6 (Prop_lut6_I5_O)        0.124    35.790 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_2/O
                         net (fo=1, routed)           0.000    35.790    U_SAD_SSD_CENSUS/depth_reg[5]_i_2_n_0
    SLICE_X39Y52         FDCE                                         r  U_SAD_SSD_CENSUS/depth_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       1.436    38.440    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X39Y52         FDCE                                         r  U_SAD_SSD_CENSUS/depth_reg_reg[5]/C
                         clock pessimism              0.484    38.924    
                         clock uncertainty           -0.106    38.817    
    SLICE_X39Y52         FDCE (Setup_fdce_C_D)        0.029    38.846    U_SAD_SSD_CENSUS/depth_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         38.846    
                         arrival time                         -35.790    
  -------------------------------------------------------------------
                         slack                                  3.057    

Slack (MET) :             11.769ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[10][2]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.853ns  (logic 5.513ns (19.793%)  route 22.340ns (80.207%))
  Logic Levels:           21  (CARRY4=4 LUT2=1 LUT3=2 LUT4=2 LUT6=12)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       1.727    -0.785    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X21Y130        FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y130        FDRE (Prop_fdre_C_Q)         0.456    -0.329 r  U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/Q
                         net (fo=9, routed)           4.053     3.725    U_SAD_SSD_CENSUS/window_L_reg[0][2]_340[7]
    SLICE_X34Y49         LUT3 (Prop_lut3_I2_O)        0.149     3.874 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_337/O
                         net (fo=2, routed)           0.606     4.480    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_337_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I3_O)        0.355     4.835 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_341/O
                         net (fo=1, routed)           0.000     4.835    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_341_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.443 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_266/O[3]
                         net (fo=3, routed)           0.759     6.202    U_SAD_SSD_CENSUS_n_98
    SLICE_X40Y50         LUT3 (Prop_lut3_I1_O)        0.307     6.509 r  window_cost_census_reg[9][3]_i_199/O
                         net (fo=1, routed)           0.608     7.116    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_94[0]
    SLICE_X41Y50         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540     7.656 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_92/CO[2]
                         net (fo=21, routed)          1.363     9.019    U_SAD_SSD_CENSUS_n_64
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.313     9.332 r  window_cost_census_reg[9][3]_i_94/O
                         net (fo=22, routed)          0.779    10.111    window_cost_census_reg[9][3]_i_94_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I1_O)        0.124    10.235 r  window_cost_census_reg[9][3]_i_95/O
                         net (fo=22, routed)          0.490    10.725    window_cost_census_reg[9][3]_i_95_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124    10.849 r  window_cost_census_reg[9][3]_i_243/O
                         net (fo=1, routed)           0.838    11.687    window_cost_census_reg[9][3]_i_243_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124    11.811 r  window_cost_census_reg[9][3]_i_189/O
                         net (fo=22, routed)          0.742    12.553    window_cost_census_reg[9][3]_i_189_n_0
    SLICE_X48Y44         LUT6 (Prop_lut6_I1_O)        0.124    12.677 r  window_cost_census_reg[9][3]_i_190/O
                         net (fo=22, routed)          0.869    13.546    window_cost_census_reg[9][3]_i_190_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I0_O)        0.124    13.670 f  window_cost_census_reg[9][3]_i_252/O
                         net (fo=1, routed)           0.849    14.519    window_cost_census_reg[9][3]_i_252_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I0_O)        0.124    14.643 f  window_cost_census_reg[9][3]_i_192/O
                         net (fo=21, routed)          0.888    15.531    window_cost_census_reg[9][3]_i_192_n_0
    SLICE_X45Y45         LUT6 (Prop_lut6_I1_O)        0.124    15.655 f  window_cost_census_reg[9][3]_i_193/O
                         net (fo=20, routed)          1.115    16.770    window_cost_census_reg[9][3]_i_193_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I1_O)        0.124    16.894 f  window_cost_census_reg[9][3]_i_195/O
                         net (fo=16, routed)          1.198    18.092    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_24_5
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124    18.216 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_135/O
                         net (fo=1, routed)           0.331    18.547    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_135_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.073 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.073    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_49_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.301 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_14/CO[2]
                         net (fo=5, routed)           1.119    20.420    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_14_n_1
    SLICE_X37Y45         LUT4 (Prop_lut4_I2_O)        0.341    20.761 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][0]_i_6/O
                         net (fo=3, routed)           0.818    21.578    U_SAD_SSD_CENSUS/window_cost_census_reg[9][0]_i_6_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I0_O)        0.326    21.904 f  U_SAD_SSD_CENSUS/window_cost_census_reg[9][1]_i_5/O
                         net (fo=2, routed)           0.609    22.514    U_SAD_SSD_CENSUS/window_cost_census_reg[9][1]_i_5_n_0
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    22.638 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_5/O
                         net (fo=2, routed)           0.634    23.271    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_5_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124    23.395 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][2]_i_1/O
                         net (fo=16, routed)          3.673    27.068    U_SAD_SSD_CENSUS/window_cost_census_return[2]
    SLICE_X1Y99          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[10][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       1.510    38.514    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X1Y99          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[10][2]/C
                         clock pessimism              0.491    39.005    
                         clock uncertainty           -0.106    38.898    
    SLICE_X1Y99          FDPE (Setup_fdpe_C_D)       -0.061    38.837    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[10][2]
  -------------------------------------------------------------------
                         required time                         38.837    
                         arrival time                         -27.068    
  -------------------------------------------------------------------
                         slack                                 11.769    

Slack (MET) :             11.959ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[11][2]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.663ns  (logic 5.513ns (19.929%)  route 22.150ns (80.071%))
  Logic Levels:           21  (CARRY4=4 LUT2=1 LUT3=2 LUT4=2 LUT6=12)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       1.727    -0.785    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X21Y130        FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y130        FDRE (Prop_fdre_C_Q)         0.456    -0.329 r  U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/Q
                         net (fo=9, routed)           4.053     3.725    U_SAD_SSD_CENSUS/window_L_reg[0][2]_340[7]
    SLICE_X34Y49         LUT3 (Prop_lut3_I2_O)        0.149     3.874 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_337/O
                         net (fo=2, routed)           0.606     4.480    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_337_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I3_O)        0.355     4.835 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_341/O
                         net (fo=1, routed)           0.000     4.835    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_341_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.443 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_266/O[3]
                         net (fo=3, routed)           0.759     6.202    U_SAD_SSD_CENSUS_n_98
    SLICE_X40Y50         LUT3 (Prop_lut3_I1_O)        0.307     6.509 r  window_cost_census_reg[9][3]_i_199/O
                         net (fo=1, routed)           0.608     7.116    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_94[0]
    SLICE_X41Y50         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540     7.656 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_92/CO[2]
                         net (fo=21, routed)          1.363     9.019    U_SAD_SSD_CENSUS_n_64
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.313     9.332 r  window_cost_census_reg[9][3]_i_94/O
                         net (fo=22, routed)          0.779    10.111    window_cost_census_reg[9][3]_i_94_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I1_O)        0.124    10.235 r  window_cost_census_reg[9][3]_i_95/O
                         net (fo=22, routed)          0.490    10.725    window_cost_census_reg[9][3]_i_95_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124    10.849 r  window_cost_census_reg[9][3]_i_243/O
                         net (fo=1, routed)           0.838    11.687    window_cost_census_reg[9][3]_i_243_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124    11.811 r  window_cost_census_reg[9][3]_i_189/O
                         net (fo=22, routed)          0.742    12.553    window_cost_census_reg[9][3]_i_189_n_0
    SLICE_X48Y44         LUT6 (Prop_lut6_I1_O)        0.124    12.677 r  window_cost_census_reg[9][3]_i_190/O
                         net (fo=22, routed)          0.869    13.546    window_cost_census_reg[9][3]_i_190_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I0_O)        0.124    13.670 f  window_cost_census_reg[9][3]_i_252/O
                         net (fo=1, routed)           0.849    14.519    window_cost_census_reg[9][3]_i_252_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I0_O)        0.124    14.643 f  window_cost_census_reg[9][3]_i_192/O
                         net (fo=21, routed)          0.888    15.531    window_cost_census_reg[9][3]_i_192_n_0
    SLICE_X45Y45         LUT6 (Prop_lut6_I1_O)        0.124    15.655 f  window_cost_census_reg[9][3]_i_193/O
                         net (fo=20, routed)          1.115    16.770    window_cost_census_reg[9][3]_i_193_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I1_O)        0.124    16.894 f  window_cost_census_reg[9][3]_i_195/O
                         net (fo=16, routed)          1.198    18.092    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_24_5
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124    18.216 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_135/O
                         net (fo=1, routed)           0.331    18.547    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_135_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.073 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.073    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_49_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.301 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_14/CO[2]
                         net (fo=5, routed)           1.119    20.420    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_14_n_1
    SLICE_X37Y45         LUT4 (Prop_lut4_I2_O)        0.341    20.761 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][0]_i_6/O
                         net (fo=3, routed)           0.818    21.578    U_SAD_SSD_CENSUS/window_cost_census_reg[9][0]_i_6_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I0_O)        0.326    21.904 f  U_SAD_SSD_CENSUS/window_cost_census_reg[9][1]_i_5/O
                         net (fo=2, routed)           0.609    22.514    U_SAD_SSD_CENSUS/window_cost_census_reg[9][1]_i_5_n_0
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    22.638 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_5/O
                         net (fo=2, routed)           0.634    23.271    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_5_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124    23.395 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][2]_i_1/O
                         net (fo=16, routed)          3.483    26.879    U_SAD_SSD_CENSUS/window_cost_census_return[2]
    SLICE_X0Y99          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[11][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       1.510    38.514    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X0Y99          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[11][2]/C
                         clock pessimism              0.491    39.005    
                         clock uncertainty           -0.106    38.898    
    SLICE_X0Y99          FDPE (Setup_fdpe_C_D)       -0.061    38.837    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[11][2]
  -------------------------------------------------------------------
                         required time                         38.837    
                         arrival time                         -26.879    
  -------------------------------------------------------------------
                         slack                                 11.959    

Slack (MET) :             12.110ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[14][2]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.512ns  (logic 5.513ns (20.038%)  route 21.999ns (79.962%))
  Logic Levels:           21  (CARRY4=4 LUT2=1 LUT3=2 LUT4=2 LUT6=12)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       1.727    -0.785    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X21Y130        FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y130        FDRE (Prop_fdre_C_Q)         0.456    -0.329 r  U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/Q
                         net (fo=9, routed)           4.053     3.725    U_SAD_SSD_CENSUS/window_L_reg[0][2]_340[7]
    SLICE_X34Y49         LUT3 (Prop_lut3_I2_O)        0.149     3.874 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_337/O
                         net (fo=2, routed)           0.606     4.480    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_337_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I3_O)        0.355     4.835 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_341/O
                         net (fo=1, routed)           0.000     4.835    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_341_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.443 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_266/O[3]
                         net (fo=3, routed)           0.759     6.202    U_SAD_SSD_CENSUS_n_98
    SLICE_X40Y50         LUT3 (Prop_lut3_I1_O)        0.307     6.509 r  window_cost_census_reg[9][3]_i_199/O
                         net (fo=1, routed)           0.608     7.116    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_94[0]
    SLICE_X41Y50         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540     7.656 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_92/CO[2]
                         net (fo=21, routed)          1.363     9.019    U_SAD_SSD_CENSUS_n_64
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.313     9.332 r  window_cost_census_reg[9][3]_i_94/O
                         net (fo=22, routed)          0.779    10.111    window_cost_census_reg[9][3]_i_94_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I1_O)        0.124    10.235 r  window_cost_census_reg[9][3]_i_95/O
                         net (fo=22, routed)          0.490    10.725    window_cost_census_reg[9][3]_i_95_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124    10.849 r  window_cost_census_reg[9][3]_i_243/O
                         net (fo=1, routed)           0.838    11.687    window_cost_census_reg[9][3]_i_243_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124    11.811 r  window_cost_census_reg[9][3]_i_189/O
                         net (fo=22, routed)          0.742    12.553    window_cost_census_reg[9][3]_i_189_n_0
    SLICE_X48Y44         LUT6 (Prop_lut6_I1_O)        0.124    12.677 r  window_cost_census_reg[9][3]_i_190/O
                         net (fo=22, routed)          0.869    13.546    window_cost_census_reg[9][3]_i_190_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I0_O)        0.124    13.670 f  window_cost_census_reg[9][3]_i_252/O
                         net (fo=1, routed)           0.849    14.519    window_cost_census_reg[9][3]_i_252_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I0_O)        0.124    14.643 f  window_cost_census_reg[9][3]_i_192/O
                         net (fo=21, routed)          0.888    15.531    window_cost_census_reg[9][3]_i_192_n_0
    SLICE_X45Y45         LUT6 (Prop_lut6_I1_O)        0.124    15.655 f  window_cost_census_reg[9][3]_i_193/O
                         net (fo=20, routed)          1.115    16.770    window_cost_census_reg[9][3]_i_193_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I1_O)        0.124    16.894 f  window_cost_census_reg[9][3]_i_195/O
                         net (fo=16, routed)          1.198    18.092    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_24_5
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124    18.216 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_135/O
                         net (fo=1, routed)           0.331    18.547    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_135_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.073 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.073    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_49_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.301 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_14/CO[2]
                         net (fo=5, routed)           1.119    20.420    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_14_n_1
    SLICE_X37Y45         LUT4 (Prop_lut4_I2_O)        0.341    20.761 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][0]_i_6/O
                         net (fo=3, routed)           0.818    21.578    U_SAD_SSD_CENSUS/window_cost_census_reg[9][0]_i_6_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I0_O)        0.326    21.904 f  U_SAD_SSD_CENSUS/window_cost_census_reg[9][1]_i_5/O
                         net (fo=2, routed)           0.609    22.514    U_SAD_SSD_CENSUS/window_cost_census_reg[9][1]_i_5_n_0
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    22.638 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_5/O
                         net (fo=2, routed)           0.634    23.271    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_5_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124    23.395 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][2]_i_1/O
                         net (fo=16, routed)          3.332    26.728    U_SAD_SSD_CENSUS/window_cost_census_return[2]
    SLICE_X0Y97          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[14][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       1.510    38.514    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X0Y97          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[14][2]/C
                         clock pessimism              0.491    39.005    
                         clock uncertainty           -0.106    38.898    
    SLICE_X0Y97          FDPE (Setup_fdpe_C_D)       -0.061    38.837    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[14][2]
  -------------------------------------------------------------------
                         required time                         38.837    
                         arrival time                         -26.728    
  -------------------------------------------------------------------
                         slack                                 12.110    

Slack (MET) :             12.198ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[14][3]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.427ns  (logic 5.513ns (20.101%)  route 21.914ns (79.899%))
  Logic Levels:           21  (CARRY4=4 LUT2=1 LUT3=2 LUT4=2 LUT6=12)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       1.727    -0.785    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X21Y130        FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y130        FDRE (Prop_fdre_C_Q)         0.456    -0.329 r  U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/Q
                         net (fo=9, routed)           4.053     3.725    U_SAD_SSD_CENSUS/window_L_reg[0][2]_340[7]
    SLICE_X34Y49         LUT3 (Prop_lut3_I2_O)        0.149     3.874 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_337/O
                         net (fo=2, routed)           0.606     4.480    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_337_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I3_O)        0.355     4.835 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_341/O
                         net (fo=1, routed)           0.000     4.835    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_341_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.443 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_266/O[3]
                         net (fo=3, routed)           0.759     6.202    U_SAD_SSD_CENSUS_n_98
    SLICE_X40Y50         LUT3 (Prop_lut3_I1_O)        0.307     6.509 r  window_cost_census_reg[9][3]_i_199/O
                         net (fo=1, routed)           0.608     7.116    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_94[0]
    SLICE_X41Y50         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540     7.656 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_92/CO[2]
                         net (fo=21, routed)          1.363     9.019    U_SAD_SSD_CENSUS_n_64
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.313     9.332 r  window_cost_census_reg[9][3]_i_94/O
                         net (fo=22, routed)          0.779    10.111    window_cost_census_reg[9][3]_i_94_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I1_O)        0.124    10.235 r  window_cost_census_reg[9][3]_i_95/O
                         net (fo=22, routed)          0.490    10.725    window_cost_census_reg[9][3]_i_95_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124    10.849 r  window_cost_census_reg[9][3]_i_243/O
                         net (fo=1, routed)           0.838    11.687    window_cost_census_reg[9][3]_i_243_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124    11.811 r  window_cost_census_reg[9][3]_i_189/O
                         net (fo=22, routed)          0.742    12.553    window_cost_census_reg[9][3]_i_189_n_0
    SLICE_X48Y44         LUT6 (Prop_lut6_I1_O)        0.124    12.677 r  window_cost_census_reg[9][3]_i_190/O
                         net (fo=22, routed)          0.869    13.546    window_cost_census_reg[9][3]_i_190_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I0_O)        0.124    13.670 f  window_cost_census_reg[9][3]_i_252/O
                         net (fo=1, routed)           0.849    14.519    window_cost_census_reg[9][3]_i_252_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I0_O)        0.124    14.643 f  window_cost_census_reg[9][3]_i_192/O
                         net (fo=21, routed)          0.888    15.531    window_cost_census_reg[9][3]_i_192_n_0
    SLICE_X45Y45         LUT6 (Prop_lut6_I1_O)        0.124    15.655 f  window_cost_census_reg[9][3]_i_193/O
                         net (fo=20, routed)          1.115    16.770    window_cost_census_reg[9][3]_i_193_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I1_O)        0.124    16.894 f  window_cost_census_reg[9][3]_i_195/O
                         net (fo=16, routed)          1.198    18.092    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_24_5
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124    18.216 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_135/O
                         net (fo=1, routed)           0.331    18.547    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_135_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.073 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.073    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_49_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.301 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_14/CO[2]
                         net (fo=5, routed)           1.119    20.420    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_14_n_1
    SLICE_X37Y45         LUT4 (Prop_lut4_I2_O)        0.341    20.761 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][0]_i_6/O
                         net (fo=3, routed)           0.818    21.578    U_SAD_SSD_CENSUS/window_cost_census_reg[9][0]_i_6_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I0_O)        0.326    21.904 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][1]_i_5/O
                         net (fo=2, routed)           0.609    22.514    U_SAD_SSD_CENSUS/window_cost_census_reg[9][1]_i_5_n_0
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    22.638 f  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_5/O
                         net (fo=2, routed)           0.632    23.269    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_5_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I2_O)        0.124    23.393 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_2/O
                         net (fo=16, routed)          3.249    26.642    U_SAD_SSD_CENSUS/window_cost_census_return[3]
    SLICE_X0Y97          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[14][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       1.510    38.514    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X0Y97          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[14][3]/C
                         clock pessimism              0.491    39.005    
                         clock uncertainty           -0.106    38.898    
    SLICE_X0Y97          FDPE (Setup_fdpe_C_D)       -0.058    38.840    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[14][3]
  -------------------------------------------------------------------
                         required time                         38.840    
                         arrival time                         -26.642    
  -------------------------------------------------------------------
                         slack                                 12.198    

Slack (MET) :             12.252ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[4][2]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.370ns  (logic 5.513ns (20.142%)  route 21.857ns (79.858%))
  Logic Levels:           21  (CARRY4=4 LUT2=1 LUT3=2 LUT4=2 LUT6=12)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       1.727    -0.785    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X21Y130        FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y130        FDRE (Prop_fdre_C_Q)         0.456    -0.329 r  U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/Q
                         net (fo=9, routed)           4.053     3.725    U_SAD_SSD_CENSUS/window_L_reg[0][2]_340[7]
    SLICE_X34Y49         LUT3 (Prop_lut3_I2_O)        0.149     3.874 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_337/O
                         net (fo=2, routed)           0.606     4.480    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_337_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I3_O)        0.355     4.835 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_341/O
                         net (fo=1, routed)           0.000     4.835    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_341_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.443 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_266/O[3]
                         net (fo=3, routed)           0.759     6.202    U_SAD_SSD_CENSUS_n_98
    SLICE_X40Y50         LUT3 (Prop_lut3_I1_O)        0.307     6.509 r  window_cost_census_reg[9][3]_i_199/O
                         net (fo=1, routed)           0.608     7.116    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_94[0]
    SLICE_X41Y50         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540     7.656 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_92/CO[2]
                         net (fo=21, routed)          1.363     9.019    U_SAD_SSD_CENSUS_n_64
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.313     9.332 r  window_cost_census_reg[9][3]_i_94/O
                         net (fo=22, routed)          0.779    10.111    window_cost_census_reg[9][3]_i_94_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I1_O)        0.124    10.235 r  window_cost_census_reg[9][3]_i_95/O
                         net (fo=22, routed)          0.490    10.725    window_cost_census_reg[9][3]_i_95_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124    10.849 r  window_cost_census_reg[9][3]_i_243/O
                         net (fo=1, routed)           0.838    11.687    window_cost_census_reg[9][3]_i_243_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124    11.811 r  window_cost_census_reg[9][3]_i_189/O
                         net (fo=22, routed)          0.742    12.553    window_cost_census_reg[9][3]_i_189_n_0
    SLICE_X48Y44         LUT6 (Prop_lut6_I1_O)        0.124    12.677 r  window_cost_census_reg[9][3]_i_190/O
                         net (fo=22, routed)          0.869    13.546    window_cost_census_reg[9][3]_i_190_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I0_O)        0.124    13.670 f  window_cost_census_reg[9][3]_i_252/O
                         net (fo=1, routed)           0.849    14.519    window_cost_census_reg[9][3]_i_252_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I0_O)        0.124    14.643 f  window_cost_census_reg[9][3]_i_192/O
                         net (fo=21, routed)          0.888    15.531    window_cost_census_reg[9][3]_i_192_n_0
    SLICE_X45Y45         LUT6 (Prop_lut6_I1_O)        0.124    15.655 f  window_cost_census_reg[9][3]_i_193/O
                         net (fo=20, routed)          1.115    16.770    window_cost_census_reg[9][3]_i_193_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I1_O)        0.124    16.894 f  window_cost_census_reg[9][3]_i_195/O
                         net (fo=16, routed)          1.198    18.092    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_24_5
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124    18.216 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_135/O
                         net (fo=1, routed)           0.331    18.547    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_135_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.073 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.073    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_49_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.301 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_14/CO[2]
                         net (fo=5, routed)           1.119    20.420    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_14_n_1
    SLICE_X37Y45         LUT4 (Prop_lut4_I2_O)        0.341    20.761 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][0]_i_6/O
                         net (fo=3, routed)           0.818    21.578    U_SAD_SSD_CENSUS/window_cost_census_reg[9][0]_i_6_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I0_O)        0.326    21.904 f  U_SAD_SSD_CENSUS/window_cost_census_reg[9][1]_i_5/O
                         net (fo=2, routed)           0.609    22.514    U_SAD_SSD_CENSUS/window_cost_census_reg[9][1]_i_5_n_0
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    22.638 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_5/O
                         net (fo=2, routed)           0.634    23.271    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_5_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124    23.395 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][2]_i_1/O
                         net (fo=16, routed)          3.190    26.586    U_SAD_SSD_CENSUS/window_cost_census_return[2]
    SLICE_X3Y97          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       1.510    38.514    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X3Y97          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[4][2]/C
                         clock pessimism              0.491    39.005    
                         clock uncertainty           -0.106    38.898    
    SLICE_X3Y97          FDPE (Setup_fdpe_C_D)       -0.061    38.837    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[4][2]
  -------------------------------------------------------------------
                         required time                         38.837    
                         arrival time                         -26.586    
  -------------------------------------------------------------------
                         slack                                 12.252    

Slack (MET) :             12.260ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[15][2]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.361ns  (logic 5.513ns (20.149%)  route 21.848ns (79.851%))
  Logic Levels:           21  (CARRY4=4 LUT2=1 LUT3=2 LUT4=2 LUT6=12)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       1.727    -0.785    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X21Y130        FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y130        FDRE (Prop_fdre_C_Q)         0.456    -0.329 r  U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/Q
                         net (fo=9, routed)           4.053     3.725    U_SAD_SSD_CENSUS/window_L_reg[0][2]_340[7]
    SLICE_X34Y49         LUT3 (Prop_lut3_I2_O)        0.149     3.874 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_337/O
                         net (fo=2, routed)           0.606     4.480    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_337_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I3_O)        0.355     4.835 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_341/O
                         net (fo=1, routed)           0.000     4.835    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_341_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.443 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_266/O[3]
                         net (fo=3, routed)           0.759     6.202    U_SAD_SSD_CENSUS_n_98
    SLICE_X40Y50         LUT3 (Prop_lut3_I1_O)        0.307     6.509 r  window_cost_census_reg[9][3]_i_199/O
                         net (fo=1, routed)           0.608     7.116    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_94[0]
    SLICE_X41Y50         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540     7.656 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_92/CO[2]
                         net (fo=21, routed)          1.363     9.019    U_SAD_SSD_CENSUS_n_64
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.313     9.332 r  window_cost_census_reg[9][3]_i_94/O
                         net (fo=22, routed)          0.779    10.111    window_cost_census_reg[9][3]_i_94_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I1_O)        0.124    10.235 r  window_cost_census_reg[9][3]_i_95/O
                         net (fo=22, routed)          0.490    10.725    window_cost_census_reg[9][3]_i_95_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124    10.849 r  window_cost_census_reg[9][3]_i_243/O
                         net (fo=1, routed)           0.838    11.687    window_cost_census_reg[9][3]_i_243_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124    11.811 r  window_cost_census_reg[9][3]_i_189/O
                         net (fo=22, routed)          0.742    12.553    window_cost_census_reg[9][3]_i_189_n_0
    SLICE_X48Y44         LUT6 (Prop_lut6_I1_O)        0.124    12.677 r  window_cost_census_reg[9][3]_i_190/O
                         net (fo=22, routed)          0.869    13.546    window_cost_census_reg[9][3]_i_190_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I0_O)        0.124    13.670 f  window_cost_census_reg[9][3]_i_252/O
                         net (fo=1, routed)           0.849    14.519    window_cost_census_reg[9][3]_i_252_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I0_O)        0.124    14.643 f  window_cost_census_reg[9][3]_i_192/O
                         net (fo=21, routed)          0.888    15.531    window_cost_census_reg[9][3]_i_192_n_0
    SLICE_X45Y45         LUT6 (Prop_lut6_I1_O)        0.124    15.655 f  window_cost_census_reg[9][3]_i_193/O
                         net (fo=20, routed)          1.115    16.770    window_cost_census_reg[9][3]_i_193_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I1_O)        0.124    16.894 f  window_cost_census_reg[9][3]_i_195/O
                         net (fo=16, routed)          1.198    18.092    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_24_5
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124    18.216 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_135/O
                         net (fo=1, routed)           0.331    18.547    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_135_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.073 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.073    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_49_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.301 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_14/CO[2]
                         net (fo=5, routed)           1.119    20.420    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_14_n_1
    SLICE_X37Y45         LUT4 (Prop_lut4_I2_O)        0.341    20.761 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][0]_i_6/O
                         net (fo=3, routed)           0.818    21.578    U_SAD_SSD_CENSUS/window_cost_census_reg[9][0]_i_6_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I0_O)        0.326    21.904 f  U_SAD_SSD_CENSUS/window_cost_census_reg[9][1]_i_5/O
                         net (fo=2, routed)           0.609    22.514    U_SAD_SSD_CENSUS/window_cost_census_reg[9][1]_i_5_n_0
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    22.638 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_5/O
                         net (fo=2, routed)           0.634    23.271    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_5_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124    23.395 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][2]_i_1/O
                         net (fo=16, routed)          3.181    26.577    U_SAD_SSD_CENSUS/window_cost_census_return[2]
    SLICE_X1Y96          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[15][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       1.509    38.513    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X1Y96          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[15][2]/C
                         clock pessimism              0.491    39.004    
                         clock uncertainty           -0.106    38.897    
    SLICE_X1Y96          FDPE (Setup_fdpe_C_D)       -0.061    38.836    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[15][2]
  -------------------------------------------------------------------
                         required time                         38.836    
                         arrival time                         -26.577    
  -------------------------------------------------------------------
                         slack                                 12.260    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/mem_L_reg[1][0][7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_L_reg[1][1][7]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.226ns (42.051%)  route 0.311ns (57.949%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       0.565    -0.616    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X11Y51         FDRE                                         r  U_SAD_SSD_CENSUS/mem_L_reg[1][0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDRE (Prop_fdre_C_Q)         0.128    -0.488 r  U_SAD_SSD_CENSUS/mem_L_reg[1][0][7]/Q
                         net (fo=3, routed)           0.311    -0.177    U_SAD_SSD_CENSUS/mem_L_reg[1][0]_518[7]
    SLICE_X15Y44         LUT6 (Prop_lut6_I0_O)        0.098    -0.079 r  U_SAD_SSD_CENSUS/window_L[1][1][7]_i_1/O
                         net (fo=1, routed)           0.000    -0.079    U_SAD_SSD_CENSUS/window_L[1][1][7]_i_1_n_0
    SLICE_X15Y44         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[1][1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       0.836    -0.854    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X15Y44         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[1][1][7]/C
                         clock pessimism              0.508    -0.345    
    SLICE_X15Y44         FDRE (Hold_fdre_C_D)         0.091    -0.254    U_SAD_SSD_CENSUS/window_L_reg[1][1][7]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/j_reg[2]_rep/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/j_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.343%)  route 0.183ns (49.657%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       0.671    -0.510    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X3Y135         FDCE                                         r  U_SAD_SSD_CENSUS/j_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y135         FDCE (Prop_fdce_C_Q)         0.141    -0.369 r  U_SAD_SSD_CENSUS/j_reg[2]_rep/Q
                         net (fo=122, routed)         0.183    -0.185    U_SAD_SSD_CENSUS/j_reg[2]_rep_n_0
    SLICE_X6Y136         LUT5 (Prop_lut5_I1_O)        0.045    -0.140 r  U_SAD_SSD_CENSUS/j[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.140    U_SAD_SSD_CENSUS/j_next[3]
    SLICE_X6Y136         FDCE                                         r  U_SAD_SSD_CENSUS/j_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       0.943    -0.746    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X6Y136         FDCE                                         r  U_SAD_SSD_CENSUS/j_reg[3]/C
                         clock pessimism              0.270    -0.476    
    SLICE_X6Y136         FDCE (Hold_fdce_C_D)         0.121    -0.355    U_SAD_SSD_CENSUS/j_reg[3]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/mem_L_reg[2][0][4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_L_reg[2][1][4]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.667%)  route 0.181ns (49.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       0.548    -0.633    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X40Y75         FDRE                                         r  U_SAD_SSD_CENSUS/mem_L_reg[2][0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  U_SAD_SSD_CENSUS/mem_L_reg[2][0][4]/Q
                         net (fo=3, routed)           0.181    -0.311    U_SAD_SSD_CENSUS/mem_L_reg_n_0_[2][0][4]
    SLICE_X39Y76         LUT6 (Prop_lut6_I0_O)        0.045    -0.266 r  U_SAD_SSD_CENSUS/window_L[2][1][4]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    U_SAD_SSD_CENSUS/window_L[2][1][4]_i_1_n_0
    SLICE_X39Y76         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[2][1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       0.814    -0.875    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X39Y76         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[2][1][4]/C
                         clock pessimism              0.275    -0.600    
    SLICE_X39Y76         FDRE (Hold_fdre_C_D)         0.091    -0.509    U_SAD_SSD_CENSUS/window_L_reg[2][1][4]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/read_en_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/read_en_reg_reg_rep__0/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.247ns (65.378%)  route 0.131ns (34.622%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       0.592    -0.589    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X6Y99          FDPE                                         r  U_SAD_SSD_CENSUS/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDPE (Prop_fdpe_C_Q)         0.148    -0.441 r  U_SAD_SSD_CENSUS/read_en_reg_reg/Q
                         net (fo=163, routed)         0.131    -0.310    U_SAD_SSD_CENSUS/read_en_reg
    SLICE_X6Y99          LUT5 (Prop_lut5_I4_O)        0.099    -0.211 r  U_SAD_SSD_CENSUS/read_en_reg_rep__0_i_1/O
                         net (fo=1, routed)           0.000    -0.211    U_SAD_SSD_CENSUS/read_en_reg_rep__0_i_1_n_0
    SLICE_X6Y99          FDPE                                         r  U_SAD_SSD_CENSUS/read_en_reg_reg_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       0.863    -0.827    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X6Y99          FDPE                                         r  U_SAD_SSD_CENSUS/read_en_reg_reg_rep__0/C
                         clock pessimism              0.238    -0.589    
    SLICE_X6Y99          FDPE (Hold_fdpe_C_D)         0.121    -0.468    U_SAD_SSD_CENSUS/read_en_reg_reg_rep__0
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/read_en_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/read_en_reg_reg_rep/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.251ns (64.227%)  route 0.140ns (35.773%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       0.592    -0.589    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X6Y99          FDPE                                         r  U_SAD_SSD_CENSUS/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDPE (Prop_fdpe_C_Q)         0.148    -0.441 r  U_SAD_SSD_CENSUS/read_en_reg_reg/Q
                         net (fo=163, routed)         0.140    -0.301    U_SAD_SSD_CENSUS/read_en_reg
    SLICE_X6Y99          LUT5 (Prop_lut5_I4_O)        0.103    -0.198 r  U_SAD_SSD_CENSUS/read_en_reg_rep_i_1/O
                         net (fo=1, routed)           0.000    -0.198    U_SAD_SSD_CENSUS/read_en_reg_rep_i_1_n_0
    SLICE_X6Y99          FDPE                                         r  U_SAD_SSD_CENSUS/read_en_reg_reg_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       0.863    -0.827    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X6Y99          FDPE                                         r  U_SAD_SSD_CENSUS/read_en_reg_reg_rep/C
                         clock pessimism              0.238    -0.589    
    SLICE_X6Y99          FDPE (Hold_fdpe_C_D)         0.132    -0.457    U_SAD_SSD_CENSUS/read_en_reg_reg_rep
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/mem_L_reg[2][0][5]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_L_reg[2][1][5]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.036%)  route 0.209ns (52.964%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       0.557    -0.624    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X45Y66         FDRE                                         r  U_SAD_SSD_CENSUS/mem_L_reg[2][0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  U_SAD_SSD_CENSUS/mem_L_reg[2][0][5]/Q
                         net (fo=3, routed)           0.209    -0.274    U_SAD_SSD_CENSUS/mem_L_reg_n_0_[2][0][5]
    SLICE_X46Y66         LUT6 (Prop_lut6_I0_O)        0.045    -0.229 r  U_SAD_SSD_CENSUS/window_L[2][1][5]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    U_SAD_SSD_CENSUS/window_L[2][1][5]_i_1_n_0
    SLICE_X46Y66         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[2][1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       0.825    -0.865    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X46Y66         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[2][1][5]/C
                         clock pessimism              0.255    -0.610    
    SLICE_X46Y66         FDRE (Hold_fdre_C_D)         0.121    -0.489    U_SAD_SSD_CENSUS/window_L_reg[2][1][5]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.630%)  route 0.174ns (45.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       0.643    -0.538    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X50Y138        FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y138        FDCE (Prop_fdce_C_Q)         0.164    -0.374 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/Q
                         net (fo=24, routed)          0.174    -0.200    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[6]
    SLICE_X50Y138        LUT6 (Prop_lut6_I2_O)        0.045    -0.155 r  U_vga_controller/U_Pixel_Counter/v_counter[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.155    U_vga_controller/U_Pixel_Counter/v_counter[9]_i_2_n_0
    SLICE_X50Y138        FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       0.917    -0.772    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X50Y138        FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/C
                         clock pessimism              0.234    -0.538    
    SLICE_X50Y138        FDCE (Hold_fdce_C_D)         0.121    -0.417    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.246ns (64.389%)  route 0.136ns (35.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       0.592    -0.589    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X6Y99          FDCE                                         r  U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDCE (Prop_fdce_C_Q)         0.148    -0.441 r  U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[2]/Q
                         net (fo=107, routed)         0.136    -0.305    U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg_n_0_[2]
    SLICE_X6Y99          LUT6 (Prop_lut6_I1_O)        0.098    -0.207 r  U_SAD_SSD_CENSUS/FSM_onehot_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    U_SAD_SSD_CENSUS/FSM_onehot_state_reg[0]_i_1_n_0
    SLICE_X6Y99          FDPE                                         r  U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       0.863    -0.827    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X6Y99          FDPE                                         r  U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[0]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X6Y99          FDPE (Hold_fdpe_C_D)         0.120    -0.469    U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.190ns (51.455%)  route 0.179ns (48.545%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       0.639    -0.542    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X47Y136        FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y136        FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/Q
                         net (fo=25, routed)          0.179    -0.222    U_vga_controller/U_Pixel_Counter/Q[2]
    SLICE_X47Y136        LUT4 (Prop_lut4_I0_O)        0.049    -0.173 r  U_vga_controller/U_Pixel_Counter/h_counter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.173    U_vga_controller/U_Pixel_Counter/h_counter_0[9]
    SLICE_X47Y136        FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       0.912    -0.777    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X47Y136        FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/C
                         clock pessimism              0.235    -0.542    
    SLICE_X47Y136        FDCE (Hold_fdce_C_D)         0.107    -0.435    U_vga_controller/U_Pixel_Counter/h_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.355%)  route 0.233ns (55.645%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       0.643    -0.538    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X48Y139        FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y139        FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/Q
                         net (fo=10, routed)          0.233    -0.164    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[1]
    SLICE_X52Y138        LUT6 (Prop_lut6_I5_O)        0.045    -0.119 r  U_vga_controller/U_Pixel_Counter/v_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.119    U_vga_controller/U_Pixel_Counter/v_counter[5]_i_1_n_0
    SLICE_X52Y138        FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       0.917    -0.772    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X52Y138        FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                         clock pessimism              0.270    -0.502    
    SLICE_X52Y138        FDCE (Hold_fdce_C_D)         0.120    -0.382    U_vga_controller/U_Pixel_Counter/v_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y17     U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y16     U_FrameBufferLeft/mem_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y18     U_FrameBufferLeft/mem_reg_0_10/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y25     U_FrameBufferLeft/mem_reg_0_11/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y19     U_FrameBufferLeft/mem_reg_0_12/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y14     U_FrameBufferLeft/mem_reg_0_13/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y13     U_FrameBufferLeft/mem_reg_0_14/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y15     U_FrameBufferLeft/mem_reg_0_15/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y17     U_FrameBufferLeft/mem_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y25     U_FrameBufferLeft/mem_reg_0_3/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y73      U_SAD_SSD_CENSUS/mem_L_reg[1][10][9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y68     U_SAD_SSD_CENSUS/mem_L_reg[1][123][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y68     U_SAD_SSD_CENSUS/mem_L_reg[1][123][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y68     U_SAD_SSD_CENSUS/mem_L_reg[1][123][8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y68     U_SAD_SSD_CENSUS/mem_L_reg[1][123][9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y73      U_SAD_SSD_CENSUS/mem_L_reg[1][14][9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y74      U_SAD_SSD_CENSUS/mem_L_reg[1][15][9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y73      U_SAD_SSD_CENSUS/mem_L_reg[1][16][9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y30     U_SAD_SSD_CENSUS/window_R_reg[1][2][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y73      U_SAD_SSD_CENSUS/mem_L_reg[1][2][9]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X6Y99      U_SAD_SSD_CENSUS/read_en_reg_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X6Y99      U_SAD_SSD_CENSUS/read_en_reg_reg_rep/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X6Y99      U_SAD_SSD_CENSUS/read_en_reg_reg_rep__0/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y147     U_SAD_SSD_CENSUS/temp_mem_reg[0][2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y147     U_SAD_SSD_CENSUS/temp_mem_reg[0][3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y147     U_SAD_SSD_CENSUS/temp_mem_reg[0][4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y147     U_SAD_SSD_CENSUS/temp_mem_reg[0][5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X26Y141    U_SAD_SSD_CENSUS/temp_mem_reg[100][2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X26Y141    U_SAD_SSD_CENSUS/temp_mem_reg[100][2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X26Y141    U_SAD_SSD_CENSUS/temp_mem_reg[100][3]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    U_clk_gene/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ov7670_xclk1_clk_wiz_0_1
  To Clock:  ov7670_xclk1_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ov7670_xclk1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y0    U_clk_gene/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ov7670_xclk2_clk_wiz_0_1
  To Clock:  ov7670_xclk2_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ov7670_xclk2_clk_wiz_0_1
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y1    U_clk_gene/inst/clkout3_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0_1
  To Clock:  vga_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.453ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.453ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_cost_sad_ssd_reg_reg[15][6]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/depth_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        37.377ns  (logic 14.433ns (38.615%)  route 22.944ns (61.385%))
  Logic Levels:           66  (CARRY4=44 LUT3=3 LUT4=6 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 38.453 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       1.625    -0.887    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X60Y30         FDRE                                         r  U_SAD_SSD_CENSUS/window_cost_sad_ssd_reg_reg[15][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.369 r  U_SAD_SSD_CENSUS/window_cost_sad_ssd_reg_reg[15][6]/Q
                         net (fo=7, routed)           1.030     0.661    U_SAD_SSD_CENSUS/window_cost_sad_ssd_reg_reg[15]_514[6]
    SLICE_X59Y31         LUT4 (Prop_lut4_I0_O)        0.124     0.785 r  U_SAD_SSD_CENSUS/depth_reg[2]_i_252/O
                         net (fo=1, routed)           0.000     0.785    U_SAD_SSD_CENSUS/depth_reg[2]_i_252_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.186 r  U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_198/CO[3]
                         net (fo=1, routed)           0.000     1.186    U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_198_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.300 r  U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_144/CO[3]
                         net (fo=1, routed)           0.000     1.300    U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_144_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.414 r  U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_90/CO[3]
                         net (fo=1, routed)           0.000     1.414    U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_90_n_0
    SLICE_X59Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.528 r  U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_44/CO[3]
                         net (fo=1, routed)           0.000     1.528    U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_44_n_0
    SLICE_X59Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.685 r  U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_21/CO[1]
                         net (fo=109, routed)         1.298     2.983    U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_21_n_2
    SLICE_X59Y30         LUT3 (Prop_lut3_I2_O)        0.329     3.312 r  U_SAD_SSD_CENSUS/depth_reg[3]_i_255/O
                         net (fo=5, routed)           0.626     3.939    U_SAD_SSD_CENSUS/depth_reg[3]_i_255_n_0
    SLICE_X64Y32         LUT6 (Prop_lut6_I5_O)        0.124     4.063 r  U_SAD_SSD_CENSUS/depth_reg[3]_i_236/O
                         net (fo=1, routed)           0.810     4.873    U_SAD_SSD_CENSUS/depth_reg[3]_i_236_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.399 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_199/CO[3]
                         net (fo=1, routed)           0.000     5.399    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_199_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.513 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_149/CO[3]
                         net (fo=1, routed)           0.000     5.513    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_149_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.627 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_97/CO[3]
                         net (fo=1, routed)           0.000     5.627    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_97_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.741 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           0.000     5.741    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_57_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.898 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_26/CO[1]
                         net (fo=38, routed)          1.056     6.954    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_26_n_2
    SLICE_X60Y30         LUT6 (Prop_lut6_I2_O)        0.329     7.283 r  U_SAD_SSD_CENSUS/depth_reg[3]_i_223/O
                         net (fo=5, routed)           0.844     8.126    U_SAD_SSD_CENSUS/depth_reg[3]_i_223_n_0
    SLICE_X56Y30         LUT4 (Prop_lut4_I0_O)        0.124     8.250 r  U_SAD_SSD_CENSUS/depth_reg[3]_i_198/O
                         net (fo=1, routed)           0.000     8.250    U_SAD_SSD_CENSUS/depth_reg[3]_i_198_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.763 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_140/CO[3]
                         net (fo=1, routed)           0.000     8.763    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_140_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.880 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_88/CO[3]
                         net (fo=1, routed)           0.000     8.880    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_88_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.997 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000     8.997    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_48_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.114 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.114    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_21_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.271 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_9/CO[1]
                         net (fo=39, routed)          0.977    10.248    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_9_n_2
    SLICE_X58Y30         LUT6 (Prop_lut6_I2_O)        0.332    10.580 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_702/O
                         net (fo=6, routed)           1.033    11.613    U_SAD_SSD_CENSUS/depth_reg[5]_i_702_n_0
    SLICE_X57Y26         LUT4 (Prop_lut4_I0_O)        0.124    11.737 r  U_SAD_SSD_CENSUS/depth_reg[4]_i_135/O
                         net (fo=1, routed)           0.000    11.737    U_SAD_SSD_CENSUS/depth_reg[4]_i_135_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.269 r  U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_101/CO[3]
                         net (fo=1, routed)           0.000    12.269    U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_101_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.383 r  U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_74/CO[3]
                         net (fo=1, routed)           0.000    12.383    U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_74_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.497 r  U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_46/CO[3]
                         net (fo=1, routed)           0.000    12.497    U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_46_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.611 r  U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.611    U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_27_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.768 r  U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_19/CO[1]
                         net (fo=110, routed)         1.321    14.089    U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_19_n_2
    SLICE_X61Y26         LUT6 (Prop_lut6_I4_O)        0.329    14.418 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_584/O
                         net (fo=4, routed)           0.893    15.311    U_SAD_SSD_CENSUS/depth_reg[5]_i_584_n_0
    SLICE_X59Y20         LUT4 (Prop_lut4_I0_O)        0.124    15.435 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_429/O
                         net (fo=1, routed)           0.000    15.435    U_SAD_SSD_CENSUS/depth_reg[5]_i_429_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.985 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_274/CO[3]
                         net (fo=1, routed)           0.000    15.985    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_274_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.099 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_158/CO[3]
                         net (fo=1, routed)           0.000    16.099    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_158_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.213 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_82/CO[3]
                         net (fo=1, routed)           0.000    16.213    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_82_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.327 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_41/CO[3]
                         net (fo=1, routed)           0.000    16.327    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_41_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.484 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_18/CO[1]
                         net (fo=128, routed)         0.886    17.370    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_18_n_2
    SLICE_X63Y19         LUT6 (Prop_lut6_I1_O)        0.329    17.699 f  U_SAD_SSD_CENSUS/depth_reg[5]_i_599/O
                         net (fo=5, routed)           0.629    18.327    U_SAD_SSD_CENSUS/depth_reg[5]_i_599_n_0
    SLICE_X61Y19         LUT6 (Prop_lut6_I1_O)        0.124    18.451 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_450/O
                         net (fo=1, routed)           0.616    19.068    U_SAD_SSD_CENSUS/depth_reg[5]_i_450_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.618 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_299/CO[3]
                         net (fo=1, routed)           0.000    19.618    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_299_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.735 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_179/CO[3]
                         net (fo=1, routed)           0.000    19.735    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_179_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.852 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_95/CO[3]
                         net (fo=1, routed)           0.000    19.852    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_95_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.969 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.969    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_46_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.126 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_19/CO[1]
                         net (fo=76, routed)          1.093    21.219    U_SAD_SSD_CENSUS/window_cost_sad_ssd_reg_reg[5][35]_0[0]
    SLICE_X62Y16         LUT6 (Prop_lut6_I3_O)        0.332    21.551 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_619/O
                         net (fo=4, routed)           0.771    22.322    U_SAD_SSD_CENSUS/depth_reg[5]_i_619_n_0
    SLICE_X58Y14         LUT4 (Prop_lut4_I2_O)        0.124    22.446 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_502/O
                         net (fo=1, routed)           0.000    22.446    U_SAD_SSD_CENSUS/depth_reg[5]_i_502_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.978 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_350/CO[3]
                         net (fo=1, routed)           0.000    22.978    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_350_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.092 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_226/CO[3]
                         net (fo=1, routed)           0.000    23.092    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_226_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.206 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_130/CO[3]
                         net (fo=1, routed)           0.000    23.206    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_130_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.320 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.320    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_61_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.477 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_22/CO[1]
                         net (fo=79, routed)          1.076    24.553    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_22_n_2
    SLICE_X57Y13         LUT5 (Prop_lut5_I2_O)        0.329    24.882 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_773/O
                         net (fo=2, routed)           0.869    25.751    U_SAD_SSD_CENSUS/depth_reg[5]_i_773_n_0
    SLICE_X57Y16         LUT6 (Prop_lut6_I0_O)        0.124    25.875 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_752/O
                         net (fo=4, routed)           0.962    26.837    U_SAD_SSD_CENSUS/depth_reg[5]_i_752_n_0
    SLICE_X58Y19         LUT4 (Prop_lut4_I0_O)        0.124    26.961 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_694/O
                         net (fo=1, routed)           0.000    26.961    U_SAD_SSD_CENSUS/depth_reg[5]_i_694_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.511 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_571/CO[3]
                         net (fo=1, routed)           0.000    27.511    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_571_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.625 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_414/CO[3]
                         net (fo=1, routed)           0.000    27.625    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_414_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.739 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_265/CO[3]
                         net (fo=1, routed)           0.000    27.739    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_265_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.853 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_149/CO[3]
                         net (fo=1, routed)           0.000    27.853    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_149_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.010 f  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_68/CO[1]
                         net (fo=57, routed)          1.554    29.564    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_68_n_2
    SLICE_X51Y18         LUT3 (Prop_lut3_I2_O)        0.355    29.919 f  U_SAD_SSD_CENSUS/depth_reg[5]_i_642/O
                         net (fo=2, routed)           0.585    30.504    U_SAD_SSD_CENSUS/depth_reg[5]_i_642_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I3_O)        0.326    30.830 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_507/O
                         net (fo=1, routed)           0.638    31.468    U_SAD_SSD_CENSUS/depth_reg[5]_i_507_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.018 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_359/CO[3]
                         net (fo=1, routed)           0.000    32.018    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_359_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.135 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_235/CO[3]
                         net (fo=1, routed)           0.000    32.135    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_235_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.252 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_139/CO[3]
                         net (fo=1, routed)           0.000    32.252    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_139_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.409 f  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_66/CO[1]
                         net (fo=3, routed)           0.802    33.211    U_SAD_SSD_CENSUS/min_idx1__0
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.332    33.543 f  U_SAD_SSD_CENSUS/depth_reg[5]_i_23/O
                         net (fo=4, routed)           0.694    34.237    U_SAD_SSD_CENSUS/depth_reg[5]_i_23_n_0
    SLICE_X52Y25         LUT6 (Prop_lut6_I0_O)        0.124    34.361 r  U_SAD_SSD_CENSUS/depth_reg[4]_i_12/O
                         net (fo=3, routed)           0.721    35.082    U_SAD_SSD_CENSUS/depth_reg[4]_i_12_n_0
    SLICE_X52Y29         LUT6 (Prop_lut6_I4_O)        0.124    35.206 r  U_SAD_SSD_CENSUS/depth_reg[3]_i_4/O
                         net (fo=1, routed)           1.161    36.367    U_SAD_SSD_CENSUS/depth_reg[3]_i_4_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I5_O)        0.124    36.491 r  U_SAD_SSD_CENSUS/depth_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    36.491    U_SAD_SSD_CENSUS/depth_reg[3]_i_1_n_0
    SLICE_X43Y47         FDCE                                         r  U_SAD_SSD_CENSUS/depth_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       1.448    38.453    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X43Y47         FDCE                                         r  U_SAD_SSD_CENSUS/depth_reg_reg[3]/C
                         clock pessimism              0.564    39.016    
                         clock uncertainty           -0.104    38.913    
    SLICE_X43Y47         FDCE (Setup_fdce_C_D)        0.031    38.944    U_SAD_SSD_CENSUS/depth_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         38.944    
                         arrival time                         -36.491    
  -------------------------------------------------------------------
                         slack                                  2.453    

Slack (MET) :             2.620ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_cost_sad_ssd_reg_reg[15][6]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/depth_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        37.208ns  (logic 14.433ns (38.790%)  route 22.775ns (61.210%))
  Logic Levels:           66  (CARRY4=44 LUT3=3 LUT4=6 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 38.453 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       1.625    -0.887    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X60Y30         FDRE                                         r  U_SAD_SSD_CENSUS/window_cost_sad_ssd_reg_reg[15][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.369 r  U_SAD_SSD_CENSUS/window_cost_sad_ssd_reg_reg[15][6]/Q
                         net (fo=7, routed)           1.030     0.661    U_SAD_SSD_CENSUS/window_cost_sad_ssd_reg_reg[15]_514[6]
    SLICE_X59Y31         LUT4 (Prop_lut4_I0_O)        0.124     0.785 r  U_SAD_SSD_CENSUS/depth_reg[2]_i_252/O
                         net (fo=1, routed)           0.000     0.785    U_SAD_SSD_CENSUS/depth_reg[2]_i_252_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.186 r  U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_198/CO[3]
                         net (fo=1, routed)           0.000     1.186    U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_198_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.300 r  U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_144/CO[3]
                         net (fo=1, routed)           0.000     1.300    U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_144_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.414 r  U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_90/CO[3]
                         net (fo=1, routed)           0.000     1.414    U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_90_n_0
    SLICE_X59Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.528 r  U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_44/CO[3]
                         net (fo=1, routed)           0.000     1.528    U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_44_n_0
    SLICE_X59Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.685 r  U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_21/CO[1]
                         net (fo=109, routed)         1.298     2.983    U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_21_n_2
    SLICE_X59Y30         LUT3 (Prop_lut3_I2_O)        0.329     3.312 r  U_SAD_SSD_CENSUS/depth_reg[3]_i_255/O
                         net (fo=5, routed)           0.626     3.939    U_SAD_SSD_CENSUS/depth_reg[3]_i_255_n_0
    SLICE_X64Y32         LUT6 (Prop_lut6_I5_O)        0.124     4.063 r  U_SAD_SSD_CENSUS/depth_reg[3]_i_236/O
                         net (fo=1, routed)           0.810     4.873    U_SAD_SSD_CENSUS/depth_reg[3]_i_236_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.399 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_199/CO[3]
                         net (fo=1, routed)           0.000     5.399    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_199_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.513 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_149/CO[3]
                         net (fo=1, routed)           0.000     5.513    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_149_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.627 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_97/CO[3]
                         net (fo=1, routed)           0.000     5.627    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_97_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.741 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           0.000     5.741    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_57_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.898 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_26/CO[1]
                         net (fo=38, routed)          1.056     6.954    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_26_n_2
    SLICE_X60Y30         LUT6 (Prop_lut6_I2_O)        0.329     7.283 r  U_SAD_SSD_CENSUS/depth_reg[3]_i_223/O
                         net (fo=5, routed)           0.844     8.126    U_SAD_SSD_CENSUS/depth_reg[3]_i_223_n_0
    SLICE_X56Y30         LUT4 (Prop_lut4_I0_O)        0.124     8.250 r  U_SAD_SSD_CENSUS/depth_reg[3]_i_198/O
                         net (fo=1, routed)           0.000     8.250    U_SAD_SSD_CENSUS/depth_reg[3]_i_198_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.763 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_140/CO[3]
                         net (fo=1, routed)           0.000     8.763    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_140_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.880 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_88/CO[3]
                         net (fo=1, routed)           0.000     8.880    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_88_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.997 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000     8.997    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_48_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.114 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.114    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_21_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.271 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_9/CO[1]
                         net (fo=39, routed)          0.977    10.248    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_9_n_2
    SLICE_X58Y30         LUT6 (Prop_lut6_I2_O)        0.332    10.580 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_702/O
                         net (fo=6, routed)           1.033    11.613    U_SAD_SSD_CENSUS/depth_reg[5]_i_702_n_0
    SLICE_X57Y26         LUT4 (Prop_lut4_I0_O)        0.124    11.737 r  U_SAD_SSD_CENSUS/depth_reg[4]_i_135/O
                         net (fo=1, routed)           0.000    11.737    U_SAD_SSD_CENSUS/depth_reg[4]_i_135_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.269 r  U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_101/CO[3]
                         net (fo=1, routed)           0.000    12.269    U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_101_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.383 r  U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_74/CO[3]
                         net (fo=1, routed)           0.000    12.383    U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_74_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.497 r  U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_46/CO[3]
                         net (fo=1, routed)           0.000    12.497    U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_46_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.611 r  U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.611    U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_27_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.768 r  U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_19/CO[1]
                         net (fo=110, routed)         1.321    14.089    U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_19_n_2
    SLICE_X61Y26         LUT6 (Prop_lut6_I4_O)        0.329    14.418 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_584/O
                         net (fo=4, routed)           0.893    15.311    U_SAD_SSD_CENSUS/depth_reg[5]_i_584_n_0
    SLICE_X59Y20         LUT4 (Prop_lut4_I0_O)        0.124    15.435 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_429/O
                         net (fo=1, routed)           0.000    15.435    U_SAD_SSD_CENSUS/depth_reg[5]_i_429_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.985 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_274/CO[3]
                         net (fo=1, routed)           0.000    15.985    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_274_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.099 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_158/CO[3]
                         net (fo=1, routed)           0.000    16.099    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_158_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.213 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_82/CO[3]
                         net (fo=1, routed)           0.000    16.213    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_82_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.327 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_41/CO[3]
                         net (fo=1, routed)           0.000    16.327    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_41_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.484 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_18/CO[1]
                         net (fo=128, routed)         0.886    17.370    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_18_n_2
    SLICE_X63Y19         LUT6 (Prop_lut6_I1_O)        0.329    17.699 f  U_SAD_SSD_CENSUS/depth_reg[5]_i_599/O
                         net (fo=5, routed)           0.629    18.327    U_SAD_SSD_CENSUS/depth_reg[5]_i_599_n_0
    SLICE_X61Y19         LUT6 (Prop_lut6_I1_O)        0.124    18.451 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_450/O
                         net (fo=1, routed)           0.616    19.068    U_SAD_SSD_CENSUS/depth_reg[5]_i_450_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.618 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_299/CO[3]
                         net (fo=1, routed)           0.000    19.618    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_299_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.735 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_179/CO[3]
                         net (fo=1, routed)           0.000    19.735    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_179_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.852 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_95/CO[3]
                         net (fo=1, routed)           0.000    19.852    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_95_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.969 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.969    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_46_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.126 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_19/CO[1]
                         net (fo=76, routed)          1.093    21.219    U_SAD_SSD_CENSUS/window_cost_sad_ssd_reg_reg[5][35]_0[0]
    SLICE_X62Y16         LUT6 (Prop_lut6_I3_O)        0.332    21.551 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_619/O
                         net (fo=4, routed)           0.771    22.322    U_SAD_SSD_CENSUS/depth_reg[5]_i_619_n_0
    SLICE_X58Y14         LUT4 (Prop_lut4_I2_O)        0.124    22.446 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_502/O
                         net (fo=1, routed)           0.000    22.446    U_SAD_SSD_CENSUS/depth_reg[5]_i_502_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.978 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_350/CO[3]
                         net (fo=1, routed)           0.000    22.978    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_350_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.092 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_226/CO[3]
                         net (fo=1, routed)           0.000    23.092    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_226_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.206 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_130/CO[3]
                         net (fo=1, routed)           0.000    23.206    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_130_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.320 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.320    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_61_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.477 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_22/CO[1]
                         net (fo=79, routed)          1.076    24.553    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_22_n_2
    SLICE_X57Y13         LUT5 (Prop_lut5_I2_O)        0.329    24.882 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_773/O
                         net (fo=2, routed)           0.869    25.751    U_SAD_SSD_CENSUS/depth_reg[5]_i_773_n_0
    SLICE_X57Y16         LUT6 (Prop_lut6_I0_O)        0.124    25.875 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_752/O
                         net (fo=4, routed)           0.962    26.837    U_SAD_SSD_CENSUS/depth_reg[5]_i_752_n_0
    SLICE_X58Y19         LUT4 (Prop_lut4_I0_O)        0.124    26.961 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_694/O
                         net (fo=1, routed)           0.000    26.961    U_SAD_SSD_CENSUS/depth_reg[5]_i_694_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.511 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_571/CO[3]
                         net (fo=1, routed)           0.000    27.511    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_571_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.625 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_414/CO[3]
                         net (fo=1, routed)           0.000    27.625    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_414_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.739 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_265/CO[3]
                         net (fo=1, routed)           0.000    27.739    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_265_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.853 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_149/CO[3]
                         net (fo=1, routed)           0.000    27.853    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_149_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.010 f  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_68/CO[1]
                         net (fo=57, routed)          1.554    29.564    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_68_n_2
    SLICE_X51Y18         LUT3 (Prop_lut3_I2_O)        0.355    29.919 f  U_SAD_SSD_CENSUS/depth_reg[5]_i_642/O
                         net (fo=2, routed)           0.585    30.504    U_SAD_SSD_CENSUS/depth_reg[5]_i_642_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I3_O)        0.326    30.830 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_507/O
                         net (fo=1, routed)           0.638    31.468    U_SAD_SSD_CENSUS/depth_reg[5]_i_507_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.018 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_359/CO[3]
                         net (fo=1, routed)           0.000    32.018    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_359_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.135 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_235/CO[3]
                         net (fo=1, routed)           0.000    32.135    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_235_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.252 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_139/CO[3]
                         net (fo=1, routed)           0.000    32.252    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_139_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.409 f  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_66/CO[1]
                         net (fo=3, routed)           0.802    33.211    U_SAD_SSD_CENSUS/min_idx1__0
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.332    33.543 f  U_SAD_SSD_CENSUS/depth_reg[5]_i_23/O
                         net (fo=4, routed)           0.694    34.237    U_SAD_SSD_CENSUS/depth_reg[5]_i_23_n_0
    SLICE_X52Y25         LUT6 (Prop_lut6_I0_O)        0.124    34.361 r  U_SAD_SSD_CENSUS/depth_reg[4]_i_12/O
                         net (fo=3, routed)           0.475    34.836    U_SAD_SSD_CENSUS/depth_reg[4]_i_12_n_0
    SLICE_X52Y25         LUT6 (Prop_lut6_I1_O)        0.124    34.960 r  U_SAD_SSD_CENSUS/depth_reg[2]_i_4/O
                         net (fo=1, routed)           1.238    36.197    U_SAD_SSD_CENSUS/depth_reg[2]_i_4_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I5_O)        0.124    36.321 r  U_SAD_SSD_CENSUS/depth_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    36.321    U_SAD_SSD_CENSUS/depth_reg[2]_i_1_n_0
    SLICE_X43Y47         FDCE                                         r  U_SAD_SSD_CENSUS/depth_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       1.448    38.453    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X43Y47         FDCE                                         r  U_SAD_SSD_CENSUS/depth_reg_reg[2]/C
                         clock pessimism              0.564    39.016    
                         clock uncertainty           -0.104    38.913    
    SLICE_X43Y47         FDCE (Setup_fdce_C_D)        0.029    38.942    U_SAD_SSD_CENSUS/depth_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         38.942    
                         arrival time                         -36.321    
  -------------------------------------------------------------------
                         slack                                  2.620    

Slack (MET) :             2.704ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_cost_sad_ssd_reg_reg[15][6]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/depth_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        37.126ns  (logic 14.433ns (38.876%)  route 22.693ns (61.124%))
  Logic Levels:           66  (CARRY4=44 LUT3=3 LUT4=6 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 38.453 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       1.625    -0.887    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X60Y30         FDRE                                         r  U_SAD_SSD_CENSUS/window_cost_sad_ssd_reg_reg[15][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.369 r  U_SAD_SSD_CENSUS/window_cost_sad_ssd_reg_reg[15][6]/Q
                         net (fo=7, routed)           1.030     0.661    U_SAD_SSD_CENSUS/window_cost_sad_ssd_reg_reg[15]_514[6]
    SLICE_X59Y31         LUT4 (Prop_lut4_I0_O)        0.124     0.785 r  U_SAD_SSD_CENSUS/depth_reg[2]_i_252/O
                         net (fo=1, routed)           0.000     0.785    U_SAD_SSD_CENSUS/depth_reg[2]_i_252_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.186 r  U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_198/CO[3]
                         net (fo=1, routed)           0.000     1.186    U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_198_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.300 r  U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_144/CO[3]
                         net (fo=1, routed)           0.000     1.300    U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_144_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.414 r  U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_90/CO[3]
                         net (fo=1, routed)           0.000     1.414    U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_90_n_0
    SLICE_X59Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.528 r  U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_44/CO[3]
                         net (fo=1, routed)           0.000     1.528    U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_44_n_0
    SLICE_X59Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.685 r  U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_21/CO[1]
                         net (fo=109, routed)         1.298     2.983    U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_21_n_2
    SLICE_X59Y30         LUT3 (Prop_lut3_I2_O)        0.329     3.312 r  U_SAD_SSD_CENSUS/depth_reg[3]_i_255/O
                         net (fo=5, routed)           0.626     3.939    U_SAD_SSD_CENSUS/depth_reg[3]_i_255_n_0
    SLICE_X64Y32         LUT6 (Prop_lut6_I5_O)        0.124     4.063 r  U_SAD_SSD_CENSUS/depth_reg[3]_i_236/O
                         net (fo=1, routed)           0.810     4.873    U_SAD_SSD_CENSUS/depth_reg[3]_i_236_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.399 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_199/CO[3]
                         net (fo=1, routed)           0.000     5.399    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_199_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.513 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_149/CO[3]
                         net (fo=1, routed)           0.000     5.513    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_149_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.627 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_97/CO[3]
                         net (fo=1, routed)           0.000     5.627    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_97_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.741 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           0.000     5.741    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_57_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.898 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_26/CO[1]
                         net (fo=38, routed)          1.056     6.954    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_26_n_2
    SLICE_X60Y30         LUT6 (Prop_lut6_I2_O)        0.329     7.283 r  U_SAD_SSD_CENSUS/depth_reg[3]_i_223/O
                         net (fo=5, routed)           0.844     8.126    U_SAD_SSD_CENSUS/depth_reg[3]_i_223_n_0
    SLICE_X56Y30         LUT4 (Prop_lut4_I0_O)        0.124     8.250 r  U_SAD_SSD_CENSUS/depth_reg[3]_i_198/O
                         net (fo=1, routed)           0.000     8.250    U_SAD_SSD_CENSUS/depth_reg[3]_i_198_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.763 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_140/CO[3]
                         net (fo=1, routed)           0.000     8.763    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_140_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.880 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_88/CO[3]
                         net (fo=1, routed)           0.000     8.880    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_88_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.997 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000     8.997    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_48_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.114 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.114    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_21_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.271 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_9/CO[1]
                         net (fo=39, routed)          0.977    10.248    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_9_n_2
    SLICE_X58Y30         LUT6 (Prop_lut6_I2_O)        0.332    10.580 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_702/O
                         net (fo=6, routed)           1.033    11.613    U_SAD_SSD_CENSUS/depth_reg[5]_i_702_n_0
    SLICE_X57Y26         LUT4 (Prop_lut4_I0_O)        0.124    11.737 r  U_SAD_SSD_CENSUS/depth_reg[4]_i_135/O
                         net (fo=1, routed)           0.000    11.737    U_SAD_SSD_CENSUS/depth_reg[4]_i_135_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.269 r  U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_101/CO[3]
                         net (fo=1, routed)           0.000    12.269    U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_101_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.383 r  U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_74/CO[3]
                         net (fo=1, routed)           0.000    12.383    U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_74_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.497 r  U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_46/CO[3]
                         net (fo=1, routed)           0.000    12.497    U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_46_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.611 r  U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.611    U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_27_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.768 r  U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_19/CO[1]
                         net (fo=110, routed)         1.321    14.089    U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_19_n_2
    SLICE_X61Y26         LUT6 (Prop_lut6_I4_O)        0.329    14.418 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_584/O
                         net (fo=4, routed)           0.893    15.311    U_SAD_SSD_CENSUS/depth_reg[5]_i_584_n_0
    SLICE_X59Y20         LUT4 (Prop_lut4_I0_O)        0.124    15.435 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_429/O
                         net (fo=1, routed)           0.000    15.435    U_SAD_SSD_CENSUS/depth_reg[5]_i_429_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.985 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_274/CO[3]
                         net (fo=1, routed)           0.000    15.985    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_274_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.099 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_158/CO[3]
                         net (fo=1, routed)           0.000    16.099    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_158_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.213 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_82/CO[3]
                         net (fo=1, routed)           0.000    16.213    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_82_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.327 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_41/CO[3]
                         net (fo=1, routed)           0.000    16.327    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_41_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.484 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_18/CO[1]
                         net (fo=128, routed)         0.886    17.370    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_18_n_2
    SLICE_X63Y19         LUT6 (Prop_lut6_I1_O)        0.329    17.699 f  U_SAD_SSD_CENSUS/depth_reg[5]_i_599/O
                         net (fo=5, routed)           0.629    18.327    U_SAD_SSD_CENSUS/depth_reg[5]_i_599_n_0
    SLICE_X61Y19         LUT6 (Prop_lut6_I1_O)        0.124    18.451 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_450/O
                         net (fo=1, routed)           0.616    19.068    U_SAD_SSD_CENSUS/depth_reg[5]_i_450_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.618 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_299/CO[3]
                         net (fo=1, routed)           0.000    19.618    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_299_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.735 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_179/CO[3]
                         net (fo=1, routed)           0.000    19.735    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_179_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.852 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_95/CO[3]
                         net (fo=1, routed)           0.000    19.852    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_95_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.969 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.969    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_46_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.126 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_19/CO[1]
                         net (fo=76, routed)          1.093    21.219    U_SAD_SSD_CENSUS/window_cost_sad_ssd_reg_reg[5][35]_0[0]
    SLICE_X62Y16         LUT6 (Prop_lut6_I3_O)        0.332    21.551 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_619/O
                         net (fo=4, routed)           0.771    22.322    U_SAD_SSD_CENSUS/depth_reg[5]_i_619_n_0
    SLICE_X58Y14         LUT4 (Prop_lut4_I2_O)        0.124    22.446 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_502/O
                         net (fo=1, routed)           0.000    22.446    U_SAD_SSD_CENSUS/depth_reg[5]_i_502_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.978 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_350/CO[3]
                         net (fo=1, routed)           0.000    22.978    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_350_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.092 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_226/CO[3]
                         net (fo=1, routed)           0.000    23.092    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_226_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.206 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_130/CO[3]
                         net (fo=1, routed)           0.000    23.206    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_130_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.320 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.320    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_61_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.477 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_22/CO[1]
                         net (fo=79, routed)          1.076    24.553    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_22_n_2
    SLICE_X57Y13         LUT5 (Prop_lut5_I2_O)        0.329    24.882 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_773/O
                         net (fo=2, routed)           0.869    25.751    U_SAD_SSD_CENSUS/depth_reg[5]_i_773_n_0
    SLICE_X57Y16         LUT6 (Prop_lut6_I0_O)        0.124    25.875 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_752/O
                         net (fo=4, routed)           0.962    26.837    U_SAD_SSD_CENSUS/depth_reg[5]_i_752_n_0
    SLICE_X58Y19         LUT4 (Prop_lut4_I0_O)        0.124    26.961 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_694/O
                         net (fo=1, routed)           0.000    26.961    U_SAD_SSD_CENSUS/depth_reg[5]_i_694_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.511 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_571/CO[3]
                         net (fo=1, routed)           0.000    27.511    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_571_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.625 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_414/CO[3]
                         net (fo=1, routed)           0.000    27.625    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_414_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.739 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_265/CO[3]
                         net (fo=1, routed)           0.000    27.739    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_265_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.853 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_149/CO[3]
                         net (fo=1, routed)           0.000    27.853    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_149_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.010 f  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_68/CO[1]
                         net (fo=57, routed)          1.554    29.564    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_68_n_2
    SLICE_X51Y18         LUT3 (Prop_lut3_I2_O)        0.355    29.919 f  U_SAD_SSD_CENSUS/depth_reg[5]_i_642/O
                         net (fo=2, routed)           0.585    30.504    U_SAD_SSD_CENSUS/depth_reg[5]_i_642_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I3_O)        0.326    30.830 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_507/O
                         net (fo=1, routed)           0.638    31.468    U_SAD_SSD_CENSUS/depth_reg[5]_i_507_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.018 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_359/CO[3]
                         net (fo=1, routed)           0.000    32.018    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_359_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.135 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_235/CO[3]
                         net (fo=1, routed)           0.000    32.135    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_235_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.252 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_139/CO[3]
                         net (fo=1, routed)           0.000    32.252    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_139_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.409 f  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_66/CO[1]
                         net (fo=3, routed)           0.802    33.211    U_SAD_SSD_CENSUS/min_idx1__0
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.332    33.543 f  U_SAD_SSD_CENSUS/depth_reg[5]_i_23/O
                         net (fo=4, routed)           0.694    34.237    U_SAD_SSD_CENSUS/depth_reg[5]_i_23_n_0
    SLICE_X52Y25         LUT6 (Prop_lut6_I0_O)        0.124    34.361 r  U_SAD_SSD_CENSUS/depth_reg[4]_i_12/O
                         net (fo=3, routed)           0.184    34.545    U_SAD_SSD_CENSUS/depth_reg[4]_i_12_n_0
    SLICE_X52Y25         LUT6 (Prop_lut6_I2_O)        0.124    34.669 r  U_SAD_SSD_CENSUS/depth_reg[4]_i_4/O
                         net (fo=1, routed)           1.447    36.115    U_SAD_SSD_CENSUS/depth_reg[4]_i_4_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I5_O)        0.124    36.239 r  U_SAD_SSD_CENSUS/depth_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    36.239    U_SAD_SSD_CENSUS/depth_reg[4]_i_1_n_0
    SLICE_X43Y47         FDCE                                         r  U_SAD_SSD_CENSUS/depth_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       1.448    38.453    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X43Y47         FDCE                                         r  U_SAD_SSD_CENSUS/depth_reg_reg[4]/C
                         clock pessimism              0.564    39.016    
                         clock uncertainty           -0.104    38.913    
    SLICE_X43Y47         FDCE (Setup_fdce_C_D)        0.031    38.944    U_SAD_SSD_CENSUS/depth_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         38.944    
                         arrival time                         -36.239    
  -------------------------------------------------------------------
                         slack                                  2.704    

Slack (MET) :             3.060ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_cost_sad_ssd_reg_reg[15][6]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/depth_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        36.676ns  (logic 14.309ns (39.015%)  route 22.367ns (60.985%))
  Logic Levels:           65  (CARRY4=44 LUT3=3 LUT4=6 LUT5=1 LUT6=11)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       1.625    -0.887    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X60Y30         FDRE                                         r  U_SAD_SSD_CENSUS/window_cost_sad_ssd_reg_reg[15][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.369 r  U_SAD_SSD_CENSUS/window_cost_sad_ssd_reg_reg[15][6]/Q
                         net (fo=7, routed)           1.030     0.661    U_SAD_SSD_CENSUS/window_cost_sad_ssd_reg_reg[15]_514[6]
    SLICE_X59Y31         LUT4 (Prop_lut4_I0_O)        0.124     0.785 r  U_SAD_SSD_CENSUS/depth_reg[2]_i_252/O
                         net (fo=1, routed)           0.000     0.785    U_SAD_SSD_CENSUS/depth_reg[2]_i_252_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.186 r  U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_198/CO[3]
                         net (fo=1, routed)           0.000     1.186    U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_198_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.300 r  U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_144/CO[3]
                         net (fo=1, routed)           0.000     1.300    U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_144_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.414 r  U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_90/CO[3]
                         net (fo=1, routed)           0.000     1.414    U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_90_n_0
    SLICE_X59Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.528 r  U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_44/CO[3]
                         net (fo=1, routed)           0.000     1.528    U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_44_n_0
    SLICE_X59Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.685 r  U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_21/CO[1]
                         net (fo=109, routed)         1.298     2.983    U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_21_n_2
    SLICE_X59Y30         LUT3 (Prop_lut3_I2_O)        0.329     3.312 r  U_SAD_SSD_CENSUS/depth_reg[3]_i_255/O
                         net (fo=5, routed)           0.626     3.939    U_SAD_SSD_CENSUS/depth_reg[3]_i_255_n_0
    SLICE_X64Y32         LUT6 (Prop_lut6_I5_O)        0.124     4.063 r  U_SAD_SSD_CENSUS/depth_reg[3]_i_236/O
                         net (fo=1, routed)           0.810     4.873    U_SAD_SSD_CENSUS/depth_reg[3]_i_236_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.399 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_199/CO[3]
                         net (fo=1, routed)           0.000     5.399    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_199_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.513 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_149/CO[3]
                         net (fo=1, routed)           0.000     5.513    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_149_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.627 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_97/CO[3]
                         net (fo=1, routed)           0.000     5.627    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_97_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.741 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           0.000     5.741    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_57_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.898 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_26/CO[1]
                         net (fo=38, routed)          1.056     6.954    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_26_n_2
    SLICE_X60Y30         LUT6 (Prop_lut6_I2_O)        0.329     7.283 r  U_SAD_SSD_CENSUS/depth_reg[3]_i_223/O
                         net (fo=5, routed)           0.844     8.126    U_SAD_SSD_CENSUS/depth_reg[3]_i_223_n_0
    SLICE_X56Y30         LUT4 (Prop_lut4_I0_O)        0.124     8.250 r  U_SAD_SSD_CENSUS/depth_reg[3]_i_198/O
                         net (fo=1, routed)           0.000     8.250    U_SAD_SSD_CENSUS/depth_reg[3]_i_198_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.763 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_140/CO[3]
                         net (fo=1, routed)           0.000     8.763    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_140_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.880 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_88/CO[3]
                         net (fo=1, routed)           0.000     8.880    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_88_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.997 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000     8.997    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_48_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.114 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.114    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_21_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.271 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_9/CO[1]
                         net (fo=39, routed)          0.977    10.248    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_9_n_2
    SLICE_X58Y30         LUT6 (Prop_lut6_I2_O)        0.332    10.580 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_702/O
                         net (fo=6, routed)           1.033    11.613    U_SAD_SSD_CENSUS/depth_reg[5]_i_702_n_0
    SLICE_X57Y26         LUT4 (Prop_lut4_I0_O)        0.124    11.737 r  U_SAD_SSD_CENSUS/depth_reg[4]_i_135/O
                         net (fo=1, routed)           0.000    11.737    U_SAD_SSD_CENSUS/depth_reg[4]_i_135_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.269 r  U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_101/CO[3]
                         net (fo=1, routed)           0.000    12.269    U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_101_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.383 r  U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_74/CO[3]
                         net (fo=1, routed)           0.000    12.383    U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_74_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.497 r  U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_46/CO[3]
                         net (fo=1, routed)           0.000    12.497    U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_46_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.611 r  U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.611    U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_27_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.768 r  U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_19/CO[1]
                         net (fo=110, routed)         1.321    14.089    U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_19_n_2
    SLICE_X61Y26         LUT6 (Prop_lut6_I4_O)        0.329    14.418 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_584/O
                         net (fo=4, routed)           0.893    15.311    U_SAD_SSD_CENSUS/depth_reg[5]_i_584_n_0
    SLICE_X59Y20         LUT4 (Prop_lut4_I0_O)        0.124    15.435 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_429/O
                         net (fo=1, routed)           0.000    15.435    U_SAD_SSD_CENSUS/depth_reg[5]_i_429_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.985 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_274/CO[3]
                         net (fo=1, routed)           0.000    15.985    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_274_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.099 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_158/CO[3]
                         net (fo=1, routed)           0.000    16.099    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_158_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.213 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_82/CO[3]
                         net (fo=1, routed)           0.000    16.213    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_82_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.327 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_41/CO[3]
                         net (fo=1, routed)           0.000    16.327    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_41_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.484 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_18/CO[1]
                         net (fo=128, routed)         0.886    17.370    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_18_n_2
    SLICE_X63Y19         LUT6 (Prop_lut6_I1_O)        0.329    17.699 f  U_SAD_SSD_CENSUS/depth_reg[5]_i_599/O
                         net (fo=5, routed)           0.629    18.327    U_SAD_SSD_CENSUS/depth_reg[5]_i_599_n_0
    SLICE_X61Y19         LUT6 (Prop_lut6_I1_O)        0.124    18.451 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_450/O
                         net (fo=1, routed)           0.616    19.068    U_SAD_SSD_CENSUS/depth_reg[5]_i_450_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.618 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_299/CO[3]
                         net (fo=1, routed)           0.000    19.618    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_299_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.735 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_179/CO[3]
                         net (fo=1, routed)           0.000    19.735    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_179_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.852 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_95/CO[3]
                         net (fo=1, routed)           0.000    19.852    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_95_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.969 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.969    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_46_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.126 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_19/CO[1]
                         net (fo=76, routed)          1.093    21.219    U_SAD_SSD_CENSUS/window_cost_sad_ssd_reg_reg[5][35]_0[0]
    SLICE_X62Y16         LUT6 (Prop_lut6_I3_O)        0.332    21.551 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_619/O
                         net (fo=4, routed)           0.771    22.322    U_SAD_SSD_CENSUS/depth_reg[5]_i_619_n_0
    SLICE_X58Y14         LUT4 (Prop_lut4_I2_O)        0.124    22.446 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_502/O
                         net (fo=1, routed)           0.000    22.446    U_SAD_SSD_CENSUS/depth_reg[5]_i_502_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.978 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_350/CO[3]
                         net (fo=1, routed)           0.000    22.978    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_350_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.092 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_226/CO[3]
                         net (fo=1, routed)           0.000    23.092    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_226_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.206 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_130/CO[3]
                         net (fo=1, routed)           0.000    23.206    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_130_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.320 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.320    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_61_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.477 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_22/CO[1]
                         net (fo=79, routed)          1.076    24.553    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_22_n_2
    SLICE_X57Y13         LUT5 (Prop_lut5_I2_O)        0.329    24.882 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_773/O
                         net (fo=2, routed)           0.869    25.751    U_SAD_SSD_CENSUS/depth_reg[5]_i_773_n_0
    SLICE_X57Y16         LUT6 (Prop_lut6_I0_O)        0.124    25.875 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_752/O
                         net (fo=4, routed)           0.962    26.837    U_SAD_SSD_CENSUS/depth_reg[5]_i_752_n_0
    SLICE_X58Y19         LUT4 (Prop_lut4_I0_O)        0.124    26.961 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_694/O
                         net (fo=1, routed)           0.000    26.961    U_SAD_SSD_CENSUS/depth_reg[5]_i_694_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.511 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_571/CO[3]
                         net (fo=1, routed)           0.000    27.511    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_571_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.625 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_414/CO[3]
                         net (fo=1, routed)           0.000    27.625    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_414_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.739 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_265/CO[3]
                         net (fo=1, routed)           0.000    27.739    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_265_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.853 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_149/CO[3]
                         net (fo=1, routed)           0.000    27.853    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_149_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.010 f  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_68/CO[1]
                         net (fo=57, routed)          1.554    29.564    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_68_n_2
    SLICE_X51Y18         LUT3 (Prop_lut3_I2_O)        0.355    29.919 f  U_SAD_SSD_CENSUS/depth_reg[5]_i_642/O
                         net (fo=2, routed)           0.585    30.504    U_SAD_SSD_CENSUS/depth_reg[5]_i_642_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I3_O)        0.326    30.830 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_507/O
                         net (fo=1, routed)           0.638    31.468    U_SAD_SSD_CENSUS/depth_reg[5]_i_507_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.018 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_359/CO[3]
                         net (fo=1, routed)           0.000    32.018    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_359_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.135 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_235/CO[3]
                         net (fo=1, routed)           0.000    32.135    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_235_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.252 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_139/CO[3]
                         net (fo=1, routed)           0.000    32.252    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_139_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.409 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_66/CO[1]
                         net (fo=3, routed)           0.802    33.211    U_SAD_SSD_CENSUS/min_idx1__0
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.332    33.543 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_23/O
                         net (fo=4, routed)           0.703    34.246    U_SAD_SSD_CENSUS/depth_reg[5]_i_23_n_0
    SLICE_X52Y25         LUT6 (Prop_lut6_I5_O)        0.124    34.370 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_7/O
                         net (fo=1, routed)           1.296    35.666    U_SAD_SSD_CENSUS/depth_reg[5]_i_7_n_0
    SLICE_X39Y52         LUT6 (Prop_lut6_I5_O)        0.124    35.790 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_2/O
                         net (fo=1, routed)           0.000    35.790    U_SAD_SSD_CENSUS/depth_reg[5]_i_2_n_0
    SLICE_X39Y52         FDCE                                         r  U_SAD_SSD_CENSUS/depth_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       1.436    38.440    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X39Y52         FDCE                                         r  U_SAD_SSD_CENSUS/depth_reg_reg[5]/C
                         clock pessimism              0.484    38.924    
                         clock uncertainty           -0.104    38.820    
    SLICE_X39Y52         FDCE (Setup_fdce_C_D)        0.029    38.849    U_SAD_SSD_CENSUS/depth_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         38.849    
                         arrival time                         -35.790    
  -------------------------------------------------------------------
                         slack                                  3.060    

Slack (MET) :             11.772ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[10][2]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.853ns  (logic 5.513ns (19.793%)  route 22.340ns (80.207%))
  Logic Levels:           21  (CARRY4=4 LUT2=1 LUT3=2 LUT4=2 LUT6=12)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       1.727    -0.785    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X21Y130        FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y130        FDRE (Prop_fdre_C_Q)         0.456    -0.329 r  U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/Q
                         net (fo=9, routed)           4.053     3.725    U_SAD_SSD_CENSUS/window_L_reg[0][2]_340[7]
    SLICE_X34Y49         LUT3 (Prop_lut3_I2_O)        0.149     3.874 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_337/O
                         net (fo=2, routed)           0.606     4.480    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_337_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I3_O)        0.355     4.835 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_341/O
                         net (fo=1, routed)           0.000     4.835    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_341_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.443 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_266/O[3]
                         net (fo=3, routed)           0.759     6.202    U_SAD_SSD_CENSUS_n_98
    SLICE_X40Y50         LUT3 (Prop_lut3_I1_O)        0.307     6.509 r  window_cost_census_reg[9][3]_i_199/O
                         net (fo=1, routed)           0.608     7.116    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_94[0]
    SLICE_X41Y50         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540     7.656 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_92/CO[2]
                         net (fo=21, routed)          1.363     9.019    U_SAD_SSD_CENSUS_n_64
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.313     9.332 r  window_cost_census_reg[9][3]_i_94/O
                         net (fo=22, routed)          0.779    10.111    window_cost_census_reg[9][3]_i_94_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I1_O)        0.124    10.235 r  window_cost_census_reg[9][3]_i_95/O
                         net (fo=22, routed)          0.490    10.725    window_cost_census_reg[9][3]_i_95_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124    10.849 r  window_cost_census_reg[9][3]_i_243/O
                         net (fo=1, routed)           0.838    11.687    window_cost_census_reg[9][3]_i_243_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124    11.811 r  window_cost_census_reg[9][3]_i_189/O
                         net (fo=22, routed)          0.742    12.553    window_cost_census_reg[9][3]_i_189_n_0
    SLICE_X48Y44         LUT6 (Prop_lut6_I1_O)        0.124    12.677 r  window_cost_census_reg[9][3]_i_190/O
                         net (fo=22, routed)          0.869    13.546    window_cost_census_reg[9][3]_i_190_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I0_O)        0.124    13.670 f  window_cost_census_reg[9][3]_i_252/O
                         net (fo=1, routed)           0.849    14.519    window_cost_census_reg[9][3]_i_252_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I0_O)        0.124    14.643 f  window_cost_census_reg[9][3]_i_192/O
                         net (fo=21, routed)          0.888    15.531    window_cost_census_reg[9][3]_i_192_n_0
    SLICE_X45Y45         LUT6 (Prop_lut6_I1_O)        0.124    15.655 f  window_cost_census_reg[9][3]_i_193/O
                         net (fo=20, routed)          1.115    16.770    window_cost_census_reg[9][3]_i_193_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I1_O)        0.124    16.894 f  window_cost_census_reg[9][3]_i_195/O
                         net (fo=16, routed)          1.198    18.092    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_24_5
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124    18.216 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_135/O
                         net (fo=1, routed)           0.331    18.547    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_135_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.073 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.073    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_49_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.301 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_14/CO[2]
                         net (fo=5, routed)           1.119    20.420    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_14_n_1
    SLICE_X37Y45         LUT4 (Prop_lut4_I2_O)        0.341    20.761 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][0]_i_6/O
                         net (fo=3, routed)           0.818    21.578    U_SAD_SSD_CENSUS/window_cost_census_reg[9][0]_i_6_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I0_O)        0.326    21.904 f  U_SAD_SSD_CENSUS/window_cost_census_reg[9][1]_i_5/O
                         net (fo=2, routed)           0.609    22.514    U_SAD_SSD_CENSUS/window_cost_census_reg[9][1]_i_5_n_0
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    22.638 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_5/O
                         net (fo=2, routed)           0.634    23.271    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_5_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124    23.395 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][2]_i_1/O
                         net (fo=16, routed)          3.673    27.068    U_SAD_SSD_CENSUS/window_cost_census_return[2]
    SLICE_X1Y99          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[10][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       1.510    38.514    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X1Y99          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[10][2]/C
                         clock pessimism              0.491    39.005    
                         clock uncertainty           -0.104    38.901    
    SLICE_X1Y99          FDPE (Setup_fdpe_C_D)       -0.061    38.840    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[10][2]
  -------------------------------------------------------------------
                         required time                         38.840    
                         arrival time                         -27.068    
  -------------------------------------------------------------------
                         slack                                 11.772    

Slack (MET) :             11.961ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[11][2]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.663ns  (logic 5.513ns (19.929%)  route 22.150ns (80.071%))
  Logic Levels:           21  (CARRY4=4 LUT2=1 LUT3=2 LUT4=2 LUT6=12)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       1.727    -0.785    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X21Y130        FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y130        FDRE (Prop_fdre_C_Q)         0.456    -0.329 r  U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/Q
                         net (fo=9, routed)           4.053     3.725    U_SAD_SSD_CENSUS/window_L_reg[0][2]_340[7]
    SLICE_X34Y49         LUT3 (Prop_lut3_I2_O)        0.149     3.874 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_337/O
                         net (fo=2, routed)           0.606     4.480    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_337_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I3_O)        0.355     4.835 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_341/O
                         net (fo=1, routed)           0.000     4.835    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_341_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.443 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_266/O[3]
                         net (fo=3, routed)           0.759     6.202    U_SAD_SSD_CENSUS_n_98
    SLICE_X40Y50         LUT3 (Prop_lut3_I1_O)        0.307     6.509 r  window_cost_census_reg[9][3]_i_199/O
                         net (fo=1, routed)           0.608     7.116    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_94[0]
    SLICE_X41Y50         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540     7.656 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_92/CO[2]
                         net (fo=21, routed)          1.363     9.019    U_SAD_SSD_CENSUS_n_64
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.313     9.332 r  window_cost_census_reg[9][3]_i_94/O
                         net (fo=22, routed)          0.779    10.111    window_cost_census_reg[9][3]_i_94_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I1_O)        0.124    10.235 r  window_cost_census_reg[9][3]_i_95/O
                         net (fo=22, routed)          0.490    10.725    window_cost_census_reg[9][3]_i_95_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124    10.849 r  window_cost_census_reg[9][3]_i_243/O
                         net (fo=1, routed)           0.838    11.687    window_cost_census_reg[9][3]_i_243_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124    11.811 r  window_cost_census_reg[9][3]_i_189/O
                         net (fo=22, routed)          0.742    12.553    window_cost_census_reg[9][3]_i_189_n_0
    SLICE_X48Y44         LUT6 (Prop_lut6_I1_O)        0.124    12.677 r  window_cost_census_reg[9][3]_i_190/O
                         net (fo=22, routed)          0.869    13.546    window_cost_census_reg[9][3]_i_190_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I0_O)        0.124    13.670 f  window_cost_census_reg[9][3]_i_252/O
                         net (fo=1, routed)           0.849    14.519    window_cost_census_reg[9][3]_i_252_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I0_O)        0.124    14.643 f  window_cost_census_reg[9][3]_i_192/O
                         net (fo=21, routed)          0.888    15.531    window_cost_census_reg[9][3]_i_192_n_0
    SLICE_X45Y45         LUT6 (Prop_lut6_I1_O)        0.124    15.655 f  window_cost_census_reg[9][3]_i_193/O
                         net (fo=20, routed)          1.115    16.770    window_cost_census_reg[9][3]_i_193_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I1_O)        0.124    16.894 f  window_cost_census_reg[9][3]_i_195/O
                         net (fo=16, routed)          1.198    18.092    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_24_5
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124    18.216 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_135/O
                         net (fo=1, routed)           0.331    18.547    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_135_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.073 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.073    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_49_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.301 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_14/CO[2]
                         net (fo=5, routed)           1.119    20.420    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_14_n_1
    SLICE_X37Y45         LUT4 (Prop_lut4_I2_O)        0.341    20.761 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][0]_i_6/O
                         net (fo=3, routed)           0.818    21.578    U_SAD_SSD_CENSUS/window_cost_census_reg[9][0]_i_6_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I0_O)        0.326    21.904 f  U_SAD_SSD_CENSUS/window_cost_census_reg[9][1]_i_5/O
                         net (fo=2, routed)           0.609    22.514    U_SAD_SSD_CENSUS/window_cost_census_reg[9][1]_i_5_n_0
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    22.638 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_5/O
                         net (fo=2, routed)           0.634    23.271    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_5_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124    23.395 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][2]_i_1/O
                         net (fo=16, routed)          3.483    26.879    U_SAD_SSD_CENSUS/window_cost_census_return[2]
    SLICE_X0Y99          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[11][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       1.510    38.514    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X0Y99          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[11][2]/C
                         clock pessimism              0.491    39.005    
                         clock uncertainty           -0.104    38.901    
    SLICE_X0Y99          FDPE (Setup_fdpe_C_D)       -0.061    38.840    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[11][2]
  -------------------------------------------------------------------
                         required time                         38.840    
                         arrival time                         -26.879    
  -------------------------------------------------------------------
                         slack                                 11.961    

Slack (MET) :             12.112ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[14][2]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.512ns  (logic 5.513ns (20.038%)  route 21.999ns (79.962%))
  Logic Levels:           21  (CARRY4=4 LUT2=1 LUT3=2 LUT4=2 LUT6=12)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       1.727    -0.785    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X21Y130        FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y130        FDRE (Prop_fdre_C_Q)         0.456    -0.329 r  U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/Q
                         net (fo=9, routed)           4.053     3.725    U_SAD_SSD_CENSUS/window_L_reg[0][2]_340[7]
    SLICE_X34Y49         LUT3 (Prop_lut3_I2_O)        0.149     3.874 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_337/O
                         net (fo=2, routed)           0.606     4.480    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_337_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I3_O)        0.355     4.835 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_341/O
                         net (fo=1, routed)           0.000     4.835    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_341_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.443 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_266/O[3]
                         net (fo=3, routed)           0.759     6.202    U_SAD_SSD_CENSUS_n_98
    SLICE_X40Y50         LUT3 (Prop_lut3_I1_O)        0.307     6.509 r  window_cost_census_reg[9][3]_i_199/O
                         net (fo=1, routed)           0.608     7.116    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_94[0]
    SLICE_X41Y50         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540     7.656 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_92/CO[2]
                         net (fo=21, routed)          1.363     9.019    U_SAD_SSD_CENSUS_n_64
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.313     9.332 r  window_cost_census_reg[9][3]_i_94/O
                         net (fo=22, routed)          0.779    10.111    window_cost_census_reg[9][3]_i_94_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I1_O)        0.124    10.235 r  window_cost_census_reg[9][3]_i_95/O
                         net (fo=22, routed)          0.490    10.725    window_cost_census_reg[9][3]_i_95_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124    10.849 r  window_cost_census_reg[9][3]_i_243/O
                         net (fo=1, routed)           0.838    11.687    window_cost_census_reg[9][3]_i_243_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124    11.811 r  window_cost_census_reg[9][3]_i_189/O
                         net (fo=22, routed)          0.742    12.553    window_cost_census_reg[9][3]_i_189_n_0
    SLICE_X48Y44         LUT6 (Prop_lut6_I1_O)        0.124    12.677 r  window_cost_census_reg[9][3]_i_190/O
                         net (fo=22, routed)          0.869    13.546    window_cost_census_reg[9][3]_i_190_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I0_O)        0.124    13.670 f  window_cost_census_reg[9][3]_i_252/O
                         net (fo=1, routed)           0.849    14.519    window_cost_census_reg[9][3]_i_252_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I0_O)        0.124    14.643 f  window_cost_census_reg[9][3]_i_192/O
                         net (fo=21, routed)          0.888    15.531    window_cost_census_reg[9][3]_i_192_n_0
    SLICE_X45Y45         LUT6 (Prop_lut6_I1_O)        0.124    15.655 f  window_cost_census_reg[9][3]_i_193/O
                         net (fo=20, routed)          1.115    16.770    window_cost_census_reg[9][3]_i_193_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I1_O)        0.124    16.894 f  window_cost_census_reg[9][3]_i_195/O
                         net (fo=16, routed)          1.198    18.092    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_24_5
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124    18.216 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_135/O
                         net (fo=1, routed)           0.331    18.547    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_135_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.073 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.073    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_49_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.301 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_14/CO[2]
                         net (fo=5, routed)           1.119    20.420    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_14_n_1
    SLICE_X37Y45         LUT4 (Prop_lut4_I2_O)        0.341    20.761 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][0]_i_6/O
                         net (fo=3, routed)           0.818    21.578    U_SAD_SSD_CENSUS/window_cost_census_reg[9][0]_i_6_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I0_O)        0.326    21.904 f  U_SAD_SSD_CENSUS/window_cost_census_reg[9][1]_i_5/O
                         net (fo=2, routed)           0.609    22.514    U_SAD_SSD_CENSUS/window_cost_census_reg[9][1]_i_5_n_0
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    22.638 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_5/O
                         net (fo=2, routed)           0.634    23.271    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_5_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124    23.395 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][2]_i_1/O
                         net (fo=16, routed)          3.332    26.728    U_SAD_SSD_CENSUS/window_cost_census_return[2]
    SLICE_X0Y97          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[14][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       1.510    38.514    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X0Y97          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[14][2]/C
                         clock pessimism              0.491    39.005    
                         clock uncertainty           -0.104    38.901    
    SLICE_X0Y97          FDPE (Setup_fdpe_C_D)       -0.061    38.840    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[14][2]
  -------------------------------------------------------------------
                         required time                         38.840    
                         arrival time                         -26.728    
  -------------------------------------------------------------------
                         slack                                 12.112    

Slack (MET) :             12.201ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[14][3]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.427ns  (logic 5.513ns (20.101%)  route 21.914ns (79.899%))
  Logic Levels:           21  (CARRY4=4 LUT2=1 LUT3=2 LUT4=2 LUT6=12)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       1.727    -0.785    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X21Y130        FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y130        FDRE (Prop_fdre_C_Q)         0.456    -0.329 r  U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/Q
                         net (fo=9, routed)           4.053     3.725    U_SAD_SSD_CENSUS/window_L_reg[0][2]_340[7]
    SLICE_X34Y49         LUT3 (Prop_lut3_I2_O)        0.149     3.874 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_337/O
                         net (fo=2, routed)           0.606     4.480    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_337_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I3_O)        0.355     4.835 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_341/O
                         net (fo=1, routed)           0.000     4.835    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_341_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.443 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_266/O[3]
                         net (fo=3, routed)           0.759     6.202    U_SAD_SSD_CENSUS_n_98
    SLICE_X40Y50         LUT3 (Prop_lut3_I1_O)        0.307     6.509 r  window_cost_census_reg[9][3]_i_199/O
                         net (fo=1, routed)           0.608     7.116    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_94[0]
    SLICE_X41Y50         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540     7.656 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_92/CO[2]
                         net (fo=21, routed)          1.363     9.019    U_SAD_SSD_CENSUS_n_64
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.313     9.332 r  window_cost_census_reg[9][3]_i_94/O
                         net (fo=22, routed)          0.779    10.111    window_cost_census_reg[9][3]_i_94_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I1_O)        0.124    10.235 r  window_cost_census_reg[9][3]_i_95/O
                         net (fo=22, routed)          0.490    10.725    window_cost_census_reg[9][3]_i_95_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124    10.849 r  window_cost_census_reg[9][3]_i_243/O
                         net (fo=1, routed)           0.838    11.687    window_cost_census_reg[9][3]_i_243_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124    11.811 r  window_cost_census_reg[9][3]_i_189/O
                         net (fo=22, routed)          0.742    12.553    window_cost_census_reg[9][3]_i_189_n_0
    SLICE_X48Y44         LUT6 (Prop_lut6_I1_O)        0.124    12.677 r  window_cost_census_reg[9][3]_i_190/O
                         net (fo=22, routed)          0.869    13.546    window_cost_census_reg[9][3]_i_190_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I0_O)        0.124    13.670 f  window_cost_census_reg[9][3]_i_252/O
                         net (fo=1, routed)           0.849    14.519    window_cost_census_reg[9][3]_i_252_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I0_O)        0.124    14.643 f  window_cost_census_reg[9][3]_i_192/O
                         net (fo=21, routed)          0.888    15.531    window_cost_census_reg[9][3]_i_192_n_0
    SLICE_X45Y45         LUT6 (Prop_lut6_I1_O)        0.124    15.655 f  window_cost_census_reg[9][3]_i_193/O
                         net (fo=20, routed)          1.115    16.770    window_cost_census_reg[9][3]_i_193_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I1_O)        0.124    16.894 f  window_cost_census_reg[9][3]_i_195/O
                         net (fo=16, routed)          1.198    18.092    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_24_5
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124    18.216 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_135/O
                         net (fo=1, routed)           0.331    18.547    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_135_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.073 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.073    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_49_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.301 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_14/CO[2]
                         net (fo=5, routed)           1.119    20.420    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_14_n_1
    SLICE_X37Y45         LUT4 (Prop_lut4_I2_O)        0.341    20.761 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][0]_i_6/O
                         net (fo=3, routed)           0.818    21.578    U_SAD_SSD_CENSUS/window_cost_census_reg[9][0]_i_6_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I0_O)        0.326    21.904 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][1]_i_5/O
                         net (fo=2, routed)           0.609    22.514    U_SAD_SSD_CENSUS/window_cost_census_reg[9][1]_i_5_n_0
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    22.638 f  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_5/O
                         net (fo=2, routed)           0.632    23.269    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_5_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I2_O)        0.124    23.393 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_2/O
                         net (fo=16, routed)          3.249    26.642    U_SAD_SSD_CENSUS/window_cost_census_return[3]
    SLICE_X0Y97          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[14][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       1.510    38.514    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X0Y97          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[14][3]/C
                         clock pessimism              0.491    39.005    
                         clock uncertainty           -0.104    38.901    
    SLICE_X0Y97          FDPE (Setup_fdpe_C_D)       -0.058    38.843    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[14][3]
  -------------------------------------------------------------------
                         required time                         38.843    
                         arrival time                         -26.642    
  -------------------------------------------------------------------
                         slack                                 12.201    

Slack (MET) :             12.254ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[4][2]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.370ns  (logic 5.513ns (20.142%)  route 21.857ns (79.858%))
  Logic Levels:           21  (CARRY4=4 LUT2=1 LUT3=2 LUT4=2 LUT6=12)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       1.727    -0.785    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X21Y130        FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y130        FDRE (Prop_fdre_C_Q)         0.456    -0.329 r  U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/Q
                         net (fo=9, routed)           4.053     3.725    U_SAD_SSD_CENSUS/window_L_reg[0][2]_340[7]
    SLICE_X34Y49         LUT3 (Prop_lut3_I2_O)        0.149     3.874 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_337/O
                         net (fo=2, routed)           0.606     4.480    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_337_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I3_O)        0.355     4.835 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_341/O
                         net (fo=1, routed)           0.000     4.835    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_341_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.443 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_266/O[3]
                         net (fo=3, routed)           0.759     6.202    U_SAD_SSD_CENSUS_n_98
    SLICE_X40Y50         LUT3 (Prop_lut3_I1_O)        0.307     6.509 r  window_cost_census_reg[9][3]_i_199/O
                         net (fo=1, routed)           0.608     7.116    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_94[0]
    SLICE_X41Y50         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540     7.656 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_92/CO[2]
                         net (fo=21, routed)          1.363     9.019    U_SAD_SSD_CENSUS_n_64
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.313     9.332 r  window_cost_census_reg[9][3]_i_94/O
                         net (fo=22, routed)          0.779    10.111    window_cost_census_reg[9][3]_i_94_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I1_O)        0.124    10.235 r  window_cost_census_reg[9][3]_i_95/O
                         net (fo=22, routed)          0.490    10.725    window_cost_census_reg[9][3]_i_95_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124    10.849 r  window_cost_census_reg[9][3]_i_243/O
                         net (fo=1, routed)           0.838    11.687    window_cost_census_reg[9][3]_i_243_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124    11.811 r  window_cost_census_reg[9][3]_i_189/O
                         net (fo=22, routed)          0.742    12.553    window_cost_census_reg[9][3]_i_189_n_0
    SLICE_X48Y44         LUT6 (Prop_lut6_I1_O)        0.124    12.677 r  window_cost_census_reg[9][3]_i_190/O
                         net (fo=22, routed)          0.869    13.546    window_cost_census_reg[9][3]_i_190_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I0_O)        0.124    13.670 f  window_cost_census_reg[9][3]_i_252/O
                         net (fo=1, routed)           0.849    14.519    window_cost_census_reg[9][3]_i_252_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I0_O)        0.124    14.643 f  window_cost_census_reg[9][3]_i_192/O
                         net (fo=21, routed)          0.888    15.531    window_cost_census_reg[9][3]_i_192_n_0
    SLICE_X45Y45         LUT6 (Prop_lut6_I1_O)        0.124    15.655 f  window_cost_census_reg[9][3]_i_193/O
                         net (fo=20, routed)          1.115    16.770    window_cost_census_reg[9][3]_i_193_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I1_O)        0.124    16.894 f  window_cost_census_reg[9][3]_i_195/O
                         net (fo=16, routed)          1.198    18.092    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_24_5
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124    18.216 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_135/O
                         net (fo=1, routed)           0.331    18.547    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_135_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.073 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.073    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_49_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.301 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_14/CO[2]
                         net (fo=5, routed)           1.119    20.420    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_14_n_1
    SLICE_X37Y45         LUT4 (Prop_lut4_I2_O)        0.341    20.761 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][0]_i_6/O
                         net (fo=3, routed)           0.818    21.578    U_SAD_SSD_CENSUS/window_cost_census_reg[9][0]_i_6_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I0_O)        0.326    21.904 f  U_SAD_SSD_CENSUS/window_cost_census_reg[9][1]_i_5/O
                         net (fo=2, routed)           0.609    22.514    U_SAD_SSD_CENSUS/window_cost_census_reg[9][1]_i_5_n_0
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    22.638 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_5/O
                         net (fo=2, routed)           0.634    23.271    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_5_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124    23.395 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][2]_i_1/O
                         net (fo=16, routed)          3.190    26.586    U_SAD_SSD_CENSUS/window_cost_census_return[2]
    SLICE_X3Y97          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       1.510    38.514    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X3Y97          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[4][2]/C
                         clock pessimism              0.491    39.005    
                         clock uncertainty           -0.104    38.901    
    SLICE_X3Y97          FDPE (Setup_fdpe_C_D)       -0.061    38.840    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[4][2]
  -------------------------------------------------------------------
                         required time                         38.840    
                         arrival time                         -26.586    
  -------------------------------------------------------------------
                         slack                                 12.254    

Slack (MET) :             12.262ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[15][2]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.361ns  (logic 5.513ns (20.149%)  route 21.848ns (79.851%))
  Logic Levels:           21  (CARRY4=4 LUT2=1 LUT3=2 LUT4=2 LUT6=12)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       1.727    -0.785    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X21Y130        FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y130        FDRE (Prop_fdre_C_Q)         0.456    -0.329 r  U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/Q
                         net (fo=9, routed)           4.053     3.725    U_SAD_SSD_CENSUS/window_L_reg[0][2]_340[7]
    SLICE_X34Y49         LUT3 (Prop_lut3_I2_O)        0.149     3.874 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_337/O
                         net (fo=2, routed)           0.606     4.480    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_337_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I3_O)        0.355     4.835 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_341/O
                         net (fo=1, routed)           0.000     4.835    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_341_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.443 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_266/O[3]
                         net (fo=3, routed)           0.759     6.202    U_SAD_SSD_CENSUS_n_98
    SLICE_X40Y50         LUT3 (Prop_lut3_I1_O)        0.307     6.509 r  window_cost_census_reg[9][3]_i_199/O
                         net (fo=1, routed)           0.608     7.116    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_94[0]
    SLICE_X41Y50         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540     7.656 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_92/CO[2]
                         net (fo=21, routed)          1.363     9.019    U_SAD_SSD_CENSUS_n_64
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.313     9.332 r  window_cost_census_reg[9][3]_i_94/O
                         net (fo=22, routed)          0.779    10.111    window_cost_census_reg[9][3]_i_94_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I1_O)        0.124    10.235 r  window_cost_census_reg[9][3]_i_95/O
                         net (fo=22, routed)          0.490    10.725    window_cost_census_reg[9][3]_i_95_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124    10.849 r  window_cost_census_reg[9][3]_i_243/O
                         net (fo=1, routed)           0.838    11.687    window_cost_census_reg[9][3]_i_243_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124    11.811 r  window_cost_census_reg[9][3]_i_189/O
                         net (fo=22, routed)          0.742    12.553    window_cost_census_reg[9][3]_i_189_n_0
    SLICE_X48Y44         LUT6 (Prop_lut6_I1_O)        0.124    12.677 r  window_cost_census_reg[9][3]_i_190/O
                         net (fo=22, routed)          0.869    13.546    window_cost_census_reg[9][3]_i_190_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I0_O)        0.124    13.670 f  window_cost_census_reg[9][3]_i_252/O
                         net (fo=1, routed)           0.849    14.519    window_cost_census_reg[9][3]_i_252_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I0_O)        0.124    14.643 f  window_cost_census_reg[9][3]_i_192/O
                         net (fo=21, routed)          0.888    15.531    window_cost_census_reg[9][3]_i_192_n_0
    SLICE_X45Y45         LUT6 (Prop_lut6_I1_O)        0.124    15.655 f  window_cost_census_reg[9][3]_i_193/O
                         net (fo=20, routed)          1.115    16.770    window_cost_census_reg[9][3]_i_193_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I1_O)        0.124    16.894 f  window_cost_census_reg[9][3]_i_195/O
                         net (fo=16, routed)          1.198    18.092    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_24_5
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124    18.216 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_135/O
                         net (fo=1, routed)           0.331    18.547    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_135_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.073 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.073    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_49_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.301 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_14/CO[2]
                         net (fo=5, routed)           1.119    20.420    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_14_n_1
    SLICE_X37Y45         LUT4 (Prop_lut4_I2_O)        0.341    20.761 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][0]_i_6/O
                         net (fo=3, routed)           0.818    21.578    U_SAD_SSD_CENSUS/window_cost_census_reg[9][0]_i_6_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I0_O)        0.326    21.904 f  U_SAD_SSD_CENSUS/window_cost_census_reg[9][1]_i_5/O
                         net (fo=2, routed)           0.609    22.514    U_SAD_SSD_CENSUS/window_cost_census_reg[9][1]_i_5_n_0
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    22.638 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_5/O
                         net (fo=2, routed)           0.634    23.271    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_5_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124    23.395 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][2]_i_1/O
                         net (fo=16, routed)          3.181    26.577    U_SAD_SSD_CENSUS/window_cost_census_return[2]
    SLICE_X1Y96          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[15][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       1.509    38.513    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X1Y96          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[15][2]/C
                         clock pessimism              0.491    39.004    
                         clock uncertainty           -0.104    38.900    
    SLICE_X1Y96          FDPE (Setup_fdpe_C_D)       -0.061    38.839    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[15][2]
  -------------------------------------------------------------------
                         required time                         38.839    
                         arrival time                         -26.577    
  -------------------------------------------------------------------
                         slack                                 12.262    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/mem_L_reg[1][0][7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_L_reg[1][1][7]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.226ns (42.051%)  route 0.311ns (57.949%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       0.565    -0.616    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X11Y51         FDRE                                         r  U_SAD_SSD_CENSUS/mem_L_reg[1][0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDRE (Prop_fdre_C_Q)         0.128    -0.488 r  U_SAD_SSD_CENSUS/mem_L_reg[1][0][7]/Q
                         net (fo=3, routed)           0.311    -0.177    U_SAD_SSD_CENSUS/mem_L_reg[1][0]_518[7]
    SLICE_X15Y44         LUT6 (Prop_lut6_I0_O)        0.098    -0.079 r  U_SAD_SSD_CENSUS/window_L[1][1][7]_i_1/O
                         net (fo=1, routed)           0.000    -0.079    U_SAD_SSD_CENSUS/window_L[1][1][7]_i_1_n_0
    SLICE_X15Y44         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[1][1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       0.836    -0.854    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X15Y44         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[1][1][7]/C
                         clock pessimism              0.508    -0.345    
    SLICE_X15Y44         FDRE (Hold_fdre_C_D)         0.091    -0.254    U_SAD_SSD_CENSUS/window_L_reg[1][1][7]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/j_reg[2]_rep/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/j_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.343%)  route 0.183ns (49.657%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       0.671    -0.510    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X3Y135         FDCE                                         r  U_SAD_SSD_CENSUS/j_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y135         FDCE (Prop_fdce_C_Q)         0.141    -0.369 r  U_SAD_SSD_CENSUS/j_reg[2]_rep/Q
                         net (fo=122, routed)         0.183    -0.185    U_SAD_SSD_CENSUS/j_reg[2]_rep_n_0
    SLICE_X6Y136         LUT5 (Prop_lut5_I1_O)        0.045    -0.140 r  U_SAD_SSD_CENSUS/j[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.140    U_SAD_SSD_CENSUS/j_next[3]
    SLICE_X6Y136         FDCE                                         r  U_SAD_SSD_CENSUS/j_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       0.943    -0.746    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X6Y136         FDCE                                         r  U_SAD_SSD_CENSUS/j_reg[3]/C
                         clock pessimism              0.270    -0.476    
    SLICE_X6Y136         FDCE (Hold_fdce_C_D)         0.121    -0.355    U_SAD_SSD_CENSUS/j_reg[3]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/mem_L_reg[2][0][4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_L_reg[2][1][4]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.667%)  route 0.181ns (49.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       0.548    -0.633    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X40Y75         FDRE                                         r  U_SAD_SSD_CENSUS/mem_L_reg[2][0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  U_SAD_SSD_CENSUS/mem_L_reg[2][0][4]/Q
                         net (fo=3, routed)           0.181    -0.311    U_SAD_SSD_CENSUS/mem_L_reg_n_0_[2][0][4]
    SLICE_X39Y76         LUT6 (Prop_lut6_I0_O)        0.045    -0.266 r  U_SAD_SSD_CENSUS/window_L[2][1][4]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    U_SAD_SSD_CENSUS/window_L[2][1][4]_i_1_n_0
    SLICE_X39Y76         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[2][1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       0.814    -0.875    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X39Y76         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[2][1][4]/C
                         clock pessimism              0.275    -0.600    
    SLICE_X39Y76         FDRE (Hold_fdre_C_D)         0.091    -0.509    U_SAD_SSD_CENSUS/window_L_reg[2][1][4]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/read_en_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/read_en_reg_reg_rep__0/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.247ns (65.378%)  route 0.131ns (34.622%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       0.592    -0.589    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X6Y99          FDPE                                         r  U_SAD_SSD_CENSUS/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDPE (Prop_fdpe_C_Q)         0.148    -0.441 r  U_SAD_SSD_CENSUS/read_en_reg_reg/Q
                         net (fo=163, routed)         0.131    -0.310    U_SAD_SSD_CENSUS/read_en_reg
    SLICE_X6Y99          LUT5 (Prop_lut5_I4_O)        0.099    -0.211 r  U_SAD_SSD_CENSUS/read_en_reg_rep__0_i_1/O
                         net (fo=1, routed)           0.000    -0.211    U_SAD_SSD_CENSUS/read_en_reg_rep__0_i_1_n_0
    SLICE_X6Y99          FDPE                                         r  U_SAD_SSD_CENSUS/read_en_reg_reg_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       0.863    -0.827    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X6Y99          FDPE                                         r  U_SAD_SSD_CENSUS/read_en_reg_reg_rep__0/C
                         clock pessimism              0.238    -0.589    
    SLICE_X6Y99          FDPE (Hold_fdpe_C_D)         0.121    -0.468    U_SAD_SSD_CENSUS/read_en_reg_reg_rep__0
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/read_en_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/read_en_reg_reg_rep/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.251ns (64.227%)  route 0.140ns (35.773%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       0.592    -0.589    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X6Y99          FDPE                                         r  U_SAD_SSD_CENSUS/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDPE (Prop_fdpe_C_Q)         0.148    -0.441 r  U_SAD_SSD_CENSUS/read_en_reg_reg/Q
                         net (fo=163, routed)         0.140    -0.301    U_SAD_SSD_CENSUS/read_en_reg
    SLICE_X6Y99          LUT5 (Prop_lut5_I4_O)        0.103    -0.198 r  U_SAD_SSD_CENSUS/read_en_reg_rep_i_1/O
                         net (fo=1, routed)           0.000    -0.198    U_SAD_SSD_CENSUS/read_en_reg_rep_i_1_n_0
    SLICE_X6Y99          FDPE                                         r  U_SAD_SSD_CENSUS/read_en_reg_reg_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       0.863    -0.827    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X6Y99          FDPE                                         r  U_SAD_SSD_CENSUS/read_en_reg_reg_rep/C
                         clock pessimism              0.238    -0.589    
    SLICE_X6Y99          FDPE (Hold_fdpe_C_D)         0.132    -0.457    U_SAD_SSD_CENSUS/read_en_reg_reg_rep
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/mem_L_reg[2][0][5]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_L_reg[2][1][5]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.036%)  route 0.209ns (52.964%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       0.557    -0.624    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X45Y66         FDRE                                         r  U_SAD_SSD_CENSUS/mem_L_reg[2][0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  U_SAD_SSD_CENSUS/mem_L_reg[2][0][5]/Q
                         net (fo=3, routed)           0.209    -0.274    U_SAD_SSD_CENSUS/mem_L_reg_n_0_[2][0][5]
    SLICE_X46Y66         LUT6 (Prop_lut6_I0_O)        0.045    -0.229 r  U_SAD_SSD_CENSUS/window_L[2][1][5]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    U_SAD_SSD_CENSUS/window_L[2][1][5]_i_1_n_0
    SLICE_X46Y66         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[2][1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       0.825    -0.865    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X46Y66         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[2][1][5]/C
                         clock pessimism              0.255    -0.610    
    SLICE_X46Y66         FDRE (Hold_fdre_C_D)         0.121    -0.489    U_SAD_SSD_CENSUS/window_L_reg[2][1][5]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.630%)  route 0.174ns (45.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       0.643    -0.538    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X50Y138        FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y138        FDCE (Prop_fdce_C_Q)         0.164    -0.374 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/Q
                         net (fo=24, routed)          0.174    -0.200    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[6]
    SLICE_X50Y138        LUT6 (Prop_lut6_I2_O)        0.045    -0.155 r  U_vga_controller/U_Pixel_Counter/v_counter[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.155    U_vga_controller/U_Pixel_Counter/v_counter[9]_i_2_n_0
    SLICE_X50Y138        FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       0.917    -0.772    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X50Y138        FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/C
                         clock pessimism              0.234    -0.538    
    SLICE_X50Y138        FDCE (Hold_fdce_C_D)         0.121    -0.417    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.246ns (64.389%)  route 0.136ns (35.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       0.592    -0.589    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X6Y99          FDCE                                         r  U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDCE (Prop_fdce_C_Q)         0.148    -0.441 r  U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[2]/Q
                         net (fo=107, routed)         0.136    -0.305    U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg_n_0_[2]
    SLICE_X6Y99          LUT6 (Prop_lut6_I1_O)        0.098    -0.207 r  U_SAD_SSD_CENSUS/FSM_onehot_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    U_SAD_SSD_CENSUS/FSM_onehot_state_reg[0]_i_1_n_0
    SLICE_X6Y99          FDPE                                         r  U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       0.863    -0.827    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X6Y99          FDPE                                         r  U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[0]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X6Y99          FDPE (Hold_fdpe_C_D)         0.120    -0.469    U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.190ns (51.455%)  route 0.179ns (48.545%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       0.639    -0.542    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X47Y136        FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y136        FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/Q
                         net (fo=25, routed)          0.179    -0.222    U_vga_controller/U_Pixel_Counter/Q[2]
    SLICE_X47Y136        LUT4 (Prop_lut4_I0_O)        0.049    -0.173 r  U_vga_controller/U_Pixel_Counter/h_counter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.173    U_vga_controller/U_Pixel_Counter/h_counter_0[9]
    SLICE_X47Y136        FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       0.912    -0.777    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X47Y136        FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/C
                         clock pessimism              0.235    -0.542    
    SLICE_X47Y136        FDCE (Hold_fdce_C_D)         0.107    -0.435    U_vga_controller/U_Pixel_Counter/h_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.355%)  route 0.233ns (55.645%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       0.643    -0.538    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X48Y139        FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y139        FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/Q
                         net (fo=10, routed)          0.233    -0.164    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[1]
    SLICE_X52Y138        LUT6 (Prop_lut6_I5_O)        0.045    -0.119 r  U_vga_controller/U_Pixel_Counter/v_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.119    U_vga_controller/U_Pixel_Counter/v_counter[5]_i_1_n_0
    SLICE_X52Y138        FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       0.917    -0.772    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X52Y138        FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                         clock pessimism              0.270    -0.502    
    SLICE_X52Y138        FDCE (Hold_fdce_C_D)         0.120    -0.382    U_vga_controller/U_Pixel_Counter/v_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y17     U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y16     U_FrameBufferLeft/mem_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y18     U_FrameBufferLeft/mem_reg_0_10/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y25     U_FrameBufferLeft/mem_reg_0_11/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y19     U_FrameBufferLeft/mem_reg_0_12/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y14     U_FrameBufferLeft/mem_reg_0_13/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y13     U_FrameBufferLeft/mem_reg_0_14/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y15     U_FrameBufferLeft/mem_reg_0_15/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y17     U_FrameBufferLeft/mem_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y25     U_FrameBufferLeft/mem_reg_0_3/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y73      U_SAD_SSD_CENSUS/mem_L_reg[1][10][9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y68     U_SAD_SSD_CENSUS/mem_L_reg[1][123][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y68     U_SAD_SSD_CENSUS/mem_L_reg[1][123][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y68     U_SAD_SSD_CENSUS/mem_L_reg[1][123][8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y68     U_SAD_SSD_CENSUS/mem_L_reg[1][123][9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y73      U_SAD_SSD_CENSUS/mem_L_reg[1][14][9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y74      U_SAD_SSD_CENSUS/mem_L_reg[1][15][9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y73      U_SAD_SSD_CENSUS/mem_L_reg[1][16][9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y30     U_SAD_SSD_CENSUS/window_R_reg[1][2][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y73      U_SAD_SSD_CENSUS/mem_L_reg[1][2][9]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X6Y99      U_SAD_SSD_CENSUS/read_en_reg_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X6Y99      U_SAD_SSD_CENSUS/read_en_reg_reg_rep/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X6Y99      U_SAD_SSD_CENSUS/read_en_reg_reg_rep__0/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y147     U_SAD_SSD_CENSUS/temp_mem_reg[0][2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y147     U_SAD_SSD_CENSUS/temp_mem_reg[0][3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y147     U_SAD_SSD_CENSUS/temp_mem_reg[0][4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y147     U_SAD_SSD_CENSUS/temp_mem_reg[0][5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X26Y141    U_SAD_SSD_CENSUS/temp_mem_reg[100][2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X26Y141    U_SAD_SSD_CENSUS/temp_mem_reg[100][2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X26Y141    U_SAD_SSD_CENSUS/temp_mem_reg[100][3]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0_1
  To Clock:  vga_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.451ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.451ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_cost_sad_ssd_reg_reg[15][6]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/depth_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        37.377ns  (logic 14.433ns (38.615%)  route 22.944ns (61.385%))
  Logic Levels:           66  (CARRY4=44 LUT3=3 LUT4=6 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 38.453 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       1.625    -0.887    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X60Y30         FDRE                                         r  U_SAD_SSD_CENSUS/window_cost_sad_ssd_reg_reg[15][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.369 r  U_SAD_SSD_CENSUS/window_cost_sad_ssd_reg_reg[15][6]/Q
                         net (fo=7, routed)           1.030     0.661    U_SAD_SSD_CENSUS/window_cost_sad_ssd_reg_reg[15]_514[6]
    SLICE_X59Y31         LUT4 (Prop_lut4_I0_O)        0.124     0.785 r  U_SAD_SSD_CENSUS/depth_reg[2]_i_252/O
                         net (fo=1, routed)           0.000     0.785    U_SAD_SSD_CENSUS/depth_reg[2]_i_252_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.186 r  U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_198/CO[3]
                         net (fo=1, routed)           0.000     1.186    U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_198_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.300 r  U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_144/CO[3]
                         net (fo=1, routed)           0.000     1.300    U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_144_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.414 r  U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_90/CO[3]
                         net (fo=1, routed)           0.000     1.414    U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_90_n_0
    SLICE_X59Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.528 r  U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_44/CO[3]
                         net (fo=1, routed)           0.000     1.528    U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_44_n_0
    SLICE_X59Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.685 r  U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_21/CO[1]
                         net (fo=109, routed)         1.298     2.983    U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_21_n_2
    SLICE_X59Y30         LUT3 (Prop_lut3_I2_O)        0.329     3.312 r  U_SAD_SSD_CENSUS/depth_reg[3]_i_255/O
                         net (fo=5, routed)           0.626     3.939    U_SAD_SSD_CENSUS/depth_reg[3]_i_255_n_0
    SLICE_X64Y32         LUT6 (Prop_lut6_I5_O)        0.124     4.063 r  U_SAD_SSD_CENSUS/depth_reg[3]_i_236/O
                         net (fo=1, routed)           0.810     4.873    U_SAD_SSD_CENSUS/depth_reg[3]_i_236_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.399 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_199/CO[3]
                         net (fo=1, routed)           0.000     5.399    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_199_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.513 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_149/CO[3]
                         net (fo=1, routed)           0.000     5.513    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_149_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.627 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_97/CO[3]
                         net (fo=1, routed)           0.000     5.627    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_97_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.741 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           0.000     5.741    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_57_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.898 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_26/CO[1]
                         net (fo=38, routed)          1.056     6.954    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_26_n_2
    SLICE_X60Y30         LUT6 (Prop_lut6_I2_O)        0.329     7.283 r  U_SAD_SSD_CENSUS/depth_reg[3]_i_223/O
                         net (fo=5, routed)           0.844     8.126    U_SAD_SSD_CENSUS/depth_reg[3]_i_223_n_0
    SLICE_X56Y30         LUT4 (Prop_lut4_I0_O)        0.124     8.250 r  U_SAD_SSD_CENSUS/depth_reg[3]_i_198/O
                         net (fo=1, routed)           0.000     8.250    U_SAD_SSD_CENSUS/depth_reg[3]_i_198_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.763 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_140/CO[3]
                         net (fo=1, routed)           0.000     8.763    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_140_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.880 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_88/CO[3]
                         net (fo=1, routed)           0.000     8.880    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_88_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.997 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000     8.997    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_48_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.114 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.114    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_21_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.271 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_9/CO[1]
                         net (fo=39, routed)          0.977    10.248    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_9_n_2
    SLICE_X58Y30         LUT6 (Prop_lut6_I2_O)        0.332    10.580 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_702/O
                         net (fo=6, routed)           1.033    11.613    U_SAD_SSD_CENSUS/depth_reg[5]_i_702_n_0
    SLICE_X57Y26         LUT4 (Prop_lut4_I0_O)        0.124    11.737 r  U_SAD_SSD_CENSUS/depth_reg[4]_i_135/O
                         net (fo=1, routed)           0.000    11.737    U_SAD_SSD_CENSUS/depth_reg[4]_i_135_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.269 r  U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_101/CO[3]
                         net (fo=1, routed)           0.000    12.269    U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_101_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.383 r  U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_74/CO[3]
                         net (fo=1, routed)           0.000    12.383    U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_74_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.497 r  U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_46/CO[3]
                         net (fo=1, routed)           0.000    12.497    U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_46_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.611 r  U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.611    U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_27_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.768 r  U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_19/CO[1]
                         net (fo=110, routed)         1.321    14.089    U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_19_n_2
    SLICE_X61Y26         LUT6 (Prop_lut6_I4_O)        0.329    14.418 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_584/O
                         net (fo=4, routed)           0.893    15.311    U_SAD_SSD_CENSUS/depth_reg[5]_i_584_n_0
    SLICE_X59Y20         LUT4 (Prop_lut4_I0_O)        0.124    15.435 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_429/O
                         net (fo=1, routed)           0.000    15.435    U_SAD_SSD_CENSUS/depth_reg[5]_i_429_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.985 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_274/CO[3]
                         net (fo=1, routed)           0.000    15.985    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_274_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.099 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_158/CO[3]
                         net (fo=1, routed)           0.000    16.099    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_158_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.213 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_82/CO[3]
                         net (fo=1, routed)           0.000    16.213    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_82_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.327 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_41/CO[3]
                         net (fo=1, routed)           0.000    16.327    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_41_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.484 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_18/CO[1]
                         net (fo=128, routed)         0.886    17.370    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_18_n_2
    SLICE_X63Y19         LUT6 (Prop_lut6_I1_O)        0.329    17.699 f  U_SAD_SSD_CENSUS/depth_reg[5]_i_599/O
                         net (fo=5, routed)           0.629    18.327    U_SAD_SSD_CENSUS/depth_reg[5]_i_599_n_0
    SLICE_X61Y19         LUT6 (Prop_lut6_I1_O)        0.124    18.451 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_450/O
                         net (fo=1, routed)           0.616    19.068    U_SAD_SSD_CENSUS/depth_reg[5]_i_450_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.618 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_299/CO[3]
                         net (fo=1, routed)           0.000    19.618    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_299_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.735 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_179/CO[3]
                         net (fo=1, routed)           0.000    19.735    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_179_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.852 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_95/CO[3]
                         net (fo=1, routed)           0.000    19.852    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_95_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.969 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.969    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_46_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.126 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_19/CO[1]
                         net (fo=76, routed)          1.093    21.219    U_SAD_SSD_CENSUS/window_cost_sad_ssd_reg_reg[5][35]_0[0]
    SLICE_X62Y16         LUT6 (Prop_lut6_I3_O)        0.332    21.551 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_619/O
                         net (fo=4, routed)           0.771    22.322    U_SAD_SSD_CENSUS/depth_reg[5]_i_619_n_0
    SLICE_X58Y14         LUT4 (Prop_lut4_I2_O)        0.124    22.446 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_502/O
                         net (fo=1, routed)           0.000    22.446    U_SAD_SSD_CENSUS/depth_reg[5]_i_502_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.978 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_350/CO[3]
                         net (fo=1, routed)           0.000    22.978    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_350_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.092 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_226/CO[3]
                         net (fo=1, routed)           0.000    23.092    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_226_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.206 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_130/CO[3]
                         net (fo=1, routed)           0.000    23.206    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_130_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.320 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.320    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_61_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.477 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_22/CO[1]
                         net (fo=79, routed)          1.076    24.553    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_22_n_2
    SLICE_X57Y13         LUT5 (Prop_lut5_I2_O)        0.329    24.882 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_773/O
                         net (fo=2, routed)           0.869    25.751    U_SAD_SSD_CENSUS/depth_reg[5]_i_773_n_0
    SLICE_X57Y16         LUT6 (Prop_lut6_I0_O)        0.124    25.875 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_752/O
                         net (fo=4, routed)           0.962    26.837    U_SAD_SSD_CENSUS/depth_reg[5]_i_752_n_0
    SLICE_X58Y19         LUT4 (Prop_lut4_I0_O)        0.124    26.961 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_694/O
                         net (fo=1, routed)           0.000    26.961    U_SAD_SSD_CENSUS/depth_reg[5]_i_694_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.511 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_571/CO[3]
                         net (fo=1, routed)           0.000    27.511    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_571_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.625 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_414/CO[3]
                         net (fo=1, routed)           0.000    27.625    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_414_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.739 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_265/CO[3]
                         net (fo=1, routed)           0.000    27.739    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_265_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.853 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_149/CO[3]
                         net (fo=1, routed)           0.000    27.853    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_149_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.010 f  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_68/CO[1]
                         net (fo=57, routed)          1.554    29.564    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_68_n_2
    SLICE_X51Y18         LUT3 (Prop_lut3_I2_O)        0.355    29.919 f  U_SAD_SSD_CENSUS/depth_reg[5]_i_642/O
                         net (fo=2, routed)           0.585    30.504    U_SAD_SSD_CENSUS/depth_reg[5]_i_642_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I3_O)        0.326    30.830 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_507/O
                         net (fo=1, routed)           0.638    31.468    U_SAD_SSD_CENSUS/depth_reg[5]_i_507_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.018 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_359/CO[3]
                         net (fo=1, routed)           0.000    32.018    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_359_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.135 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_235/CO[3]
                         net (fo=1, routed)           0.000    32.135    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_235_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.252 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_139/CO[3]
                         net (fo=1, routed)           0.000    32.252    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_139_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.409 f  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_66/CO[1]
                         net (fo=3, routed)           0.802    33.211    U_SAD_SSD_CENSUS/min_idx1__0
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.332    33.543 f  U_SAD_SSD_CENSUS/depth_reg[5]_i_23/O
                         net (fo=4, routed)           0.694    34.237    U_SAD_SSD_CENSUS/depth_reg[5]_i_23_n_0
    SLICE_X52Y25         LUT6 (Prop_lut6_I0_O)        0.124    34.361 r  U_SAD_SSD_CENSUS/depth_reg[4]_i_12/O
                         net (fo=3, routed)           0.721    35.082    U_SAD_SSD_CENSUS/depth_reg[4]_i_12_n_0
    SLICE_X52Y29         LUT6 (Prop_lut6_I4_O)        0.124    35.206 r  U_SAD_SSD_CENSUS/depth_reg[3]_i_4/O
                         net (fo=1, routed)           1.161    36.367    U_SAD_SSD_CENSUS/depth_reg[3]_i_4_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I5_O)        0.124    36.491 r  U_SAD_SSD_CENSUS/depth_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    36.491    U_SAD_SSD_CENSUS/depth_reg[3]_i_1_n_0
    SLICE_X43Y47         FDCE                                         r  U_SAD_SSD_CENSUS/depth_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       1.448    38.453    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X43Y47         FDCE                                         r  U_SAD_SSD_CENSUS/depth_reg_reg[3]/C
                         clock pessimism              0.564    39.016    
                         clock uncertainty           -0.106    38.910    
    SLICE_X43Y47         FDCE (Setup_fdce_C_D)        0.031    38.941    U_SAD_SSD_CENSUS/depth_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         38.941    
                         arrival time                         -36.491    
  -------------------------------------------------------------------
                         slack                                  2.451    

Slack (MET) :             2.618ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_cost_sad_ssd_reg_reg[15][6]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/depth_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        37.208ns  (logic 14.433ns (38.790%)  route 22.775ns (61.210%))
  Logic Levels:           66  (CARRY4=44 LUT3=3 LUT4=6 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 38.453 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       1.625    -0.887    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X60Y30         FDRE                                         r  U_SAD_SSD_CENSUS/window_cost_sad_ssd_reg_reg[15][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.369 r  U_SAD_SSD_CENSUS/window_cost_sad_ssd_reg_reg[15][6]/Q
                         net (fo=7, routed)           1.030     0.661    U_SAD_SSD_CENSUS/window_cost_sad_ssd_reg_reg[15]_514[6]
    SLICE_X59Y31         LUT4 (Prop_lut4_I0_O)        0.124     0.785 r  U_SAD_SSD_CENSUS/depth_reg[2]_i_252/O
                         net (fo=1, routed)           0.000     0.785    U_SAD_SSD_CENSUS/depth_reg[2]_i_252_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.186 r  U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_198/CO[3]
                         net (fo=1, routed)           0.000     1.186    U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_198_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.300 r  U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_144/CO[3]
                         net (fo=1, routed)           0.000     1.300    U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_144_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.414 r  U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_90/CO[3]
                         net (fo=1, routed)           0.000     1.414    U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_90_n_0
    SLICE_X59Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.528 r  U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_44/CO[3]
                         net (fo=1, routed)           0.000     1.528    U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_44_n_0
    SLICE_X59Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.685 r  U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_21/CO[1]
                         net (fo=109, routed)         1.298     2.983    U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_21_n_2
    SLICE_X59Y30         LUT3 (Prop_lut3_I2_O)        0.329     3.312 r  U_SAD_SSD_CENSUS/depth_reg[3]_i_255/O
                         net (fo=5, routed)           0.626     3.939    U_SAD_SSD_CENSUS/depth_reg[3]_i_255_n_0
    SLICE_X64Y32         LUT6 (Prop_lut6_I5_O)        0.124     4.063 r  U_SAD_SSD_CENSUS/depth_reg[3]_i_236/O
                         net (fo=1, routed)           0.810     4.873    U_SAD_SSD_CENSUS/depth_reg[3]_i_236_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.399 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_199/CO[3]
                         net (fo=1, routed)           0.000     5.399    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_199_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.513 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_149/CO[3]
                         net (fo=1, routed)           0.000     5.513    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_149_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.627 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_97/CO[3]
                         net (fo=1, routed)           0.000     5.627    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_97_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.741 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           0.000     5.741    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_57_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.898 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_26/CO[1]
                         net (fo=38, routed)          1.056     6.954    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_26_n_2
    SLICE_X60Y30         LUT6 (Prop_lut6_I2_O)        0.329     7.283 r  U_SAD_SSD_CENSUS/depth_reg[3]_i_223/O
                         net (fo=5, routed)           0.844     8.126    U_SAD_SSD_CENSUS/depth_reg[3]_i_223_n_0
    SLICE_X56Y30         LUT4 (Prop_lut4_I0_O)        0.124     8.250 r  U_SAD_SSD_CENSUS/depth_reg[3]_i_198/O
                         net (fo=1, routed)           0.000     8.250    U_SAD_SSD_CENSUS/depth_reg[3]_i_198_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.763 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_140/CO[3]
                         net (fo=1, routed)           0.000     8.763    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_140_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.880 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_88/CO[3]
                         net (fo=1, routed)           0.000     8.880    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_88_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.997 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000     8.997    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_48_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.114 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.114    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_21_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.271 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_9/CO[1]
                         net (fo=39, routed)          0.977    10.248    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_9_n_2
    SLICE_X58Y30         LUT6 (Prop_lut6_I2_O)        0.332    10.580 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_702/O
                         net (fo=6, routed)           1.033    11.613    U_SAD_SSD_CENSUS/depth_reg[5]_i_702_n_0
    SLICE_X57Y26         LUT4 (Prop_lut4_I0_O)        0.124    11.737 r  U_SAD_SSD_CENSUS/depth_reg[4]_i_135/O
                         net (fo=1, routed)           0.000    11.737    U_SAD_SSD_CENSUS/depth_reg[4]_i_135_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.269 r  U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_101/CO[3]
                         net (fo=1, routed)           0.000    12.269    U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_101_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.383 r  U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_74/CO[3]
                         net (fo=1, routed)           0.000    12.383    U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_74_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.497 r  U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_46/CO[3]
                         net (fo=1, routed)           0.000    12.497    U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_46_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.611 r  U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.611    U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_27_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.768 r  U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_19/CO[1]
                         net (fo=110, routed)         1.321    14.089    U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_19_n_2
    SLICE_X61Y26         LUT6 (Prop_lut6_I4_O)        0.329    14.418 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_584/O
                         net (fo=4, routed)           0.893    15.311    U_SAD_SSD_CENSUS/depth_reg[5]_i_584_n_0
    SLICE_X59Y20         LUT4 (Prop_lut4_I0_O)        0.124    15.435 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_429/O
                         net (fo=1, routed)           0.000    15.435    U_SAD_SSD_CENSUS/depth_reg[5]_i_429_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.985 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_274/CO[3]
                         net (fo=1, routed)           0.000    15.985    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_274_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.099 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_158/CO[3]
                         net (fo=1, routed)           0.000    16.099    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_158_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.213 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_82/CO[3]
                         net (fo=1, routed)           0.000    16.213    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_82_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.327 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_41/CO[3]
                         net (fo=1, routed)           0.000    16.327    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_41_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.484 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_18/CO[1]
                         net (fo=128, routed)         0.886    17.370    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_18_n_2
    SLICE_X63Y19         LUT6 (Prop_lut6_I1_O)        0.329    17.699 f  U_SAD_SSD_CENSUS/depth_reg[5]_i_599/O
                         net (fo=5, routed)           0.629    18.327    U_SAD_SSD_CENSUS/depth_reg[5]_i_599_n_0
    SLICE_X61Y19         LUT6 (Prop_lut6_I1_O)        0.124    18.451 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_450/O
                         net (fo=1, routed)           0.616    19.068    U_SAD_SSD_CENSUS/depth_reg[5]_i_450_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.618 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_299/CO[3]
                         net (fo=1, routed)           0.000    19.618    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_299_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.735 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_179/CO[3]
                         net (fo=1, routed)           0.000    19.735    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_179_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.852 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_95/CO[3]
                         net (fo=1, routed)           0.000    19.852    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_95_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.969 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.969    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_46_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.126 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_19/CO[1]
                         net (fo=76, routed)          1.093    21.219    U_SAD_SSD_CENSUS/window_cost_sad_ssd_reg_reg[5][35]_0[0]
    SLICE_X62Y16         LUT6 (Prop_lut6_I3_O)        0.332    21.551 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_619/O
                         net (fo=4, routed)           0.771    22.322    U_SAD_SSD_CENSUS/depth_reg[5]_i_619_n_0
    SLICE_X58Y14         LUT4 (Prop_lut4_I2_O)        0.124    22.446 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_502/O
                         net (fo=1, routed)           0.000    22.446    U_SAD_SSD_CENSUS/depth_reg[5]_i_502_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.978 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_350/CO[3]
                         net (fo=1, routed)           0.000    22.978    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_350_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.092 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_226/CO[3]
                         net (fo=1, routed)           0.000    23.092    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_226_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.206 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_130/CO[3]
                         net (fo=1, routed)           0.000    23.206    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_130_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.320 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.320    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_61_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.477 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_22/CO[1]
                         net (fo=79, routed)          1.076    24.553    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_22_n_2
    SLICE_X57Y13         LUT5 (Prop_lut5_I2_O)        0.329    24.882 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_773/O
                         net (fo=2, routed)           0.869    25.751    U_SAD_SSD_CENSUS/depth_reg[5]_i_773_n_0
    SLICE_X57Y16         LUT6 (Prop_lut6_I0_O)        0.124    25.875 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_752/O
                         net (fo=4, routed)           0.962    26.837    U_SAD_SSD_CENSUS/depth_reg[5]_i_752_n_0
    SLICE_X58Y19         LUT4 (Prop_lut4_I0_O)        0.124    26.961 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_694/O
                         net (fo=1, routed)           0.000    26.961    U_SAD_SSD_CENSUS/depth_reg[5]_i_694_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.511 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_571/CO[3]
                         net (fo=1, routed)           0.000    27.511    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_571_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.625 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_414/CO[3]
                         net (fo=1, routed)           0.000    27.625    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_414_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.739 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_265/CO[3]
                         net (fo=1, routed)           0.000    27.739    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_265_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.853 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_149/CO[3]
                         net (fo=1, routed)           0.000    27.853    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_149_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.010 f  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_68/CO[1]
                         net (fo=57, routed)          1.554    29.564    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_68_n_2
    SLICE_X51Y18         LUT3 (Prop_lut3_I2_O)        0.355    29.919 f  U_SAD_SSD_CENSUS/depth_reg[5]_i_642/O
                         net (fo=2, routed)           0.585    30.504    U_SAD_SSD_CENSUS/depth_reg[5]_i_642_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I3_O)        0.326    30.830 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_507/O
                         net (fo=1, routed)           0.638    31.468    U_SAD_SSD_CENSUS/depth_reg[5]_i_507_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.018 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_359/CO[3]
                         net (fo=1, routed)           0.000    32.018    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_359_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.135 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_235/CO[3]
                         net (fo=1, routed)           0.000    32.135    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_235_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.252 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_139/CO[3]
                         net (fo=1, routed)           0.000    32.252    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_139_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.409 f  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_66/CO[1]
                         net (fo=3, routed)           0.802    33.211    U_SAD_SSD_CENSUS/min_idx1__0
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.332    33.543 f  U_SAD_SSD_CENSUS/depth_reg[5]_i_23/O
                         net (fo=4, routed)           0.694    34.237    U_SAD_SSD_CENSUS/depth_reg[5]_i_23_n_0
    SLICE_X52Y25         LUT6 (Prop_lut6_I0_O)        0.124    34.361 r  U_SAD_SSD_CENSUS/depth_reg[4]_i_12/O
                         net (fo=3, routed)           0.475    34.836    U_SAD_SSD_CENSUS/depth_reg[4]_i_12_n_0
    SLICE_X52Y25         LUT6 (Prop_lut6_I1_O)        0.124    34.960 r  U_SAD_SSD_CENSUS/depth_reg[2]_i_4/O
                         net (fo=1, routed)           1.238    36.197    U_SAD_SSD_CENSUS/depth_reg[2]_i_4_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I5_O)        0.124    36.321 r  U_SAD_SSD_CENSUS/depth_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    36.321    U_SAD_SSD_CENSUS/depth_reg[2]_i_1_n_0
    SLICE_X43Y47         FDCE                                         r  U_SAD_SSD_CENSUS/depth_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       1.448    38.453    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X43Y47         FDCE                                         r  U_SAD_SSD_CENSUS/depth_reg_reg[2]/C
                         clock pessimism              0.564    39.016    
                         clock uncertainty           -0.106    38.910    
    SLICE_X43Y47         FDCE (Setup_fdce_C_D)        0.029    38.939    U_SAD_SSD_CENSUS/depth_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         38.939    
                         arrival time                         -36.321    
  -------------------------------------------------------------------
                         slack                                  2.618    

Slack (MET) :             2.702ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_cost_sad_ssd_reg_reg[15][6]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/depth_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        37.126ns  (logic 14.433ns (38.876%)  route 22.693ns (61.124%))
  Logic Levels:           66  (CARRY4=44 LUT3=3 LUT4=6 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 38.453 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       1.625    -0.887    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X60Y30         FDRE                                         r  U_SAD_SSD_CENSUS/window_cost_sad_ssd_reg_reg[15][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.369 r  U_SAD_SSD_CENSUS/window_cost_sad_ssd_reg_reg[15][6]/Q
                         net (fo=7, routed)           1.030     0.661    U_SAD_SSD_CENSUS/window_cost_sad_ssd_reg_reg[15]_514[6]
    SLICE_X59Y31         LUT4 (Prop_lut4_I0_O)        0.124     0.785 r  U_SAD_SSD_CENSUS/depth_reg[2]_i_252/O
                         net (fo=1, routed)           0.000     0.785    U_SAD_SSD_CENSUS/depth_reg[2]_i_252_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.186 r  U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_198/CO[3]
                         net (fo=1, routed)           0.000     1.186    U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_198_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.300 r  U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_144/CO[3]
                         net (fo=1, routed)           0.000     1.300    U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_144_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.414 r  U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_90/CO[3]
                         net (fo=1, routed)           0.000     1.414    U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_90_n_0
    SLICE_X59Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.528 r  U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_44/CO[3]
                         net (fo=1, routed)           0.000     1.528    U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_44_n_0
    SLICE_X59Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.685 r  U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_21/CO[1]
                         net (fo=109, routed)         1.298     2.983    U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_21_n_2
    SLICE_X59Y30         LUT3 (Prop_lut3_I2_O)        0.329     3.312 r  U_SAD_SSD_CENSUS/depth_reg[3]_i_255/O
                         net (fo=5, routed)           0.626     3.939    U_SAD_SSD_CENSUS/depth_reg[3]_i_255_n_0
    SLICE_X64Y32         LUT6 (Prop_lut6_I5_O)        0.124     4.063 r  U_SAD_SSD_CENSUS/depth_reg[3]_i_236/O
                         net (fo=1, routed)           0.810     4.873    U_SAD_SSD_CENSUS/depth_reg[3]_i_236_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.399 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_199/CO[3]
                         net (fo=1, routed)           0.000     5.399    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_199_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.513 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_149/CO[3]
                         net (fo=1, routed)           0.000     5.513    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_149_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.627 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_97/CO[3]
                         net (fo=1, routed)           0.000     5.627    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_97_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.741 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           0.000     5.741    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_57_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.898 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_26/CO[1]
                         net (fo=38, routed)          1.056     6.954    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_26_n_2
    SLICE_X60Y30         LUT6 (Prop_lut6_I2_O)        0.329     7.283 r  U_SAD_SSD_CENSUS/depth_reg[3]_i_223/O
                         net (fo=5, routed)           0.844     8.126    U_SAD_SSD_CENSUS/depth_reg[3]_i_223_n_0
    SLICE_X56Y30         LUT4 (Prop_lut4_I0_O)        0.124     8.250 r  U_SAD_SSD_CENSUS/depth_reg[3]_i_198/O
                         net (fo=1, routed)           0.000     8.250    U_SAD_SSD_CENSUS/depth_reg[3]_i_198_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.763 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_140/CO[3]
                         net (fo=1, routed)           0.000     8.763    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_140_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.880 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_88/CO[3]
                         net (fo=1, routed)           0.000     8.880    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_88_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.997 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000     8.997    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_48_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.114 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.114    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_21_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.271 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_9/CO[1]
                         net (fo=39, routed)          0.977    10.248    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_9_n_2
    SLICE_X58Y30         LUT6 (Prop_lut6_I2_O)        0.332    10.580 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_702/O
                         net (fo=6, routed)           1.033    11.613    U_SAD_SSD_CENSUS/depth_reg[5]_i_702_n_0
    SLICE_X57Y26         LUT4 (Prop_lut4_I0_O)        0.124    11.737 r  U_SAD_SSD_CENSUS/depth_reg[4]_i_135/O
                         net (fo=1, routed)           0.000    11.737    U_SAD_SSD_CENSUS/depth_reg[4]_i_135_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.269 r  U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_101/CO[3]
                         net (fo=1, routed)           0.000    12.269    U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_101_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.383 r  U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_74/CO[3]
                         net (fo=1, routed)           0.000    12.383    U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_74_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.497 r  U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_46/CO[3]
                         net (fo=1, routed)           0.000    12.497    U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_46_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.611 r  U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.611    U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_27_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.768 r  U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_19/CO[1]
                         net (fo=110, routed)         1.321    14.089    U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_19_n_2
    SLICE_X61Y26         LUT6 (Prop_lut6_I4_O)        0.329    14.418 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_584/O
                         net (fo=4, routed)           0.893    15.311    U_SAD_SSD_CENSUS/depth_reg[5]_i_584_n_0
    SLICE_X59Y20         LUT4 (Prop_lut4_I0_O)        0.124    15.435 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_429/O
                         net (fo=1, routed)           0.000    15.435    U_SAD_SSD_CENSUS/depth_reg[5]_i_429_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.985 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_274/CO[3]
                         net (fo=1, routed)           0.000    15.985    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_274_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.099 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_158/CO[3]
                         net (fo=1, routed)           0.000    16.099    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_158_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.213 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_82/CO[3]
                         net (fo=1, routed)           0.000    16.213    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_82_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.327 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_41/CO[3]
                         net (fo=1, routed)           0.000    16.327    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_41_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.484 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_18/CO[1]
                         net (fo=128, routed)         0.886    17.370    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_18_n_2
    SLICE_X63Y19         LUT6 (Prop_lut6_I1_O)        0.329    17.699 f  U_SAD_SSD_CENSUS/depth_reg[5]_i_599/O
                         net (fo=5, routed)           0.629    18.327    U_SAD_SSD_CENSUS/depth_reg[5]_i_599_n_0
    SLICE_X61Y19         LUT6 (Prop_lut6_I1_O)        0.124    18.451 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_450/O
                         net (fo=1, routed)           0.616    19.068    U_SAD_SSD_CENSUS/depth_reg[5]_i_450_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.618 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_299/CO[3]
                         net (fo=1, routed)           0.000    19.618    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_299_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.735 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_179/CO[3]
                         net (fo=1, routed)           0.000    19.735    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_179_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.852 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_95/CO[3]
                         net (fo=1, routed)           0.000    19.852    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_95_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.969 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.969    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_46_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.126 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_19/CO[1]
                         net (fo=76, routed)          1.093    21.219    U_SAD_SSD_CENSUS/window_cost_sad_ssd_reg_reg[5][35]_0[0]
    SLICE_X62Y16         LUT6 (Prop_lut6_I3_O)        0.332    21.551 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_619/O
                         net (fo=4, routed)           0.771    22.322    U_SAD_SSD_CENSUS/depth_reg[5]_i_619_n_0
    SLICE_X58Y14         LUT4 (Prop_lut4_I2_O)        0.124    22.446 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_502/O
                         net (fo=1, routed)           0.000    22.446    U_SAD_SSD_CENSUS/depth_reg[5]_i_502_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.978 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_350/CO[3]
                         net (fo=1, routed)           0.000    22.978    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_350_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.092 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_226/CO[3]
                         net (fo=1, routed)           0.000    23.092    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_226_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.206 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_130/CO[3]
                         net (fo=1, routed)           0.000    23.206    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_130_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.320 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.320    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_61_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.477 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_22/CO[1]
                         net (fo=79, routed)          1.076    24.553    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_22_n_2
    SLICE_X57Y13         LUT5 (Prop_lut5_I2_O)        0.329    24.882 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_773/O
                         net (fo=2, routed)           0.869    25.751    U_SAD_SSD_CENSUS/depth_reg[5]_i_773_n_0
    SLICE_X57Y16         LUT6 (Prop_lut6_I0_O)        0.124    25.875 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_752/O
                         net (fo=4, routed)           0.962    26.837    U_SAD_SSD_CENSUS/depth_reg[5]_i_752_n_0
    SLICE_X58Y19         LUT4 (Prop_lut4_I0_O)        0.124    26.961 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_694/O
                         net (fo=1, routed)           0.000    26.961    U_SAD_SSD_CENSUS/depth_reg[5]_i_694_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.511 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_571/CO[3]
                         net (fo=1, routed)           0.000    27.511    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_571_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.625 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_414/CO[3]
                         net (fo=1, routed)           0.000    27.625    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_414_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.739 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_265/CO[3]
                         net (fo=1, routed)           0.000    27.739    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_265_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.853 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_149/CO[3]
                         net (fo=1, routed)           0.000    27.853    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_149_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.010 f  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_68/CO[1]
                         net (fo=57, routed)          1.554    29.564    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_68_n_2
    SLICE_X51Y18         LUT3 (Prop_lut3_I2_O)        0.355    29.919 f  U_SAD_SSD_CENSUS/depth_reg[5]_i_642/O
                         net (fo=2, routed)           0.585    30.504    U_SAD_SSD_CENSUS/depth_reg[5]_i_642_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I3_O)        0.326    30.830 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_507/O
                         net (fo=1, routed)           0.638    31.468    U_SAD_SSD_CENSUS/depth_reg[5]_i_507_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.018 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_359/CO[3]
                         net (fo=1, routed)           0.000    32.018    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_359_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.135 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_235/CO[3]
                         net (fo=1, routed)           0.000    32.135    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_235_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.252 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_139/CO[3]
                         net (fo=1, routed)           0.000    32.252    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_139_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.409 f  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_66/CO[1]
                         net (fo=3, routed)           0.802    33.211    U_SAD_SSD_CENSUS/min_idx1__0
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.332    33.543 f  U_SAD_SSD_CENSUS/depth_reg[5]_i_23/O
                         net (fo=4, routed)           0.694    34.237    U_SAD_SSD_CENSUS/depth_reg[5]_i_23_n_0
    SLICE_X52Y25         LUT6 (Prop_lut6_I0_O)        0.124    34.361 r  U_SAD_SSD_CENSUS/depth_reg[4]_i_12/O
                         net (fo=3, routed)           0.184    34.545    U_SAD_SSD_CENSUS/depth_reg[4]_i_12_n_0
    SLICE_X52Y25         LUT6 (Prop_lut6_I2_O)        0.124    34.669 r  U_SAD_SSD_CENSUS/depth_reg[4]_i_4/O
                         net (fo=1, routed)           1.447    36.115    U_SAD_SSD_CENSUS/depth_reg[4]_i_4_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I5_O)        0.124    36.239 r  U_SAD_SSD_CENSUS/depth_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    36.239    U_SAD_SSD_CENSUS/depth_reg[4]_i_1_n_0
    SLICE_X43Y47         FDCE                                         r  U_SAD_SSD_CENSUS/depth_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       1.448    38.453    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X43Y47         FDCE                                         r  U_SAD_SSD_CENSUS/depth_reg_reg[4]/C
                         clock pessimism              0.564    39.016    
                         clock uncertainty           -0.106    38.910    
    SLICE_X43Y47         FDCE (Setup_fdce_C_D)        0.031    38.941    U_SAD_SSD_CENSUS/depth_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         38.941    
                         arrival time                         -36.239    
  -------------------------------------------------------------------
                         slack                                  2.702    

Slack (MET) :             3.057ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_cost_sad_ssd_reg_reg[15][6]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/depth_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        36.676ns  (logic 14.309ns (39.015%)  route 22.367ns (60.985%))
  Logic Levels:           65  (CARRY4=44 LUT3=3 LUT4=6 LUT5=1 LUT6=11)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       1.625    -0.887    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X60Y30         FDRE                                         r  U_SAD_SSD_CENSUS/window_cost_sad_ssd_reg_reg[15][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.369 r  U_SAD_SSD_CENSUS/window_cost_sad_ssd_reg_reg[15][6]/Q
                         net (fo=7, routed)           1.030     0.661    U_SAD_SSD_CENSUS/window_cost_sad_ssd_reg_reg[15]_514[6]
    SLICE_X59Y31         LUT4 (Prop_lut4_I0_O)        0.124     0.785 r  U_SAD_SSD_CENSUS/depth_reg[2]_i_252/O
                         net (fo=1, routed)           0.000     0.785    U_SAD_SSD_CENSUS/depth_reg[2]_i_252_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.186 r  U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_198/CO[3]
                         net (fo=1, routed)           0.000     1.186    U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_198_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.300 r  U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_144/CO[3]
                         net (fo=1, routed)           0.000     1.300    U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_144_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.414 r  U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_90/CO[3]
                         net (fo=1, routed)           0.000     1.414    U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_90_n_0
    SLICE_X59Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.528 r  U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_44/CO[3]
                         net (fo=1, routed)           0.000     1.528    U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_44_n_0
    SLICE_X59Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.685 r  U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_21/CO[1]
                         net (fo=109, routed)         1.298     2.983    U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_21_n_2
    SLICE_X59Y30         LUT3 (Prop_lut3_I2_O)        0.329     3.312 r  U_SAD_SSD_CENSUS/depth_reg[3]_i_255/O
                         net (fo=5, routed)           0.626     3.939    U_SAD_SSD_CENSUS/depth_reg[3]_i_255_n_0
    SLICE_X64Y32         LUT6 (Prop_lut6_I5_O)        0.124     4.063 r  U_SAD_SSD_CENSUS/depth_reg[3]_i_236/O
                         net (fo=1, routed)           0.810     4.873    U_SAD_SSD_CENSUS/depth_reg[3]_i_236_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.399 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_199/CO[3]
                         net (fo=1, routed)           0.000     5.399    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_199_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.513 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_149/CO[3]
                         net (fo=1, routed)           0.000     5.513    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_149_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.627 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_97/CO[3]
                         net (fo=1, routed)           0.000     5.627    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_97_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.741 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           0.000     5.741    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_57_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.898 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_26/CO[1]
                         net (fo=38, routed)          1.056     6.954    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_26_n_2
    SLICE_X60Y30         LUT6 (Prop_lut6_I2_O)        0.329     7.283 r  U_SAD_SSD_CENSUS/depth_reg[3]_i_223/O
                         net (fo=5, routed)           0.844     8.126    U_SAD_SSD_CENSUS/depth_reg[3]_i_223_n_0
    SLICE_X56Y30         LUT4 (Prop_lut4_I0_O)        0.124     8.250 r  U_SAD_SSD_CENSUS/depth_reg[3]_i_198/O
                         net (fo=1, routed)           0.000     8.250    U_SAD_SSD_CENSUS/depth_reg[3]_i_198_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.763 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_140/CO[3]
                         net (fo=1, routed)           0.000     8.763    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_140_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.880 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_88/CO[3]
                         net (fo=1, routed)           0.000     8.880    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_88_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.997 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000     8.997    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_48_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.114 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.114    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_21_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.271 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_9/CO[1]
                         net (fo=39, routed)          0.977    10.248    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_9_n_2
    SLICE_X58Y30         LUT6 (Prop_lut6_I2_O)        0.332    10.580 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_702/O
                         net (fo=6, routed)           1.033    11.613    U_SAD_SSD_CENSUS/depth_reg[5]_i_702_n_0
    SLICE_X57Y26         LUT4 (Prop_lut4_I0_O)        0.124    11.737 r  U_SAD_SSD_CENSUS/depth_reg[4]_i_135/O
                         net (fo=1, routed)           0.000    11.737    U_SAD_SSD_CENSUS/depth_reg[4]_i_135_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.269 r  U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_101/CO[3]
                         net (fo=1, routed)           0.000    12.269    U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_101_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.383 r  U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_74/CO[3]
                         net (fo=1, routed)           0.000    12.383    U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_74_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.497 r  U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_46/CO[3]
                         net (fo=1, routed)           0.000    12.497    U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_46_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.611 r  U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.611    U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_27_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.768 r  U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_19/CO[1]
                         net (fo=110, routed)         1.321    14.089    U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_19_n_2
    SLICE_X61Y26         LUT6 (Prop_lut6_I4_O)        0.329    14.418 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_584/O
                         net (fo=4, routed)           0.893    15.311    U_SAD_SSD_CENSUS/depth_reg[5]_i_584_n_0
    SLICE_X59Y20         LUT4 (Prop_lut4_I0_O)        0.124    15.435 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_429/O
                         net (fo=1, routed)           0.000    15.435    U_SAD_SSD_CENSUS/depth_reg[5]_i_429_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.985 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_274/CO[3]
                         net (fo=1, routed)           0.000    15.985    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_274_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.099 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_158/CO[3]
                         net (fo=1, routed)           0.000    16.099    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_158_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.213 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_82/CO[3]
                         net (fo=1, routed)           0.000    16.213    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_82_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.327 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_41/CO[3]
                         net (fo=1, routed)           0.000    16.327    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_41_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.484 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_18/CO[1]
                         net (fo=128, routed)         0.886    17.370    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_18_n_2
    SLICE_X63Y19         LUT6 (Prop_lut6_I1_O)        0.329    17.699 f  U_SAD_SSD_CENSUS/depth_reg[5]_i_599/O
                         net (fo=5, routed)           0.629    18.327    U_SAD_SSD_CENSUS/depth_reg[5]_i_599_n_0
    SLICE_X61Y19         LUT6 (Prop_lut6_I1_O)        0.124    18.451 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_450/O
                         net (fo=1, routed)           0.616    19.068    U_SAD_SSD_CENSUS/depth_reg[5]_i_450_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.618 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_299/CO[3]
                         net (fo=1, routed)           0.000    19.618    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_299_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.735 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_179/CO[3]
                         net (fo=1, routed)           0.000    19.735    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_179_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.852 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_95/CO[3]
                         net (fo=1, routed)           0.000    19.852    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_95_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.969 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.969    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_46_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.126 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_19/CO[1]
                         net (fo=76, routed)          1.093    21.219    U_SAD_SSD_CENSUS/window_cost_sad_ssd_reg_reg[5][35]_0[0]
    SLICE_X62Y16         LUT6 (Prop_lut6_I3_O)        0.332    21.551 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_619/O
                         net (fo=4, routed)           0.771    22.322    U_SAD_SSD_CENSUS/depth_reg[5]_i_619_n_0
    SLICE_X58Y14         LUT4 (Prop_lut4_I2_O)        0.124    22.446 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_502/O
                         net (fo=1, routed)           0.000    22.446    U_SAD_SSD_CENSUS/depth_reg[5]_i_502_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.978 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_350/CO[3]
                         net (fo=1, routed)           0.000    22.978    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_350_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.092 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_226/CO[3]
                         net (fo=1, routed)           0.000    23.092    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_226_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.206 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_130/CO[3]
                         net (fo=1, routed)           0.000    23.206    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_130_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.320 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.320    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_61_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.477 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_22/CO[1]
                         net (fo=79, routed)          1.076    24.553    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_22_n_2
    SLICE_X57Y13         LUT5 (Prop_lut5_I2_O)        0.329    24.882 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_773/O
                         net (fo=2, routed)           0.869    25.751    U_SAD_SSD_CENSUS/depth_reg[5]_i_773_n_0
    SLICE_X57Y16         LUT6 (Prop_lut6_I0_O)        0.124    25.875 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_752/O
                         net (fo=4, routed)           0.962    26.837    U_SAD_SSD_CENSUS/depth_reg[5]_i_752_n_0
    SLICE_X58Y19         LUT4 (Prop_lut4_I0_O)        0.124    26.961 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_694/O
                         net (fo=1, routed)           0.000    26.961    U_SAD_SSD_CENSUS/depth_reg[5]_i_694_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.511 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_571/CO[3]
                         net (fo=1, routed)           0.000    27.511    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_571_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.625 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_414/CO[3]
                         net (fo=1, routed)           0.000    27.625    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_414_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.739 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_265/CO[3]
                         net (fo=1, routed)           0.000    27.739    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_265_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.853 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_149/CO[3]
                         net (fo=1, routed)           0.000    27.853    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_149_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.010 f  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_68/CO[1]
                         net (fo=57, routed)          1.554    29.564    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_68_n_2
    SLICE_X51Y18         LUT3 (Prop_lut3_I2_O)        0.355    29.919 f  U_SAD_SSD_CENSUS/depth_reg[5]_i_642/O
                         net (fo=2, routed)           0.585    30.504    U_SAD_SSD_CENSUS/depth_reg[5]_i_642_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I3_O)        0.326    30.830 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_507/O
                         net (fo=1, routed)           0.638    31.468    U_SAD_SSD_CENSUS/depth_reg[5]_i_507_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.018 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_359/CO[3]
                         net (fo=1, routed)           0.000    32.018    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_359_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.135 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_235/CO[3]
                         net (fo=1, routed)           0.000    32.135    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_235_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.252 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_139/CO[3]
                         net (fo=1, routed)           0.000    32.252    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_139_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.409 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_66/CO[1]
                         net (fo=3, routed)           0.802    33.211    U_SAD_SSD_CENSUS/min_idx1__0
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.332    33.543 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_23/O
                         net (fo=4, routed)           0.703    34.246    U_SAD_SSD_CENSUS/depth_reg[5]_i_23_n_0
    SLICE_X52Y25         LUT6 (Prop_lut6_I5_O)        0.124    34.370 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_7/O
                         net (fo=1, routed)           1.296    35.666    U_SAD_SSD_CENSUS/depth_reg[5]_i_7_n_0
    SLICE_X39Y52         LUT6 (Prop_lut6_I5_O)        0.124    35.790 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_2/O
                         net (fo=1, routed)           0.000    35.790    U_SAD_SSD_CENSUS/depth_reg[5]_i_2_n_0
    SLICE_X39Y52         FDCE                                         r  U_SAD_SSD_CENSUS/depth_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       1.436    38.440    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X39Y52         FDCE                                         r  U_SAD_SSD_CENSUS/depth_reg_reg[5]/C
                         clock pessimism              0.484    38.924    
                         clock uncertainty           -0.106    38.817    
    SLICE_X39Y52         FDCE (Setup_fdce_C_D)        0.029    38.846    U_SAD_SSD_CENSUS/depth_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         38.846    
                         arrival time                         -35.790    
  -------------------------------------------------------------------
                         slack                                  3.057    

Slack (MET) :             11.769ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[10][2]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.853ns  (logic 5.513ns (19.793%)  route 22.340ns (80.207%))
  Logic Levels:           21  (CARRY4=4 LUT2=1 LUT3=2 LUT4=2 LUT6=12)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       1.727    -0.785    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X21Y130        FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y130        FDRE (Prop_fdre_C_Q)         0.456    -0.329 r  U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/Q
                         net (fo=9, routed)           4.053     3.725    U_SAD_SSD_CENSUS/window_L_reg[0][2]_340[7]
    SLICE_X34Y49         LUT3 (Prop_lut3_I2_O)        0.149     3.874 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_337/O
                         net (fo=2, routed)           0.606     4.480    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_337_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I3_O)        0.355     4.835 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_341/O
                         net (fo=1, routed)           0.000     4.835    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_341_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.443 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_266/O[3]
                         net (fo=3, routed)           0.759     6.202    U_SAD_SSD_CENSUS_n_98
    SLICE_X40Y50         LUT3 (Prop_lut3_I1_O)        0.307     6.509 r  window_cost_census_reg[9][3]_i_199/O
                         net (fo=1, routed)           0.608     7.116    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_94[0]
    SLICE_X41Y50         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540     7.656 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_92/CO[2]
                         net (fo=21, routed)          1.363     9.019    U_SAD_SSD_CENSUS_n_64
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.313     9.332 r  window_cost_census_reg[9][3]_i_94/O
                         net (fo=22, routed)          0.779    10.111    window_cost_census_reg[9][3]_i_94_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I1_O)        0.124    10.235 r  window_cost_census_reg[9][3]_i_95/O
                         net (fo=22, routed)          0.490    10.725    window_cost_census_reg[9][3]_i_95_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124    10.849 r  window_cost_census_reg[9][3]_i_243/O
                         net (fo=1, routed)           0.838    11.687    window_cost_census_reg[9][3]_i_243_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124    11.811 r  window_cost_census_reg[9][3]_i_189/O
                         net (fo=22, routed)          0.742    12.553    window_cost_census_reg[9][3]_i_189_n_0
    SLICE_X48Y44         LUT6 (Prop_lut6_I1_O)        0.124    12.677 r  window_cost_census_reg[9][3]_i_190/O
                         net (fo=22, routed)          0.869    13.546    window_cost_census_reg[9][3]_i_190_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I0_O)        0.124    13.670 f  window_cost_census_reg[9][3]_i_252/O
                         net (fo=1, routed)           0.849    14.519    window_cost_census_reg[9][3]_i_252_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I0_O)        0.124    14.643 f  window_cost_census_reg[9][3]_i_192/O
                         net (fo=21, routed)          0.888    15.531    window_cost_census_reg[9][3]_i_192_n_0
    SLICE_X45Y45         LUT6 (Prop_lut6_I1_O)        0.124    15.655 f  window_cost_census_reg[9][3]_i_193/O
                         net (fo=20, routed)          1.115    16.770    window_cost_census_reg[9][3]_i_193_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I1_O)        0.124    16.894 f  window_cost_census_reg[9][3]_i_195/O
                         net (fo=16, routed)          1.198    18.092    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_24_5
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124    18.216 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_135/O
                         net (fo=1, routed)           0.331    18.547    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_135_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.073 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.073    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_49_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.301 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_14/CO[2]
                         net (fo=5, routed)           1.119    20.420    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_14_n_1
    SLICE_X37Y45         LUT4 (Prop_lut4_I2_O)        0.341    20.761 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][0]_i_6/O
                         net (fo=3, routed)           0.818    21.578    U_SAD_SSD_CENSUS/window_cost_census_reg[9][0]_i_6_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I0_O)        0.326    21.904 f  U_SAD_SSD_CENSUS/window_cost_census_reg[9][1]_i_5/O
                         net (fo=2, routed)           0.609    22.514    U_SAD_SSD_CENSUS/window_cost_census_reg[9][1]_i_5_n_0
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    22.638 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_5/O
                         net (fo=2, routed)           0.634    23.271    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_5_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124    23.395 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][2]_i_1/O
                         net (fo=16, routed)          3.673    27.068    U_SAD_SSD_CENSUS/window_cost_census_return[2]
    SLICE_X1Y99          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[10][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       1.510    38.514    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X1Y99          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[10][2]/C
                         clock pessimism              0.491    39.005    
                         clock uncertainty           -0.106    38.898    
    SLICE_X1Y99          FDPE (Setup_fdpe_C_D)       -0.061    38.837    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[10][2]
  -------------------------------------------------------------------
                         required time                         38.837    
                         arrival time                         -27.068    
  -------------------------------------------------------------------
                         slack                                 11.769    

Slack (MET) :             11.959ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[11][2]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.663ns  (logic 5.513ns (19.929%)  route 22.150ns (80.071%))
  Logic Levels:           21  (CARRY4=4 LUT2=1 LUT3=2 LUT4=2 LUT6=12)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       1.727    -0.785    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X21Y130        FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y130        FDRE (Prop_fdre_C_Q)         0.456    -0.329 r  U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/Q
                         net (fo=9, routed)           4.053     3.725    U_SAD_SSD_CENSUS/window_L_reg[0][2]_340[7]
    SLICE_X34Y49         LUT3 (Prop_lut3_I2_O)        0.149     3.874 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_337/O
                         net (fo=2, routed)           0.606     4.480    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_337_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I3_O)        0.355     4.835 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_341/O
                         net (fo=1, routed)           0.000     4.835    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_341_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.443 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_266/O[3]
                         net (fo=3, routed)           0.759     6.202    U_SAD_SSD_CENSUS_n_98
    SLICE_X40Y50         LUT3 (Prop_lut3_I1_O)        0.307     6.509 r  window_cost_census_reg[9][3]_i_199/O
                         net (fo=1, routed)           0.608     7.116    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_94[0]
    SLICE_X41Y50         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540     7.656 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_92/CO[2]
                         net (fo=21, routed)          1.363     9.019    U_SAD_SSD_CENSUS_n_64
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.313     9.332 r  window_cost_census_reg[9][3]_i_94/O
                         net (fo=22, routed)          0.779    10.111    window_cost_census_reg[9][3]_i_94_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I1_O)        0.124    10.235 r  window_cost_census_reg[9][3]_i_95/O
                         net (fo=22, routed)          0.490    10.725    window_cost_census_reg[9][3]_i_95_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124    10.849 r  window_cost_census_reg[9][3]_i_243/O
                         net (fo=1, routed)           0.838    11.687    window_cost_census_reg[9][3]_i_243_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124    11.811 r  window_cost_census_reg[9][3]_i_189/O
                         net (fo=22, routed)          0.742    12.553    window_cost_census_reg[9][3]_i_189_n_0
    SLICE_X48Y44         LUT6 (Prop_lut6_I1_O)        0.124    12.677 r  window_cost_census_reg[9][3]_i_190/O
                         net (fo=22, routed)          0.869    13.546    window_cost_census_reg[9][3]_i_190_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I0_O)        0.124    13.670 f  window_cost_census_reg[9][3]_i_252/O
                         net (fo=1, routed)           0.849    14.519    window_cost_census_reg[9][3]_i_252_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I0_O)        0.124    14.643 f  window_cost_census_reg[9][3]_i_192/O
                         net (fo=21, routed)          0.888    15.531    window_cost_census_reg[9][3]_i_192_n_0
    SLICE_X45Y45         LUT6 (Prop_lut6_I1_O)        0.124    15.655 f  window_cost_census_reg[9][3]_i_193/O
                         net (fo=20, routed)          1.115    16.770    window_cost_census_reg[9][3]_i_193_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I1_O)        0.124    16.894 f  window_cost_census_reg[9][3]_i_195/O
                         net (fo=16, routed)          1.198    18.092    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_24_5
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124    18.216 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_135/O
                         net (fo=1, routed)           0.331    18.547    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_135_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.073 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.073    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_49_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.301 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_14/CO[2]
                         net (fo=5, routed)           1.119    20.420    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_14_n_1
    SLICE_X37Y45         LUT4 (Prop_lut4_I2_O)        0.341    20.761 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][0]_i_6/O
                         net (fo=3, routed)           0.818    21.578    U_SAD_SSD_CENSUS/window_cost_census_reg[9][0]_i_6_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I0_O)        0.326    21.904 f  U_SAD_SSD_CENSUS/window_cost_census_reg[9][1]_i_5/O
                         net (fo=2, routed)           0.609    22.514    U_SAD_SSD_CENSUS/window_cost_census_reg[9][1]_i_5_n_0
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    22.638 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_5/O
                         net (fo=2, routed)           0.634    23.271    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_5_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124    23.395 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][2]_i_1/O
                         net (fo=16, routed)          3.483    26.879    U_SAD_SSD_CENSUS/window_cost_census_return[2]
    SLICE_X0Y99          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[11][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       1.510    38.514    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X0Y99          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[11][2]/C
                         clock pessimism              0.491    39.005    
                         clock uncertainty           -0.106    38.898    
    SLICE_X0Y99          FDPE (Setup_fdpe_C_D)       -0.061    38.837    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[11][2]
  -------------------------------------------------------------------
                         required time                         38.837    
                         arrival time                         -26.879    
  -------------------------------------------------------------------
                         slack                                 11.959    

Slack (MET) :             12.110ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[14][2]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.512ns  (logic 5.513ns (20.038%)  route 21.999ns (79.962%))
  Logic Levels:           21  (CARRY4=4 LUT2=1 LUT3=2 LUT4=2 LUT6=12)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       1.727    -0.785    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X21Y130        FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y130        FDRE (Prop_fdre_C_Q)         0.456    -0.329 r  U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/Q
                         net (fo=9, routed)           4.053     3.725    U_SAD_SSD_CENSUS/window_L_reg[0][2]_340[7]
    SLICE_X34Y49         LUT3 (Prop_lut3_I2_O)        0.149     3.874 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_337/O
                         net (fo=2, routed)           0.606     4.480    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_337_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I3_O)        0.355     4.835 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_341/O
                         net (fo=1, routed)           0.000     4.835    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_341_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.443 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_266/O[3]
                         net (fo=3, routed)           0.759     6.202    U_SAD_SSD_CENSUS_n_98
    SLICE_X40Y50         LUT3 (Prop_lut3_I1_O)        0.307     6.509 r  window_cost_census_reg[9][3]_i_199/O
                         net (fo=1, routed)           0.608     7.116    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_94[0]
    SLICE_X41Y50         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540     7.656 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_92/CO[2]
                         net (fo=21, routed)          1.363     9.019    U_SAD_SSD_CENSUS_n_64
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.313     9.332 r  window_cost_census_reg[9][3]_i_94/O
                         net (fo=22, routed)          0.779    10.111    window_cost_census_reg[9][3]_i_94_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I1_O)        0.124    10.235 r  window_cost_census_reg[9][3]_i_95/O
                         net (fo=22, routed)          0.490    10.725    window_cost_census_reg[9][3]_i_95_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124    10.849 r  window_cost_census_reg[9][3]_i_243/O
                         net (fo=1, routed)           0.838    11.687    window_cost_census_reg[9][3]_i_243_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124    11.811 r  window_cost_census_reg[9][3]_i_189/O
                         net (fo=22, routed)          0.742    12.553    window_cost_census_reg[9][3]_i_189_n_0
    SLICE_X48Y44         LUT6 (Prop_lut6_I1_O)        0.124    12.677 r  window_cost_census_reg[9][3]_i_190/O
                         net (fo=22, routed)          0.869    13.546    window_cost_census_reg[9][3]_i_190_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I0_O)        0.124    13.670 f  window_cost_census_reg[9][3]_i_252/O
                         net (fo=1, routed)           0.849    14.519    window_cost_census_reg[9][3]_i_252_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I0_O)        0.124    14.643 f  window_cost_census_reg[9][3]_i_192/O
                         net (fo=21, routed)          0.888    15.531    window_cost_census_reg[9][3]_i_192_n_0
    SLICE_X45Y45         LUT6 (Prop_lut6_I1_O)        0.124    15.655 f  window_cost_census_reg[9][3]_i_193/O
                         net (fo=20, routed)          1.115    16.770    window_cost_census_reg[9][3]_i_193_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I1_O)        0.124    16.894 f  window_cost_census_reg[9][3]_i_195/O
                         net (fo=16, routed)          1.198    18.092    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_24_5
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124    18.216 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_135/O
                         net (fo=1, routed)           0.331    18.547    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_135_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.073 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.073    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_49_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.301 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_14/CO[2]
                         net (fo=5, routed)           1.119    20.420    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_14_n_1
    SLICE_X37Y45         LUT4 (Prop_lut4_I2_O)        0.341    20.761 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][0]_i_6/O
                         net (fo=3, routed)           0.818    21.578    U_SAD_SSD_CENSUS/window_cost_census_reg[9][0]_i_6_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I0_O)        0.326    21.904 f  U_SAD_SSD_CENSUS/window_cost_census_reg[9][1]_i_5/O
                         net (fo=2, routed)           0.609    22.514    U_SAD_SSD_CENSUS/window_cost_census_reg[9][1]_i_5_n_0
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    22.638 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_5/O
                         net (fo=2, routed)           0.634    23.271    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_5_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124    23.395 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][2]_i_1/O
                         net (fo=16, routed)          3.332    26.728    U_SAD_SSD_CENSUS/window_cost_census_return[2]
    SLICE_X0Y97          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[14][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       1.510    38.514    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X0Y97          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[14][2]/C
                         clock pessimism              0.491    39.005    
                         clock uncertainty           -0.106    38.898    
    SLICE_X0Y97          FDPE (Setup_fdpe_C_D)       -0.061    38.837    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[14][2]
  -------------------------------------------------------------------
                         required time                         38.837    
                         arrival time                         -26.728    
  -------------------------------------------------------------------
                         slack                                 12.110    

Slack (MET) :             12.198ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[14][3]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.427ns  (logic 5.513ns (20.101%)  route 21.914ns (79.899%))
  Logic Levels:           21  (CARRY4=4 LUT2=1 LUT3=2 LUT4=2 LUT6=12)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       1.727    -0.785    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X21Y130        FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y130        FDRE (Prop_fdre_C_Q)         0.456    -0.329 r  U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/Q
                         net (fo=9, routed)           4.053     3.725    U_SAD_SSD_CENSUS/window_L_reg[0][2]_340[7]
    SLICE_X34Y49         LUT3 (Prop_lut3_I2_O)        0.149     3.874 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_337/O
                         net (fo=2, routed)           0.606     4.480    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_337_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I3_O)        0.355     4.835 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_341/O
                         net (fo=1, routed)           0.000     4.835    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_341_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.443 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_266/O[3]
                         net (fo=3, routed)           0.759     6.202    U_SAD_SSD_CENSUS_n_98
    SLICE_X40Y50         LUT3 (Prop_lut3_I1_O)        0.307     6.509 r  window_cost_census_reg[9][3]_i_199/O
                         net (fo=1, routed)           0.608     7.116    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_94[0]
    SLICE_X41Y50         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540     7.656 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_92/CO[2]
                         net (fo=21, routed)          1.363     9.019    U_SAD_SSD_CENSUS_n_64
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.313     9.332 r  window_cost_census_reg[9][3]_i_94/O
                         net (fo=22, routed)          0.779    10.111    window_cost_census_reg[9][3]_i_94_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I1_O)        0.124    10.235 r  window_cost_census_reg[9][3]_i_95/O
                         net (fo=22, routed)          0.490    10.725    window_cost_census_reg[9][3]_i_95_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124    10.849 r  window_cost_census_reg[9][3]_i_243/O
                         net (fo=1, routed)           0.838    11.687    window_cost_census_reg[9][3]_i_243_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124    11.811 r  window_cost_census_reg[9][3]_i_189/O
                         net (fo=22, routed)          0.742    12.553    window_cost_census_reg[9][3]_i_189_n_0
    SLICE_X48Y44         LUT6 (Prop_lut6_I1_O)        0.124    12.677 r  window_cost_census_reg[9][3]_i_190/O
                         net (fo=22, routed)          0.869    13.546    window_cost_census_reg[9][3]_i_190_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I0_O)        0.124    13.670 f  window_cost_census_reg[9][3]_i_252/O
                         net (fo=1, routed)           0.849    14.519    window_cost_census_reg[9][3]_i_252_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I0_O)        0.124    14.643 f  window_cost_census_reg[9][3]_i_192/O
                         net (fo=21, routed)          0.888    15.531    window_cost_census_reg[9][3]_i_192_n_0
    SLICE_X45Y45         LUT6 (Prop_lut6_I1_O)        0.124    15.655 f  window_cost_census_reg[9][3]_i_193/O
                         net (fo=20, routed)          1.115    16.770    window_cost_census_reg[9][3]_i_193_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I1_O)        0.124    16.894 f  window_cost_census_reg[9][3]_i_195/O
                         net (fo=16, routed)          1.198    18.092    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_24_5
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124    18.216 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_135/O
                         net (fo=1, routed)           0.331    18.547    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_135_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.073 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.073    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_49_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.301 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_14/CO[2]
                         net (fo=5, routed)           1.119    20.420    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_14_n_1
    SLICE_X37Y45         LUT4 (Prop_lut4_I2_O)        0.341    20.761 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][0]_i_6/O
                         net (fo=3, routed)           0.818    21.578    U_SAD_SSD_CENSUS/window_cost_census_reg[9][0]_i_6_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I0_O)        0.326    21.904 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][1]_i_5/O
                         net (fo=2, routed)           0.609    22.514    U_SAD_SSD_CENSUS/window_cost_census_reg[9][1]_i_5_n_0
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    22.638 f  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_5/O
                         net (fo=2, routed)           0.632    23.269    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_5_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I2_O)        0.124    23.393 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_2/O
                         net (fo=16, routed)          3.249    26.642    U_SAD_SSD_CENSUS/window_cost_census_return[3]
    SLICE_X0Y97          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[14][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       1.510    38.514    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X0Y97          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[14][3]/C
                         clock pessimism              0.491    39.005    
                         clock uncertainty           -0.106    38.898    
    SLICE_X0Y97          FDPE (Setup_fdpe_C_D)       -0.058    38.840    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[14][3]
  -------------------------------------------------------------------
                         required time                         38.840    
                         arrival time                         -26.642    
  -------------------------------------------------------------------
                         slack                                 12.198    

Slack (MET) :             12.252ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[4][2]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.370ns  (logic 5.513ns (20.142%)  route 21.857ns (79.858%))
  Logic Levels:           21  (CARRY4=4 LUT2=1 LUT3=2 LUT4=2 LUT6=12)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       1.727    -0.785    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X21Y130        FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y130        FDRE (Prop_fdre_C_Q)         0.456    -0.329 r  U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/Q
                         net (fo=9, routed)           4.053     3.725    U_SAD_SSD_CENSUS/window_L_reg[0][2]_340[7]
    SLICE_X34Y49         LUT3 (Prop_lut3_I2_O)        0.149     3.874 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_337/O
                         net (fo=2, routed)           0.606     4.480    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_337_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I3_O)        0.355     4.835 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_341/O
                         net (fo=1, routed)           0.000     4.835    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_341_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.443 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_266/O[3]
                         net (fo=3, routed)           0.759     6.202    U_SAD_SSD_CENSUS_n_98
    SLICE_X40Y50         LUT3 (Prop_lut3_I1_O)        0.307     6.509 r  window_cost_census_reg[9][3]_i_199/O
                         net (fo=1, routed)           0.608     7.116    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_94[0]
    SLICE_X41Y50         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540     7.656 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_92/CO[2]
                         net (fo=21, routed)          1.363     9.019    U_SAD_SSD_CENSUS_n_64
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.313     9.332 r  window_cost_census_reg[9][3]_i_94/O
                         net (fo=22, routed)          0.779    10.111    window_cost_census_reg[9][3]_i_94_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I1_O)        0.124    10.235 r  window_cost_census_reg[9][3]_i_95/O
                         net (fo=22, routed)          0.490    10.725    window_cost_census_reg[9][3]_i_95_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124    10.849 r  window_cost_census_reg[9][3]_i_243/O
                         net (fo=1, routed)           0.838    11.687    window_cost_census_reg[9][3]_i_243_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124    11.811 r  window_cost_census_reg[9][3]_i_189/O
                         net (fo=22, routed)          0.742    12.553    window_cost_census_reg[9][3]_i_189_n_0
    SLICE_X48Y44         LUT6 (Prop_lut6_I1_O)        0.124    12.677 r  window_cost_census_reg[9][3]_i_190/O
                         net (fo=22, routed)          0.869    13.546    window_cost_census_reg[9][3]_i_190_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I0_O)        0.124    13.670 f  window_cost_census_reg[9][3]_i_252/O
                         net (fo=1, routed)           0.849    14.519    window_cost_census_reg[9][3]_i_252_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I0_O)        0.124    14.643 f  window_cost_census_reg[9][3]_i_192/O
                         net (fo=21, routed)          0.888    15.531    window_cost_census_reg[9][3]_i_192_n_0
    SLICE_X45Y45         LUT6 (Prop_lut6_I1_O)        0.124    15.655 f  window_cost_census_reg[9][3]_i_193/O
                         net (fo=20, routed)          1.115    16.770    window_cost_census_reg[9][3]_i_193_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I1_O)        0.124    16.894 f  window_cost_census_reg[9][3]_i_195/O
                         net (fo=16, routed)          1.198    18.092    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_24_5
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124    18.216 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_135/O
                         net (fo=1, routed)           0.331    18.547    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_135_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.073 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.073    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_49_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.301 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_14/CO[2]
                         net (fo=5, routed)           1.119    20.420    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_14_n_1
    SLICE_X37Y45         LUT4 (Prop_lut4_I2_O)        0.341    20.761 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][0]_i_6/O
                         net (fo=3, routed)           0.818    21.578    U_SAD_SSD_CENSUS/window_cost_census_reg[9][0]_i_6_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I0_O)        0.326    21.904 f  U_SAD_SSD_CENSUS/window_cost_census_reg[9][1]_i_5/O
                         net (fo=2, routed)           0.609    22.514    U_SAD_SSD_CENSUS/window_cost_census_reg[9][1]_i_5_n_0
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    22.638 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_5/O
                         net (fo=2, routed)           0.634    23.271    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_5_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124    23.395 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][2]_i_1/O
                         net (fo=16, routed)          3.190    26.586    U_SAD_SSD_CENSUS/window_cost_census_return[2]
    SLICE_X3Y97          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       1.510    38.514    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X3Y97          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[4][2]/C
                         clock pessimism              0.491    39.005    
                         clock uncertainty           -0.106    38.898    
    SLICE_X3Y97          FDPE (Setup_fdpe_C_D)       -0.061    38.837    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[4][2]
  -------------------------------------------------------------------
                         required time                         38.837    
                         arrival time                         -26.586    
  -------------------------------------------------------------------
                         slack                                 12.252    

Slack (MET) :             12.260ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[15][2]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.361ns  (logic 5.513ns (20.149%)  route 21.848ns (79.851%))
  Logic Levels:           21  (CARRY4=4 LUT2=1 LUT3=2 LUT4=2 LUT6=12)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       1.727    -0.785    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X21Y130        FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y130        FDRE (Prop_fdre_C_Q)         0.456    -0.329 r  U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/Q
                         net (fo=9, routed)           4.053     3.725    U_SAD_SSD_CENSUS/window_L_reg[0][2]_340[7]
    SLICE_X34Y49         LUT3 (Prop_lut3_I2_O)        0.149     3.874 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_337/O
                         net (fo=2, routed)           0.606     4.480    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_337_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I3_O)        0.355     4.835 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_341/O
                         net (fo=1, routed)           0.000     4.835    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_341_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.443 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_266/O[3]
                         net (fo=3, routed)           0.759     6.202    U_SAD_SSD_CENSUS_n_98
    SLICE_X40Y50         LUT3 (Prop_lut3_I1_O)        0.307     6.509 r  window_cost_census_reg[9][3]_i_199/O
                         net (fo=1, routed)           0.608     7.116    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_94[0]
    SLICE_X41Y50         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540     7.656 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_92/CO[2]
                         net (fo=21, routed)          1.363     9.019    U_SAD_SSD_CENSUS_n_64
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.313     9.332 r  window_cost_census_reg[9][3]_i_94/O
                         net (fo=22, routed)          0.779    10.111    window_cost_census_reg[9][3]_i_94_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I1_O)        0.124    10.235 r  window_cost_census_reg[9][3]_i_95/O
                         net (fo=22, routed)          0.490    10.725    window_cost_census_reg[9][3]_i_95_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124    10.849 r  window_cost_census_reg[9][3]_i_243/O
                         net (fo=1, routed)           0.838    11.687    window_cost_census_reg[9][3]_i_243_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124    11.811 r  window_cost_census_reg[9][3]_i_189/O
                         net (fo=22, routed)          0.742    12.553    window_cost_census_reg[9][3]_i_189_n_0
    SLICE_X48Y44         LUT6 (Prop_lut6_I1_O)        0.124    12.677 r  window_cost_census_reg[9][3]_i_190/O
                         net (fo=22, routed)          0.869    13.546    window_cost_census_reg[9][3]_i_190_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I0_O)        0.124    13.670 f  window_cost_census_reg[9][3]_i_252/O
                         net (fo=1, routed)           0.849    14.519    window_cost_census_reg[9][3]_i_252_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I0_O)        0.124    14.643 f  window_cost_census_reg[9][3]_i_192/O
                         net (fo=21, routed)          0.888    15.531    window_cost_census_reg[9][3]_i_192_n_0
    SLICE_X45Y45         LUT6 (Prop_lut6_I1_O)        0.124    15.655 f  window_cost_census_reg[9][3]_i_193/O
                         net (fo=20, routed)          1.115    16.770    window_cost_census_reg[9][3]_i_193_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I1_O)        0.124    16.894 f  window_cost_census_reg[9][3]_i_195/O
                         net (fo=16, routed)          1.198    18.092    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_24_5
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124    18.216 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_135/O
                         net (fo=1, routed)           0.331    18.547    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_135_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.073 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.073    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_49_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.301 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_14/CO[2]
                         net (fo=5, routed)           1.119    20.420    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_14_n_1
    SLICE_X37Y45         LUT4 (Prop_lut4_I2_O)        0.341    20.761 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][0]_i_6/O
                         net (fo=3, routed)           0.818    21.578    U_SAD_SSD_CENSUS/window_cost_census_reg[9][0]_i_6_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I0_O)        0.326    21.904 f  U_SAD_SSD_CENSUS/window_cost_census_reg[9][1]_i_5/O
                         net (fo=2, routed)           0.609    22.514    U_SAD_SSD_CENSUS/window_cost_census_reg[9][1]_i_5_n_0
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    22.638 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_5/O
                         net (fo=2, routed)           0.634    23.271    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_5_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124    23.395 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][2]_i_1/O
                         net (fo=16, routed)          3.181    26.577    U_SAD_SSD_CENSUS/window_cost_census_return[2]
    SLICE_X1Y96          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[15][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       1.509    38.513    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X1Y96          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[15][2]/C
                         clock pessimism              0.491    39.004    
                         clock uncertainty           -0.106    38.897    
    SLICE_X1Y96          FDPE (Setup_fdpe_C_D)       -0.061    38.836    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[15][2]
  -------------------------------------------------------------------
                         required time                         38.836    
                         arrival time                         -26.577    
  -------------------------------------------------------------------
                         slack                                 12.260    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/mem_L_reg[1][0][7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_L_reg[1][1][7]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.226ns (42.051%)  route 0.311ns (57.949%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       0.565    -0.616    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X11Y51         FDRE                                         r  U_SAD_SSD_CENSUS/mem_L_reg[1][0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDRE (Prop_fdre_C_Q)         0.128    -0.488 r  U_SAD_SSD_CENSUS/mem_L_reg[1][0][7]/Q
                         net (fo=3, routed)           0.311    -0.177    U_SAD_SSD_CENSUS/mem_L_reg[1][0]_518[7]
    SLICE_X15Y44         LUT6 (Prop_lut6_I0_O)        0.098    -0.079 r  U_SAD_SSD_CENSUS/window_L[1][1][7]_i_1/O
                         net (fo=1, routed)           0.000    -0.079    U_SAD_SSD_CENSUS/window_L[1][1][7]_i_1_n_0
    SLICE_X15Y44         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[1][1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       0.836    -0.854    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X15Y44         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[1][1][7]/C
                         clock pessimism              0.508    -0.345    
                         clock uncertainty            0.106    -0.239    
    SLICE_X15Y44         FDRE (Hold_fdre_C_D)         0.091    -0.148    U_SAD_SSD_CENSUS/window_L_reg[1][1][7]
  -------------------------------------------------------------------
                         required time                          0.148    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/j_reg[2]_rep/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/j_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.343%)  route 0.183ns (49.657%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       0.671    -0.510    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X3Y135         FDCE                                         r  U_SAD_SSD_CENSUS/j_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y135         FDCE (Prop_fdce_C_Q)         0.141    -0.369 r  U_SAD_SSD_CENSUS/j_reg[2]_rep/Q
                         net (fo=122, routed)         0.183    -0.185    U_SAD_SSD_CENSUS/j_reg[2]_rep_n_0
    SLICE_X6Y136         LUT5 (Prop_lut5_I1_O)        0.045    -0.140 r  U_SAD_SSD_CENSUS/j[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.140    U_SAD_SSD_CENSUS/j_next[3]
    SLICE_X6Y136         FDCE                                         r  U_SAD_SSD_CENSUS/j_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       0.943    -0.746    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X6Y136         FDCE                                         r  U_SAD_SSD_CENSUS/j_reg[3]/C
                         clock pessimism              0.270    -0.476    
                         clock uncertainty            0.106    -0.370    
    SLICE_X6Y136         FDCE (Hold_fdce_C_D)         0.121    -0.249    U_SAD_SSD_CENSUS/j_reg[3]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/mem_L_reg[2][0][4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_L_reg[2][1][4]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.667%)  route 0.181ns (49.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       0.548    -0.633    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X40Y75         FDRE                                         r  U_SAD_SSD_CENSUS/mem_L_reg[2][0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  U_SAD_SSD_CENSUS/mem_L_reg[2][0][4]/Q
                         net (fo=3, routed)           0.181    -0.311    U_SAD_SSD_CENSUS/mem_L_reg_n_0_[2][0][4]
    SLICE_X39Y76         LUT6 (Prop_lut6_I0_O)        0.045    -0.266 r  U_SAD_SSD_CENSUS/window_L[2][1][4]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    U_SAD_SSD_CENSUS/window_L[2][1][4]_i_1_n_0
    SLICE_X39Y76         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[2][1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       0.814    -0.875    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X39Y76         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[2][1][4]/C
                         clock pessimism              0.275    -0.600    
                         clock uncertainty            0.106    -0.494    
    SLICE_X39Y76         FDRE (Hold_fdre_C_D)         0.091    -0.403    U_SAD_SSD_CENSUS/window_L_reg[2][1][4]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/read_en_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/read_en_reg_reg_rep__0/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.247ns (65.378%)  route 0.131ns (34.622%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       0.592    -0.589    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X6Y99          FDPE                                         r  U_SAD_SSD_CENSUS/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDPE (Prop_fdpe_C_Q)         0.148    -0.441 r  U_SAD_SSD_CENSUS/read_en_reg_reg/Q
                         net (fo=163, routed)         0.131    -0.310    U_SAD_SSD_CENSUS/read_en_reg
    SLICE_X6Y99          LUT5 (Prop_lut5_I4_O)        0.099    -0.211 r  U_SAD_SSD_CENSUS/read_en_reg_rep__0_i_1/O
                         net (fo=1, routed)           0.000    -0.211    U_SAD_SSD_CENSUS/read_en_reg_rep__0_i_1_n_0
    SLICE_X6Y99          FDPE                                         r  U_SAD_SSD_CENSUS/read_en_reg_reg_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       0.863    -0.827    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X6Y99          FDPE                                         r  U_SAD_SSD_CENSUS/read_en_reg_reg_rep__0/C
                         clock pessimism              0.238    -0.589    
                         clock uncertainty            0.106    -0.483    
    SLICE_X6Y99          FDPE (Hold_fdpe_C_D)         0.121    -0.362    U_SAD_SSD_CENSUS/read_en_reg_reg_rep__0
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/read_en_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/read_en_reg_reg_rep/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.251ns (64.227%)  route 0.140ns (35.773%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       0.592    -0.589    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X6Y99          FDPE                                         r  U_SAD_SSD_CENSUS/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDPE (Prop_fdpe_C_Q)         0.148    -0.441 r  U_SAD_SSD_CENSUS/read_en_reg_reg/Q
                         net (fo=163, routed)         0.140    -0.301    U_SAD_SSD_CENSUS/read_en_reg
    SLICE_X6Y99          LUT5 (Prop_lut5_I4_O)        0.103    -0.198 r  U_SAD_SSD_CENSUS/read_en_reg_rep_i_1/O
                         net (fo=1, routed)           0.000    -0.198    U_SAD_SSD_CENSUS/read_en_reg_rep_i_1_n_0
    SLICE_X6Y99          FDPE                                         r  U_SAD_SSD_CENSUS/read_en_reg_reg_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       0.863    -0.827    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X6Y99          FDPE                                         r  U_SAD_SSD_CENSUS/read_en_reg_reg_rep/C
                         clock pessimism              0.238    -0.589    
                         clock uncertainty            0.106    -0.483    
    SLICE_X6Y99          FDPE (Hold_fdpe_C_D)         0.132    -0.351    U_SAD_SSD_CENSUS/read_en_reg_reg_rep
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/mem_L_reg[2][0][5]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_L_reg[2][1][5]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.036%)  route 0.209ns (52.964%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       0.557    -0.624    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X45Y66         FDRE                                         r  U_SAD_SSD_CENSUS/mem_L_reg[2][0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  U_SAD_SSD_CENSUS/mem_L_reg[2][0][5]/Q
                         net (fo=3, routed)           0.209    -0.274    U_SAD_SSD_CENSUS/mem_L_reg_n_0_[2][0][5]
    SLICE_X46Y66         LUT6 (Prop_lut6_I0_O)        0.045    -0.229 r  U_SAD_SSD_CENSUS/window_L[2][1][5]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    U_SAD_SSD_CENSUS/window_L[2][1][5]_i_1_n_0
    SLICE_X46Y66         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[2][1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       0.825    -0.865    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X46Y66         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[2][1][5]/C
                         clock pessimism              0.255    -0.610    
                         clock uncertainty            0.106    -0.504    
    SLICE_X46Y66         FDRE (Hold_fdre_C_D)         0.121    -0.383    U_SAD_SSD_CENSUS/window_L_reg[2][1][5]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.630%)  route 0.174ns (45.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       0.643    -0.538    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X50Y138        FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y138        FDCE (Prop_fdce_C_Q)         0.164    -0.374 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/Q
                         net (fo=24, routed)          0.174    -0.200    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[6]
    SLICE_X50Y138        LUT6 (Prop_lut6_I2_O)        0.045    -0.155 r  U_vga_controller/U_Pixel_Counter/v_counter[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.155    U_vga_controller/U_Pixel_Counter/v_counter[9]_i_2_n_0
    SLICE_X50Y138        FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       0.917    -0.772    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X50Y138        FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/C
                         clock pessimism              0.234    -0.538    
                         clock uncertainty            0.106    -0.432    
    SLICE_X50Y138        FDCE (Hold_fdce_C_D)         0.121    -0.311    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.246ns (64.389%)  route 0.136ns (35.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       0.592    -0.589    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X6Y99          FDCE                                         r  U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDCE (Prop_fdce_C_Q)         0.148    -0.441 r  U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[2]/Q
                         net (fo=107, routed)         0.136    -0.305    U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg_n_0_[2]
    SLICE_X6Y99          LUT6 (Prop_lut6_I1_O)        0.098    -0.207 r  U_SAD_SSD_CENSUS/FSM_onehot_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    U_SAD_SSD_CENSUS/FSM_onehot_state_reg[0]_i_1_n_0
    SLICE_X6Y99          FDPE                                         r  U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       0.863    -0.827    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X6Y99          FDPE                                         r  U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[0]/C
                         clock pessimism              0.238    -0.589    
                         clock uncertainty            0.106    -0.483    
    SLICE_X6Y99          FDPE (Hold_fdpe_C_D)         0.120    -0.363    U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.190ns (51.455%)  route 0.179ns (48.545%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       0.639    -0.542    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X47Y136        FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y136        FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/Q
                         net (fo=25, routed)          0.179    -0.222    U_vga_controller/U_Pixel_Counter/Q[2]
    SLICE_X47Y136        LUT4 (Prop_lut4_I0_O)        0.049    -0.173 r  U_vga_controller/U_Pixel_Counter/h_counter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.173    U_vga_controller/U_Pixel_Counter/h_counter_0[9]
    SLICE_X47Y136        FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       0.912    -0.777    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X47Y136        FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/C
                         clock pessimism              0.235    -0.542    
                         clock uncertainty            0.106    -0.436    
    SLICE_X47Y136        FDCE (Hold_fdce_C_D)         0.107    -0.329    U_vga_controller/U_Pixel_Counter/h_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.355%)  route 0.233ns (55.645%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       0.643    -0.538    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X48Y139        FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y139        FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/Q
                         net (fo=10, routed)          0.233    -0.164    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[1]
    SLICE_X52Y138        LUT6 (Prop_lut6_I5_O)        0.045    -0.119 r  U_vga_controller/U_Pixel_Counter/v_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.119    U_vga_controller/U_Pixel_Counter/v_counter[5]_i_1_n_0
    SLICE_X52Y138        FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       0.917    -0.772    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X52Y138        FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                         clock pessimism              0.270    -0.502    
                         clock uncertainty            0.106    -0.396    
    SLICE_X52Y138        FDCE (Hold_fdce_C_D)         0.120    -0.276    U_vga_controller/U_Pixel_Counter/v_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.157    





---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0
  To Clock:  vga_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.451ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.451ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_cost_sad_ssd_reg_reg[15][6]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/depth_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        37.377ns  (logic 14.433ns (38.615%)  route 22.944ns (61.385%))
  Logic Levels:           66  (CARRY4=44 LUT3=3 LUT4=6 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 38.453 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       1.625    -0.887    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X60Y30         FDRE                                         r  U_SAD_SSD_CENSUS/window_cost_sad_ssd_reg_reg[15][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.369 r  U_SAD_SSD_CENSUS/window_cost_sad_ssd_reg_reg[15][6]/Q
                         net (fo=7, routed)           1.030     0.661    U_SAD_SSD_CENSUS/window_cost_sad_ssd_reg_reg[15]_514[6]
    SLICE_X59Y31         LUT4 (Prop_lut4_I0_O)        0.124     0.785 r  U_SAD_SSD_CENSUS/depth_reg[2]_i_252/O
                         net (fo=1, routed)           0.000     0.785    U_SAD_SSD_CENSUS/depth_reg[2]_i_252_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.186 r  U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_198/CO[3]
                         net (fo=1, routed)           0.000     1.186    U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_198_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.300 r  U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_144/CO[3]
                         net (fo=1, routed)           0.000     1.300    U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_144_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.414 r  U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_90/CO[3]
                         net (fo=1, routed)           0.000     1.414    U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_90_n_0
    SLICE_X59Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.528 r  U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_44/CO[3]
                         net (fo=1, routed)           0.000     1.528    U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_44_n_0
    SLICE_X59Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.685 r  U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_21/CO[1]
                         net (fo=109, routed)         1.298     2.983    U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_21_n_2
    SLICE_X59Y30         LUT3 (Prop_lut3_I2_O)        0.329     3.312 r  U_SAD_SSD_CENSUS/depth_reg[3]_i_255/O
                         net (fo=5, routed)           0.626     3.939    U_SAD_SSD_CENSUS/depth_reg[3]_i_255_n_0
    SLICE_X64Y32         LUT6 (Prop_lut6_I5_O)        0.124     4.063 r  U_SAD_SSD_CENSUS/depth_reg[3]_i_236/O
                         net (fo=1, routed)           0.810     4.873    U_SAD_SSD_CENSUS/depth_reg[3]_i_236_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.399 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_199/CO[3]
                         net (fo=1, routed)           0.000     5.399    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_199_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.513 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_149/CO[3]
                         net (fo=1, routed)           0.000     5.513    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_149_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.627 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_97/CO[3]
                         net (fo=1, routed)           0.000     5.627    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_97_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.741 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           0.000     5.741    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_57_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.898 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_26/CO[1]
                         net (fo=38, routed)          1.056     6.954    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_26_n_2
    SLICE_X60Y30         LUT6 (Prop_lut6_I2_O)        0.329     7.283 r  U_SAD_SSD_CENSUS/depth_reg[3]_i_223/O
                         net (fo=5, routed)           0.844     8.126    U_SAD_SSD_CENSUS/depth_reg[3]_i_223_n_0
    SLICE_X56Y30         LUT4 (Prop_lut4_I0_O)        0.124     8.250 r  U_SAD_SSD_CENSUS/depth_reg[3]_i_198/O
                         net (fo=1, routed)           0.000     8.250    U_SAD_SSD_CENSUS/depth_reg[3]_i_198_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.763 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_140/CO[3]
                         net (fo=1, routed)           0.000     8.763    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_140_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.880 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_88/CO[3]
                         net (fo=1, routed)           0.000     8.880    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_88_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.997 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000     8.997    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_48_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.114 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.114    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_21_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.271 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_9/CO[1]
                         net (fo=39, routed)          0.977    10.248    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_9_n_2
    SLICE_X58Y30         LUT6 (Prop_lut6_I2_O)        0.332    10.580 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_702/O
                         net (fo=6, routed)           1.033    11.613    U_SAD_SSD_CENSUS/depth_reg[5]_i_702_n_0
    SLICE_X57Y26         LUT4 (Prop_lut4_I0_O)        0.124    11.737 r  U_SAD_SSD_CENSUS/depth_reg[4]_i_135/O
                         net (fo=1, routed)           0.000    11.737    U_SAD_SSD_CENSUS/depth_reg[4]_i_135_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.269 r  U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_101/CO[3]
                         net (fo=1, routed)           0.000    12.269    U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_101_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.383 r  U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_74/CO[3]
                         net (fo=1, routed)           0.000    12.383    U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_74_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.497 r  U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_46/CO[3]
                         net (fo=1, routed)           0.000    12.497    U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_46_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.611 r  U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.611    U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_27_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.768 r  U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_19/CO[1]
                         net (fo=110, routed)         1.321    14.089    U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_19_n_2
    SLICE_X61Y26         LUT6 (Prop_lut6_I4_O)        0.329    14.418 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_584/O
                         net (fo=4, routed)           0.893    15.311    U_SAD_SSD_CENSUS/depth_reg[5]_i_584_n_0
    SLICE_X59Y20         LUT4 (Prop_lut4_I0_O)        0.124    15.435 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_429/O
                         net (fo=1, routed)           0.000    15.435    U_SAD_SSD_CENSUS/depth_reg[5]_i_429_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.985 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_274/CO[3]
                         net (fo=1, routed)           0.000    15.985    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_274_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.099 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_158/CO[3]
                         net (fo=1, routed)           0.000    16.099    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_158_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.213 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_82/CO[3]
                         net (fo=1, routed)           0.000    16.213    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_82_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.327 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_41/CO[3]
                         net (fo=1, routed)           0.000    16.327    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_41_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.484 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_18/CO[1]
                         net (fo=128, routed)         0.886    17.370    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_18_n_2
    SLICE_X63Y19         LUT6 (Prop_lut6_I1_O)        0.329    17.699 f  U_SAD_SSD_CENSUS/depth_reg[5]_i_599/O
                         net (fo=5, routed)           0.629    18.327    U_SAD_SSD_CENSUS/depth_reg[5]_i_599_n_0
    SLICE_X61Y19         LUT6 (Prop_lut6_I1_O)        0.124    18.451 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_450/O
                         net (fo=1, routed)           0.616    19.068    U_SAD_SSD_CENSUS/depth_reg[5]_i_450_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.618 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_299/CO[3]
                         net (fo=1, routed)           0.000    19.618    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_299_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.735 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_179/CO[3]
                         net (fo=1, routed)           0.000    19.735    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_179_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.852 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_95/CO[3]
                         net (fo=1, routed)           0.000    19.852    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_95_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.969 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.969    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_46_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.126 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_19/CO[1]
                         net (fo=76, routed)          1.093    21.219    U_SAD_SSD_CENSUS/window_cost_sad_ssd_reg_reg[5][35]_0[0]
    SLICE_X62Y16         LUT6 (Prop_lut6_I3_O)        0.332    21.551 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_619/O
                         net (fo=4, routed)           0.771    22.322    U_SAD_SSD_CENSUS/depth_reg[5]_i_619_n_0
    SLICE_X58Y14         LUT4 (Prop_lut4_I2_O)        0.124    22.446 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_502/O
                         net (fo=1, routed)           0.000    22.446    U_SAD_SSD_CENSUS/depth_reg[5]_i_502_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.978 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_350/CO[3]
                         net (fo=1, routed)           0.000    22.978    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_350_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.092 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_226/CO[3]
                         net (fo=1, routed)           0.000    23.092    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_226_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.206 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_130/CO[3]
                         net (fo=1, routed)           0.000    23.206    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_130_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.320 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.320    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_61_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.477 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_22/CO[1]
                         net (fo=79, routed)          1.076    24.553    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_22_n_2
    SLICE_X57Y13         LUT5 (Prop_lut5_I2_O)        0.329    24.882 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_773/O
                         net (fo=2, routed)           0.869    25.751    U_SAD_SSD_CENSUS/depth_reg[5]_i_773_n_0
    SLICE_X57Y16         LUT6 (Prop_lut6_I0_O)        0.124    25.875 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_752/O
                         net (fo=4, routed)           0.962    26.837    U_SAD_SSD_CENSUS/depth_reg[5]_i_752_n_0
    SLICE_X58Y19         LUT4 (Prop_lut4_I0_O)        0.124    26.961 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_694/O
                         net (fo=1, routed)           0.000    26.961    U_SAD_SSD_CENSUS/depth_reg[5]_i_694_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.511 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_571/CO[3]
                         net (fo=1, routed)           0.000    27.511    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_571_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.625 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_414/CO[3]
                         net (fo=1, routed)           0.000    27.625    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_414_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.739 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_265/CO[3]
                         net (fo=1, routed)           0.000    27.739    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_265_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.853 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_149/CO[3]
                         net (fo=1, routed)           0.000    27.853    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_149_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.010 f  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_68/CO[1]
                         net (fo=57, routed)          1.554    29.564    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_68_n_2
    SLICE_X51Y18         LUT3 (Prop_lut3_I2_O)        0.355    29.919 f  U_SAD_SSD_CENSUS/depth_reg[5]_i_642/O
                         net (fo=2, routed)           0.585    30.504    U_SAD_SSD_CENSUS/depth_reg[5]_i_642_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I3_O)        0.326    30.830 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_507/O
                         net (fo=1, routed)           0.638    31.468    U_SAD_SSD_CENSUS/depth_reg[5]_i_507_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.018 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_359/CO[3]
                         net (fo=1, routed)           0.000    32.018    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_359_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.135 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_235/CO[3]
                         net (fo=1, routed)           0.000    32.135    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_235_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.252 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_139/CO[3]
                         net (fo=1, routed)           0.000    32.252    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_139_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.409 f  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_66/CO[1]
                         net (fo=3, routed)           0.802    33.211    U_SAD_SSD_CENSUS/min_idx1__0
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.332    33.543 f  U_SAD_SSD_CENSUS/depth_reg[5]_i_23/O
                         net (fo=4, routed)           0.694    34.237    U_SAD_SSD_CENSUS/depth_reg[5]_i_23_n_0
    SLICE_X52Y25         LUT6 (Prop_lut6_I0_O)        0.124    34.361 r  U_SAD_SSD_CENSUS/depth_reg[4]_i_12/O
                         net (fo=3, routed)           0.721    35.082    U_SAD_SSD_CENSUS/depth_reg[4]_i_12_n_0
    SLICE_X52Y29         LUT6 (Prop_lut6_I4_O)        0.124    35.206 r  U_SAD_SSD_CENSUS/depth_reg[3]_i_4/O
                         net (fo=1, routed)           1.161    36.367    U_SAD_SSD_CENSUS/depth_reg[3]_i_4_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I5_O)        0.124    36.491 r  U_SAD_SSD_CENSUS/depth_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    36.491    U_SAD_SSD_CENSUS/depth_reg[3]_i_1_n_0
    SLICE_X43Y47         FDCE                                         r  U_SAD_SSD_CENSUS/depth_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       1.448    38.453    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X43Y47         FDCE                                         r  U_SAD_SSD_CENSUS/depth_reg_reg[3]/C
                         clock pessimism              0.564    39.016    
                         clock uncertainty           -0.106    38.910    
    SLICE_X43Y47         FDCE (Setup_fdce_C_D)        0.031    38.941    U_SAD_SSD_CENSUS/depth_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         38.941    
                         arrival time                         -36.491    
  -------------------------------------------------------------------
                         slack                                  2.451    

Slack (MET) :             2.618ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_cost_sad_ssd_reg_reg[15][6]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/depth_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        37.208ns  (logic 14.433ns (38.790%)  route 22.775ns (61.210%))
  Logic Levels:           66  (CARRY4=44 LUT3=3 LUT4=6 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 38.453 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       1.625    -0.887    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X60Y30         FDRE                                         r  U_SAD_SSD_CENSUS/window_cost_sad_ssd_reg_reg[15][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.369 r  U_SAD_SSD_CENSUS/window_cost_sad_ssd_reg_reg[15][6]/Q
                         net (fo=7, routed)           1.030     0.661    U_SAD_SSD_CENSUS/window_cost_sad_ssd_reg_reg[15]_514[6]
    SLICE_X59Y31         LUT4 (Prop_lut4_I0_O)        0.124     0.785 r  U_SAD_SSD_CENSUS/depth_reg[2]_i_252/O
                         net (fo=1, routed)           0.000     0.785    U_SAD_SSD_CENSUS/depth_reg[2]_i_252_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.186 r  U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_198/CO[3]
                         net (fo=1, routed)           0.000     1.186    U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_198_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.300 r  U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_144/CO[3]
                         net (fo=1, routed)           0.000     1.300    U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_144_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.414 r  U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_90/CO[3]
                         net (fo=1, routed)           0.000     1.414    U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_90_n_0
    SLICE_X59Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.528 r  U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_44/CO[3]
                         net (fo=1, routed)           0.000     1.528    U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_44_n_0
    SLICE_X59Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.685 r  U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_21/CO[1]
                         net (fo=109, routed)         1.298     2.983    U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_21_n_2
    SLICE_X59Y30         LUT3 (Prop_lut3_I2_O)        0.329     3.312 r  U_SAD_SSD_CENSUS/depth_reg[3]_i_255/O
                         net (fo=5, routed)           0.626     3.939    U_SAD_SSD_CENSUS/depth_reg[3]_i_255_n_0
    SLICE_X64Y32         LUT6 (Prop_lut6_I5_O)        0.124     4.063 r  U_SAD_SSD_CENSUS/depth_reg[3]_i_236/O
                         net (fo=1, routed)           0.810     4.873    U_SAD_SSD_CENSUS/depth_reg[3]_i_236_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.399 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_199/CO[3]
                         net (fo=1, routed)           0.000     5.399    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_199_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.513 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_149/CO[3]
                         net (fo=1, routed)           0.000     5.513    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_149_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.627 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_97/CO[3]
                         net (fo=1, routed)           0.000     5.627    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_97_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.741 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           0.000     5.741    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_57_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.898 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_26/CO[1]
                         net (fo=38, routed)          1.056     6.954    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_26_n_2
    SLICE_X60Y30         LUT6 (Prop_lut6_I2_O)        0.329     7.283 r  U_SAD_SSD_CENSUS/depth_reg[3]_i_223/O
                         net (fo=5, routed)           0.844     8.126    U_SAD_SSD_CENSUS/depth_reg[3]_i_223_n_0
    SLICE_X56Y30         LUT4 (Prop_lut4_I0_O)        0.124     8.250 r  U_SAD_SSD_CENSUS/depth_reg[3]_i_198/O
                         net (fo=1, routed)           0.000     8.250    U_SAD_SSD_CENSUS/depth_reg[3]_i_198_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.763 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_140/CO[3]
                         net (fo=1, routed)           0.000     8.763    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_140_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.880 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_88/CO[3]
                         net (fo=1, routed)           0.000     8.880    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_88_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.997 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000     8.997    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_48_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.114 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.114    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_21_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.271 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_9/CO[1]
                         net (fo=39, routed)          0.977    10.248    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_9_n_2
    SLICE_X58Y30         LUT6 (Prop_lut6_I2_O)        0.332    10.580 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_702/O
                         net (fo=6, routed)           1.033    11.613    U_SAD_SSD_CENSUS/depth_reg[5]_i_702_n_0
    SLICE_X57Y26         LUT4 (Prop_lut4_I0_O)        0.124    11.737 r  U_SAD_SSD_CENSUS/depth_reg[4]_i_135/O
                         net (fo=1, routed)           0.000    11.737    U_SAD_SSD_CENSUS/depth_reg[4]_i_135_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.269 r  U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_101/CO[3]
                         net (fo=1, routed)           0.000    12.269    U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_101_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.383 r  U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_74/CO[3]
                         net (fo=1, routed)           0.000    12.383    U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_74_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.497 r  U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_46/CO[3]
                         net (fo=1, routed)           0.000    12.497    U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_46_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.611 r  U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.611    U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_27_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.768 r  U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_19/CO[1]
                         net (fo=110, routed)         1.321    14.089    U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_19_n_2
    SLICE_X61Y26         LUT6 (Prop_lut6_I4_O)        0.329    14.418 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_584/O
                         net (fo=4, routed)           0.893    15.311    U_SAD_SSD_CENSUS/depth_reg[5]_i_584_n_0
    SLICE_X59Y20         LUT4 (Prop_lut4_I0_O)        0.124    15.435 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_429/O
                         net (fo=1, routed)           0.000    15.435    U_SAD_SSD_CENSUS/depth_reg[5]_i_429_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.985 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_274/CO[3]
                         net (fo=1, routed)           0.000    15.985    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_274_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.099 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_158/CO[3]
                         net (fo=1, routed)           0.000    16.099    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_158_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.213 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_82/CO[3]
                         net (fo=1, routed)           0.000    16.213    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_82_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.327 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_41/CO[3]
                         net (fo=1, routed)           0.000    16.327    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_41_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.484 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_18/CO[1]
                         net (fo=128, routed)         0.886    17.370    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_18_n_2
    SLICE_X63Y19         LUT6 (Prop_lut6_I1_O)        0.329    17.699 f  U_SAD_SSD_CENSUS/depth_reg[5]_i_599/O
                         net (fo=5, routed)           0.629    18.327    U_SAD_SSD_CENSUS/depth_reg[5]_i_599_n_0
    SLICE_X61Y19         LUT6 (Prop_lut6_I1_O)        0.124    18.451 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_450/O
                         net (fo=1, routed)           0.616    19.068    U_SAD_SSD_CENSUS/depth_reg[5]_i_450_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.618 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_299/CO[3]
                         net (fo=1, routed)           0.000    19.618    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_299_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.735 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_179/CO[3]
                         net (fo=1, routed)           0.000    19.735    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_179_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.852 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_95/CO[3]
                         net (fo=1, routed)           0.000    19.852    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_95_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.969 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.969    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_46_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.126 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_19/CO[1]
                         net (fo=76, routed)          1.093    21.219    U_SAD_SSD_CENSUS/window_cost_sad_ssd_reg_reg[5][35]_0[0]
    SLICE_X62Y16         LUT6 (Prop_lut6_I3_O)        0.332    21.551 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_619/O
                         net (fo=4, routed)           0.771    22.322    U_SAD_SSD_CENSUS/depth_reg[5]_i_619_n_0
    SLICE_X58Y14         LUT4 (Prop_lut4_I2_O)        0.124    22.446 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_502/O
                         net (fo=1, routed)           0.000    22.446    U_SAD_SSD_CENSUS/depth_reg[5]_i_502_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.978 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_350/CO[3]
                         net (fo=1, routed)           0.000    22.978    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_350_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.092 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_226/CO[3]
                         net (fo=1, routed)           0.000    23.092    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_226_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.206 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_130/CO[3]
                         net (fo=1, routed)           0.000    23.206    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_130_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.320 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.320    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_61_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.477 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_22/CO[1]
                         net (fo=79, routed)          1.076    24.553    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_22_n_2
    SLICE_X57Y13         LUT5 (Prop_lut5_I2_O)        0.329    24.882 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_773/O
                         net (fo=2, routed)           0.869    25.751    U_SAD_SSD_CENSUS/depth_reg[5]_i_773_n_0
    SLICE_X57Y16         LUT6 (Prop_lut6_I0_O)        0.124    25.875 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_752/O
                         net (fo=4, routed)           0.962    26.837    U_SAD_SSD_CENSUS/depth_reg[5]_i_752_n_0
    SLICE_X58Y19         LUT4 (Prop_lut4_I0_O)        0.124    26.961 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_694/O
                         net (fo=1, routed)           0.000    26.961    U_SAD_SSD_CENSUS/depth_reg[5]_i_694_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.511 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_571/CO[3]
                         net (fo=1, routed)           0.000    27.511    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_571_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.625 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_414/CO[3]
                         net (fo=1, routed)           0.000    27.625    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_414_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.739 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_265/CO[3]
                         net (fo=1, routed)           0.000    27.739    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_265_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.853 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_149/CO[3]
                         net (fo=1, routed)           0.000    27.853    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_149_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.010 f  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_68/CO[1]
                         net (fo=57, routed)          1.554    29.564    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_68_n_2
    SLICE_X51Y18         LUT3 (Prop_lut3_I2_O)        0.355    29.919 f  U_SAD_SSD_CENSUS/depth_reg[5]_i_642/O
                         net (fo=2, routed)           0.585    30.504    U_SAD_SSD_CENSUS/depth_reg[5]_i_642_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I3_O)        0.326    30.830 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_507/O
                         net (fo=1, routed)           0.638    31.468    U_SAD_SSD_CENSUS/depth_reg[5]_i_507_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.018 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_359/CO[3]
                         net (fo=1, routed)           0.000    32.018    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_359_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.135 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_235/CO[3]
                         net (fo=1, routed)           0.000    32.135    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_235_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.252 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_139/CO[3]
                         net (fo=1, routed)           0.000    32.252    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_139_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.409 f  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_66/CO[1]
                         net (fo=3, routed)           0.802    33.211    U_SAD_SSD_CENSUS/min_idx1__0
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.332    33.543 f  U_SAD_SSD_CENSUS/depth_reg[5]_i_23/O
                         net (fo=4, routed)           0.694    34.237    U_SAD_SSD_CENSUS/depth_reg[5]_i_23_n_0
    SLICE_X52Y25         LUT6 (Prop_lut6_I0_O)        0.124    34.361 r  U_SAD_SSD_CENSUS/depth_reg[4]_i_12/O
                         net (fo=3, routed)           0.475    34.836    U_SAD_SSD_CENSUS/depth_reg[4]_i_12_n_0
    SLICE_X52Y25         LUT6 (Prop_lut6_I1_O)        0.124    34.960 r  U_SAD_SSD_CENSUS/depth_reg[2]_i_4/O
                         net (fo=1, routed)           1.238    36.197    U_SAD_SSD_CENSUS/depth_reg[2]_i_4_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I5_O)        0.124    36.321 r  U_SAD_SSD_CENSUS/depth_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    36.321    U_SAD_SSD_CENSUS/depth_reg[2]_i_1_n_0
    SLICE_X43Y47         FDCE                                         r  U_SAD_SSD_CENSUS/depth_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       1.448    38.453    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X43Y47         FDCE                                         r  U_SAD_SSD_CENSUS/depth_reg_reg[2]/C
                         clock pessimism              0.564    39.016    
                         clock uncertainty           -0.106    38.910    
    SLICE_X43Y47         FDCE (Setup_fdce_C_D)        0.029    38.939    U_SAD_SSD_CENSUS/depth_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         38.939    
                         arrival time                         -36.321    
  -------------------------------------------------------------------
                         slack                                  2.618    

Slack (MET) :             2.702ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_cost_sad_ssd_reg_reg[15][6]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/depth_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        37.126ns  (logic 14.433ns (38.876%)  route 22.693ns (61.124%))
  Logic Levels:           66  (CARRY4=44 LUT3=3 LUT4=6 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 38.453 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       1.625    -0.887    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X60Y30         FDRE                                         r  U_SAD_SSD_CENSUS/window_cost_sad_ssd_reg_reg[15][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.369 r  U_SAD_SSD_CENSUS/window_cost_sad_ssd_reg_reg[15][6]/Q
                         net (fo=7, routed)           1.030     0.661    U_SAD_SSD_CENSUS/window_cost_sad_ssd_reg_reg[15]_514[6]
    SLICE_X59Y31         LUT4 (Prop_lut4_I0_O)        0.124     0.785 r  U_SAD_SSD_CENSUS/depth_reg[2]_i_252/O
                         net (fo=1, routed)           0.000     0.785    U_SAD_SSD_CENSUS/depth_reg[2]_i_252_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.186 r  U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_198/CO[3]
                         net (fo=1, routed)           0.000     1.186    U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_198_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.300 r  U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_144/CO[3]
                         net (fo=1, routed)           0.000     1.300    U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_144_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.414 r  U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_90/CO[3]
                         net (fo=1, routed)           0.000     1.414    U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_90_n_0
    SLICE_X59Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.528 r  U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_44/CO[3]
                         net (fo=1, routed)           0.000     1.528    U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_44_n_0
    SLICE_X59Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.685 r  U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_21/CO[1]
                         net (fo=109, routed)         1.298     2.983    U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_21_n_2
    SLICE_X59Y30         LUT3 (Prop_lut3_I2_O)        0.329     3.312 r  U_SAD_SSD_CENSUS/depth_reg[3]_i_255/O
                         net (fo=5, routed)           0.626     3.939    U_SAD_SSD_CENSUS/depth_reg[3]_i_255_n_0
    SLICE_X64Y32         LUT6 (Prop_lut6_I5_O)        0.124     4.063 r  U_SAD_SSD_CENSUS/depth_reg[3]_i_236/O
                         net (fo=1, routed)           0.810     4.873    U_SAD_SSD_CENSUS/depth_reg[3]_i_236_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.399 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_199/CO[3]
                         net (fo=1, routed)           0.000     5.399    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_199_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.513 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_149/CO[3]
                         net (fo=1, routed)           0.000     5.513    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_149_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.627 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_97/CO[3]
                         net (fo=1, routed)           0.000     5.627    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_97_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.741 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           0.000     5.741    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_57_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.898 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_26/CO[1]
                         net (fo=38, routed)          1.056     6.954    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_26_n_2
    SLICE_X60Y30         LUT6 (Prop_lut6_I2_O)        0.329     7.283 r  U_SAD_SSD_CENSUS/depth_reg[3]_i_223/O
                         net (fo=5, routed)           0.844     8.126    U_SAD_SSD_CENSUS/depth_reg[3]_i_223_n_0
    SLICE_X56Y30         LUT4 (Prop_lut4_I0_O)        0.124     8.250 r  U_SAD_SSD_CENSUS/depth_reg[3]_i_198/O
                         net (fo=1, routed)           0.000     8.250    U_SAD_SSD_CENSUS/depth_reg[3]_i_198_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.763 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_140/CO[3]
                         net (fo=1, routed)           0.000     8.763    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_140_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.880 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_88/CO[3]
                         net (fo=1, routed)           0.000     8.880    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_88_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.997 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000     8.997    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_48_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.114 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.114    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_21_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.271 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_9/CO[1]
                         net (fo=39, routed)          0.977    10.248    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_9_n_2
    SLICE_X58Y30         LUT6 (Prop_lut6_I2_O)        0.332    10.580 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_702/O
                         net (fo=6, routed)           1.033    11.613    U_SAD_SSD_CENSUS/depth_reg[5]_i_702_n_0
    SLICE_X57Y26         LUT4 (Prop_lut4_I0_O)        0.124    11.737 r  U_SAD_SSD_CENSUS/depth_reg[4]_i_135/O
                         net (fo=1, routed)           0.000    11.737    U_SAD_SSD_CENSUS/depth_reg[4]_i_135_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.269 r  U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_101/CO[3]
                         net (fo=1, routed)           0.000    12.269    U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_101_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.383 r  U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_74/CO[3]
                         net (fo=1, routed)           0.000    12.383    U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_74_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.497 r  U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_46/CO[3]
                         net (fo=1, routed)           0.000    12.497    U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_46_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.611 r  U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.611    U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_27_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.768 r  U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_19/CO[1]
                         net (fo=110, routed)         1.321    14.089    U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_19_n_2
    SLICE_X61Y26         LUT6 (Prop_lut6_I4_O)        0.329    14.418 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_584/O
                         net (fo=4, routed)           0.893    15.311    U_SAD_SSD_CENSUS/depth_reg[5]_i_584_n_0
    SLICE_X59Y20         LUT4 (Prop_lut4_I0_O)        0.124    15.435 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_429/O
                         net (fo=1, routed)           0.000    15.435    U_SAD_SSD_CENSUS/depth_reg[5]_i_429_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.985 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_274/CO[3]
                         net (fo=1, routed)           0.000    15.985    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_274_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.099 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_158/CO[3]
                         net (fo=1, routed)           0.000    16.099    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_158_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.213 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_82/CO[3]
                         net (fo=1, routed)           0.000    16.213    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_82_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.327 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_41/CO[3]
                         net (fo=1, routed)           0.000    16.327    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_41_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.484 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_18/CO[1]
                         net (fo=128, routed)         0.886    17.370    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_18_n_2
    SLICE_X63Y19         LUT6 (Prop_lut6_I1_O)        0.329    17.699 f  U_SAD_SSD_CENSUS/depth_reg[5]_i_599/O
                         net (fo=5, routed)           0.629    18.327    U_SAD_SSD_CENSUS/depth_reg[5]_i_599_n_0
    SLICE_X61Y19         LUT6 (Prop_lut6_I1_O)        0.124    18.451 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_450/O
                         net (fo=1, routed)           0.616    19.068    U_SAD_SSD_CENSUS/depth_reg[5]_i_450_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.618 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_299/CO[3]
                         net (fo=1, routed)           0.000    19.618    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_299_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.735 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_179/CO[3]
                         net (fo=1, routed)           0.000    19.735    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_179_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.852 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_95/CO[3]
                         net (fo=1, routed)           0.000    19.852    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_95_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.969 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.969    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_46_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.126 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_19/CO[1]
                         net (fo=76, routed)          1.093    21.219    U_SAD_SSD_CENSUS/window_cost_sad_ssd_reg_reg[5][35]_0[0]
    SLICE_X62Y16         LUT6 (Prop_lut6_I3_O)        0.332    21.551 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_619/O
                         net (fo=4, routed)           0.771    22.322    U_SAD_SSD_CENSUS/depth_reg[5]_i_619_n_0
    SLICE_X58Y14         LUT4 (Prop_lut4_I2_O)        0.124    22.446 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_502/O
                         net (fo=1, routed)           0.000    22.446    U_SAD_SSD_CENSUS/depth_reg[5]_i_502_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.978 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_350/CO[3]
                         net (fo=1, routed)           0.000    22.978    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_350_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.092 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_226/CO[3]
                         net (fo=1, routed)           0.000    23.092    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_226_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.206 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_130/CO[3]
                         net (fo=1, routed)           0.000    23.206    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_130_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.320 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.320    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_61_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.477 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_22/CO[1]
                         net (fo=79, routed)          1.076    24.553    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_22_n_2
    SLICE_X57Y13         LUT5 (Prop_lut5_I2_O)        0.329    24.882 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_773/O
                         net (fo=2, routed)           0.869    25.751    U_SAD_SSD_CENSUS/depth_reg[5]_i_773_n_0
    SLICE_X57Y16         LUT6 (Prop_lut6_I0_O)        0.124    25.875 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_752/O
                         net (fo=4, routed)           0.962    26.837    U_SAD_SSD_CENSUS/depth_reg[5]_i_752_n_0
    SLICE_X58Y19         LUT4 (Prop_lut4_I0_O)        0.124    26.961 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_694/O
                         net (fo=1, routed)           0.000    26.961    U_SAD_SSD_CENSUS/depth_reg[5]_i_694_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.511 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_571/CO[3]
                         net (fo=1, routed)           0.000    27.511    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_571_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.625 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_414/CO[3]
                         net (fo=1, routed)           0.000    27.625    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_414_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.739 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_265/CO[3]
                         net (fo=1, routed)           0.000    27.739    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_265_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.853 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_149/CO[3]
                         net (fo=1, routed)           0.000    27.853    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_149_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.010 f  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_68/CO[1]
                         net (fo=57, routed)          1.554    29.564    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_68_n_2
    SLICE_X51Y18         LUT3 (Prop_lut3_I2_O)        0.355    29.919 f  U_SAD_SSD_CENSUS/depth_reg[5]_i_642/O
                         net (fo=2, routed)           0.585    30.504    U_SAD_SSD_CENSUS/depth_reg[5]_i_642_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I3_O)        0.326    30.830 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_507/O
                         net (fo=1, routed)           0.638    31.468    U_SAD_SSD_CENSUS/depth_reg[5]_i_507_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.018 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_359/CO[3]
                         net (fo=1, routed)           0.000    32.018    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_359_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.135 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_235/CO[3]
                         net (fo=1, routed)           0.000    32.135    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_235_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.252 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_139/CO[3]
                         net (fo=1, routed)           0.000    32.252    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_139_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.409 f  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_66/CO[1]
                         net (fo=3, routed)           0.802    33.211    U_SAD_SSD_CENSUS/min_idx1__0
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.332    33.543 f  U_SAD_SSD_CENSUS/depth_reg[5]_i_23/O
                         net (fo=4, routed)           0.694    34.237    U_SAD_SSD_CENSUS/depth_reg[5]_i_23_n_0
    SLICE_X52Y25         LUT6 (Prop_lut6_I0_O)        0.124    34.361 r  U_SAD_SSD_CENSUS/depth_reg[4]_i_12/O
                         net (fo=3, routed)           0.184    34.545    U_SAD_SSD_CENSUS/depth_reg[4]_i_12_n_0
    SLICE_X52Y25         LUT6 (Prop_lut6_I2_O)        0.124    34.669 r  U_SAD_SSD_CENSUS/depth_reg[4]_i_4/O
                         net (fo=1, routed)           1.447    36.115    U_SAD_SSD_CENSUS/depth_reg[4]_i_4_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I5_O)        0.124    36.239 r  U_SAD_SSD_CENSUS/depth_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    36.239    U_SAD_SSD_CENSUS/depth_reg[4]_i_1_n_0
    SLICE_X43Y47         FDCE                                         r  U_SAD_SSD_CENSUS/depth_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       1.448    38.453    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X43Y47         FDCE                                         r  U_SAD_SSD_CENSUS/depth_reg_reg[4]/C
                         clock pessimism              0.564    39.016    
                         clock uncertainty           -0.106    38.910    
    SLICE_X43Y47         FDCE (Setup_fdce_C_D)        0.031    38.941    U_SAD_SSD_CENSUS/depth_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         38.941    
                         arrival time                         -36.239    
  -------------------------------------------------------------------
                         slack                                  2.702    

Slack (MET) :             3.057ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_cost_sad_ssd_reg_reg[15][6]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/depth_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        36.676ns  (logic 14.309ns (39.015%)  route 22.367ns (60.985%))
  Logic Levels:           65  (CARRY4=44 LUT3=3 LUT4=6 LUT5=1 LUT6=11)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       1.625    -0.887    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X60Y30         FDRE                                         r  U_SAD_SSD_CENSUS/window_cost_sad_ssd_reg_reg[15][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.369 r  U_SAD_SSD_CENSUS/window_cost_sad_ssd_reg_reg[15][6]/Q
                         net (fo=7, routed)           1.030     0.661    U_SAD_SSD_CENSUS/window_cost_sad_ssd_reg_reg[15]_514[6]
    SLICE_X59Y31         LUT4 (Prop_lut4_I0_O)        0.124     0.785 r  U_SAD_SSD_CENSUS/depth_reg[2]_i_252/O
                         net (fo=1, routed)           0.000     0.785    U_SAD_SSD_CENSUS/depth_reg[2]_i_252_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.186 r  U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_198/CO[3]
                         net (fo=1, routed)           0.000     1.186    U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_198_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.300 r  U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_144/CO[3]
                         net (fo=1, routed)           0.000     1.300    U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_144_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.414 r  U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_90/CO[3]
                         net (fo=1, routed)           0.000     1.414    U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_90_n_0
    SLICE_X59Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.528 r  U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_44/CO[3]
                         net (fo=1, routed)           0.000     1.528    U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_44_n_0
    SLICE_X59Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.685 r  U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_21/CO[1]
                         net (fo=109, routed)         1.298     2.983    U_SAD_SSD_CENSUS/depth_reg_reg[2]_i_21_n_2
    SLICE_X59Y30         LUT3 (Prop_lut3_I2_O)        0.329     3.312 r  U_SAD_SSD_CENSUS/depth_reg[3]_i_255/O
                         net (fo=5, routed)           0.626     3.939    U_SAD_SSD_CENSUS/depth_reg[3]_i_255_n_0
    SLICE_X64Y32         LUT6 (Prop_lut6_I5_O)        0.124     4.063 r  U_SAD_SSD_CENSUS/depth_reg[3]_i_236/O
                         net (fo=1, routed)           0.810     4.873    U_SAD_SSD_CENSUS/depth_reg[3]_i_236_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.399 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_199/CO[3]
                         net (fo=1, routed)           0.000     5.399    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_199_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.513 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_149/CO[3]
                         net (fo=1, routed)           0.000     5.513    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_149_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.627 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_97/CO[3]
                         net (fo=1, routed)           0.000     5.627    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_97_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.741 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_57/CO[3]
                         net (fo=1, routed)           0.000     5.741    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_57_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.898 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_26/CO[1]
                         net (fo=38, routed)          1.056     6.954    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_26_n_2
    SLICE_X60Y30         LUT6 (Prop_lut6_I2_O)        0.329     7.283 r  U_SAD_SSD_CENSUS/depth_reg[3]_i_223/O
                         net (fo=5, routed)           0.844     8.126    U_SAD_SSD_CENSUS/depth_reg[3]_i_223_n_0
    SLICE_X56Y30         LUT4 (Prop_lut4_I0_O)        0.124     8.250 r  U_SAD_SSD_CENSUS/depth_reg[3]_i_198/O
                         net (fo=1, routed)           0.000     8.250    U_SAD_SSD_CENSUS/depth_reg[3]_i_198_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.763 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_140/CO[3]
                         net (fo=1, routed)           0.000     8.763    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_140_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.880 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_88/CO[3]
                         net (fo=1, routed)           0.000     8.880    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_88_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.997 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000     8.997    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_48_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.114 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.114    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_21_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.271 r  U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_9/CO[1]
                         net (fo=39, routed)          0.977    10.248    U_SAD_SSD_CENSUS/depth_reg_reg[3]_i_9_n_2
    SLICE_X58Y30         LUT6 (Prop_lut6_I2_O)        0.332    10.580 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_702/O
                         net (fo=6, routed)           1.033    11.613    U_SAD_SSD_CENSUS/depth_reg[5]_i_702_n_0
    SLICE_X57Y26         LUT4 (Prop_lut4_I0_O)        0.124    11.737 r  U_SAD_SSD_CENSUS/depth_reg[4]_i_135/O
                         net (fo=1, routed)           0.000    11.737    U_SAD_SSD_CENSUS/depth_reg[4]_i_135_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.269 r  U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_101/CO[3]
                         net (fo=1, routed)           0.000    12.269    U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_101_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.383 r  U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_74/CO[3]
                         net (fo=1, routed)           0.000    12.383    U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_74_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.497 r  U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_46/CO[3]
                         net (fo=1, routed)           0.000    12.497    U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_46_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.611 r  U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_27/CO[3]
                         net (fo=1, routed)           0.000    12.611    U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_27_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.768 r  U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_19/CO[1]
                         net (fo=110, routed)         1.321    14.089    U_SAD_SSD_CENSUS/depth_reg_reg[4]_i_19_n_2
    SLICE_X61Y26         LUT6 (Prop_lut6_I4_O)        0.329    14.418 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_584/O
                         net (fo=4, routed)           0.893    15.311    U_SAD_SSD_CENSUS/depth_reg[5]_i_584_n_0
    SLICE_X59Y20         LUT4 (Prop_lut4_I0_O)        0.124    15.435 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_429/O
                         net (fo=1, routed)           0.000    15.435    U_SAD_SSD_CENSUS/depth_reg[5]_i_429_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.985 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_274/CO[3]
                         net (fo=1, routed)           0.000    15.985    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_274_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.099 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_158/CO[3]
                         net (fo=1, routed)           0.000    16.099    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_158_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.213 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_82/CO[3]
                         net (fo=1, routed)           0.000    16.213    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_82_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.327 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_41/CO[3]
                         net (fo=1, routed)           0.000    16.327    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_41_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.484 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_18/CO[1]
                         net (fo=128, routed)         0.886    17.370    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_18_n_2
    SLICE_X63Y19         LUT6 (Prop_lut6_I1_O)        0.329    17.699 f  U_SAD_SSD_CENSUS/depth_reg[5]_i_599/O
                         net (fo=5, routed)           0.629    18.327    U_SAD_SSD_CENSUS/depth_reg[5]_i_599_n_0
    SLICE_X61Y19         LUT6 (Prop_lut6_I1_O)        0.124    18.451 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_450/O
                         net (fo=1, routed)           0.616    19.068    U_SAD_SSD_CENSUS/depth_reg[5]_i_450_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.618 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_299/CO[3]
                         net (fo=1, routed)           0.000    19.618    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_299_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.735 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_179/CO[3]
                         net (fo=1, routed)           0.000    19.735    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_179_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.852 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_95/CO[3]
                         net (fo=1, routed)           0.000    19.852    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_95_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.969 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.969    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_46_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.126 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_19/CO[1]
                         net (fo=76, routed)          1.093    21.219    U_SAD_SSD_CENSUS/window_cost_sad_ssd_reg_reg[5][35]_0[0]
    SLICE_X62Y16         LUT6 (Prop_lut6_I3_O)        0.332    21.551 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_619/O
                         net (fo=4, routed)           0.771    22.322    U_SAD_SSD_CENSUS/depth_reg[5]_i_619_n_0
    SLICE_X58Y14         LUT4 (Prop_lut4_I2_O)        0.124    22.446 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_502/O
                         net (fo=1, routed)           0.000    22.446    U_SAD_SSD_CENSUS/depth_reg[5]_i_502_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.978 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_350/CO[3]
                         net (fo=1, routed)           0.000    22.978    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_350_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.092 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_226/CO[3]
                         net (fo=1, routed)           0.000    23.092    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_226_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.206 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_130/CO[3]
                         net (fo=1, routed)           0.000    23.206    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_130_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.320 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.320    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_61_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.477 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_22/CO[1]
                         net (fo=79, routed)          1.076    24.553    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_22_n_2
    SLICE_X57Y13         LUT5 (Prop_lut5_I2_O)        0.329    24.882 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_773/O
                         net (fo=2, routed)           0.869    25.751    U_SAD_SSD_CENSUS/depth_reg[5]_i_773_n_0
    SLICE_X57Y16         LUT6 (Prop_lut6_I0_O)        0.124    25.875 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_752/O
                         net (fo=4, routed)           0.962    26.837    U_SAD_SSD_CENSUS/depth_reg[5]_i_752_n_0
    SLICE_X58Y19         LUT4 (Prop_lut4_I0_O)        0.124    26.961 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_694/O
                         net (fo=1, routed)           0.000    26.961    U_SAD_SSD_CENSUS/depth_reg[5]_i_694_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.511 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_571/CO[3]
                         net (fo=1, routed)           0.000    27.511    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_571_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.625 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_414/CO[3]
                         net (fo=1, routed)           0.000    27.625    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_414_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.739 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_265/CO[3]
                         net (fo=1, routed)           0.000    27.739    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_265_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.853 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_149/CO[3]
                         net (fo=1, routed)           0.000    27.853    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_149_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.010 f  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_68/CO[1]
                         net (fo=57, routed)          1.554    29.564    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_68_n_2
    SLICE_X51Y18         LUT3 (Prop_lut3_I2_O)        0.355    29.919 f  U_SAD_SSD_CENSUS/depth_reg[5]_i_642/O
                         net (fo=2, routed)           0.585    30.504    U_SAD_SSD_CENSUS/depth_reg[5]_i_642_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I3_O)        0.326    30.830 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_507/O
                         net (fo=1, routed)           0.638    31.468    U_SAD_SSD_CENSUS/depth_reg[5]_i_507_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    32.018 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_359/CO[3]
                         net (fo=1, routed)           0.000    32.018    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_359_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.135 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_235/CO[3]
                         net (fo=1, routed)           0.000    32.135    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_235_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.252 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_139/CO[3]
                         net (fo=1, routed)           0.000    32.252    U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_139_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.409 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]_i_66/CO[1]
                         net (fo=3, routed)           0.802    33.211    U_SAD_SSD_CENSUS/min_idx1__0
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.332    33.543 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_23/O
                         net (fo=4, routed)           0.703    34.246    U_SAD_SSD_CENSUS/depth_reg[5]_i_23_n_0
    SLICE_X52Y25         LUT6 (Prop_lut6_I5_O)        0.124    34.370 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_7/O
                         net (fo=1, routed)           1.296    35.666    U_SAD_SSD_CENSUS/depth_reg[5]_i_7_n_0
    SLICE_X39Y52         LUT6 (Prop_lut6_I5_O)        0.124    35.790 r  U_SAD_SSD_CENSUS/depth_reg[5]_i_2/O
                         net (fo=1, routed)           0.000    35.790    U_SAD_SSD_CENSUS/depth_reg[5]_i_2_n_0
    SLICE_X39Y52         FDCE                                         r  U_SAD_SSD_CENSUS/depth_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       1.436    38.440    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X39Y52         FDCE                                         r  U_SAD_SSD_CENSUS/depth_reg_reg[5]/C
                         clock pessimism              0.484    38.924    
                         clock uncertainty           -0.106    38.817    
    SLICE_X39Y52         FDCE (Setup_fdce_C_D)        0.029    38.846    U_SAD_SSD_CENSUS/depth_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         38.846    
                         arrival time                         -35.790    
  -------------------------------------------------------------------
                         slack                                  3.057    

Slack (MET) :             11.769ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[10][2]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.853ns  (logic 5.513ns (19.793%)  route 22.340ns (80.207%))
  Logic Levels:           21  (CARRY4=4 LUT2=1 LUT3=2 LUT4=2 LUT6=12)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       1.727    -0.785    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X21Y130        FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y130        FDRE (Prop_fdre_C_Q)         0.456    -0.329 r  U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/Q
                         net (fo=9, routed)           4.053     3.725    U_SAD_SSD_CENSUS/window_L_reg[0][2]_340[7]
    SLICE_X34Y49         LUT3 (Prop_lut3_I2_O)        0.149     3.874 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_337/O
                         net (fo=2, routed)           0.606     4.480    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_337_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I3_O)        0.355     4.835 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_341/O
                         net (fo=1, routed)           0.000     4.835    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_341_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.443 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_266/O[3]
                         net (fo=3, routed)           0.759     6.202    U_SAD_SSD_CENSUS_n_98
    SLICE_X40Y50         LUT3 (Prop_lut3_I1_O)        0.307     6.509 r  window_cost_census_reg[9][3]_i_199/O
                         net (fo=1, routed)           0.608     7.116    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_94[0]
    SLICE_X41Y50         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540     7.656 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_92/CO[2]
                         net (fo=21, routed)          1.363     9.019    U_SAD_SSD_CENSUS_n_64
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.313     9.332 r  window_cost_census_reg[9][3]_i_94/O
                         net (fo=22, routed)          0.779    10.111    window_cost_census_reg[9][3]_i_94_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I1_O)        0.124    10.235 r  window_cost_census_reg[9][3]_i_95/O
                         net (fo=22, routed)          0.490    10.725    window_cost_census_reg[9][3]_i_95_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124    10.849 r  window_cost_census_reg[9][3]_i_243/O
                         net (fo=1, routed)           0.838    11.687    window_cost_census_reg[9][3]_i_243_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124    11.811 r  window_cost_census_reg[9][3]_i_189/O
                         net (fo=22, routed)          0.742    12.553    window_cost_census_reg[9][3]_i_189_n_0
    SLICE_X48Y44         LUT6 (Prop_lut6_I1_O)        0.124    12.677 r  window_cost_census_reg[9][3]_i_190/O
                         net (fo=22, routed)          0.869    13.546    window_cost_census_reg[9][3]_i_190_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I0_O)        0.124    13.670 f  window_cost_census_reg[9][3]_i_252/O
                         net (fo=1, routed)           0.849    14.519    window_cost_census_reg[9][3]_i_252_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I0_O)        0.124    14.643 f  window_cost_census_reg[9][3]_i_192/O
                         net (fo=21, routed)          0.888    15.531    window_cost_census_reg[9][3]_i_192_n_0
    SLICE_X45Y45         LUT6 (Prop_lut6_I1_O)        0.124    15.655 f  window_cost_census_reg[9][3]_i_193/O
                         net (fo=20, routed)          1.115    16.770    window_cost_census_reg[9][3]_i_193_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I1_O)        0.124    16.894 f  window_cost_census_reg[9][3]_i_195/O
                         net (fo=16, routed)          1.198    18.092    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_24_5
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124    18.216 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_135/O
                         net (fo=1, routed)           0.331    18.547    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_135_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.073 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.073    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_49_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.301 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_14/CO[2]
                         net (fo=5, routed)           1.119    20.420    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_14_n_1
    SLICE_X37Y45         LUT4 (Prop_lut4_I2_O)        0.341    20.761 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][0]_i_6/O
                         net (fo=3, routed)           0.818    21.578    U_SAD_SSD_CENSUS/window_cost_census_reg[9][0]_i_6_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I0_O)        0.326    21.904 f  U_SAD_SSD_CENSUS/window_cost_census_reg[9][1]_i_5/O
                         net (fo=2, routed)           0.609    22.514    U_SAD_SSD_CENSUS/window_cost_census_reg[9][1]_i_5_n_0
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    22.638 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_5/O
                         net (fo=2, routed)           0.634    23.271    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_5_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124    23.395 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][2]_i_1/O
                         net (fo=16, routed)          3.673    27.068    U_SAD_SSD_CENSUS/window_cost_census_return[2]
    SLICE_X1Y99          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[10][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       1.510    38.514    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X1Y99          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[10][2]/C
                         clock pessimism              0.491    39.005    
                         clock uncertainty           -0.106    38.898    
    SLICE_X1Y99          FDPE (Setup_fdpe_C_D)       -0.061    38.837    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[10][2]
  -------------------------------------------------------------------
                         required time                         38.837    
                         arrival time                         -27.068    
  -------------------------------------------------------------------
                         slack                                 11.769    

Slack (MET) :             11.959ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[11][2]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.663ns  (logic 5.513ns (19.929%)  route 22.150ns (80.071%))
  Logic Levels:           21  (CARRY4=4 LUT2=1 LUT3=2 LUT4=2 LUT6=12)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       1.727    -0.785    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X21Y130        FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y130        FDRE (Prop_fdre_C_Q)         0.456    -0.329 r  U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/Q
                         net (fo=9, routed)           4.053     3.725    U_SAD_SSD_CENSUS/window_L_reg[0][2]_340[7]
    SLICE_X34Y49         LUT3 (Prop_lut3_I2_O)        0.149     3.874 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_337/O
                         net (fo=2, routed)           0.606     4.480    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_337_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I3_O)        0.355     4.835 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_341/O
                         net (fo=1, routed)           0.000     4.835    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_341_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.443 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_266/O[3]
                         net (fo=3, routed)           0.759     6.202    U_SAD_SSD_CENSUS_n_98
    SLICE_X40Y50         LUT3 (Prop_lut3_I1_O)        0.307     6.509 r  window_cost_census_reg[9][3]_i_199/O
                         net (fo=1, routed)           0.608     7.116    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_94[0]
    SLICE_X41Y50         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540     7.656 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_92/CO[2]
                         net (fo=21, routed)          1.363     9.019    U_SAD_SSD_CENSUS_n_64
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.313     9.332 r  window_cost_census_reg[9][3]_i_94/O
                         net (fo=22, routed)          0.779    10.111    window_cost_census_reg[9][3]_i_94_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I1_O)        0.124    10.235 r  window_cost_census_reg[9][3]_i_95/O
                         net (fo=22, routed)          0.490    10.725    window_cost_census_reg[9][3]_i_95_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124    10.849 r  window_cost_census_reg[9][3]_i_243/O
                         net (fo=1, routed)           0.838    11.687    window_cost_census_reg[9][3]_i_243_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124    11.811 r  window_cost_census_reg[9][3]_i_189/O
                         net (fo=22, routed)          0.742    12.553    window_cost_census_reg[9][3]_i_189_n_0
    SLICE_X48Y44         LUT6 (Prop_lut6_I1_O)        0.124    12.677 r  window_cost_census_reg[9][3]_i_190/O
                         net (fo=22, routed)          0.869    13.546    window_cost_census_reg[9][3]_i_190_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I0_O)        0.124    13.670 f  window_cost_census_reg[9][3]_i_252/O
                         net (fo=1, routed)           0.849    14.519    window_cost_census_reg[9][3]_i_252_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I0_O)        0.124    14.643 f  window_cost_census_reg[9][3]_i_192/O
                         net (fo=21, routed)          0.888    15.531    window_cost_census_reg[9][3]_i_192_n_0
    SLICE_X45Y45         LUT6 (Prop_lut6_I1_O)        0.124    15.655 f  window_cost_census_reg[9][3]_i_193/O
                         net (fo=20, routed)          1.115    16.770    window_cost_census_reg[9][3]_i_193_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I1_O)        0.124    16.894 f  window_cost_census_reg[9][3]_i_195/O
                         net (fo=16, routed)          1.198    18.092    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_24_5
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124    18.216 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_135/O
                         net (fo=1, routed)           0.331    18.547    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_135_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.073 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.073    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_49_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.301 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_14/CO[2]
                         net (fo=5, routed)           1.119    20.420    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_14_n_1
    SLICE_X37Y45         LUT4 (Prop_lut4_I2_O)        0.341    20.761 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][0]_i_6/O
                         net (fo=3, routed)           0.818    21.578    U_SAD_SSD_CENSUS/window_cost_census_reg[9][0]_i_6_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I0_O)        0.326    21.904 f  U_SAD_SSD_CENSUS/window_cost_census_reg[9][1]_i_5/O
                         net (fo=2, routed)           0.609    22.514    U_SAD_SSD_CENSUS/window_cost_census_reg[9][1]_i_5_n_0
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    22.638 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_5/O
                         net (fo=2, routed)           0.634    23.271    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_5_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124    23.395 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][2]_i_1/O
                         net (fo=16, routed)          3.483    26.879    U_SAD_SSD_CENSUS/window_cost_census_return[2]
    SLICE_X0Y99          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[11][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       1.510    38.514    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X0Y99          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[11][2]/C
                         clock pessimism              0.491    39.005    
                         clock uncertainty           -0.106    38.898    
    SLICE_X0Y99          FDPE (Setup_fdpe_C_D)       -0.061    38.837    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[11][2]
  -------------------------------------------------------------------
                         required time                         38.837    
                         arrival time                         -26.879    
  -------------------------------------------------------------------
                         slack                                 11.959    

Slack (MET) :             12.110ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[14][2]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.512ns  (logic 5.513ns (20.038%)  route 21.999ns (79.962%))
  Logic Levels:           21  (CARRY4=4 LUT2=1 LUT3=2 LUT4=2 LUT6=12)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       1.727    -0.785    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X21Y130        FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y130        FDRE (Prop_fdre_C_Q)         0.456    -0.329 r  U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/Q
                         net (fo=9, routed)           4.053     3.725    U_SAD_SSD_CENSUS/window_L_reg[0][2]_340[7]
    SLICE_X34Y49         LUT3 (Prop_lut3_I2_O)        0.149     3.874 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_337/O
                         net (fo=2, routed)           0.606     4.480    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_337_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I3_O)        0.355     4.835 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_341/O
                         net (fo=1, routed)           0.000     4.835    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_341_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.443 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_266/O[3]
                         net (fo=3, routed)           0.759     6.202    U_SAD_SSD_CENSUS_n_98
    SLICE_X40Y50         LUT3 (Prop_lut3_I1_O)        0.307     6.509 r  window_cost_census_reg[9][3]_i_199/O
                         net (fo=1, routed)           0.608     7.116    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_94[0]
    SLICE_X41Y50         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540     7.656 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_92/CO[2]
                         net (fo=21, routed)          1.363     9.019    U_SAD_SSD_CENSUS_n_64
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.313     9.332 r  window_cost_census_reg[9][3]_i_94/O
                         net (fo=22, routed)          0.779    10.111    window_cost_census_reg[9][3]_i_94_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I1_O)        0.124    10.235 r  window_cost_census_reg[9][3]_i_95/O
                         net (fo=22, routed)          0.490    10.725    window_cost_census_reg[9][3]_i_95_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124    10.849 r  window_cost_census_reg[9][3]_i_243/O
                         net (fo=1, routed)           0.838    11.687    window_cost_census_reg[9][3]_i_243_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124    11.811 r  window_cost_census_reg[9][3]_i_189/O
                         net (fo=22, routed)          0.742    12.553    window_cost_census_reg[9][3]_i_189_n_0
    SLICE_X48Y44         LUT6 (Prop_lut6_I1_O)        0.124    12.677 r  window_cost_census_reg[9][3]_i_190/O
                         net (fo=22, routed)          0.869    13.546    window_cost_census_reg[9][3]_i_190_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I0_O)        0.124    13.670 f  window_cost_census_reg[9][3]_i_252/O
                         net (fo=1, routed)           0.849    14.519    window_cost_census_reg[9][3]_i_252_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I0_O)        0.124    14.643 f  window_cost_census_reg[9][3]_i_192/O
                         net (fo=21, routed)          0.888    15.531    window_cost_census_reg[9][3]_i_192_n_0
    SLICE_X45Y45         LUT6 (Prop_lut6_I1_O)        0.124    15.655 f  window_cost_census_reg[9][3]_i_193/O
                         net (fo=20, routed)          1.115    16.770    window_cost_census_reg[9][3]_i_193_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I1_O)        0.124    16.894 f  window_cost_census_reg[9][3]_i_195/O
                         net (fo=16, routed)          1.198    18.092    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_24_5
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124    18.216 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_135/O
                         net (fo=1, routed)           0.331    18.547    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_135_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.073 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.073    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_49_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.301 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_14/CO[2]
                         net (fo=5, routed)           1.119    20.420    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_14_n_1
    SLICE_X37Y45         LUT4 (Prop_lut4_I2_O)        0.341    20.761 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][0]_i_6/O
                         net (fo=3, routed)           0.818    21.578    U_SAD_SSD_CENSUS/window_cost_census_reg[9][0]_i_6_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I0_O)        0.326    21.904 f  U_SAD_SSD_CENSUS/window_cost_census_reg[9][1]_i_5/O
                         net (fo=2, routed)           0.609    22.514    U_SAD_SSD_CENSUS/window_cost_census_reg[9][1]_i_5_n_0
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    22.638 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_5/O
                         net (fo=2, routed)           0.634    23.271    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_5_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124    23.395 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][2]_i_1/O
                         net (fo=16, routed)          3.332    26.728    U_SAD_SSD_CENSUS/window_cost_census_return[2]
    SLICE_X0Y97          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[14][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       1.510    38.514    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X0Y97          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[14][2]/C
                         clock pessimism              0.491    39.005    
                         clock uncertainty           -0.106    38.898    
    SLICE_X0Y97          FDPE (Setup_fdpe_C_D)       -0.061    38.837    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[14][2]
  -------------------------------------------------------------------
                         required time                         38.837    
                         arrival time                         -26.728    
  -------------------------------------------------------------------
                         slack                                 12.110    

Slack (MET) :             12.198ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[14][3]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.427ns  (logic 5.513ns (20.101%)  route 21.914ns (79.899%))
  Logic Levels:           21  (CARRY4=4 LUT2=1 LUT3=2 LUT4=2 LUT6=12)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       1.727    -0.785    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X21Y130        FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y130        FDRE (Prop_fdre_C_Q)         0.456    -0.329 r  U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/Q
                         net (fo=9, routed)           4.053     3.725    U_SAD_SSD_CENSUS/window_L_reg[0][2]_340[7]
    SLICE_X34Y49         LUT3 (Prop_lut3_I2_O)        0.149     3.874 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_337/O
                         net (fo=2, routed)           0.606     4.480    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_337_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I3_O)        0.355     4.835 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_341/O
                         net (fo=1, routed)           0.000     4.835    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_341_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.443 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_266/O[3]
                         net (fo=3, routed)           0.759     6.202    U_SAD_SSD_CENSUS_n_98
    SLICE_X40Y50         LUT3 (Prop_lut3_I1_O)        0.307     6.509 r  window_cost_census_reg[9][3]_i_199/O
                         net (fo=1, routed)           0.608     7.116    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_94[0]
    SLICE_X41Y50         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540     7.656 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_92/CO[2]
                         net (fo=21, routed)          1.363     9.019    U_SAD_SSD_CENSUS_n_64
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.313     9.332 r  window_cost_census_reg[9][3]_i_94/O
                         net (fo=22, routed)          0.779    10.111    window_cost_census_reg[9][3]_i_94_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I1_O)        0.124    10.235 r  window_cost_census_reg[9][3]_i_95/O
                         net (fo=22, routed)          0.490    10.725    window_cost_census_reg[9][3]_i_95_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124    10.849 r  window_cost_census_reg[9][3]_i_243/O
                         net (fo=1, routed)           0.838    11.687    window_cost_census_reg[9][3]_i_243_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124    11.811 r  window_cost_census_reg[9][3]_i_189/O
                         net (fo=22, routed)          0.742    12.553    window_cost_census_reg[9][3]_i_189_n_0
    SLICE_X48Y44         LUT6 (Prop_lut6_I1_O)        0.124    12.677 r  window_cost_census_reg[9][3]_i_190/O
                         net (fo=22, routed)          0.869    13.546    window_cost_census_reg[9][3]_i_190_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I0_O)        0.124    13.670 f  window_cost_census_reg[9][3]_i_252/O
                         net (fo=1, routed)           0.849    14.519    window_cost_census_reg[9][3]_i_252_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I0_O)        0.124    14.643 f  window_cost_census_reg[9][3]_i_192/O
                         net (fo=21, routed)          0.888    15.531    window_cost_census_reg[9][3]_i_192_n_0
    SLICE_X45Y45         LUT6 (Prop_lut6_I1_O)        0.124    15.655 f  window_cost_census_reg[9][3]_i_193/O
                         net (fo=20, routed)          1.115    16.770    window_cost_census_reg[9][3]_i_193_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I1_O)        0.124    16.894 f  window_cost_census_reg[9][3]_i_195/O
                         net (fo=16, routed)          1.198    18.092    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_24_5
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124    18.216 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_135/O
                         net (fo=1, routed)           0.331    18.547    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_135_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.073 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.073    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_49_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.301 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_14/CO[2]
                         net (fo=5, routed)           1.119    20.420    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_14_n_1
    SLICE_X37Y45         LUT4 (Prop_lut4_I2_O)        0.341    20.761 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][0]_i_6/O
                         net (fo=3, routed)           0.818    21.578    U_SAD_SSD_CENSUS/window_cost_census_reg[9][0]_i_6_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I0_O)        0.326    21.904 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][1]_i_5/O
                         net (fo=2, routed)           0.609    22.514    U_SAD_SSD_CENSUS/window_cost_census_reg[9][1]_i_5_n_0
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    22.638 f  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_5/O
                         net (fo=2, routed)           0.632    23.269    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_5_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I2_O)        0.124    23.393 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_2/O
                         net (fo=16, routed)          3.249    26.642    U_SAD_SSD_CENSUS/window_cost_census_return[3]
    SLICE_X0Y97          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[14][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       1.510    38.514    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X0Y97          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[14][3]/C
                         clock pessimism              0.491    39.005    
                         clock uncertainty           -0.106    38.898    
    SLICE_X0Y97          FDPE (Setup_fdpe_C_D)       -0.058    38.840    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[14][3]
  -------------------------------------------------------------------
                         required time                         38.840    
                         arrival time                         -26.642    
  -------------------------------------------------------------------
                         slack                                 12.198    

Slack (MET) :             12.252ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[4][2]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.370ns  (logic 5.513ns (20.142%)  route 21.857ns (79.858%))
  Logic Levels:           21  (CARRY4=4 LUT2=1 LUT3=2 LUT4=2 LUT6=12)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       1.727    -0.785    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X21Y130        FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y130        FDRE (Prop_fdre_C_Q)         0.456    -0.329 r  U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/Q
                         net (fo=9, routed)           4.053     3.725    U_SAD_SSD_CENSUS/window_L_reg[0][2]_340[7]
    SLICE_X34Y49         LUT3 (Prop_lut3_I2_O)        0.149     3.874 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_337/O
                         net (fo=2, routed)           0.606     4.480    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_337_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I3_O)        0.355     4.835 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_341/O
                         net (fo=1, routed)           0.000     4.835    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_341_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.443 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_266/O[3]
                         net (fo=3, routed)           0.759     6.202    U_SAD_SSD_CENSUS_n_98
    SLICE_X40Y50         LUT3 (Prop_lut3_I1_O)        0.307     6.509 r  window_cost_census_reg[9][3]_i_199/O
                         net (fo=1, routed)           0.608     7.116    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_94[0]
    SLICE_X41Y50         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540     7.656 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_92/CO[2]
                         net (fo=21, routed)          1.363     9.019    U_SAD_SSD_CENSUS_n_64
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.313     9.332 r  window_cost_census_reg[9][3]_i_94/O
                         net (fo=22, routed)          0.779    10.111    window_cost_census_reg[9][3]_i_94_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I1_O)        0.124    10.235 r  window_cost_census_reg[9][3]_i_95/O
                         net (fo=22, routed)          0.490    10.725    window_cost_census_reg[9][3]_i_95_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124    10.849 r  window_cost_census_reg[9][3]_i_243/O
                         net (fo=1, routed)           0.838    11.687    window_cost_census_reg[9][3]_i_243_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124    11.811 r  window_cost_census_reg[9][3]_i_189/O
                         net (fo=22, routed)          0.742    12.553    window_cost_census_reg[9][3]_i_189_n_0
    SLICE_X48Y44         LUT6 (Prop_lut6_I1_O)        0.124    12.677 r  window_cost_census_reg[9][3]_i_190/O
                         net (fo=22, routed)          0.869    13.546    window_cost_census_reg[9][3]_i_190_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I0_O)        0.124    13.670 f  window_cost_census_reg[9][3]_i_252/O
                         net (fo=1, routed)           0.849    14.519    window_cost_census_reg[9][3]_i_252_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I0_O)        0.124    14.643 f  window_cost_census_reg[9][3]_i_192/O
                         net (fo=21, routed)          0.888    15.531    window_cost_census_reg[9][3]_i_192_n_0
    SLICE_X45Y45         LUT6 (Prop_lut6_I1_O)        0.124    15.655 f  window_cost_census_reg[9][3]_i_193/O
                         net (fo=20, routed)          1.115    16.770    window_cost_census_reg[9][3]_i_193_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I1_O)        0.124    16.894 f  window_cost_census_reg[9][3]_i_195/O
                         net (fo=16, routed)          1.198    18.092    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_24_5
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124    18.216 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_135/O
                         net (fo=1, routed)           0.331    18.547    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_135_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.073 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.073    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_49_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.301 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_14/CO[2]
                         net (fo=5, routed)           1.119    20.420    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_14_n_1
    SLICE_X37Y45         LUT4 (Prop_lut4_I2_O)        0.341    20.761 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][0]_i_6/O
                         net (fo=3, routed)           0.818    21.578    U_SAD_SSD_CENSUS/window_cost_census_reg[9][0]_i_6_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I0_O)        0.326    21.904 f  U_SAD_SSD_CENSUS/window_cost_census_reg[9][1]_i_5/O
                         net (fo=2, routed)           0.609    22.514    U_SAD_SSD_CENSUS/window_cost_census_reg[9][1]_i_5_n_0
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    22.638 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_5/O
                         net (fo=2, routed)           0.634    23.271    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_5_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124    23.395 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][2]_i_1/O
                         net (fo=16, routed)          3.190    26.586    U_SAD_SSD_CENSUS/window_cost_census_return[2]
    SLICE_X3Y97          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       1.510    38.514    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X3Y97          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[4][2]/C
                         clock pessimism              0.491    39.005    
                         clock uncertainty           -0.106    38.898    
    SLICE_X3Y97          FDPE (Setup_fdpe_C_D)       -0.061    38.837    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[4][2]
  -------------------------------------------------------------------
                         required time                         38.837    
                         arrival time                         -26.586    
  -------------------------------------------------------------------
                         slack                                 12.252    

Slack (MET) :             12.260ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[15][2]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.361ns  (logic 5.513ns (20.149%)  route 21.848ns (79.851%))
  Logic Levels:           21  (CARRY4=4 LUT2=1 LUT3=2 LUT4=2 LUT6=12)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       1.727    -0.785    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X21Y130        FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y130        FDRE (Prop_fdre_C_Q)         0.456    -0.329 r  U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/Q
                         net (fo=9, routed)           4.053     3.725    U_SAD_SSD_CENSUS/window_L_reg[0][2]_340[7]
    SLICE_X34Y49         LUT3 (Prop_lut3_I2_O)        0.149     3.874 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_337/O
                         net (fo=2, routed)           0.606     4.480    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_337_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I3_O)        0.355     4.835 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_341/O
                         net (fo=1, routed)           0.000     4.835    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_341_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.443 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_266/O[3]
                         net (fo=3, routed)           0.759     6.202    U_SAD_SSD_CENSUS_n_98
    SLICE_X40Y50         LUT3 (Prop_lut3_I1_O)        0.307     6.509 r  window_cost_census_reg[9][3]_i_199/O
                         net (fo=1, routed)           0.608     7.116    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_94[0]
    SLICE_X41Y50         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540     7.656 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_92/CO[2]
                         net (fo=21, routed)          1.363     9.019    U_SAD_SSD_CENSUS_n_64
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.313     9.332 r  window_cost_census_reg[9][3]_i_94/O
                         net (fo=22, routed)          0.779    10.111    window_cost_census_reg[9][3]_i_94_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I1_O)        0.124    10.235 r  window_cost_census_reg[9][3]_i_95/O
                         net (fo=22, routed)          0.490    10.725    window_cost_census_reg[9][3]_i_95_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124    10.849 r  window_cost_census_reg[9][3]_i_243/O
                         net (fo=1, routed)           0.838    11.687    window_cost_census_reg[9][3]_i_243_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124    11.811 r  window_cost_census_reg[9][3]_i_189/O
                         net (fo=22, routed)          0.742    12.553    window_cost_census_reg[9][3]_i_189_n_0
    SLICE_X48Y44         LUT6 (Prop_lut6_I1_O)        0.124    12.677 r  window_cost_census_reg[9][3]_i_190/O
                         net (fo=22, routed)          0.869    13.546    window_cost_census_reg[9][3]_i_190_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I0_O)        0.124    13.670 f  window_cost_census_reg[9][3]_i_252/O
                         net (fo=1, routed)           0.849    14.519    window_cost_census_reg[9][3]_i_252_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I0_O)        0.124    14.643 f  window_cost_census_reg[9][3]_i_192/O
                         net (fo=21, routed)          0.888    15.531    window_cost_census_reg[9][3]_i_192_n_0
    SLICE_X45Y45         LUT6 (Prop_lut6_I1_O)        0.124    15.655 f  window_cost_census_reg[9][3]_i_193/O
                         net (fo=20, routed)          1.115    16.770    window_cost_census_reg[9][3]_i_193_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I1_O)        0.124    16.894 f  window_cost_census_reg[9][3]_i_195/O
                         net (fo=16, routed)          1.198    18.092    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_24_5
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124    18.216 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_135/O
                         net (fo=1, routed)           0.331    18.547    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_135_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    19.073 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.073    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_49_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.301 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_14/CO[2]
                         net (fo=5, routed)           1.119    20.420    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][3]_i_14_n_1
    SLICE_X37Y45         LUT4 (Prop_lut4_I2_O)        0.341    20.761 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][0]_i_6/O
                         net (fo=3, routed)           0.818    21.578    U_SAD_SSD_CENSUS/window_cost_census_reg[9][0]_i_6_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I0_O)        0.326    21.904 f  U_SAD_SSD_CENSUS/window_cost_census_reg[9][1]_i_5/O
                         net (fo=2, routed)           0.609    22.514    U_SAD_SSD_CENSUS/window_cost_census_reg[9][1]_i_5_n_0
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.124    22.638 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_5/O
                         net (fo=2, routed)           0.634    23.271    U_SAD_SSD_CENSUS/window_cost_census_reg[9][3]_i_5_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I5_O)        0.124    23.395 r  U_SAD_SSD_CENSUS/window_cost_census_reg[9][2]_i_1/O
                         net (fo=16, routed)          3.181    26.577    U_SAD_SSD_CENSUS/window_cost_census_return[2]
    SLICE_X1Y96          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[15][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       1.509    38.513    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X1Y96          FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[15][2]/C
                         clock pessimism              0.491    39.004    
                         clock uncertainty           -0.106    38.897    
    SLICE_X1Y96          FDPE (Setup_fdpe_C_D)       -0.061    38.836    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[15][2]
  -------------------------------------------------------------------
                         required time                         38.836    
                         arrival time                         -26.577    
  -------------------------------------------------------------------
                         slack                                 12.260    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/mem_L_reg[1][0][7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_L_reg[1][1][7]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.226ns (42.051%)  route 0.311ns (57.949%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       0.565    -0.616    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X11Y51         FDRE                                         r  U_SAD_SSD_CENSUS/mem_L_reg[1][0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDRE (Prop_fdre_C_Q)         0.128    -0.488 r  U_SAD_SSD_CENSUS/mem_L_reg[1][0][7]/Q
                         net (fo=3, routed)           0.311    -0.177    U_SAD_SSD_CENSUS/mem_L_reg[1][0]_518[7]
    SLICE_X15Y44         LUT6 (Prop_lut6_I0_O)        0.098    -0.079 r  U_SAD_SSD_CENSUS/window_L[1][1][7]_i_1/O
                         net (fo=1, routed)           0.000    -0.079    U_SAD_SSD_CENSUS/window_L[1][1][7]_i_1_n_0
    SLICE_X15Y44         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[1][1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       0.836    -0.854    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X15Y44         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[1][1][7]/C
                         clock pessimism              0.508    -0.345    
                         clock uncertainty            0.106    -0.239    
    SLICE_X15Y44         FDRE (Hold_fdre_C_D)         0.091    -0.148    U_SAD_SSD_CENSUS/window_L_reg[1][1][7]
  -------------------------------------------------------------------
                         required time                          0.148    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/j_reg[2]_rep/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/j_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.343%)  route 0.183ns (49.657%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       0.671    -0.510    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X3Y135         FDCE                                         r  U_SAD_SSD_CENSUS/j_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y135         FDCE (Prop_fdce_C_Q)         0.141    -0.369 r  U_SAD_SSD_CENSUS/j_reg[2]_rep/Q
                         net (fo=122, routed)         0.183    -0.185    U_SAD_SSD_CENSUS/j_reg[2]_rep_n_0
    SLICE_X6Y136         LUT5 (Prop_lut5_I1_O)        0.045    -0.140 r  U_SAD_SSD_CENSUS/j[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.140    U_SAD_SSD_CENSUS/j_next[3]
    SLICE_X6Y136         FDCE                                         r  U_SAD_SSD_CENSUS/j_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       0.943    -0.746    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X6Y136         FDCE                                         r  U_SAD_SSD_CENSUS/j_reg[3]/C
                         clock pessimism              0.270    -0.476    
                         clock uncertainty            0.106    -0.370    
    SLICE_X6Y136         FDCE (Hold_fdce_C_D)         0.121    -0.249    U_SAD_SSD_CENSUS/j_reg[3]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/mem_L_reg[2][0][4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_L_reg[2][1][4]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.667%)  route 0.181ns (49.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       0.548    -0.633    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X40Y75         FDRE                                         r  U_SAD_SSD_CENSUS/mem_L_reg[2][0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  U_SAD_SSD_CENSUS/mem_L_reg[2][0][4]/Q
                         net (fo=3, routed)           0.181    -0.311    U_SAD_SSD_CENSUS/mem_L_reg_n_0_[2][0][4]
    SLICE_X39Y76         LUT6 (Prop_lut6_I0_O)        0.045    -0.266 r  U_SAD_SSD_CENSUS/window_L[2][1][4]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    U_SAD_SSD_CENSUS/window_L[2][1][4]_i_1_n_0
    SLICE_X39Y76         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[2][1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       0.814    -0.875    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X39Y76         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[2][1][4]/C
                         clock pessimism              0.275    -0.600    
                         clock uncertainty            0.106    -0.494    
    SLICE_X39Y76         FDRE (Hold_fdre_C_D)         0.091    -0.403    U_SAD_SSD_CENSUS/window_L_reg[2][1][4]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/read_en_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/read_en_reg_reg_rep__0/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.247ns (65.378%)  route 0.131ns (34.622%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       0.592    -0.589    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X6Y99          FDPE                                         r  U_SAD_SSD_CENSUS/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDPE (Prop_fdpe_C_Q)         0.148    -0.441 r  U_SAD_SSD_CENSUS/read_en_reg_reg/Q
                         net (fo=163, routed)         0.131    -0.310    U_SAD_SSD_CENSUS/read_en_reg
    SLICE_X6Y99          LUT5 (Prop_lut5_I4_O)        0.099    -0.211 r  U_SAD_SSD_CENSUS/read_en_reg_rep__0_i_1/O
                         net (fo=1, routed)           0.000    -0.211    U_SAD_SSD_CENSUS/read_en_reg_rep__0_i_1_n_0
    SLICE_X6Y99          FDPE                                         r  U_SAD_SSD_CENSUS/read_en_reg_reg_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       0.863    -0.827    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X6Y99          FDPE                                         r  U_SAD_SSD_CENSUS/read_en_reg_reg_rep__0/C
                         clock pessimism              0.238    -0.589    
                         clock uncertainty            0.106    -0.483    
    SLICE_X6Y99          FDPE (Hold_fdpe_C_D)         0.121    -0.362    U_SAD_SSD_CENSUS/read_en_reg_reg_rep__0
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/read_en_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/read_en_reg_reg_rep/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.251ns (64.227%)  route 0.140ns (35.773%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       0.592    -0.589    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X6Y99          FDPE                                         r  U_SAD_SSD_CENSUS/read_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDPE (Prop_fdpe_C_Q)         0.148    -0.441 r  U_SAD_SSD_CENSUS/read_en_reg_reg/Q
                         net (fo=163, routed)         0.140    -0.301    U_SAD_SSD_CENSUS/read_en_reg
    SLICE_X6Y99          LUT5 (Prop_lut5_I4_O)        0.103    -0.198 r  U_SAD_SSD_CENSUS/read_en_reg_rep_i_1/O
                         net (fo=1, routed)           0.000    -0.198    U_SAD_SSD_CENSUS/read_en_reg_rep_i_1_n_0
    SLICE_X6Y99          FDPE                                         r  U_SAD_SSD_CENSUS/read_en_reg_reg_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       0.863    -0.827    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X6Y99          FDPE                                         r  U_SAD_SSD_CENSUS/read_en_reg_reg_rep/C
                         clock pessimism              0.238    -0.589    
                         clock uncertainty            0.106    -0.483    
    SLICE_X6Y99          FDPE (Hold_fdpe_C_D)         0.132    -0.351    U_SAD_SSD_CENSUS/read_en_reg_reg_rep
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/mem_L_reg[2][0][5]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_L_reg[2][1][5]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.036%)  route 0.209ns (52.964%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       0.557    -0.624    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X45Y66         FDRE                                         r  U_SAD_SSD_CENSUS/mem_L_reg[2][0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  U_SAD_SSD_CENSUS/mem_L_reg[2][0][5]/Q
                         net (fo=3, routed)           0.209    -0.274    U_SAD_SSD_CENSUS/mem_L_reg_n_0_[2][0][5]
    SLICE_X46Y66         LUT6 (Prop_lut6_I0_O)        0.045    -0.229 r  U_SAD_SSD_CENSUS/window_L[2][1][5]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    U_SAD_SSD_CENSUS/window_L[2][1][5]_i_1_n_0
    SLICE_X46Y66         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[2][1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       0.825    -0.865    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X46Y66         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[2][1][5]/C
                         clock pessimism              0.255    -0.610    
                         clock uncertainty            0.106    -0.504    
    SLICE_X46Y66         FDRE (Hold_fdre_C_D)         0.121    -0.383    U_SAD_SSD_CENSUS/window_L_reg[2][1][5]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.630%)  route 0.174ns (45.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       0.643    -0.538    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X50Y138        FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y138        FDCE (Prop_fdce_C_Q)         0.164    -0.374 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/Q
                         net (fo=24, routed)          0.174    -0.200    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[6]
    SLICE_X50Y138        LUT6 (Prop_lut6_I2_O)        0.045    -0.155 r  U_vga_controller/U_Pixel_Counter/v_counter[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.155    U_vga_controller/U_Pixel_Counter/v_counter[9]_i_2_n_0
    SLICE_X50Y138        FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       0.917    -0.772    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X50Y138        FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/C
                         clock pessimism              0.234    -0.538    
                         clock uncertainty            0.106    -0.432    
    SLICE_X50Y138        FDCE (Hold_fdce_C_D)         0.121    -0.311    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.246ns (64.389%)  route 0.136ns (35.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       0.592    -0.589    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X6Y99          FDCE                                         r  U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDCE (Prop_fdce_C_Q)         0.148    -0.441 r  U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[2]/Q
                         net (fo=107, routed)         0.136    -0.305    U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg_n_0_[2]
    SLICE_X6Y99          LUT6 (Prop_lut6_I1_O)        0.098    -0.207 r  U_SAD_SSD_CENSUS/FSM_onehot_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    U_SAD_SSD_CENSUS/FSM_onehot_state_reg[0]_i_1_n_0
    SLICE_X6Y99          FDPE                                         r  U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       0.863    -0.827    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X6Y99          FDPE                                         r  U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[0]/C
                         clock pessimism              0.238    -0.589    
                         clock uncertainty            0.106    -0.483    
    SLICE_X6Y99          FDPE (Hold_fdpe_C_D)         0.120    -0.363    U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.190ns (51.455%)  route 0.179ns (48.545%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       0.639    -0.542    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X47Y136        FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y136        FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/Q
                         net (fo=25, routed)          0.179    -0.222    U_vga_controller/U_Pixel_Counter/Q[2]
    SLICE_X47Y136        LUT4 (Prop_lut4_I0_O)        0.049    -0.173 r  U_vga_controller/U_Pixel_Counter/h_counter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.173    U_vga_controller/U_Pixel_Counter/h_counter_0[9]
    SLICE_X47Y136        FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       0.912    -0.777    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X47Y136        FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/C
                         clock pessimism              0.235    -0.542    
                         clock uncertainty            0.106    -0.436    
    SLICE_X47Y136        FDCE (Hold_fdce_C_D)         0.107    -0.329    U_vga_controller/U_Pixel_Counter/h_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.355%)  route 0.233ns (55.645%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       0.643    -0.538    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X48Y139        FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y139        FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/Q
                         net (fo=10, routed)          0.233    -0.164    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[1]
    SLICE_X52Y138        LUT6 (Prop_lut6_I5_O)        0.045    -0.119 r  U_vga_controller/U_Pixel_Counter/v_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.119    U_vga_controller/U_Pixel_Counter/v_counter[5]_i_1_n_0
    SLICE_X52Y138        FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=12205, routed)       0.917    -0.772    U_vga_controller/U_Pixel_Counter/vga_clk
    SLICE_X52Y138        FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                         clock pessimism              0.270    -0.502    
                         clock uncertainty            0.106    -0.396    
    SLICE_X52Y138        FDCE (Hold_fdce_C_D)         0.120    -0.276    U_vga_controller/U_Pixel_Counter/v_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.157    





