// Seed: 197820650
module module_0 (
    output logic id_0,
    input id_1,
    output logic id_2,
    input logic id_3,
    input id_4,
    input id_5,
    output id_6,
    output id_7,
    input logic id_8,
    output id_9,
    input logic id_10,
    output logic id_11,
    output logic id_12,
    input tri id_13,
    output logic id_14
);
  assign id_14 = 1;
  type_24(
      id_4, id_14 + 1, id_13[1], 1
  );
  assign id_6 = id_10;
endmodule
