// Seed: 2338967063
module module_0 (
    input supply0 id_0,
    input uwire   id_1
);
  wire id_3;
  tri  id_4;
  wire id_5;
  wire id_6;
  assign module_1.id_5 = 0;
  assign id_4 = 1;
endmodule
module module_1 (
    output uwire id_0#(.id_3(id_3), .id_4(1), .id_5(id_5 * 1))
    , id_6,
    input  tri   id_1
);
  id_7(
      .id_0(id_5),
      .id_1(id_6 - id_5),
      .id_2(1'd0),
      .id_3(id_1),
      .id_4(id_0),
      .id_5(id_6),
      .id_6(1),
      .id_7(id_6),
      .id_8(1),
      .id_9(1),
      .id_10(id_0),
      .id_11(1),
      .id_12(id_1),
      .id_13(1'h0)
  );
  module_0 modCall_1 (
      id_1,
      id_1
  );
endmodule
