/*
 * Copyright (C) 2012 Freescale Semiconductor, Inc.
 *
 * SPDX-License-Identifier:	GPL-2.0+
 *
 * Refer doc/README.imximage for more details about how-to configure
 * and create imximage boot image
 *
 * The syntax is taken as close as possible with the kwbimage
 */
/* image version */

IMAGE_VERSION 2

/*
 * Boot Device : one of
 * spi, sd (the board has no nand neither onenand)
 */
BOOT_FROM	sd

/* IOMUX */
/* DDR IO TYPE */
DATA 4 0x020E0798 0x000C0000
DATA 4 0x020E0758 0x00000000

/* CLOCK */
DATA 4 0x020E0588 0x00000028
DATA 4 0x020E0594 0x00000028

/* ADDRESS */
DATA 4 0x020E056C 0x00000028
DATA 4 0x020E0578 0x00000028
DATA 4 0x020E074C 0x00000028

/* Control */
DATA 4 0x020E057C 0x00000028
DATA 4 0x020E058C 0x00000000
DATA 4 0x020E059C 0x00000028
DATA 4 0x020E05A0 0x00000028
DATA 4 0x020E078C 0x00000028

/* Data Strobes */
DATA 4 0x020E0750 0x00020000
DATA 4 0x020E05A8 0x00000028
DATA 4 0x020E05B0 0x00000028
DATA 4 0x020E0524 0x00000028
DATA 4 0x020E051C 0x00000028
DATA 4 0x020E0518 0x00000028
DATA 4 0x020E050C 0x00000028
DATA 4 0x020E05B8 0x00000028
DATA 4 0x020E05C0 0x00000028

/* Data */
DATA 4 0x020E0774 0x00020000
DATA 4 0x020E0784 0x00000028
DATA 4 0x020E0788 0x00000028
DATA 4 0x020E0794 0x00000028
DATA 4 0x020E079C 0x00000028
DATA 4 0x020E07A0 0x00000028
DATA 4 0x020E07A4 0x00000028
DATA 4 0x020E07A8 0x00000028
DATA 4 0x020E0748 0x00000028

DATA 4 0x020E05AC 0x00000028
DATA 4 0x020E05B4 0x00000028
DATA 4 0x020E0528 0x00000028
DATA 4 0x020E0520 0x00000028
DATA 4 0x020E0514 0x00000028
DATA 4 0x020E0510 0x00000028
DATA 4 0x020E05BC 0x00000028
DATA 4 0x020E05C4 0x00000028

/* Calibration setup */
DATA 4 0x021B0800 0xA1390003

/* Write Level calibration */
DATA 4 0x021B080C 0x001F001F
DATA 4 0x021B0810 0x001F001F
DATA 4 0x021B480C 0x001F001F
DATA 4 0x021B4810 0x001F001F

/* Read DQS Gating calibration */
DATA 4 0x021B083C 0x4319032E
DATA 4 0x021B0840 0x030B030E
DATA 4 0x021B483C 0x43070316
DATA 4 0x021B4840 0x030D0259

/* Read calibration */
DATA 4 0x021B0848 0x4A434445
DATA 4 0x021B4848 0x45454049

/* Write calibration */
DATA 4 0x021B0850 0x37444539
DATA 4 0x021B4850 0x453F463E

/* Read data bit delay */
DATA 4 0x021B081C 0x33333333
DATA 4 0x021B0820 0x33333333
DATA 4 0x021B0824 0x33333333
DATA 4 0x021B0828 0x33333333
DATA 4 0x021B481C 0x33333333
DATA 4 0x021B4820 0x33333333
DATA 4 0x021B4824 0x33333333
DATA 4 0x021B4828 0x33333333

/* complete calibration */
DATA 4 0x021B08B8 0x00000800
DATA 4 0x021B48B8 0x00000800

/* MMDC init */
DATA 4 0x021B0004 0x00020036
DATA 4 0x021B0008 0x09444040
DATA 4 0x021B000C 0x555A7975
DATA 4 0x021B0010 0xFF538F64
DATA 4 0x021B0014 0x01FF00DB

DATA 4 0x021B0018 0x00001740
DATA 4 0x021B001C 0x00008000
DATA 4 0x021B002C 0x000026D2
DATA 4 0x021B0030 0x005A1023
DATA 4 0x021B0040 0x00000027
DATA 4 0x021B0000 0x831A0000

DATA 4 0x021B001C 0x04088032
DATA 4 0x021B001C 0x00008033
DATA 4 0x021B001C 0x00048031
DATA 4 0x021B001C 0x09408030
DATA 4 0x021B001C 0x04008040

DATA 4 0x021B0020 0x00005800

DATA 4 0x021B0818 0x00011117
DATA 4 0x021B4818 0x00011117

DATA 4 0x021B0004 0x00025576

DATA 4 0x021B0404 0x00011006

DATA 4 0x021B001C 0x00000000

/* set the default clock gate to save power */
DATA 4 0x020c4068 0x00C03F3F
DATA 4 0x020c406c 0x0030FC03
DATA 4 0x020c4070 0x0FFFC000
DATA 4 0x020c4074 0x3FF00000
DATA 4 0x020c4078 0x00FFF300
DATA 4 0x020c407c 0x0F0000C3
DATA 4 0x020c4080 0x000003FF

/* enable AXI cache for VDOA/VPU/IPU */
DATA 4 0x020e0010 0xF00000CF
/* set IPU AXI-id0 Qos=0xf(bypass) AXI-id1 Qos=0x7 */
DATA 4 0x020e0018 0x007F007F
DATA 4 0x020e001c 0x007F007F

/*
 * Setup CCM_CCOSR register as follows:
 *
 * cko1_en  = 1	   --> CKO1 enabled
 * cko1_div = 111  --> divide by 8
 * cko1_sel = 1011 --> ahb_clk_root
 *
 * This sets CKO1 at ahb_clk_root/8 = 132/8 = 16.5 MHz
 */
DATA 4 0x020c4060 0x000000fb

