# Copyright (C) 2017  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.

# Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
# File: C:\Users\colaa.DESKTOP-Q1NJRRS\OneDrive\hws\HLIMDS\HLIMDS2020\lab3\verilog\imp\cam_proj.csv
# Generated on: Mon Nov 16 14:45:54 2020

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
Cke,Output,PIN_L7,3,B3_N0,PIN_L7,3.3-V LVTTL,,,,,
HREF_cam,Input,PIN_R10,4,B4_N0,PIN_R10,2.5 V,,,,,
LED[7],Output,PIN_L3,2,B2_N0,PIN_L3,3.3-V LVTTL,,,,,
LED[6],Output,PIN_B1,1,B1_N0,PIN_B1,3.3-V LVTTL,,,,,
LED[5],Output,PIN_F3,1,B1_N0,PIN_F3,3.3-V LVTTL,,,,,
LED[4],Output,PIN_D1,1,B1_N0,PIN_D1,3.3-V LVTTL,,,,,
LED[3],Output,PIN_A11,7,B7_N0,PIN_A11,3.3-V LVTTL,,,,,
LED[2],Output,PIN_B13,7,B7_N0,PIN_B13,3.3-V LVTTL,,,,,
LED[1],Output,PIN_A13,7,B7_N0,PIN_A13,3.3-V LVTTL,,,,,
LED[0],Output,PIN_A15,7,B7_N0,PIN_A15,3.3-V LVTTL,,,,,
PCLK_cam,Input,PIN_N9,4,B4_N0,PIN_N9,2.5 V,,,,,
VSYNC_cam,Input,PIN_P11,4,B4_N0,PIN_P11,2.5 V,,,,,
XCLK_cam,Output,PIN_N11,4,B4_N0,PIN_N11,2.5 V,,,,,
b[4],Output,PIN_B11,7,B7_N0,PIN_B11,3.3-V LVTTL,,,,,
b[3],Output,,,,PIN_J13,,,,,,
b[2],Output,,,,PIN_N16,,,,,,
b[1],Output,,,,PIN_J16,,,,,,
b[0],Output,,,,PIN_J14,,,,,,
ba[1],Output,PIN_M6,3,B3_N0,PIN_M6,3.3-V LVTTL,,,,,
ba[0],Output,PIN_M7,3,B3_N0,PIN_M7,3.3-V LVTTL,,,,,
cas_n,Output,PIN_L1,2,B2_N0,PIN_L1,3.3-V LVTTL,,,,,
clk50,Input,PIN_R8,3,B3_N0,PIN_R8,3.3-V LVTTL,,,,,
cs_n,Output,PIN_P6,3,B3_N0,PIN_P6,3.3-V LVTTL,,,,,
data_cam[7],Input,PIN_T11,4,B4_N0,PIN_T11,2.5 V,,,,,
data_cam[6],Input,PIN_R12,4,B4_N0,PIN_R12,2.5 V,,,,,
data_cam[5],Input,PIN_T12,4,B4_N0,PIN_T12,2.5 V,,,,,
data_cam[4],Input,PIN_R13,4,B4_N0,PIN_R13,2.5 V,,,,,
data_cam[3],Input,PIN_T15,4,B4_N0,PIN_T15,2.5 V,,,,,
data_cam[2],Input,PIN_T14,4,B4_N0,PIN_T14,2.5 V,,,,,
data_cam[1],Input,PIN_T13,4,B4_N0,PIN_T13,2.5 V,,,,,
data_cam[0],Input,PIN_R9,4,B4_N0,PIN_R9,2.5 V,,,,,
dqm[1],Output,PIN_T5,3,B3_N0,PIN_T5,3.3-V LVTTL,,,,,
dqm[0],Output,PIN_R6,3,B3_N0,PIN_R6,3.3-V LVTTL,,,,,
g[5],Output,PIN_D9,7,B7_N0,PIN_D9,3.3-V LVTTL,,,,,
g[4],Output,,,,PIN_G16,,,,,,
g[3],Output,,,,PIN_K16,,,,,,
g[2],Output,,,,PIN_R16,,,,,,
g[1],Output,,,,PIN_L13,,,,,,
g[0],Output,,,,PIN_L16,,,,,,
on_off_cam,Output,PIN_T10,4,B4_N0,PIN_T10,2.5 V,,,,,
r[4],Output,PIN_E10,7,B7_N0,PIN_E10,3.3-V LVTTL,,,,,
r[3],Output,,,,PIN_L14,,,,,,
r[2],Output,,,,PIN_L15,,,,,,
r[1],Output,,,,PIN_N14,,,,,,
r[0],Output,,,,PIN_N15,,,,,,
ras_n,Output,PIN_L2,2,B2_N0,PIN_L2,3.3-V LVTTL,,,,,
res_cam,Output,PIN_R11,4,B4_N0,PIN_R11,2.5 V,,,,,
rst,Input,PIN_J15,5,B5_N0,PIN_J15,3.3-V LVTTL,,,,,
sd_addr[11],Output,PIN_N1,2,B2_N0,PIN_N1,3.3-V LVTTL,,,,,
sd_addr[10],Output,PIN_N2,2,B2_N0,PIN_N2,3.3-V LVTTL,,,,,
sd_addr[9],Output,PIN_P1,2,B2_N0,PIN_P1,3.3-V LVTTL,,,,,
sd_addr[8],Output,PIN_R1,2,B2_N0,PIN_R1,3.3-V LVTTL,,,,,
sd_addr[7],Output,PIN_T6,3,B3_N0,PIN_T6,3.3-V LVTTL,,,,,
sd_addr[6],Output,PIN_N8,3,B3_N0,PIN_N8,3.3-V LVTTL,,,,,
sd_addr[5],Output,PIN_T7,3,B3_N0,PIN_T7,3.3-V LVTTL,,,,,
sd_addr[4],Output,PIN_P8,3,B3_N0,PIN_P8,3.3-V LVTTL,,,,,
sd_addr[3],Output,PIN_M8,3,B3_N0,PIN_M8,3.3-V LVTTL,,,,,
sd_addr[2],Output,PIN_N6,3,B3_N0,PIN_N6,3.3-V LVTTL,,,,,
sd_addr[1],Output,PIN_N5,3,B3_N0,PIN_N5,3.3-V LVTTL,,,,,
sd_addr[0],Output,PIN_P2,2,B2_N0,PIN_P2,3.3-V LVTTL,,,,,
sd_data[15],Bidir,PIN_K1,2,B2_N0,PIN_K1,3.3-V LVTTL,,,,,
sd_data[14],Bidir,PIN_N3,3,B3_N0,PIN_N3,3.3-V LVTTL,,,,,
sd_data[13],Bidir,PIN_P3,3,B3_N0,PIN_P3,3.3-V LVTTL,,,,,
sd_data[12],Bidir,PIN_R5,3,B3_N0,PIN_R5,3.3-V LVTTL,,,,,
sd_data[11],Bidir,PIN_R3,3,B3_N0,PIN_R3,3.3-V LVTTL,,,,,
sd_data[10],Bidir,PIN_T3,3,B3_N0,PIN_T3,3.3-V LVTTL,,,,,
sd_data[9],Bidir,PIN_T2,3,B3_N0,PIN_T2,3.3-V LVTTL,,,,,
sd_data[8],Bidir,PIN_T4,3,B3_N0,PIN_T4,3.3-V LVTTL,,,,,
sd_data[7],Bidir,PIN_R7,3,B3_N0,PIN_R7,3.3-V LVTTL,,,,,
sd_data[6],Bidir,PIN_J1,2,B2_N0,PIN_J1,3.3-V LVTTL,,,,,
sd_data[5],Bidir,PIN_J2,2,B2_N0,PIN_J2,3.3-V LVTTL,,,,,
sd_data[4],Bidir,PIN_K2,2,B2_N0,PIN_K2,3.3-V LVTTL,,,,,
sd_data[3],Bidir,PIN_K5,2,B2_N0,PIN_K5,3.3-V LVTTL,,,,,
sd_data[2],Bidir,PIN_L8,3,B3_N0,PIN_L8,3.3-V LVTTL,,,,,
sd_data[1],Bidir,PIN_G1,1,B1_N0,PIN_G1,3.3-V LVTTL,,,,,
sd_data[0],Bidir,PIN_G2,1,B1_N0,PIN_G2,3.3-V LVTTL,,,,,
sdram_clk,Output,PIN_R4,3,B3_N0,PIN_R4,3.3-V LVTTL,,,,,
sioc,Output,PIN_C3,8,B8_N0,PIN_C3,3.3-V LVTTL,,,,,
siod,Output,PIN_D3,8,B8_N0,PIN_D3,3.3-V LVTTL,,,,,
start_gray_kn,Input,PIN_E1,1,B1_N0,PIN_E1,3.3-V LVTTL,,,,,
tft_cs,Output,PIN_A6,8,B8_N0,PIN_A6,3.3-V LVTTL,,,,,
tft_dc,Output,PIN_D5,8,B8_N0,PIN_D5,3.3-V LVTTL,,,,,
tft_reset,Output,PIN_B6,8,B8_N0,PIN_B6,3.3-V LVTTL,,,,,
tft_sck,Output,PIN_B5,8,B8_N0,PIN_B5,3.3-V LVTTL,,,,,
tft_sdi,Output,PIN_A5,8,B8_N0,PIN_A5,3.3-V LVTTL,,,,,
tft_sdo,Input,PIN_B4,8,B8_N0,PIN_B4,3.3-V LVTTL,,,,,
we_n,Output,PIN_C2,1,B1_N0,PIN_C2,3.3-V LVTTL,,,,,
vsync,Unknown,PIN_B12,7,B7_N0,,,,,,,
hsync,Unknown,PIN_D11,7,B7_N0,,,,,,,
RxD,Unknown,PIN_K15,5,B5_N0,,,,,,,
TxD,Unknown,PIN_J14,5,B5_N0,,,,,,,
