module top_module(
    input clk,
    input a,
    input b,
    output wire out_assign,
    output reg out_always_comb,
    output reg out_always_ff   );

    //combinational logic
    assign out_assign=a^b;
    
    always@(*) //combinational always block
        begin
            out_always_comb=a^b;
        end
        
    always@(posedge clk) //clocked always block
        begin
            out_always_ff<=a^b;
        end

endmodule
