|vga_top
clk => clk.IN1
rst_n => rst_n.IN2
R[0] <= lcd_rgb[11].DB_MAX_OUTPUT_PORT_TYPE
R[1] <= lcd_rgb[12].DB_MAX_OUTPUT_PORT_TYPE
R[2] <= lcd_rgb[13].DB_MAX_OUTPUT_PORT_TYPE
R[3] <= lcd_rgb[14].DB_MAX_OUTPUT_PORT_TYPE
R[4] <= lcd_rgb[15].DB_MAX_OUTPUT_PORT_TYPE
B[0] <= lcd_rgb[0].DB_MAX_OUTPUT_PORT_TYPE
B[1] <= lcd_rgb[1].DB_MAX_OUTPUT_PORT_TYPE
B[2] <= lcd_rgb[2].DB_MAX_OUTPUT_PORT_TYPE
B[3] <= lcd_rgb[3].DB_MAX_OUTPUT_PORT_TYPE
B[4] <= lcd_rgb[4].DB_MAX_OUTPUT_PORT_TYPE
G[0] <= lcd_rgb[5].DB_MAX_OUTPUT_PORT_TYPE
G[1] <= lcd_rgb[6].DB_MAX_OUTPUT_PORT_TYPE
G[2] <= lcd_rgb[7].DB_MAX_OUTPUT_PORT_TYPE
G[3] <= lcd_rgb[8].DB_MAX_OUTPUT_PORT_TYPE
G[4] <= lcd_rgb[9].DB_MAX_OUTPUT_PORT_TYPE
G[5] <= lcd_rgb[10].DB_MAX_OUTPUT_PORT_TYPE
HSYNC <= lcd_driver:u_lcd_driver.lcd_hs
VSYNC <= lcd_driver:u_lcd_driver.lcd_vs


|vga_top|pll0:pll0_inst
areset => areset.IN1
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk


|vga_top|pll0:pll0_inst|altpll:altpll_component
inclk[0] => pll0_altpll:auto_generated.inclk[0]
inclk[1] => pll0_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll0_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|vga_top|pll0:pll0_inst|altpll:altpll_component|pll0_altpll:auto_generated
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|vga_top|lcd_display:u_lcd_display
lcd_pclk => pixel_data[0]~reg0.CLK
lcd_pclk => pixel_data[1]~reg0.CLK
lcd_pclk => pixel_data[2]~reg0.CLK
lcd_pclk => pixel_data[3]~reg0.CLK
lcd_pclk => pixel_data[4]~reg0.CLK
lcd_pclk => pixel_data[5]~reg0.CLK
lcd_pclk => pixel_data[6]~reg0.CLK
lcd_pclk => pixel_data[7]~reg0.CLK
lcd_pclk => pixel_data[8]~reg0.CLK
lcd_pclk => pixel_data[9]~reg0.CLK
lcd_pclk => pixel_data[10]~reg0.CLK
lcd_pclk => pixel_data[11]~reg0.CLK
lcd_pclk => pixel_data[12]~reg0.CLK
lcd_pclk => pixel_data[13]~reg0.CLK
lcd_pclk => pixel_data[14]~reg0.CLK
lcd_pclk => pixel_data[15]~reg0.CLK
rst_n => pixel_data[0]~reg0.ACLR
rst_n => pixel_data[1]~reg0.ACLR
rst_n => pixel_data[2]~reg0.ACLR
rst_n => pixel_data[3]~reg0.ACLR
rst_n => pixel_data[4]~reg0.ACLR
rst_n => pixel_data[5]~reg0.ACLR
rst_n => pixel_data[6]~reg0.ACLR
rst_n => pixel_data[7]~reg0.ACLR
rst_n => pixel_data[8]~reg0.ACLR
rst_n => pixel_data[9]~reg0.ACLR
rst_n => pixel_data[10]~reg0.ACLR
rst_n => pixel_data[11]~reg0.ACLR
rst_n => pixel_data[12]~reg0.ACLR
rst_n => pixel_data[13]~reg0.ACLR
rst_n => pixel_data[14]~reg0.ACLR
rst_n => pixel_data[15]~reg0.ACLR
pixel_xpos[0] => LessThan0.IN22
pixel_xpos[0] => LessThan1.IN22
pixel_xpos[0] => LessThan2.IN22
pixel_xpos[0] => LessThan3.IN24
pixel_xpos[0] => LessThan4.IN24
pixel_xpos[0] => LessThan5.IN26
pixel_xpos[0] => LessThan6.IN26
pixel_xpos[0] => LessThan7.IN26
pixel_xpos[1] => LessThan0.IN21
pixel_xpos[1] => LessThan1.IN21
pixel_xpos[1] => LessThan2.IN21
pixel_xpos[1] => LessThan3.IN23
pixel_xpos[1] => LessThan4.IN23
pixel_xpos[1] => LessThan5.IN25
pixel_xpos[1] => LessThan6.IN25
pixel_xpos[1] => LessThan7.IN25
pixel_xpos[2] => LessThan0.IN20
pixel_xpos[2] => LessThan1.IN20
pixel_xpos[2] => LessThan2.IN20
pixel_xpos[2] => LessThan3.IN22
pixel_xpos[2] => LessThan4.IN22
pixel_xpos[2] => LessThan5.IN24
pixel_xpos[2] => LessThan6.IN24
pixel_xpos[2] => LessThan7.IN24
pixel_xpos[3] => LessThan0.IN19
pixel_xpos[3] => LessThan1.IN19
pixel_xpos[3] => LessThan2.IN19
pixel_xpos[3] => LessThan3.IN21
pixel_xpos[3] => LessThan4.IN21
pixel_xpos[3] => LessThan5.IN23
pixel_xpos[3] => LessThan6.IN23
pixel_xpos[3] => LessThan7.IN23
pixel_xpos[4] => LessThan0.IN18
pixel_xpos[4] => LessThan1.IN18
pixel_xpos[4] => LessThan2.IN18
pixel_xpos[4] => LessThan3.IN20
pixel_xpos[4] => LessThan4.IN20
pixel_xpos[4] => LessThan5.IN22
pixel_xpos[4] => LessThan6.IN22
pixel_xpos[4] => LessThan7.IN22
pixel_xpos[5] => LessThan0.IN17
pixel_xpos[5] => LessThan1.IN17
pixel_xpos[5] => LessThan2.IN17
pixel_xpos[5] => LessThan3.IN19
pixel_xpos[5] => LessThan4.IN19
pixel_xpos[5] => LessThan5.IN21
pixel_xpos[5] => LessThan6.IN21
pixel_xpos[5] => LessThan7.IN21
pixel_xpos[6] => LessThan0.IN16
pixel_xpos[6] => LessThan1.IN16
pixel_xpos[6] => LessThan2.IN16
pixel_xpos[6] => LessThan3.IN18
pixel_xpos[6] => LessThan4.IN18
pixel_xpos[6] => LessThan5.IN20
pixel_xpos[6] => LessThan6.IN20
pixel_xpos[6] => LessThan7.IN20
pixel_xpos[7] => LessThan0.IN15
pixel_xpos[7] => LessThan1.IN15
pixel_xpos[7] => LessThan2.IN15
pixel_xpos[7] => LessThan3.IN17
pixel_xpos[7] => LessThan4.IN17
pixel_xpos[7] => LessThan5.IN19
pixel_xpos[7] => LessThan6.IN19
pixel_xpos[7] => LessThan7.IN19
pixel_xpos[8] => LessThan0.IN14
pixel_xpos[8] => LessThan1.IN14
pixel_xpos[8] => LessThan2.IN14
pixel_xpos[8] => LessThan3.IN16
pixel_xpos[8] => LessThan4.IN16
pixel_xpos[8] => LessThan5.IN18
pixel_xpos[8] => LessThan6.IN18
pixel_xpos[8] => LessThan7.IN18
pixel_xpos[9] => LessThan0.IN13
pixel_xpos[9] => LessThan1.IN13
pixel_xpos[9] => LessThan2.IN13
pixel_xpos[9] => LessThan3.IN15
pixel_xpos[9] => LessThan4.IN15
pixel_xpos[9] => LessThan5.IN17
pixel_xpos[9] => LessThan6.IN17
pixel_xpos[9] => LessThan7.IN17
pixel_xpos[10] => LessThan0.IN12
pixel_xpos[10] => LessThan1.IN12
pixel_xpos[10] => LessThan2.IN12
pixel_xpos[10] => LessThan3.IN14
pixel_xpos[10] => LessThan4.IN14
pixel_xpos[10] => LessThan5.IN16
pixel_xpos[10] => LessThan6.IN16
pixel_xpos[10] => LessThan7.IN16
pixel_ypos[0] => ~NO_FANOUT~
pixel_ypos[1] => ~NO_FANOUT~
pixel_ypos[2] => ~NO_FANOUT~
pixel_ypos[3] => ~NO_FANOUT~
pixel_ypos[4] => ~NO_FANOUT~
pixel_ypos[5] => ~NO_FANOUT~
pixel_ypos[6] => ~NO_FANOUT~
pixel_ypos[7] => ~NO_FANOUT~
pixel_ypos[8] => ~NO_FANOUT~
pixel_ypos[9] => ~NO_FANOUT~
pixel_ypos[10] => ~NO_FANOUT~
h_disp[0] => Div0.IN13
h_disp[1] => Div0.IN12
h_disp[2] => Div0.IN11
h_disp[3] => Div0.IN10
h_disp[4] => Div0.IN9
h_disp[5] => Div0.IN8
h_disp[6] => Div0.IN7
h_disp[7] => Div0.IN6
h_disp[8] => Div0.IN5
h_disp[9] => Div0.IN4
h_disp[10] => Div0.IN3
v_disp[0] => ~NO_FANOUT~
v_disp[1] => ~NO_FANOUT~
v_disp[2] => ~NO_FANOUT~
v_disp[3] => ~NO_FANOUT~
v_disp[4] => ~NO_FANOUT~
v_disp[5] => ~NO_FANOUT~
v_disp[6] => ~NO_FANOUT~
v_disp[7] => ~NO_FANOUT~
v_disp[8] => ~NO_FANOUT~
v_disp[9] => ~NO_FANOUT~
v_disp[10] => ~NO_FANOUT~
pixel_data[0] <= pixel_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[1] <= pixel_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[2] <= pixel_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[3] <= pixel_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[4] <= pixel_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[5] <= pixel_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[6] <= pixel_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[7] <= pixel_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[8] <= pixel_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[9] <= pixel_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[10] <= pixel_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[11] <= pixel_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[12] <= pixel_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[13] <= pixel_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[14] <= pixel_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[15] <= pixel_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vga_top|lcd_driver:u_lcd_driver
lcd_pclk => lcd_vs~reg0.CLK
lcd_pclk => lcd_hs~reg0.CLK
lcd_pclk => v_cnt[0].CLK
lcd_pclk => v_cnt[1].CLK
lcd_pclk => v_cnt[2].CLK
lcd_pclk => v_cnt[3].CLK
lcd_pclk => v_cnt[4].CLK
lcd_pclk => v_cnt[5].CLK
lcd_pclk => v_cnt[6].CLK
lcd_pclk => v_cnt[7].CLK
lcd_pclk => v_cnt[8].CLK
lcd_pclk => v_cnt[9].CLK
lcd_pclk => v_cnt[10].CLK
lcd_pclk => h_cnt[0].CLK
lcd_pclk => h_cnt[1].CLK
lcd_pclk => h_cnt[2].CLK
lcd_pclk => h_cnt[3].CLK
lcd_pclk => h_cnt[4].CLK
lcd_pclk => h_cnt[5].CLK
lcd_pclk => h_cnt[6].CLK
lcd_pclk => h_cnt[7].CLK
lcd_pclk => h_cnt[8].CLK
lcd_pclk => h_cnt[9].CLK
lcd_pclk => h_cnt[10].CLK
lcd_pclk => data_req~reg0.CLK
lcd_pclk => lcd_de~reg0.CLK
lcd_pclk => pixel_ypos[0]~reg0.CLK
lcd_pclk => pixel_ypos[1]~reg0.CLK
lcd_pclk => pixel_ypos[2]~reg0.CLK
lcd_pclk => pixel_ypos[3]~reg0.CLK
lcd_pclk => pixel_ypos[4]~reg0.CLK
lcd_pclk => pixel_ypos[5]~reg0.CLK
lcd_pclk => pixel_ypos[6]~reg0.CLK
lcd_pclk => pixel_ypos[7]~reg0.CLK
lcd_pclk => pixel_ypos[8]~reg0.CLK
lcd_pclk => pixel_ypos[9]~reg0.CLK
lcd_pclk => pixel_ypos[10]~reg0.CLK
lcd_pclk => pixel_xpos[0]~reg0.CLK
lcd_pclk => pixel_xpos[1]~reg0.CLK
lcd_pclk => pixel_xpos[2]~reg0.CLK
lcd_pclk => pixel_xpos[3]~reg0.CLK
lcd_pclk => pixel_xpos[4]~reg0.CLK
lcd_pclk => pixel_xpos[5]~reg0.CLK
lcd_pclk => pixel_xpos[6]~reg0.CLK
lcd_pclk => pixel_xpos[7]~reg0.CLK
lcd_pclk => pixel_xpos[8]~reg0.CLK
lcd_pclk => pixel_xpos[9]~reg0.CLK
lcd_pclk => pixel_xpos[10]~reg0.CLK
lcd_pclk => lcd_clk.DATAIN
rst_n => pixel_xpos[0]~reg0.ACLR
rst_n => pixel_xpos[1]~reg0.ACLR
rst_n => pixel_xpos[2]~reg0.ACLR
rst_n => pixel_xpos[3]~reg0.ACLR
rst_n => pixel_xpos[4]~reg0.ACLR
rst_n => pixel_xpos[5]~reg0.ACLR
rst_n => pixel_xpos[6]~reg0.ACLR
rst_n => pixel_xpos[7]~reg0.ACLR
rst_n => pixel_xpos[8]~reg0.ACLR
rst_n => pixel_xpos[9]~reg0.ACLR
rst_n => pixel_xpos[10]~reg0.ACLR
rst_n => pixel_ypos[0]~reg0.ACLR
rst_n => pixel_ypos[1]~reg0.ACLR
rst_n => pixel_ypos[2]~reg0.ACLR
rst_n => pixel_ypos[3]~reg0.ACLR
rst_n => pixel_ypos[4]~reg0.ACLR
rst_n => pixel_ypos[5]~reg0.ACLR
rst_n => pixel_ypos[6]~reg0.ACLR
rst_n => pixel_ypos[7]~reg0.ACLR
rst_n => pixel_ypos[8]~reg0.ACLR
rst_n => pixel_ypos[9]~reg0.ACLR
rst_n => pixel_ypos[10]~reg0.ACLR
rst_n => data_req~reg0.ACLR
rst_n => lcd_de~reg0.ACLR
rst_n => lcd_hs~reg0.PRESET
rst_n => lcd_vs~reg0.PRESET
rst_n => h_cnt[0].ACLR
rst_n => h_cnt[1].ACLR
rst_n => h_cnt[2].ACLR
rst_n => h_cnt[3].ACLR
rst_n => h_cnt[4].ACLR
rst_n => h_cnt[5].ACLR
rst_n => h_cnt[6].ACLR
rst_n => h_cnt[7].ACLR
rst_n => h_cnt[8].ACLR
rst_n => h_cnt[9].ACLR
rst_n => h_cnt[10].ACLR
rst_n => v_cnt[0].ACLR
rst_n => v_cnt[1].ACLR
rst_n => v_cnt[2].ACLR
rst_n => v_cnt[3].ACLR
rst_n => v_cnt[4].ACLR
rst_n => v_cnt[5].ACLR
rst_n => v_cnt[6].ACLR
rst_n => v_cnt[7].ACLR
rst_n => v_cnt[8].ACLR
rst_n => v_cnt[9].ACLR
rst_n => v_cnt[10].ACLR
pixel_data[0] => lcd_rgb.DATAB
pixel_data[1] => lcd_rgb.DATAB
pixel_data[2] => lcd_rgb.DATAB
pixel_data[3] => lcd_rgb.DATAB
pixel_data[4] => lcd_rgb.DATAB
pixel_data[5] => lcd_rgb.DATAB
pixel_data[6] => lcd_rgb.DATAB
pixel_data[7] => lcd_rgb.DATAB
pixel_data[8] => lcd_rgb.DATAB
pixel_data[9] => lcd_rgb.DATAB
pixel_data[10] => lcd_rgb.DATAB
pixel_data[11] => lcd_rgb.DATAB
pixel_data[12] => lcd_rgb.DATAB
pixel_data[13] => lcd_rgb.DATAB
pixel_data[14] => lcd_rgb.DATAB
pixel_data[15] => lcd_rgb.DATAB
pixel_xpos[0] <= pixel_xpos[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_xpos[1] <= pixel_xpos[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_xpos[2] <= pixel_xpos[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_xpos[3] <= pixel_xpos[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_xpos[4] <= pixel_xpos[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_xpos[5] <= pixel_xpos[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_xpos[6] <= pixel_xpos[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_xpos[7] <= pixel_xpos[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_xpos[8] <= pixel_xpos[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_xpos[9] <= pixel_xpos[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_xpos[10] <= pixel_xpos[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_ypos[0] <= pixel_ypos[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_ypos[1] <= pixel_ypos[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_ypos[2] <= pixel_ypos[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_ypos[3] <= pixel_ypos[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_ypos[4] <= pixel_ypos[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_ypos[5] <= pixel_ypos[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_ypos[6] <= pixel_ypos[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_ypos[7] <= pixel_ypos[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_ypos[8] <= pixel_ypos[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_ypos[9] <= pixel_ypos[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_ypos[10] <= pixel_ypos[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_disp[0] <= <GND>
h_disp[1] <= <GND>
h_disp[2] <= <GND>
h_disp[3] <= <GND>
h_disp[4] <= <GND>
h_disp[5] <= v_sync.DB_MAX_OUTPUT_PORT_TYPE
h_disp[6] <= lcd_id.0100001101000010.DB_MAX_OUTPUT_PORT_TYPE
h_disp[7] <= lcd_id.0100001101000010.DB_MAX_OUTPUT_PORT_TYPE
h_disp[8] <= lcd_id.0111000000010110.DB_MAX_OUTPUT_PORT_TYPE
h_disp[9] <= h_sync.DB_MAX_OUTPUT_PORT_TYPE
h_disp[10] <= v_sync.DB_MAX_OUTPUT_PORT_TYPE
v_disp[0] <= <GND>
v_disp[1] <= <GND>
v_disp[2] <= <GND>
v_disp[3] <= lcd_id.0111000000010110.DB_MAX_OUTPUT_PORT_TYPE
v_disp[4] <= h_back.DB_MAX_OUTPUT_PORT_TYPE
v_disp[5] <= h_back.DB_MAX_OUTPUT_PORT_TYPE
v_disp[6] <= h_sync.DB_MAX_OUTPUT_PORT_TYPE
v_disp[7] <= h_sync.DB_MAX_OUTPUT_PORT_TYPE
v_disp[8] <= lcd_id.0111000000010110.DB_MAX_OUTPUT_PORT_TYPE
v_disp[9] <= v_sync.DB_MAX_OUTPUT_PORT_TYPE
v_disp[10] <= <GND>
data_req <= data_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_de <= lcd_de~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_hs <= lcd_hs~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_vs <= lcd_vs~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_bl <= <VCC>
lcd_clk <= lcd_pclk.DB_MAX_OUTPUT_PORT_TYPE
lcd_rst <= <VCC>
lcd_rgb[0] <= lcd_rgb.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[1] <= lcd_rgb.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[2] <= lcd_rgb.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[3] <= lcd_rgb.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[4] <= lcd_rgb.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[5] <= lcd_rgb.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[6] <= lcd_rgb.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[7] <= lcd_rgb.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[8] <= lcd_rgb.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[9] <= lcd_rgb.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[10] <= lcd_rgb.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[11] <= lcd_rgb.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[12] <= lcd_rgb.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[13] <= lcd_rgb.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[14] <= lcd_rgb.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[15] <= lcd_rgb.DB_MAX_OUTPUT_PORT_TYPE


