<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::ScheduleDAGInstrs Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;12.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pro-types">Protected Types</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="#pro-attribs">Protected Attributes</a> &#124;
<a href="classllvm_1_1ScheduleDAGInstrs-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">llvm::ScheduleDAGInstrs Class Reference<span class="mlabels"><span class="mlabel">abstract</span></span></div></div>
</div><!--header-->
<div class="contents">

<p>A <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> for scheduling lists of <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction.">MachineInstr</a>.  
 <a href="#details">More...</a></p>

<p><code>#include &quot;<a class="el" href="ScheduleDAGInstrs_8h_source.html">llvm/CodeGen/ScheduleDAGInstrs.h</a>&quot;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::ScheduleDAGInstrs:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1ScheduleDAGInstrs__inherit__graph.png" border="0" usemap="#allvm_1_1ScheduleDAGInstrs_inherit__map" alt="Inheritance graph"/></div>
<map name="allvm_1_1ScheduleDAGInstrs_inherit__map" id="allvm_1_1ScheduleDAGInstrs_inherit__map">
<area shape="rect" title="A ScheduleDAG for scheduling lists of MachineInstr." alt="" coords="190,80,359,106"/>
<area shape="rect" href="classllvm_1_1DefaultVLIWScheduler.html" title=" " alt="" coords="407,31,593,56"/>
<area shape="poly" title=" " alt="" coords="350,74,437,54,439,60,351,79"/>
<area shape="rect" href="classllvm_1_1ScheduleDAGMI.html" title="ScheduleDAGMI is an implementation of ScheduleDAGInstrs that simply schedules machine instructions ac..." alt="" coords="425,80,576,106"/>
<area shape="poly" title=" " alt="" coords="374,90,424,90,424,96,374,96"/>
<area shape="rect" href="classllvm_1_1SwingSchedulerDAG.html" title="This class builds the dependence graph for the instructions in a loop, and attempts to schedule the i..." alt="" coords="412,129,588,155"/>
<area shape="poly" title=" " alt="" coords="351,107,439,126,437,131,350,112"/>
<area shape="rect" href="classllvm_1_1ScheduleDAG.html" title=" " alt="" coords="5,80,142,106"/>
<area shape="poly" title=" " alt="" coords="156,90,189,90,189,96,156,96"/>
<area shape="rect" href="classllvm_1_1ScheduleDAGMILive.html" title="ScheduleDAGMILive is an implementation of ScheduleDAGInstrs that schedules machine instructions while..." alt="" coords="641,80,817,106"/>
<area shape="poly" title=" " alt="" coords="591,90,641,90,641,96,591,96"/>
<area shape="rect" href="classllvm_1_1GCNIterativeScheduler.html" title=" " alt="" coords="873,5,1062,31"/>
<area shape="poly" title=" " alt="" coords="775,71,864,40,903,29,904,34,865,45,777,76"/>
<area shape="rect" href="classllvm_1_1GCNScheduleDAGMILive.html" title=" " alt="" coords="865,55,1070,80"/>
<area shape="poly" title=" " alt="" coords="831,79,864,76,865,81,832,85"/>
<area shape="rect" href="classllvm_1_1SIScheduleDAGMI.html" title=" " alt="" coords="885,104,1050,130"/>
<area shape="poly" title=" " alt="" coords="831,100,885,106,884,111,831,106"/>
<area shape="rect" href="classllvm_1_1VLIWMachineScheduler.html" title="Extend the standard ScheduleDAGMI to provide more context and override the top&#45;level schedule() drive..." alt="" coords="871,153,1064,179"/>
<area shape="poly" title=" " alt="" coords="778,109,865,140,905,150,903,155,864,145,776,114"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::ScheduleDAGInstrs:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1ScheduleDAGInstrs__coll__graph.png" border="0" usemap="#allvm_1_1ScheduleDAGInstrs_coll__map" alt="Collaboration graph"/></div>
<map name="allvm_1_1ScheduleDAGInstrs_coll__map" id="allvm_1_1ScheduleDAGInstrs_coll__map">
<area shape="rect" title="A ScheduleDAG for scheduling lists of MachineInstr." alt="" coords="1819,1417,1989,1443"/>
<area shape="rect" href="classllvm_1_1ScheduleDAG.html" title=" " alt="" coords="1480,241,1616,267"/>
<area shape="poly" title=" " alt="" coords="1631,260,1675,271,1720,288,1763,313,1797,347,1810,373,1822,415,1843,536,1861,694,1875,872,1896,1212,1905,1416,1900,1417,1891,1213,1870,872,1855,695,1838,537,1817,416,1805,375,1793,350,1759,317,1718,293,1673,276,1630,265"/>
<area shape="rect" href="classllvm_1_1LLVMTargetMachine.html" title="This class describes a target machine that is implemented with the LLVM target&#45;independent code gener..." alt="" coords="1024,189,1195,215"/>
<area shape="poly" title=" " alt="" coords="1210,209,1411,232,1479,241,1479,247,1411,238,1210,215"/>
<area shape="rect" href="classllvm_1_1TargetMachine.html" title="Primary interface to the complete machine description for the target machine." alt="" coords="622,190,761,216"/>
<area shape="poly" title=" " alt="" coords="775,200,1023,199,1023,205,775,205"/>
<area shape="rect" href="classunsigned.html" title=" " alt="" coords="250,333,323,359"/>
<area shape="poly" title=" " alt="" coords="338,347,495,358,690,364,1549,364,1571,367,1592,375,1613,388,1632,405,1669,452,1703,512,1734,585,1762,666,1810,845,1848,1030,1876,1200,1904,1416,1899,1417,1871,1201,1843,1031,1805,846,1757,667,1729,587,1698,515,1664,455,1628,409,1609,392,1590,380,1570,372,1549,370,690,370,495,363,337,353"/>
<area shape="poly" title=" " alt="" coords="337,326,409,304,457,298,497,299,534,295,553,287,574,274,582,263,585,252,588,239,598,226,621,213,623,217,601,230,593,241,590,253,587,266,577,278,555,292,535,300,497,304,458,303,410,310,338,331"/>
<area shape="rect" href="classllvm_1_1TargetInstrInfo.html" title="TargetInstrInfo &#45; Interface to description of machine instruction set." alt="" coords="623,241,760,267"/>
<area shape="poly" title=" " alt="" coords="338,344,469,340,531,332,574,320,582,313,585,305,590,297,598,288,619,274,641,265,643,269,621,279,601,292,594,300,590,308,586,316,577,324,532,338,469,345,338,349"/>
<area shape="rect" href="classllvm_1_1MachineFunction.html" title=" " alt="" coords="615,62,768,88"/>
<area shape="poly" title=" " alt="" coords="308,320,352,276,408,229,476,184,546,143,659,86,662,91,548,148,479,188,411,233,356,280,311,324"/>
<area shape="rect" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG." alt="" coords="1066,902,1153,928"/>
<area shape="poly" title=" " alt="" coords="319,366,439,450,518,501,601,548,659,575,710,592,803,613,847,624,892,641,939,667,989,705,1013,728,1034,755,1068,811,1092,863,1106,901,1101,903,1087,865,1063,813,1030,758,1009,732,986,709,936,671,890,646,846,629,802,618,709,597,657,580,598,553,515,506,436,455,316,370"/>
<area shape="rect" href="structllvm_1_1MCSchedClassDesc.html" title="Summarize the scheduling resources required for an instruction of a particular scheduling class." alt="" coords="603,1045,780,1070"/>
<area shape="poly" title=" " alt="" coords="299,372,344,501,376,585,412,668,456,752,495,815,535,878,578,963,584,984,586,1001,590,1017,601,1032,616,1042,613,1046,597,1036,585,1019,581,1002,579,985,573,965,530,881,491,818,451,755,407,670,371,587,339,503,294,373"/>
<area shape="poly" title=" " alt="" coords="775,251,1479,251,1479,256,775,256"/>
<area shape="rect" href="classllvm_1_1MCInstrInfo.html" title="Interface to description of machine instruction set." alt="" coords="226,154,348,180"/>
<area shape="poly" title=" " alt="" coords="362,151,413,147,469,149,525,160,577,183,587,194,590,206,593,216,601,226,624,239,621,244,598,230,589,219,585,207,582,197,574,188,523,165,468,155,413,152,363,156"/>
<area shape="rect" href="classllvm_1_1TargetRegisterInfo.html" title="TargetRegisterInfo base class &#45; We assume that the target defines a static array of TargetRegisterDes..." alt="" coords="1029,302,1190,328"/>
<area shape="poly" title=" " alt="" coords="1204,307,1304,299,1411,285,1499,265,1500,270,1411,290,1305,304,1205,313"/>
<area shape="rect" href="classllvm_1_1MCRegisterInfo.html" title="MCRegisterInfo base class &#45; We assume that the target defines a static array of MCRegisterDesc object..." alt="" coords="619,302,764,328"/>
<area shape="poly" title=" " alt="" coords="779,312,1029,312,1029,318,779,318"/>
<area shape="poly" title=" " alt="" coords="757,56,884,32,964,22,1052,17,1143,18,1236,28,1326,49,1370,64,1412,83,1437,99,1460,118,1498,162,1526,206,1543,239,1538,242,1521,208,1494,165,1456,122,1434,103,1410,88,1368,69,1325,54,1235,33,1143,23,1052,22,965,27,885,37,758,61"/>
<area shape="rect" href="classllvm_1_1SmallVector.html" title=" " alt="" coords="215,72,359,113"/>
<area shape="poly" title=" " alt="" coords="374,86,615,76,615,81,374,91"/>
<area shape="rect" title=" " alt="" coords="188,7,385,47"/>
<area shape="poly" title=" " alt="" coords="400,37,576,58,615,63,614,68,575,63,400,42"/>
<area shape="rect" href="classllvm_1_1MachineRegisterInfo.html" title="MachineRegisterInfo &#45; Keep track of information for virtual and physical registers,..." alt="" coords="1023,90,1196,116"/>
<area shape="poly" title=" " alt="" coords="1211,100,1310,111,1362,123,1412,141,1451,162,1487,189,1537,238,1533,242,1483,193,1448,167,1410,145,1361,128,1309,116,1210,105"/>
<area shape="rect" title=" " alt="" coords="1036,140,1183,165"/>
<area shape="poly" title=" " alt="" coords="1198,156,1301,169,1412,192,1472,214,1522,238,1520,243,1470,219,1410,198,1300,174,1197,161"/>
<area shape="poly" title=" " alt="" coords="1168,910,1295,912,1376,920,1463,934,1553,956,1641,988,1724,1031,1762,1058,1797,1088,1830,1127,1856,1172,1875,1220,1888,1268,1902,1357,1905,1416,1900,1416,1897,1357,1883,1269,1870,1221,1851,1174,1826,1130,1793,1092,1759,1062,1721,1036,1639,993,1551,961,1462,939,1375,925,1295,918,1167,915"/>
<area shape="poly" title=" " alt="" coords="1126,888,1247,717,1409,476,1536,266,1541,268,1413,478,1251,720,1131,891"/>
<area shape="poly" title=" " alt="" coords="1069,886,1082,879,1109,876,1133,878,1147,884,1152,894,1145,903,1140,900,1146,893,1144,888,1132,883,1109,881,1084,884,1072,891"/>
<area shape="poly" title=" " alt="" coords="794,1061,841,1059,890,1054,940,1043,987,1026,1022,1005,1053,977,1097,927,1101,930,1057,981,1025,1009,989,1031,941,1048,891,1059,841,1065,795,1066"/>
<area shape="rect" href="classchar.html" title=" " alt="" coords="264,1150,310,1176"/>
<area shape="poly" title=" " alt="" coords="323,1151,638,1069,640,1074,325,1156"/>
<area shape="rect" href="classllvm_1_1MachineLoopInfo.html" title=" " alt="" coords="615,1175,768,1201"/>
<area shape="poly" title=" " alt="" coords="325,1170,410,1185,517,1190,615,1189,615,1195,517,1196,409,1190,324,1175"/>
<area shape="rect" href="classbool.html" title=" " alt="" coords="264,983,309,1009"/>
<area shape="poly" title=" " alt="" coords="320,1015,362,1040,410,1062,487,1086,548,1099,610,1105,690,1106,1549,1106,1623,1105,1683,1110,1711,1117,1738,1129,1766,1146,1797,1170,1824,1199,1846,1232,1864,1267,1878,1303,1896,1370,1904,1416,1899,1417,1891,1371,1873,1305,1859,1269,1842,1235,1820,1202,1794,1174,1763,1150,1735,1133,1709,1122,1682,1115,1623,1111,1549,1111,690,1111,610,1110,547,1104,485,1091,408,1067,359,1045,317,1020"/>
<area shape="poly" title=" " alt="" coords="290,968,314,858,336,783,367,703,408,622,459,547,489,513,522,482,558,456,598,434,655,417,727,408,811,404,900,404,1074,405,1148,402,1206,394,1300,366,1390,330,1467,293,1521,265,1524,269,1469,298,1392,335,1302,371,1208,399,1148,407,1074,410,900,409,811,409,728,413,656,422,600,439,561,460,526,487,493,517,463,550,412,625,372,705,341,785,319,859,295,969"/>
<area shape="poly" title=" " alt="" coords="323,984,409,962,503,936,599,916,703,904,808,899,898,896,988,899,1066,907,1066,912,987,904,898,901,808,904,703,909,600,922,504,941,410,967,324,989"/>
<area shape="poly" title=" " alt="" coords="324,1010,365,1026,410,1038,510,1052,603,1056,603,1062,509,1057,409,1044,363,1031,322,1015"/>
<area shape="rect" href="classllvm_1_1TargetRegisterClass.html" title=" " alt="" coords="605,995,778,1021"/>
<area shape="poly" title=" " alt="" coords="324,995,605,1003,605,1008,324,1000"/>
<area shape="rect" href="classllvm_1_1SmallVector.html" title=" " alt="" coords="625,931,758,971"/>
<area shape="poly" title=" " alt="" coords="772,945,987,929,1065,919,1066,924,988,934,773,950"/>
<area shape="rect" title=" " alt="" coords="649,669,734,694"/>
<area shape="poly" title=" " alt="" coords="749,696,785,710,878,759,967,813,1091,899,1088,904,964,818,876,764,783,715,747,700"/>
<area shape="poly" title=" " alt="" coords="792,1006,888,999,938,991,987,978,1043,954,1088,926,1091,931,1046,958,989,984,939,996,888,1004,792,1012"/>
<area shape="poly" title=" " alt="" coords="782,1181,1033,1171,1351,1165,1504,1166,1637,1171,1739,1182,1774,1190,1797,1199,1824,1222,1846,1250,1864,1280,1877,1312,1896,1372,1904,1416,1898,1417,1890,1374,1872,1314,1859,1283,1841,1253,1820,1226,1794,1204,1772,1195,1738,1187,1637,1176,1504,1171,1351,1170,1034,1177,783,1187"/>
<area shape="rect" href="classllvm_1_1MachineFunctionPass.html" title="MachineFunctionPass &#45; This class adapts the FunctionPass interface to allow convenient creation of pa..." alt="" coords="196,1219,378,1245"/>
<area shape="poly" title=" " alt="" coords="393,1218,615,1194,615,1199,393,1224"/>
<area shape="rect" href="classllvm_1_1FunctionPass.html" title="FunctionPass class &#45; This class is used to implement most global optimizations." alt="" coords="5,1219,139,1245"/>
<area shape="poly" title=" " alt="" coords="154,1230,195,1230,195,1235,154,1235"/>
<area shape="rect" href="classllvm_1_1MachineFrameInfo.html" title="The MachineFrameInfo class represents an abstract stack frame until prolog/epilog code is inserted." alt="" coords="1467,1207,1628,1233"/>
<area shape="poly" title=" " alt="" coords="1643,1214,1682,1218,1721,1225,1761,1238,1797,1257,1818,1274,1837,1294,1868,1339,1889,1382,1901,1415,1896,1417,1884,1384,1863,1341,1833,1297,1815,1278,1794,1261,1759,1243,1720,1231,1681,1223,1643,1220"/>
<area shape="rect" href="classllvm_1_1Use.html" title="A Use represents the edge between a Value definition and its users." alt="" coords="1071,1207,1148,1233"/>
<area shape="poly" title=" " alt="" coords="1163,1218,1466,1218,1466,1223,1163,1223"/>
<area shape="rect" href="classllvm_1_1TargetSchedModel.html" title="Provide an instruction scheduling machine model to CodeGen passes." alt="" coords="1467,1257,1628,1282"/>
<area shape="poly" title=" " alt="" coords="1644,1270,1721,1283,1760,1295,1797,1311,1830,1335,1858,1363,1897,1415,1892,1418,1854,1367,1826,1339,1794,1316,1758,1300,1719,1288,1643,1275"/>
<area shape="rect" href="classllvm_1_1MachineBasicBlock.html" title=" " alt="" coords="1464,1306,1632,1332"/>
<area shape="poly" title=" " alt="" coords="1647,1324,1721,1337,1796,1359,1848,1386,1888,1414,1885,1419,1845,1390,1794,1364,1720,1342,1646,1330"/>
<area shape="rect" href="classllvm_1_1ilist__node__with__parent.html" title=" " alt="" coords="1012,1258,1207,1313"/>
<area shape="poly" title=" " alt="" coords="1222,1291,1463,1310,1463,1315,1221,1297"/>
<area shape="rect" href="classllvm_1_1ilist__node.html" title=" " alt="" coords="626,1225,757,1266"/>
<area shape="poly" title=" " alt="" coords="772,1246,875,1251,988,1262,1012,1265,1011,1270,987,1267,874,1257,771,1251"/>
<area shape="rect" href="classllvm_1_1ilist__node__with__parent.html" title="An ilist node that can access its parent list." alt="" coords="600,1316,783,1372"/>
<area shape="poly" title=" " alt="" coords="798,1324,807,1323,1011,1295,1012,1300,808,1328,798,1330"/>
<area shape="rect" href="classllvm_1_1ilist__node__with__parent.html" title=" " alt="" coords="1017,1337,1202,1408"/>
<area shape="poly" title=" " alt="" coords="798,1367,808,1368,916,1375,1017,1374,1017,1380,916,1380,807,1373,797,1372"/>
<area shape="rect" href="classllvm_1_1MachineInstrBundleIterator.html" title=" " alt="" coords="1464,1405,1632,1446"/>
<area shape="poly" title=" " alt="" coords="1647,1425,1684,1425,1819,1426,1819,1432,1684,1430,1647,1430"/>
<area shape="rect" href="structllvm_1_1MachineInstrBundleIteratorHelper.html" title=" " alt="" coords="599,1453,784,1494"/>
<area shape="poly" title=" " alt="" coords="799,1465,1463,1428,1463,1433,799,1470"/>
<area shape="rect" href="classllvm_1_1MachineInstrBundleIterator.html" title="MachineBasicBlock iterator that automatically skips over MIs that are inside bundles (i...." alt="" coords="1025,1483,1194,1523"/>
<area shape="poly" title=" " alt="" coords="798,1478,1025,1494,1024,1500,798,1484"/>
<area shape="poly" title=" " alt="" coords="1208,1498,1323,1490,1374,1483,1410,1474,1422,1466,1434,1455,1462,1443,1464,1448,1436,1460,1425,1470,1412,1479,1375,1489,1324,1495,1208,1503"/>
<area shape="rect" href="classllvm_1_1DenseMap.html" title=" " alt="" coords="1472,1761,1624,1816"/>
<area shape="poly" title=" " alt="" coords="1638,1782,1678,1775,1719,1764,1759,1746,1794,1721,1823,1689,1846,1652,1864,1611,1877,1570,1894,1495,1899,1443,1905,1443,1899,1496,1883,1572,1869,1613,1850,1654,1827,1692,1797,1725,1762,1751,1721,1769,1679,1780,1639,1787"/>
<area shape="rect" href="classllvm_1_1DenseMapBase.html" title=" " alt="" coords="1024,1725,1195,1780"/>
<area shape="poly" title=" " alt="" coords="1210,1758,1471,1779,1471,1785,1209,1763"/>
<area shape="rect" href="classllvm_1_1DebugEpochBase.html" title=" " alt="" coords="612,1740,771,1765"/>
<area shape="poly" title=" " alt="" coords="785,1750,1023,1750,1023,1755,785,1755"/>
<area shape="rect" href="classllvm_1_1DenseMap.html" title=" " alt="" coords="1014,1804,1205,1845"/>
<area shape="poly" title=" " alt="" coords="1220,1821,1313,1818,1411,1810,1471,1801,1471,1807,1411,1816,1314,1823,1220,1827"/>
<area shape="rect" href="classllvm_1_1SparseMultiSet.html" title=" " alt="" coords="1456,1630,1639,1686"/>
<area shape="poly" title=" " alt="" coords="1652,1632,1725,1606,1761,1588,1794,1567,1828,1536,1856,1501,1894,1441,1898,1444,1861,1504,1831,1540,1797,1571,1763,1593,1727,1610,1654,1637"/>
<area shape="rect" href="classllvm_1_1SparseMultiSet.html" title="Fast multiset implementation for objects that can be identified by small unsigned keys." alt="" coords="1031,1573,1188,1628"/>
<area shape="poly" title=" " alt="" coords="1202,1630,1231,1637,1348,1652,1456,1656,1455,1661,1347,1657,1231,1642,1201,1635"/>
<area shape="rect" href="classllvm_1_1SparseMultiSet.html" title=" " alt="" coords="1449,1470,1646,1526"/>
<area shape="poly" title=" " alt="" coords="1202,1573,1230,1566,1321,1550,1410,1533,1449,1523,1450,1529,1412,1538,1322,1555,1232,1571,1203,1578"/>
<area shape="rect" href="classllvm_1_1SparseMultiSet.html" title=" " alt="" coords="1466,1550,1630,1606"/>
<area shape="poly" title=" " alt="" coords="1202,1600,1303,1601,1411,1596,1465,1589,1465,1595,1411,1601,1303,1606,1202,1606"/>
<area shape="poly" title=" " alt="" coords="1660,1474,1832,1440,1833,1446,1661,1479"/>
<area shape="poly" title=" " alt="" coords="1643,1546,1718,1520,1794,1489,1841,1465,1881,1441,1883,1445,1844,1469,1796,1494,1720,1525,1645,1551"/>
<area shape="rect" href="classllvm_1_1AAResults.html" title=" " alt="" coords="1490,1710,1606,1736"/>
<area shape="poly" title=" " alt="" coords="1620,1714,1663,1705,1709,1691,1754,1671,1794,1643,1816,1619,1835,1592,1866,1534,1886,1481,1897,1442,1902,1444,1891,1482,1871,1537,1840,1595,1820,1622,1797,1647,1757,1676,1711,1696,1664,1710,1621,1719"/>
<area shape="rect" href="classllvm_1_1UndefValue.html" title="&#39;undef&#39; values are things that do not have specified contents." alt="" coords="1488,1956,1608,1981"/>
<area shape="poly" title=" " alt="" coords="1623,1976,1666,1977,1712,1972,1756,1958,1794,1933,1807,1918,1819,1896,1841,1838,1858,1768,1872,1690,1891,1541,1899,1443,1905,1443,1896,1541,1878,1691,1864,1769,1846,1840,1824,1898,1811,1921,1797,1937,1758,1963,1713,1977,1666,1982,1623,1982"/>
<area shape="rect" href="classllvm_1_1ConstantData.html" title="Base class for constants with no operands." alt="" coords="1042,1956,1177,1981"/>
<area shape="poly" title=" " alt="" coords="1191,1966,1487,1966,1487,1971,1191,1971"/>
<area shape="rect" href="classllvm_1_1ScheduleDAGTopologicalSort.html" title="This class can compute a topological ordering for SUnits and provides methods for dynamically updatin..." alt="" coords="1435,1841,1660,1867"/>
<area shape="poly" title=" " alt="" coords="1674,1847,1707,1840,1738,1829,1768,1815,1793,1795,1828,1753,1855,1705,1874,1654,1887,1602,1899,1506,1901,1443,1906,1443,1904,1507,1892,1603,1879,1655,1860,1708,1833,1756,1797,1799,1770,1819,1740,1834,1708,1845,1676,1852"/>
<area shape="rect" title=" " alt="" coords="1435,1891,1660,1931"/>
<area shape="poly" title=" " alt="" coords="1675,1913,1707,1908,1738,1899,1768,1886,1793,1867,1816,1834,1836,1785,1853,1724,1868,1658,1888,1529,1899,1443,1904,1443,1894,1529,1873,1659,1858,1726,1841,1787,1821,1837,1797,1871,1770,1890,1740,1904,1708,1914,1676,1919"/>
<area shape="rect" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction." alt="" coords="1484,1356,1612,1381"/>
<area shape="poly" title=" " alt="" coords="1627,1371,1708,1381,1796,1395,1864,1414,1863,1419,1795,1400,1708,1386,1626,1377"/>
<area shape="poly" title=" " alt="" coords="1216,1369,1483,1366,1483,1372,1216,1374"/>
<area shape="rect" href="classllvm_1_1LivePhysRegs.html" title="A set of physical registers with utility functions to track liveness when walking backward/forward th..." alt="" coords="1479,2005,1617,2031"/>
<area shape="poly" title=" " alt="" coords="1622,2031,1666,2034,1711,2031,1755,2020,1775,2009,1794,1996,1809,1978,1822,1954,1845,1889,1864,1809,1877,1721,1894,1552,1900,1443,1905,1443,1899,1552,1883,1721,1869,1810,1851,1890,1827,1956,1813,1981,1797,2000,1778,2014,1757,2025,1712,2036,1666,2039,1622,2036"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classScheduleDAGInstrs_1_1Value2SUsMap.html">Value2SUsMap</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-types" name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a8e1e9d0b1c64c405c0e99288f9225bd5" id="r_a8e1e9d0b1c64c405c0e99288f9225bd5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">using</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8e1e9d0b1c64c405c0e99288f9225bd5">SUList</a> = std::list&lt;<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&gt;</td></tr>
<tr class="memdesc:a8e1e9d0b1c64c405c0e99288f9225bd5"><td class="mdescLeft">&#160;</td><td class="mdescRight">A list of SUnits, used in Value2SUsMap, during DAG construction.  <br /></td></tr>
<tr class="separator:a8e1e9d0b1c64c405c0e99288f9225bd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-methods" name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a5bcb745a3e78c329d1431608b1f51c25" id="r_a5bcb745a3e78c329d1431608b1f51c25"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5bcb745a3e78c329d1431608b1f51c25">ScheduleDAGInstrs</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;mf, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineLoopInfo.html">MachineLoopInfo</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">mli</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="#adf7cb9b8e5dda7b42273e79048f1b8b3">RemoveKillFlags</a>=false)</td></tr>
<tr class="separator:a5bcb745a3e78c329d1431608b1f51c25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55ec5f63fd13f77063e0fc05a722283a" id="r_a55ec5f63fd13f77063e0fc05a722283a"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a55ec5f63fd13f77063e0fc05a722283a">~ScheduleDAGInstrs</a> () <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a>=<a class="el" href="classllvm_1_1ilist__node__impl.html">default</a></td></tr>
<tr class="separator:a55ec5f63fd13f77063e0fc05a722283a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f70979bd43329e7ad53ad796db8112f" id="r_a3f70979bd43329e7ad53ad796db8112f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3f70979bd43329e7ad53ad796db8112f">getSchedModel</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a3f70979bd43329e7ad53ad796db8112f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the machine model for instruction scheduling.  <br /></td></tr>
<tr class="separator:a3f70979bd43329e7ad53ad796db8112f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bf5573660c55924d68b517a0e9b4554" id="r_a4bf5573660c55924d68b517a0e9b4554"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4bf5573660c55924d68b517a0e9b4554">getSchedClass</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a4bf5573660c55924d68b517a0e9b4554"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resolves and cache a resolved scheduling class for an <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a>.  <br /></td></tr>
<tr class="separator:a4bf5573660c55924d68b517a0e9b4554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa79589a56769cd108d08e21544be1420" id="r_aa79589a56769cd108d08e21544be1420"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa79589a56769cd108d08e21544be1420">IsReachable</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">TargetSU</a>)</td></tr>
<tr class="memdesc:aa79589a56769cd108d08e21544be1420"><td class="mdescLeft">&#160;</td><td class="mdescRight">IsReachable - Checks if SU is reachable from TargetSU.  <br /></td></tr>
<tr class="separator:aa79589a56769cd108d08e21544be1420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab50b64c518a7455daf3e0bc87aee5514" id="r_ab50b64c518a7455daf3e0bc87aee5514"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab50b64c518a7455daf3e0bc87aee5514">begin</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab50b64c518a7455daf3e0bc87aee5514"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns an iterator to the top of the current scheduling region.  <br /></td></tr>
<tr class="separator:ab50b64c518a7455daf3e0bc87aee5514"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21805259f54dab47c2b3da009216996a" id="r_a21805259f54dab47c2b3da009216996a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a21805259f54dab47c2b3da009216996a">end</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a21805259f54dab47c2b3da009216996a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns an iterator to the bottom of the current scheduling region.  <br /></td></tr>
<tr class="separator:a21805259f54dab47c2b3da009216996a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c497ec4b863f7d59aa3678740331c8e" id="r_a6c497ec4b863f7d59aa3678740331c8e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6c497ec4b863f7d59aa3678740331c8e">newSUnit</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="memdesc:a6c497ec4b863f7d59aa3678740331c8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Creates a new <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a> and return a ptr to it.  <br /></td></tr>
<tr class="separator:a6c497ec4b863f7d59aa3678740331c8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab75cd37a7a0319d5a4c77189cca106ec" id="r_ab75cd37a7a0319d5a4c77189cca106ec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab75cd37a7a0319d5a4c77189cca106ec">getSUnit</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab75cd37a7a0319d5a4c77189cca106ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns an existing <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a> for this MI, or nullptr.  <br /></td></tr>
<tr class="separator:ab75cd37a7a0319d5a4c77189cca106ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af637149166f4dbc65315b9d6bd96e242" id="r_af637149166f4dbc65315b9d6bd96e242"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">virtual</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af637149166f4dbc65315b9d6bd96e242">doMBBSchedRegionsTopDown</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af637149166f4dbc65315b9d6bd96e242"><td class="mdescLeft">&#160;</td><td class="mdescRight">If this method returns true, handling of the scheduling regions themselves (in case of a scheduling boundary in MBB) will be done beginning with the topmost region of MBB.  <br /></td></tr>
<tr class="separator:af637149166f4dbc65315b9d6bd96e242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2822215b7634783aece96ef695a72f1d" id="r_a2822215b7634783aece96ef695a72f1d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">virtual</a> <a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2822215b7634783aece96ef695a72f1d">startBlock</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="#a254403f7804208ade3cb68086201cb7a">BB</a>)</td></tr>
<tr class="memdesc:a2822215b7634783aece96ef695a72f1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Prepares to perform scheduling in the given block.  <br /></td></tr>
<tr class="separator:a2822215b7634783aece96ef695a72f1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f9a4461e2c9ac06b97f55554f836d66" id="r_a1f9a4461e2c9ac06b97f55554f836d66"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">virtual</a> <a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1f9a4461e2c9ac06b97f55554f836d66">finishBlock</a> ()</td></tr>
<tr class="memdesc:a1f9a4461e2c9ac06b97f55554f836d66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cleans up after scheduling in the given block.  <br /></td></tr>
<tr class="separator:a1f9a4461e2c9ac06b97f55554f836d66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8727d434d20639d563849891f5ca1e1" id="r_ae8727d434d20639d563849891f5ca1e1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">virtual</a> <a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae8727d434d20639d563849891f5ca1e1">enterRegion</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">bb</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="#ab50b64c518a7455daf3e0bc87aee5514">begin</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="#a21805259f54dab47c2b3da009216996a">end</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">regioninstrs</a>)</td></tr>
<tr class="memdesc:ae8727d434d20639d563849891f5ca1e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the DAG and common scheduler state for a new scheduling region.  <br /></td></tr>
<tr class="separator:ae8727d434d20639d563849891f5ca1e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc5a5c32ac78a99ee2633dbbeec20397" id="r_abc5a5c32ac78a99ee2633dbbeec20397"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">virtual</a> <a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abc5a5c32ac78a99ee2633dbbeec20397">exitRegion</a> ()</td></tr>
<tr class="memdesc:abc5a5c32ac78a99ee2633dbbeec20397"><td class="mdescLeft">&#160;</td><td class="mdescRight">Called when the scheduler has finished scheduling the current region.  <br /></td></tr>
<tr class="separator:abc5a5c32ac78a99ee2633dbbeec20397"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab580983de4f7b69ebcca992be9cb3223" id="r_ab580983de4f7b69ebcca992be9cb3223"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab580983de4f7b69ebcca992be9cb3223">buildSchedGraph</a> (<a class="el" href="classllvm_1_1AAResults.html">AAResults</a> *AA, <a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> *RPTracker=<a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a>, <a class="el" href="classllvm_1_1PressureDiffs.html">PressureDiffs</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">PDiffs</a>=<a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a>, <a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS=<a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="#a96bb77f51ee973b0613bf5083144fa69">TrackLaneMasks</a>=false)</td></tr>
<tr class="memdesc:ab580983de4f7b69ebcca992be9cb3223"><td class="mdescLeft">&#160;</td><td class="mdescRight">Builds SUnits for the current region.  <br /></td></tr>
<tr class="separator:ab580983de4f7b69ebcca992be9cb3223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8625c1e6c9bc82f2eaef39d3fff65a8" id="r_ae8625c1e6c9bc82f2eaef39d3fff65a8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae8625c1e6c9bc82f2eaef39d3fff65a8">addSchedBarrierDeps</a> ()</td></tr>
<tr class="memdesc:ae8625c1e6c9bc82f2eaef39d3fff65a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds dependencies from instructions in the current list of instructions being scheduled to scheduling barrier.  <br /></td></tr>
<tr class="separator:ae8625c1e6c9bc82f2eaef39d3fff65a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0cecc651db330128468e08794794f5c" id="r_ac0cecc651db330128468e08794794f5c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">virtual</a> <a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac0cecc651db330128468e08794794f5c">schedule</a> ()=0</td></tr>
<tr class="memdesc:ac0cecc651db330128468e08794794f5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Orders nodes according to selected style.  <br /></td></tr>
<tr class="separator:ac0cecc651db330128468e08794794f5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c30ee6cdef3f4784c192654dcb9bab0" id="r_a7c30ee6cdef3f4784c192654dcb9bab0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">virtual</a> <a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7c30ee6cdef3f4784c192654dcb9bab0">finalizeSchedule</a> ()</td></tr>
<tr class="memdesc:a7c30ee6cdef3f4784c192654dcb9bab0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Allow targets to perform final scheduling actions at the level of the whole <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a>.  <br /></td></tr>
<tr class="separator:a7c30ee6cdef3f4784c192654dcb9bab0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5f22315c4064579fca6cd88fb36ea5a" id="r_aa5f22315c4064579fca6cd88fb36ea5a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa5f22315c4064579fca6cd88fb36ea5a">dumpNode</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> &amp;SU) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:aa5f22315c4064579fca6cd88fb36ea5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea2d4ef1e00ee834ab155abd18a560e4" id="r_aea2d4ef1e00ee834ab155abd18a560e4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aea2d4ef1e00ee834ab155abd18a560e4">dump</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:aea2d4ef1e00ee834ab155abd18a560e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbb37cc24abd3ed381b0fd496351bd17" id="r_afbb37cc24abd3ed381b0fd496351bd17"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afbb37cc24abd3ed381b0fd496351bd17">getGraphNodeLabel</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:afbb37cc24abd3ed381b0fd496351bd17"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a label for a DAG node that points to an instruction.  <br /></td></tr>
<tr class="separator:afbb37cc24abd3ed381b0fd496351bd17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23f7a6c4d1be0ca66f44eb4aa499075a" id="r_a23f7a6c4d1be0ca66f44eb4aa499075a"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a23f7a6c4d1be0ca66f44eb4aa499075a">getDAGName</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:a23f7a6c4d1be0ca66f44eb4aa499075a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a label for the region of code covered by the DAG.  <br /></td></tr>
<tr class="separator:a23f7a6c4d1be0ca66f44eb4aa499075a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dc06d4fb42d48a6ade1958f76334826" id="r_a4dc06d4fb42d48a6ade1958f76334826"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4dc06d4fb42d48a6ade1958f76334826">fixupKills</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>)</td></tr>
<tr class="memdesc:a4dc06d4fb42d48a6ade1958f76334826"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fixes register kill flags that scheduling has made invalid.  <br /></td></tr>
<tr class="separator:a4dc06d4fb42d48a6ade1958f76334826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac384df17605ecce542a6d2567c7f1ee0" id="r_ac384df17605ecce542a6d2567c7f1ee0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac384df17605ecce542a6d2567c7f1ee0">canAddEdge</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">SuccSU</a>, <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">PredSU</a>)</td></tr>
<tr class="memdesc:ac384df17605ecce542a6d2567c7f1ee0"><td class="mdescLeft">&#160;</td><td class="mdescRight">True if an edge can be added from PredSU to SuccSU without creating a cycle.  <br /></td></tr>
<tr class="separator:ac384df17605ecce542a6d2567c7f1ee0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86bfa4838cb7e42648615d27c94c8017" id="r_a86bfa4838cb7e42648615d27c94c8017"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a86bfa4838cb7e42648615d27c94c8017">addEdge</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">SuccSU</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDep.html">SDep</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">PredDep</a>)</td></tr>
<tr class="memdesc:a86bfa4838cb7e42648615d27c94c8017"><td class="mdescLeft">&#160;</td><td class="mdescRight">Add a DAG edge to the given SU with the given predecessor dependence data.  <br /></td></tr>
<tr class="separator:a86bfa4838cb7e42648615d27c94c8017"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classllvm_1_1ScheduleDAG"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pub_methods_classllvm_1_1ScheduleDAG')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classllvm_1_1ScheduleDAG.html">llvm::ScheduleDAG</a></td></tr>
<tr class="memitem:ae2ebc23ff27164ec1d375d4bac6040de inherit pub_methods_classllvm_1_1ScheduleDAG" id="r_ae2ebc23ff27164ec1d375d4bac6040de"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#ae2ebc23ff27164ec1d375d4bac6040de">ScheduleDAG</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;mf)</td></tr>
<tr class="separator:ae2ebc23ff27164ec1d375d4bac6040de inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40f40bf3808799abdd4411ba209215dc inherit pub_methods_classllvm_1_1ScheduleDAG" id="r_a40f40bf3808799abdd4411ba209215dc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">virtual</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a40f40bf3808799abdd4411ba209215dc">~ScheduleDAG</a> ()</td></tr>
<tr class="separator:a40f40bf3808799abdd4411ba209215dc inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20e10e20ded7655f844479a648aa0c66 inherit pub_methods_classllvm_1_1ScheduleDAG" id="r_a20e10e20ded7655f844479a648aa0c66"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a20e10e20ded7655f844479a648aa0c66">clearDAG</a> ()</td></tr>
<tr class="memdesc:a20e10e20ded7655f844479a648aa0c66 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears the DAG state (between regions).  <br /></td></tr>
<tr class="separator:a20e10e20ded7655f844479a648aa0c66 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a100d476a583a34879b296908da01fdac inherit pub_methods_classllvm_1_1ScheduleDAG" id="r_a100d476a583a34879b296908da01fdac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a100d476a583a34879b296908da01fdac">getInstrDesc</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a100d476a583a34879b296908da01fdac inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the <a class="el" href="classllvm_1_1MCInstrDesc.html" title="Describe properties that are true of each instruction in the target description file.">MCInstrDesc</a> of this <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a>.  <br /></td></tr>
<tr class="separator:a100d476a583a34879b296908da01fdac inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a209b615edbcad3e1a7afd7411ce4eae2 inherit pub_methods_classllvm_1_1ScheduleDAG" id="r_a209b615edbcad3e1a7afd7411ce4eae2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">virtual</a> <a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a209b615edbcad3e1a7afd7411ce4eae2">viewGraph</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Twine.html">Twine</a> &amp;<a class="el" href="ELFObjHandler_8cpp.html#adc852f586959ce13117d737cf3f14899">Name</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Twine.html">Twine</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Title</a>)</td></tr>
<tr class="memdesc:a209b615edbcad3e1a7afd7411ce4eae2 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pops up a GraphViz/gv window with the <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> rendered using 'dot'.  <br /></td></tr>
<tr class="separator:a209b615edbcad3e1a7afd7411ce4eae2 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e726201ecf499acd7f87ac1d4ff610e inherit pub_methods_classllvm_1_1ScheduleDAG" id="r_a7e726201ecf499acd7f87ac1d4ff610e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">virtual</a> <a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a7e726201ecf499acd7f87ac1d4ff610e">viewGraph</a> ()</td></tr>
<tr class="memdesc:a7e726201ecf499acd7f87ac1d4ff610e inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">Out-of-line implementation with no arguments is handy for gdb.  <br /></td></tr>
<tr class="separator:a7e726201ecf499acd7f87ac1d4ff610e inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac464b0883162724583f0f124c8be8157 inherit pub_methods_classllvm_1_1ScheduleDAG" id="r_ac464b0883162724583f0f124c8be8157"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#ac464b0883162724583f0f124c8be8157">dumpNodeName</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> &amp;SU) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ac464b0883162724583f0f124c8be8157 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab73bd59791820601925b8535b61fba66 inherit pub_methods_classllvm_1_1ScheduleDAG" id="r_ab73bd59791820601925b8535b61fba66"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">virtual</a> <a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#ab73bd59791820601925b8535b61fba66">addCustomGraphFeatures</a> (<a class="el" href="classllvm_1_1GraphWriter.html">GraphWriter</a>&lt; <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> * &gt; &amp;) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab73bd59791820601925b8535b61fba66 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds custom features for a visualization of the <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a>.  <br /></td></tr>
<tr class="separator:ab73bd59791820601925b8535b61fba66 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab464241184b77be167ff521aa2552e29 inherit pub_methods_classllvm_1_1ScheduleDAG" id="r_ab464241184b77be167ff521aa2552e29"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#ab464241184b77be167ff521aa2552e29">VerifyScheduledDAG</a> (<a class="el" href="classbool.html">bool</a> isBottomUp)</td></tr>
<tr class="memdesc:ab464241184b77be167ff521aa2552e29 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">Verifies that all SUnits were scheduled and that their state is consistent.  <br /></td></tr>
<tr class="separator:ab464241184b77be167ff521aa2552e29 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pro-types" name="pro-types"></a>
Protected Types</h2></td></tr>
<tr class="memitem:a6aeb725848d197181f722cec8aa21511" id="r_a6aeb725848d197181f722cec8aa21511"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">using</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6aeb725848d197181f722cec8aa21511">DbgValueVector</a></td></tr>
<tr class="separator:a6aeb725848d197181f722cec8aa21511"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pro-methods" name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr class="memitem:a2e28b826aaa73d2dacf89ba8f8c775d1" id="r_a2e28b826aaa73d2dacf89ba8f8c775d1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2e28b826aaa73d2dacf89ba8f8c775d1">reduceHugeMemNodeMaps</a> (<a class="el" href="classScheduleDAGInstrs_1_1Value2SUsMap.html">Value2SUsMap</a> &amp;<a class="el" href="HexagonStoreWidening_8cpp.html#a7d2c711a42f51c1f7b3ce3f8f560fa74">stores</a>, <a class="el" href="classScheduleDAGInstrs_1_1Value2SUsMap.html">Value2SUsMap</a> &amp;loads, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="memdesc:a2e28b826aaa73d2dacf89ba8f8c775d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reduces maps in FIFO order, by N SUs.  <br /></td></tr>
<tr class="separator:a2e28b826aaa73d2dacf89ba8f8c775d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee33e06ea8865a2fb2bf229325c07194" id="r_aee33e06ea8865a2fb2bf229325c07194"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aee33e06ea8865a2fb2bf229325c07194">addChainDependency</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">SUa</a>, <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">SUb</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06a2d68d32ff95cd10b4899c2823ec28e97">Latency</a>=0)</td></tr>
<tr class="memdesc:aee33e06ea8865a2fb2bf229325c07194"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds a chain edge between SUa and SUb, but only if both <a class="el" href="classllvm_1_1AAResults.html">AAResults</a> and <a class="el" href="classllvm_1_1Target.html" title="Target - Wrapper for Target specific information.">Target</a> fail to deny the dependency.  <br /></td></tr>
<tr class="separator:aee33e06ea8865a2fb2bf229325c07194"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48e69d6ef017966f2a55dbf4d1d0b193" id="r_a48e69d6ef017966f2a55dbf4d1d0b193"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a48e69d6ef017966f2a55dbf4d1d0b193">addChainDependencies</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="#a8e1e9d0b1c64c405c0e99288f9225bd5">SUList</a> &amp;SUs, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06a2d68d32ff95cd10b4899c2823ec28e97">Latency</a>)</td></tr>
<tr class="memdesc:a48e69d6ef017966f2a55dbf4d1d0b193"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds dependencies as needed from all SUs in list to SU.  <br /></td></tr>
<tr class="separator:a48e69d6ef017966f2a55dbf4d1d0b193"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe11e438e3ecc0381047e0e01958fea0" id="r_afe11e438e3ecc0381047e0e01958fea0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afe11e438e3ecc0381047e0e01958fea0">addChainDependencies</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classScheduleDAGInstrs_1_1Value2SUsMap.html">Value2SUsMap</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Val2SUsMap</a>)</td></tr>
<tr class="memdesc:afe11e438e3ecc0381047e0e01958fea0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds dependencies as needed from all SUs in map, to SU.  <br /></td></tr>
<tr class="separator:afe11e438e3ecc0381047e0e01958fea0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14962363da4c4a48ad6646cb05f49b77" id="r_a14962363da4c4a48ad6646cb05f49b77"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a14962363da4c4a48ad6646cb05f49b77">addChainDependencies</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classScheduleDAGInstrs_1_1Value2SUsMap.html">Value2SUsMap</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Val2SUsMap</a>, <a class="el" href="namespacellvm.html#ad18871060ac1b051c7322cc6ad71e11c">ValueType</a> V)</td></tr>
<tr class="memdesc:a14962363da4c4a48ad6646cb05f49b77"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds dependencies as needed to SU, from all SUs mapped to V.  <br /></td></tr>
<tr class="separator:a14962363da4c4a48ad6646cb05f49b77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cfd9da0e5724aa91bf1767dc1e2515e" id="r_a2cfd9da0e5724aa91bf1767dc1e2515e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2cfd9da0e5724aa91bf1767dc1e2515e">addBarrierChain</a> (<a class="el" href="classScheduleDAGInstrs_1_1Value2SUsMap.html">Value2SUsMap</a> &amp;map)</td></tr>
<tr class="memdesc:a2cfd9da0e5724aa91bf1767dc1e2515e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds barrier chain edges from all SUs in map, and then clear the map.  <br /></td></tr>
<tr class="separator:a2cfd9da0e5724aa91bf1767dc1e2515e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac483efdc6c5ab7a20f776b77f986b6cf" id="r_ac483efdc6c5ab7a20f776b77f986b6cf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac483efdc6c5ab7a20f776b77f986b6cf">insertBarrierChain</a> (<a class="el" href="classScheduleDAGInstrs_1_1Value2SUsMap.html">Value2SUsMap</a> &amp;map)</td></tr>
<tr class="memdesc:ac483efdc6c5ab7a20f776b77f986b6cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inserts a barrier chain in a huge region, far below current SU.  <br /></td></tr>
<tr class="separator:ac483efdc6c5ab7a20f776b77f986b6cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a705a0975de8335b0b6bdbbae165e8f5c" id="r_a705a0975de8335b0b6bdbbae165e8f5c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a705a0975de8335b0b6bdbbae165e8f5c">initSUnits</a> ()</td></tr>
<tr class="memdesc:a705a0975de8335b0b6bdbbae165e8f5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Creates an <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a> for each real instruction, numbered in top-down topological order.  <br /></td></tr>
<tr class="separator:a705a0975de8335b0b6bdbbae165e8f5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56fbc3f460289602ce8a51538ebc1e26" id="r_a56fbc3f460289602ce8a51538ebc1e26"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a56fbc3f460289602ce8a51538ebc1e26">addPhysRegDataDeps</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">OperIdx</a>)</td></tr>
<tr class="memdesc:a56fbc3f460289602ce8a51538ebc1e26"><td class="mdescLeft">&#160;</td><td class="mdescRight">MO is an operand of SU's instruction that defines a physical register.  <br /></td></tr>
<tr class="separator:a56fbc3f460289602ce8a51538ebc1e26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e9425c046cf742bfbb9ebb96466d8e5" id="r_a2e9425c046cf742bfbb9ebb96466d8e5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2e9425c046cf742bfbb9ebb96466d8e5">addPhysRegDeps</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">OperIdx</a>)</td></tr>
<tr class="memdesc:a2e9425c046cf742bfbb9ebb96466d8e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds register dependencies (data, anti, and output) from this <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a> to following instructions in the same scheduling region that depend the physical register referenced at OperIdx.  <br /></td></tr>
<tr class="separator:a2e9425c046cf742bfbb9ebb96466d8e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10acc9310a21d9a8191d3d84916bdffb" id="r_a10acc9310a21d9a8191d3d84916bdffb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a10acc9310a21d9a8191d3d84916bdffb">addVRegDefDeps</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">OperIdx</a>)</td></tr>
<tr class="memdesc:a10acc9310a21d9a8191d3d84916bdffb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds register output and data dependencies from this <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a> to instructions that occur later in the same scheduling region if they read from or write to the virtual register defined at OperIdx.  <br /></td></tr>
<tr class="separator:a10acc9310a21d9a8191d3d84916bdffb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f958ee7dc9902af4093fe8fabbabd6e" id="r_a0f958ee7dc9902af4093fe8fabbabd6e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0f958ee7dc9902af4093fe8fabbabd6e">addVRegUseDeps</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">OperIdx</a>)</td></tr>
<tr class="memdesc:a0f958ee7dc9902af4093fe8fabbabd6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds a register data dependency if the instruction that defines the virtual register used at OperIdx is mapped to an <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a>.  <br /></td></tr>
<tr class="separator:a0f958ee7dc9902af4093fe8fabbabd6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a643ff7dd8c287dd58e75cbe79556e74c" id="r_a643ff7dd8c287dd58e75cbe79556e74c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a643ff7dd8c287dd58e75cbe79556e74c">getLaneMaskForMO</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a643ff7dd8c287dd58e75cbe79556e74c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a mask for which lanes get read/written by the given (register) machine operand.  <br /></td></tr>
<tr class="separator:a643ff7dd8c287dd58e75cbe79556e74c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb8c24d6929051d24b35af1ef0550e54" id="r_afb8c24d6929051d24b35af1ef0550e54"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afb8c24d6929051d24b35af1ef0550e54">deadDefHasNoUse</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO)</td></tr>
<tr class="memdesc:afb8c24d6929051d24b35af1ef0550e54"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the def register in <code>MO</code> has no uses.  <br /></td></tr>
<tr class="separator:afb8c24d6929051d24b35af1ef0550e54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_methods_classllvm_1_1ScheduleDAG"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pro_methods_classllvm_1_1ScheduleDAG')"><img src="closed.png" alt="-"/>&#160;Protected Member Functions inherited from <a class="el" href="classllvm_1_1ScheduleDAG.html">llvm::ScheduleDAG</a></td></tr>
<tr class="memitem:a917f4d40ed0bbdaf4ab50e5df4de067b inherit pro_methods_classllvm_1_1ScheduleDAG" id="r_a917f4d40ed0bbdaf4ab50e5df4de067b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a917f4d40ed0bbdaf4ab50e5df4de067b">dumpNodeAll</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> &amp;SU) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a917f4d40ed0bbdaf4ab50e5df4de067b inherit pro_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pro-attribs" name="pro-attribs"></a>
Protected Attributes</h2></td></tr>
<tr class="memitem:ad2b3e1939f6f39819ad55c714deefad6" id="r_ad2b3e1939f6f39819ad55c714deefad6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineLoopInfo.html">MachineLoopInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad2b3e1939f6f39819ad55c714deefad6">MLI</a></td></tr>
<tr class="separator:ad2b3e1939f6f39819ad55c714deefad6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2cd9b498508774a2da120d08b8d67cc" id="r_af2cd9b498508774a2da120d08b8d67cc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af2cd9b498508774a2da120d08b8d67cc">MFI</a></td></tr>
<tr class="separator:af2cd9b498508774a2da120d08b8d67cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb11b650b88a61630eba2a1b2eaa6fd0" id="r_abb11b650b88a61630eba2a1b2eaa6fd0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abb11b650b88a61630eba2a1b2eaa6fd0">SchedModel</a></td></tr>
<tr class="memdesc:abb11b650b88a61630eba2a1b2eaa6fd0"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1TargetSchedModel.html" title="Provide an instruction scheduling machine model to CodeGen passes.">TargetSchedModel</a> provides an interface to the machine model.  <br /></td></tr>
<tr class="separator:abb11b650b88a61630eba2a1b2eaa6fd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf7cb9b8e5dda7b42273e79048f1b8b3" id="r_adf7cb9b8e5dda7b42273e79048f1b8b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adf7cb9b8e5dda7b42273e79048f1b8b3">RemoveKillFlags</a></td></tr>
<tr class="memdesc:adf7cb9b8e5dda7b42273e79048f1b8b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">True if the DAG builder should remove kill flags (in preparation for rescheduling).  <br /></td></tr>
<tr class="separator:adf7cb9b8e5dda7b42273e79048f1b8b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ad332011e2040d133de24f33cf3f4cd" id="r_a2ad332011e2040d133de24f33cf3f4cd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2ad332011e2040d133de24f33cf3f4cd">CanHandleTerminators</a> = false</td></tr>
<tr class="memdesc:a2ad332011e2040d133de24f33cf3f4cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">The standard DAG builder does not normally include terminators as DAG nodes because it does not create the necessary dependencies to prevent reordering.  <br /></td></tr>
<tr class="separator:a2ad332011e2040d133de24f33cf3f4cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96bb77f51ee973b0613bf5083144fa69" id="r_a96bb77f51ee973b0613bf5083144fa69"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a96bb77f51ee973b0613bf5083144fa69">TrackLaneMasks</a> = false</td></tr>
<tr class="memdesc:a96bb77f51ee973b0613bf5083144fa69"><td class="mdescLeft">&#160;</td><td class="mdescRight">Whether lane masks should get tracked.  <br /></td></tr>
<tr class="separator:a96bb77f51ee973b0613bf5083144fa69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a254403f7804208ade3cb68086201cb7a" id="r_a254403f7804208ade3cb68086201cb7a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a254403f7804208ade3cb68086201cb7a">BB</a></td></tr>
<tr class="memdesc:a254403f7804208ade3cb68086201cb7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">The block in which to insert instructions.  <br /></td></tr>
<tr class="separator:a254403f7804208ade3cb68086201cb7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae81ad8ece7681af658742f6d4e2fcfb1" id="r_ae81ad8ece7681af658742f6d4e2fcfb1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae81ad8ece7681af658742f6d4e2fcfb1">RegionBegin</a></td></tr>
<tr class="memdesc:ae81ad8ece7681af658742f6d4e2fcfb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">The beginning of the range to be scheduled.  <br /></td></tr>
<tr class="separator:ae81ad8ece7681af658742f6d4e2fcfb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f74b283acf0dfb537bc387e49344f04" id="r_a3f74b283acf0dfb537bc387e49344f04"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3f74b283acf0dfb537bc387e49344f04">RegionEnd</a></td></tr>
<tr class="memdesc:a3f74b283acf0dfb537bc387e49344f04"><td class="mdescLeft">&#160;</td><td class="mdescRight">The end of the range to be scheduled.  <br /></td></tr>
<tr class="separator:a3f74b283acf0dfb537bc387e49344f04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1c8be2ff5fd8eab8091e6ffa40ded8d" id="r_af1c8be2ff5fd8eab8091e6ffa40ded8d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af1c8be2ff5fd8eab8091e6ffa40ded8d">NumRegionInstrs</a></td></tr>
<tr class="memdesc:af1c8be2ff5fd8eab8091e6ffa40ded8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Instructions in this region (distance(RegionBegin, RegionEnd)).  <br /></td></tr>
<tr class="separator:af1c8be2ff5fd8eab8091e6ffa40ded8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a077eef2c61ca462db1800cc506092d38" id="r_a077eef2c61ca462db1800cc506092d38"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *, <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a077eef2c61ca462db1800cc506092d38">MISUnitMap</a></td></tr>
<tr class="memdesc:a077eef2c61ca462db1800cc506092d38"><td class="mdescLeft">&#160;</td><td class="mdescRight">After calling BuildSchedGraph, each machine instruction in the current scheduling region is mapped to an <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a>.  <br /></td></tr>
<tr class="separator:a077eef2c61ca462db1800cc506092d38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae384109023f32441ff89f13b79be6b89" id="r_ae384109023f32441ff89f13b79be6b89"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm.html#a63c43ab5eafe72b53c3d25618c45b6ad">Reg2SUnitsMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae384109023f32441ff89f13b79be6b89">Defs</a></td></tr>
<tr class="memdesc:ae384109023f32441ff89f13b79be6b89"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defs, Uses - Remember where defs and uses of each register are as we iterate upward through the instructions.  <br /></td></tr>
<tr class="separator:ae384109023f32441ff89f13b79be6b89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0b2bf4940e563082d1d2bf8a9e5521f" id="r_af0b2bf4940e563082d1d2bf8a9e5521f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm.html#a63c43ab5eafe72b53c3d25618c45b6ad">Reg2SUnitsMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af0b2bf4940e563082d1d2bf8a9e5521f">Uses</a></td></tr>
<tr class="separator:af0b2bf4940e563082d1d2bf8a9e5521f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae8addb45cc64764371ace084b48dc51" id="r_aae8addb45cc64764371ace084b48dc51"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm.html#a1d9cbced9f5f0b7402f69721fd99597c">VReg2SUnitMultiMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aae8addb45cc64764371ace084b48dc51">CurrentVRegDefs</a></td></tr>
<tr class="memdesc:aae8addb45cc64764371ace084b48dc51"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tracks the last instruction(s) in this region defining each virtual register.  <br /></td></tr>
<tr class="separator:aae8addb45cc64764371ace084b48dc51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a417ece2bf0f001181401c6c6b210194a" id="r_a417ece2bf0f001181401c6c6b210194a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm.html#a6d2caa8eb834330a1f8d4dafeb9bb3d8">VReg2SUnitOperIdxMultiMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a417ece2bf0f001181401c6c6b210194a">CurrentVRegUses</a></td></tr>
<tr class="memdesc:a417ece2bf0f001181401c6c6b210194a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tracks the last instructions in this region using each virtual register.  <br /></td></tr>
<tr class="separator:a417ece2bf0f001181401c6c6b210194a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc0d83b64990b090c9205e27b5e86b31" id="r_abc0d83b64990b090c9205e27b5e86b31"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1AAResults.html">AAResults</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abc0d83b64990b090c9205e27b5e86b31">AAForDep</a> = <a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a></td></tr>
<tr class="separator:abc0d83b64990b090c9205e27b5e86b31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a948f446009b83c0bca40324131e27868" id="r_a948f446009b83c0bca40324131e27868"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a948f446009b83c0bca40324131e27868">BarrierChain</a> = <a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a></td></tr>
<tr class="memdesc:a948f446009b83c0bca40324131e27868"><td class="mdescLeft">&#160;</td><td class="mdescRight">Remember a generic side-effecting instruction as we proceed.  <br /></td></tr>
<tr class="separator:a948f446009b83c0bca40324131e27868"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad4b383d6bf0b66dd1a20a81505788fd" id="r_aad4b383d6bf0b66dd1a20a81505788fd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1UndefValue.html">UndefValue</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aad4b383d6bf0b66dd1a20a81505788fd">UnknownValue</a></td></tr>
<tr class="memdesc:aad4b383d6bf0b66dd1a20a81505788fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">For an unanalyzable memory access, this <a class="el" href="classllvm_1_1Value.html" title="LLVM Value Representation.">Value</a> is used in maps.  <br /></td></tr>
<tr class="separator:aad4b383d6bf0b66dd1a20a81505788fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cd3eede9e2a32c7139cc5c7c481e08b" id="r_a8cd3eede9e2a32c7139cc5c7c481e08b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ScheduleDAGTopologicalSort.html">ScheduleDAGTopologicalSort</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8cd3eede9e2a32c7139cc5c7c481e08b">Topo</a></td></tr>
<tr class="memdesc:a8cd3eede9e2a32c7139cc5c7c481e08b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Topo - A topological ordering for SUnits which permits fast IsReachable and similar queries.  <br /></td></tr>
<tr class="separator:a8cd3eede9e2a32c7139cc5c7c481e08b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6837fb2c08f4c8c986a4689a37ca93cf" id="r_a6837fb2c08f4c8c986a4689a37ca93cf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#a6aeb725848d197181f722cec8aa21511">DbgValueVector</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6837fb2c08f4c8c986a4689a37ca93cf">DbgValues</a></td></tr>
<tr class="memdesc:a6837fb2c08f4c8c986a4689a37ca93cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Remember instruction that precedes DBG_VALUE.  <br /></td></tr>
<tr class="separator:a6837fb2c08f4c8c986a4689a37ca93cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25ae020b571d18d34d03097d91ca0f40" id="r_a25ae020b571d18d34d03097d91ca0f40"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a25ae020b571d18d34d03097d91ca0f40">FirstDbgValue</a> = <a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a></td></tr>
<tr class="separator:a25ae020b571d18d34d03097d91ca0f40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab08cd73e241d82e154738462cce16970" id="r_ab08cd73e241d82e154738462cce16970"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1LivePhysRegs.html">LivePhysRegs</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab08cd73e241d82e154738462cce16970">LiveRegs</a></td></tr>
<tr class="memdesc:ab08cd73e241d82e154738462cce16970"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set of live physical registers for updating kill flags.  <br /></td></tr>
<tr class="separator:ab08cd73e241d82e154738462cce16970"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="inherited" name="inherited"></a>
Additional Inherited Members</h2></td></tr>
<tr class="inherit_header pub_attribs_classllvm_1_1ScheduleDAG"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pub_attribs_classllvm_1_1ScheduleDAG')"><img src="closed.png" alt="-"/>&#160;Public Attributes inherited from <a class="el" href="classllvm_1_1ScheduleDAG.html">llvm::ScheduleDAG</a></td></tr>
<tr class="memitem:a11e4c75a86f0b68953904db71681803c inherit pub_attribs_classllvm_1_1ScheduleDAG" id="r_a11e4c75a86f0b68953904db71681803c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LLVMTargetMachine.html">LLVMTargetMachine</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a11e4c75a86f0b68953904db71681803c">TM</a></td></tr>
<tr class="memdesc:a11e4c75a86f0b68953904db71681803c inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1Target.html" title="Target - Wrapper for Target specific information.">Target</a> processor.  <br /></td></tr>
<tr class="separator:a11e4c75a86f0b68953904db71681803c inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a348590624c488b04d0f9e227e6c3960e inherit pub_attribs_classllvm_1_1ScheduleDAG" id="r_a348590624c488b04d0f9e227e6c3960e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a348590624c488b04d0f9e227e6c3960e">TII</a></td></tr>
<tr class="memdesc:a348590624c488b04d0f9e227e6c3960e inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1Target.html" title="Target - Wrapper for Target specific information.">Target</a> instruction information.  <br /></td></tr>
<tr class="separator:a348590624c488b04d0f9e227e6c3960e inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a418bc6d3f660325fa6d5b9fb269add62 inherit pub_attribs_classllvm_1_1ScheduleDAG" id="r_a418bc6d3f660325fa6d5b9fb269add62"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a418bc6d3f660325fa6d5b9fb269add62">TRI</a></td></tr>
<tr class="memdesc:a418bc6d3f660325fa6d5b9fb269add62 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1Target.html" title="Target - Wrapper for Target specific information.">Target</a> processor register info.  <br /></td></tr>
<tr class="separator:a418bc6d3f660325fa6d5b9fb269add62 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a3d3d075a208011a24a0918b58d7daa inherit pub_attribs_classllvm_1_1ScheduleDAG" id="r_a5a3d3d075a208011a24a0918b58d7daa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a5a3d3d075a208011a24a0918b58d7daa">MF</a></td></tr>
<tr class="memdesc:a5a3d3d075a208011a24a0918b58d7daa inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">Machine function.  <br /></td></tr>
<tr class="separator:a5a3d3d075a208011a24a0918b58d7daa inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b09f4d9c91e25f7bc2ac60b3b929d11 inherit pub_attribs_classllvm_1_1ScheduleDAG" id="r_a1b09f4d9c91e25f7bc2ac60b3b929d11"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a1b09f4d9c91e25f7bc2ac60b3b929d11">MRI</a></td></tr>
<tr class="memdesc:a1b09f4d9c91e25f7bc2ac60b3b929d11 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">Virtual/real register map.  <br /></td></tr>
<tr class="separator:a1b09f4d9c91e25f7bc2ac60b3b929d11 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d5aacd5fc7d6a739ce913974ed1e53d inherit pub_attribs_classllvm_1_1ScheduleDAG" id="r_a3d5aacd5fc7d6a739ce913974ed1e53d"><td class="memItemLeft" align="right" valign="top">std::vector&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a></td></tr>
<tr class="memdesc:a3d5aacd5fc7d6a739ce913974ed1e53d inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">The scheduling units.  <br /></td></tr>
<tr class="separator:a3d5aacd5fc7d6a739ce913974ed1e53d inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a521bf68518a92483130a58680716d153 inherit pub_attribs_classllvm_1_1ScheduleDAG" id="r_a521bf68518a92483130a58680716d153"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a521bf68518a92483130a58680716d153">EntrySU</a></td></tr>
<tr class="memdesc:a521bf68518a92483130a58680716d153 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">Special node for the region entry.  <br /></td></tr>
<tr class="separator:a521bf68518a92483130a58680716d153 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af81f734d7fb268c95c1c63c399a7c4a6 inherit pub_attribs_classllvm_1_1ScheduleDAG" id="r_af81f734d7fb268c95c1c63c399a7c4a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#af81f734d7fb268c95c1c63c399a7c4a6">ExitSU</a></td></tr>
<tr class="memdesc:af81f734d7fb268c95c1c63c399a7c4a6 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">Special node for the region exit.  <br /></td></tr>
<tr class="separator:af81f734d7fb268c95c1c63c399a7c4a6 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8de65d3a774ee7a23dc72e3d534e6ce6 inherit pub_attribs_classllvm_1_1ScheduleDAG" id="r_a8de65d3a774ee7a23dc72e3d534e6ce6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a8de65d3a774ee7a23dc72e3d534e6ce6">StressSched</a></td></tr>
<tr class="separator:a8de65d3a774ee7a23dc72e3d534e6ce6 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>A <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> for scheduling lists of <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction.">MachineInstr</a>. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00119">119</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a id="a6aeb725848d197181f722cec8aa21511" name="a6aeb725848d197181f722cec8aa21511"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6aeb725848d197181f722cec8aa21511">&#9670;&#160;</a></span>DbgValueVector</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">using</a> <a class="el" href="#a6aeb725848d197181f722cec8aa21511">llvm::ScheduleDAGInstrs::DbgValueVector</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line"> </div>
<div class="line">        std::vector&lt;std::pair&lt;MachineInstr *, MachineInstr *&gt;&gt;</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00243">243</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

</div>
</div>
<a id="a8e1e9d0b1c64c405c0e99288f9225bd5" name="a8e1e9d0b1c64c405c0e99288f9225bd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e1e9d0b1c64c405c0e99288f9225bd5">&#9670;&#160;</a></span>SUList</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">using</a> <a class="el" href="#a8e1e9d0b1c64c405c0e99288f9225bd5">llvm::ScheduleDAGInstrs::SUList</a> = std::list&lt;<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>A list of SUnits, used in Value2SUsMap, during DAG construction. </p>
<p>Note: to gain speed it might be worth investigating an optimized implementation of this data structure, such as a singly linked list with a memory pool (<a class="el" href="classllvm_1_1SmallVector.html" title="This is a &#39;vector&#39; (really, a variable-sized array), optimized for the case when the array is small.">SmallVector</a> was tried but slow and <a class="el" href="classllvm_1_1SparseSet.html" title="SparseSet - Fast set implementation for objects that can be identified by small unsigned keys.">SparseSet</a> is not applicable). </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00190">190</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a5bcb745a3e78c329d1431608b1f51c25" name="a5bcb745a3e78c329d1431608b1f51c25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bcb745a3e78c329d1431608b1f51c25">&#9670;&#160;</a></span>ScheduleDAGInstrs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">ScheduleDAGInstrs::ScheduleDAGInstrs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>mf</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineLoopInfo.html">MachineLoopInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>mli</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>RemoveKillFlags</em><span class="paramdefsep"> = </span><span class="paramdefval">false</span></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">explicit</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00111">111</a> of file <a class="el" href="ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00248">DbgValues</a>, <a class="el" href="MachineFunction_8h_source.html#l00550">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00063">llvm::TargetSchedModel::init()</a>, and <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00125">SchedModel</a>.</p>

</div>
</div>
<a id="a55ec5f63fd13f77063e0fc05a722283a" name="a55ec5f63fd13f77063e0fc05a722283a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55ec5f63fd13f77063e0fc05a722283a">&#9670;&#160;</a></span>~ScheduleDAGInstrs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">llvm::ScheduleDAGInstrs::~ScheduleDAGInstrs </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">default</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a2cfd9da0e5724aa91bf1767dc1e2515e" name="a2cfd9da0e5724aa91bf1767dc1e2515e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2cfd9da0e5724aa91bf1767dc1e2515e">&#9670;&#160;</a></span>addBarrierChain()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> ScheduleDAGInstrs::addBarrierChain </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classScheduleDAGInstrs_1_1Value2SUsMap.html">Value2SUsMap</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>map</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Adds barrier chain edges from all SUs in map, and then clear the map. </p>
<p>This is equivalent to <a class="el" href="#ac483efdc6c5ab7a20f776b77f986b6cf" title="Inserts a barrier chain in a huge region, far below current SU.">insertBarrierChain()</a>, but optimized for the common case where the new BarrierChain (a global memory object) has a higher NodeNum than all SUs in map. It is assumed BarrierChain has been set before calling this. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00686">686</a> of file <a class="el" href="ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00182">BarrierChain</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00649">llvm::ScheduleDAGInstrs::Value2SUsMap::clear()</a>, and <a class="el" href="MD5_8cpp_source.html#l00059">I</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00730">buildSchedGraph()</a>.</p>

</div>
</div>
<a id="a48e69d6ef017966f2a55dbf4d1d0b193" name="a48e69d6ef017966f2a55dbf4d1d0b193"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48e69d6ef017966f2a55dbf4d1d0b193">&#9670;&#160;</a></span>addChainDependencies() <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> llvm::ScheduleDAGInstrs::addChainDependencies </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *</td>          <td class="paramname"><span class="paramname"><em>SU</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="#a8e1e9d0b1c64c405c0e99288f9225bd5">SUList</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>SUs</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Latency</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Adds dependencies as needed from all SUs in list to SU. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00210">210</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00548">addChainDependency()</a>, and <a class="el" href="SIMachineScheduler_8h_source.html#l00032">llvm::Latency</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00670">addChainDependencies()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00677">addChainDependencies()</a>, and <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00730">buildSchedGraph()</a>.</p>

</div>
</div>
<a id="afe11e438e3ecc0381047e0e01958fea0" name="afe11e438e3ecc0381047e0e01958fea0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe11e438e3ecc0381047e0e01958fea0">&#9670;&#160;</a></span>addChainDependencies() <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> ScheduleDAGInstrs::addChainDependencies </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *</td>          <td class="paramname"><span class="paramname"><em>SU</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classScheduleDAGInstrs_1_1Value2SUsMap.html">Value2SUsMap</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Val2SUsMap</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Adds dependencies as needed from all SUs in map, to SU. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00670">670</a> of file <a class="el" href="ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00210">addChainDependencies()</a>, and <a class="el" href="MD5_8cpp_source.html#l00059">I</a>.</p>

</div>
</div>
<a id="a14962363da4c4a48ad6646cb05f49b77" name="a14962363da4c4a48ad6646cb05f49b77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14962363da4c4a48ad6646cb05f49b77">&#9670;&#160;</a></span>addChainDependencies() <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> ScheduleDAGInstrs::addChainDependencies </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *</td>          <td class="paramname"><span class="paramname"><em>SU</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classScheduleDAGInstrs_1_1Value2SUsMap.html">Value2SUsMap</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Val2SUsMap</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm.html#ad18871060ac1b051c7322cc6ad71e11c">ValueType</a></td>          <td class="paramname"><span class="paramname"><em>V</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Adds dependencies as needed to SU, from all SUs mapped to V. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00677">677</a> of file <a class="el" href="ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00210">addChainDependencies()</a>.</p>

</div>
</div>
<a id="aee33e06ea8865a2fb2bf229325c07194" name="aee33e06ea8865a2fb2bf229325c07194"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee33e06ea8865a2fb2bf229325c07194">&#9670;&#160;</a></span>addChainDependency()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> ScheduleDAGInstrs::addChainDependency </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *</td>          <td class="paramname"><span class="paramname"><em>SUa</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *</td>          <td class="paramname"><span class="paramname"><em>SUb</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Latency</em><span class="paramdefsep"> = </span><span class="paramdefval">0</span></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Adds a chain edge between SUa and SUb, but only if both <a class="el" href="classllvm_1_1AAResults.html">AAResults</a> and <a class="el" href="classllvm_1_1Target.html" title="Target - Wrapper for Target specific information.">Target</a> fail to deny the dependency. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00548">548</a> of file <a class="el" href="ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00177">AAForDep</a>, <a class="el" href="SIMachineScheduler_8h_source.html#l00032">llvm::Latency</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00070">llvm::SDep::MayAliasMem</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00147">llvm::SDep::setLatency()</a>, and <a class="el" href="ScheduleDAGInstrs_8cpp.html#a85e6100733f4ae2c0946eeab33a9086c">UseTBAA</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00210">addChainDependencies()</a>.</p>

</div>
</div>
<a id="a86bfa4838cb7e42648615d27c94c8017" name="a86bfa4838cb7e42648615d27c94c8017"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86bfa4838cb7e42648615d27c94c8017">&#9670;&#160;</a></span>addEdge()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ScheduleDAGInstrs::addEdge </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *</td>          <td class="paramname"><span class="paramname"><em>SuccSU</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDep.html">SDep</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>PredDep</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Add a DAG edge to the given SU with the given predecessor dependence data. </p>
<dl class="section return"><dt>Returns</dt><dd>true if the edge may be added without creating a cycle OR if an equivalent edge already existed (false indicates failure). </dd></dl>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01204">1204</a> of file <a class="el" href="ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAG_8cpp_source.html#l00536">llvm::ScheduleDAGTopologicalSort::AddPredQueued()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00564">llvm::ScheduleDAG::ExitSU</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00724">llvm::ScheduleDAGTopologicalSort::IsReachable()</a>, and <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00241">Topo</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonSubtarget_8cpp_source.html#l00262">llvm::HexagonSubtarget::CallMutation::apply()</a>, and <a class="el" href="MacroFusion_8cpp_source.html#l00054">fuseInstructionPair()</a>.</p>

</div>
</div>
<a id="a56fbc3f460289602ce8a51538ebc1e26" name="a56fbc3f460289602ce8a51538ebc1e26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56fbc3f460289602ce8a51538ebc1e26">&#9670;&#160;</a></span>addPhysRegDataDeps()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> ScheduleDAGInstrs::addPhysRegDataDeps </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *</td>          <td class="paramname"><span class="paramname"><em>SU</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>OperIdx</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>MO is an operand of SU's instruction that defines a physical register. </p>
<p>Adds data dependencies from SU to any uses of the physical register. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00233">233</a> of file <a class="el" href="ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAG_8h_source.html#l00072">llvm::SDep::Artificial</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00184">llvm::TargetSchedModel::computeOperandLatency()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00053">llvm::SDep::Data</a>, <a class="el" href="SparseMultiSet_8h_source.html#l00319">llvm::SparseMultiSet&lt; ValueT, KeyFunctorT, SparseT &gt;::end()</a>, <a class="el" href="SparseMultiSet_8h_source.html#l00375">llvm::SparseMultiSet&lt; ValueT, KeyFunctorT, SparseT &gt;::find()</a>, <a class="el" href="MachineInstr_8h_source.html#l00472">llvm::MachineInstr::getDesc()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00373">llvm::SUnit::getInstr()</a>, <a class="el" href="MachineInstr_8h_source.html#l00485">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00357">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00550">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00280">llvm::SUnit::hasPhysRegDefs</a>, <a class="el" href="MD5_8cpp_source.html#l00059">I</a>, <a class="el" href="MachineInstr_8h_source.html#l01227">llvm::MachineInstr::isBundle()</a>, <a class="el" href="MachineOperand_8h_source.html#l00372">llvm::MachineOperand::isDef()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00798">llvm::MCRegAliasIterator::isValid()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00560">llvm::ScheduleDAG::MF</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00125">SchedModel</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00147">llvm::SDep::setLatency()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00559">llvm::ScheduleDAG::TRI</a>, and <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00168">Uses</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00291">addPhysRegDeps()</a>.</p>

</div>
</div>
<a id="a2e9425c046cf742bfbb9ebb96466d8e5" name="a2e9425c046cf742bfbb9ebb96466d8e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e9425c046cf742bfbb9ebb96466d8e5">&#9670;&#160;</a></span>addPhysRegDeps()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> ScheduleDAGInstrs::addPhysRegDeps </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *</td>          <td class="paramname"><span class="paramname"><em>SU</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>OperIdx</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Adds register dependencies (data, anti, and output) from this <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a> to following instructions in the same scheduling region that depend the physical register referenced at OperIdx. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00291">291</a> of file <a class="el" href="ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00233">addPhysRegDataDeps()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00054">llvm::SDep::Anti</a>, <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00290">llvm::TargetSchedModel::computeOutputLatency()</a>, <a class="el" href="SparseMultiSet_8h_source.html#l00395">llvm::SparseMultiSet&lt; ValueT, KeyFunctorT, SparseT &gt;::contains()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00167">Defs</a>, <a class="el" href="SparseMultiSet_8h_source.html#l00319">llvm::SparseMultiSet&lt; ValueT, KeyFunctorT, SparseT &gt;::end()</a>, <a class="el" href="SparseMultiSet_8h_source.html#l00411">llvm::SparseMultiSet&lt; ValueT, KeyFunctorT, SparseT &gt;::equal_range()</a>, <a class="el" href="SparseMultiSet_8h_source.html#l00466">llvm::SparseMultiSet&lt; ValueT, KeyFunctorT, SparseT &gt;::erase()</a>, <a class="el" href="SparseMultiSet_8h_source.html#l00482">llvm::SparseMultiSet&lt; ValueT, KeyFunctorT, SparseT &gt;::eraseAll()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00564">llvm::ScheduleDAG::ExitSU</a>, <a class="el" href="SparseMultiSet_8h_source.html#l00375">llvm::SparseMultiSet&lt; ValueT, KeyFunctorT, SparseT &gt;::find()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00373">llvm::SUnit::getInstr()</a>, <a class="el" href="MachineOperand_8h_source.html#l00357">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00550">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00279">llvm::SUnit::hasPhysRegUses</a>, <a class="el" href="MD5_8cpp_source.html#l00059">I</a>, <a class="el" href="SparseMultiSet_8h_source.html#l00419">llvm::SparseMultiSet&lt; ValueT, KeyFunctorT, SparseT &gt;::insert()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00275">llvm::SUnit::isCall</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00513">llvm::MachineRegisterInfo::isConstantPhysReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00382">llvm::MachineOperand::isDead()</a>, <a class="el" href="MachineOperand_8h_source.html#l00372">llvm::MachineOperand::isDef()</a>, <a class="el" href="MachineOperand_8h_source.html#l00367">llvm::MachineOperand::isUse()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00798">llvm::MCRegAliasIterator::isValid()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00560">llvm::ScheduleDAG::MF</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00561">llvm::ScheduleDAG::MRI</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00055">llvm::SDep::Output</a>, <a class="el" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00129">RemoveKillFlags</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00125">SchedModel</a>, <a class="el" href="MachineOperand_8h_source.html#l00497">llvm::MachineOperand::setIsKill()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00147">llvm::SDep::setLatency()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">SubReg</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00559">llvm::ScheduleDAG::TRI</a>, and <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00168">Uses</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00730">buildSchedGraph()</a>.</p>

</div>
</div>
<a id="ae8625c1e6c9bc82f2eaef39d3fff65a8" name="ae8625c1e6c9bc82f2eaef39d3fff65a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8625c1e6c9bc82f2eaef39d3fff65a8">&#9670;&#160;</a></span>addSchedBarrierDeps()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> ScheduleDAGInstrs::addSchedBarrierDeps </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Adds dependencies from instructions in the current list of instructions being scheduled to scheduling barrier. </p>
<p>We want to make sure instructions which define registers that are either used by the terminator or are live-out are properly scheduled. This is especially important when the definition latency of the return <a class="el" href="DeadArgumentElimination_8cpp.html#a0fee7123dcef63e27e67cb5aea8e6243">value(s)</a> are too high to be hidden by the branch or when the liveout registers used by instructions in the fallthrough block. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00201">201</a> of file <a class="el" href="ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00515">addVRegUseDeps()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00145">BB</a>, <a class="el" href="SparseMultiSet_8h_source.html#l00395">llvm::SparseMultiSet&lt; ValueT, KeyFunctorT, SparseT &gt;::contains()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00264">llvm::MachineBasicBlock::end()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00564">llvm::ScheduleDAG::ExitSU</a>, <a class="el" href="SparseMultiSet_8h_source.html#l00419">llvm::SparseMultiSet&lt; ValueT, KeyFunctorT, SparseT &gt;::insert()</a>, <a class="el" href="Register_8h_source.html#l00065">llvm::Register::isPhysicalRegister()</a>, <a class="el" href="Register_8h_source.html#l00071">llvm::Register::isVirtualRegister()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00148">RegionBegin</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00151">RegionEnd</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00366">llvm::SUnit::setInstr()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l01065">llvm::skipDebugInstructionsBackward()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00349">llvm::MachineBasicBlock::successors()</a>, and <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00168">Uses</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00730">buildSchedGraph()</a>.</p>

</div>
</div>
<a id="a10acc9310a21d9a8191d3d84916bdffb" name="a10acc9310a21d9a8191d3d84916bdffb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10acc9310a21d9a8191d3d84916bdffb">&#9670;&#160;</a></span>addVRegDefDeps()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> ScheduleDAGInstrs::addVRegDefDeps </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *</td>          <td class="paramname"><span class="paramname"><em>SU</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>OperIdx</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Adds register output and data dependencies from this <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a> to instructions that occur later in the same scheduling region if they read from or write to the virtual register defined at OperIdx. </p>
<p>TODO: Hoist loop induction variable increments. This has to be reevaluated. Generally, IV scheduling should be done before coalescing. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00395">395</a> of file <a class="el" href="ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a>.</p>

<p class="reference">References <a class="el" href="LaneBitmask_8h_source.html#l00052">llvm::LaneBitmask::any()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00184">llvm::TargetSchedModel::computeOperandLatency()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00290">llvm::TargetSchedModel::computeOutputLatency()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00173">CurrentVRegDefs</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00175">CurrentVRegUses</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00053">llvm::SDep::Data</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00382">deadDefHasNoUse()</a>, <a class="el" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>, <a class="el" href="SparseMultiSet_8h_source.html#l00319">llvm::SparseMultiSet&lt; ValueT, KeyFunctorT, SparseT &gt;::end()</a>, <a class="el" href="SparseMultiSet_8h_source.html#l00466">llvm::SparseMultiSet&lt; ValueT, KeyFunctorT, SparseT &gt;::erase()</a>, <a class="el" href="SparseMultiSet_8h_source.html#l00375">llvm::SparseMultiSet&lt; ValueT, KeyFunctorT, SparseT &gt;::find()</a>, <a class="el" href="LaneBitmask_8h_source.html#l00083">llvm::LaneBitmask::getAll()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00373">llvm::SUnit::getInstr()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00368">getLaneMaskForMO()</a>, <a class="el" href="MachineOperand_8h_source.html#l00357">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00362">llvm::MachineOperand::getSubReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00550">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00444">llvm::MachineRegisterInfo::hasOneDef()</a>, <a class="el" href="MD5_8cpp_source.html#l00059">I</a>, <a class="el" href="SparseMultiSet_8h_source.html#l00419">llvm::SparseMultiSet&lt; ValueT, KeyFunctorT, SparseT &gt;::insert()</a>, <a class="el" href="MachineOperand_8h_source.html#l00382">llvm::MachineOperand::isDead()</a>, <a class="el" href="MachineOperand_8h_source.html#l00392">llvm::MachineOperand::isUndef()</a>, <a class="el" href="iterator__range_8h_source.html#l00053">llvm::make_range()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00560">llvm::ScheduleDAG::MF</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00561">llvm::ScheduleDAG::MRI</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00055">llvm::SDep::Output</a>, <a class="el" href="MachineSink_8cpp_source.html#l01370">Reg</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00125">SchedModel</a>, <a class="el" href="MachineOperand_8h_source.html#l00508">llvm::MachineOperand::setIsUndef()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00147">llvm::SDep::setLatency()</a>, and <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00139">TrackLaneMasks</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00730">buildSchedGraph()</a>.</p>

</div>
</div>
<a id="a0f958ee7dc9902af4093fe8fabbabd6e" name="a0f958ee7dc9902af4093fe8fabbabd6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f958ee7dc9902af4093fe8fabbabd6e">&#9670;&#160;</a></span>addVRegUseDeps()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> ScheduleDAGInstrs::addVRegUseDeps </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *</td>          <td class="paramname"><span class="paramname"><em>SU</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>OperIdx</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Adds a register data dependency if the instruction that defines the virtual register used at OperIdx is mapped to an <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a>. </p>
<p>Add a register antidependency from this <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a> to instructions that occur later in the same scheduling region if they write the virtual register.</p>
<p>TODO: Handle ExitSU "uses" properly. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00515">515</a> of file <a class="el" href="ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAG_8h_source.html#l00054">llvm::SDep::Anti</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00173">CurrentVRegDefs</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00175">CurrentVRegUses</a>, <a class="el" href="SparseMultiSet_8h_source.html#l00319">llvm::SparseMultiSet&lt; ValueT, KeyFunctorT, SparseT &gt;::end()</a>, <a class="el" href="SparseMultiSet_8h_source.html#l00375">llvm::SparseMultiSet&lt; ValueT, KeyFunctorT, SparseT &gt;::find()</a>, <a class="el" href="LaneBitmask_8h_source.html#l00083">llvm::LaneBitmask::getAll()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00373">llvm::SUnit::getInstr()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00368">getLaneMaskForMO()</a>, <a class="el" href="MachineOperand_8h_source.html#l00357">llvm::MachineOperand::getReg()</a>, <a class="el" href="SparseMultiSet_8h_source.html#l00419">llvm::SparseMultiSet&lt; ValueT, KeyFunctorT, SparseT &gt;::insert()</a>, <a class="el" href="iterator__range_8h_source.html#l00053">llvm::make_range()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>, and <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00139">TrackLaneMasks</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00201">addSchedBarrierDeps()</a>, and <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00730">buildSchedGraph()</a>.</p>

</div>
</div>
<a id="ab50b64c518a7455daf3e0bc87aee5514" name="ab50b64c518a7455daf3e0bc87aee5514"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab50b64c518a7455daf3e0bc87aee5514">&#9670;&#160;</a></span>begin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> llvm::ScheduleDAGInstrs::begin </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns an iterator to the top of the current scheduling region. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00277">277</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00148">RegionBegin</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l00929">llvm::ScheduleDAGMI::dumpSchedule()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00187">enterRegion()</a>, <a class="el" href="GCNSchedStrategy_8cpp_source.html#l00512">llvm::GCNScheduleDAGMILive::finalizeSchedule()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00766">llvm::ScheduleDAGMI::schedule()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01216">llvm::ScheduleDAGMILive::schedule()</a>, <a class="el" href="SIMachineScheduler_8cpp_source.html#l01899">llvm::SIScheduleDAGMI::schedule()</a>, and <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00191">llvm::VLIWMachineScheduler::schedule()</a>.</p>

</div>
</div>
<a id="ab580983de4f7b69ebcca992be9cb3223" name="ab580983de4f7b69ebcca992be9cb3223"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab580983de4f7b69ebcca992be9cb3223">&#9670;&#160;</a></span>buildSchedGraph()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> ScheduleDAGInstrs::buildSchedGraph </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1AAResults.html">AAResults</a> *</td>          <td class="paramname"><span class="paramname"><em>AA</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> *</td>          <td class="paramname"><span class="paramname"><em>RPTracker</em><span class="paramdefsep"> = </span><span class="paramdefval"><a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a></span>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1PressureDiffs.html">PressureDiffs</a> *</td>          <td class="paramname"><span class="paramname"><em>PDiffs</em><span class="paramdefsep"> = </span><span class="paramdefval"><a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a></span>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *</td>          <td class="paramname"><span class="paramname"><em>LIS</em><span class="paramdefsep"> = </span><span class="paramdefval"><a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a></span>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>TrackLaneMasks</em><span class="paramdefsep"> = </span><span class="paramdefval">false</span></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Builds SUnits for the current region. </p>
<p>If <code>RPTracker</code> is non-null, compute register pressure as a side effect. The DAG builder is an efficient place to do it because it already visits operands. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00730">730</a> of file <a class="el" href="ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00177">AAForDep</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00686">addBarrierChain()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00210">addChainDependencies()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00291">addPhysRegDeps()</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00107">llvm::SUnit::addPred()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00384">llvm::SUnit::addPredBarrier()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00201">addSchedBarrierDeps()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00395">addVRegDefDeps()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00515">addVRegUseDeps()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00601">llvm::RegisterOperands::adjustLaneLiveness()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00072">llvm::SDep::Artificial</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00182">BarrierChain</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00136">CanHandleTerminators</a>, <a class="el" href="SparseMultiSet_8h_source.html#l00342">llvm::SparseMultiSet&lt; ValueT, KeyFunctorT, SparseT &gt;::clear()</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00064">llvm::ScheduleDAG::clearDAG()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00570">llvm::RegisterOperands::collect()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00173">CurrentVRegDefs</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00175">CurrentVRegUses</a>, <a class="el" href="Debug_8cpp_source.html#l00132">llvm::dbgs()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00248">DbgValues</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00167">Defs</a>, <a class="el" href="SparseMultiSet_8h_source.html#l00328">llvm::SparseMultiSet&lt; ValueT, KeyFunctorT, SparseT &gt;::empty()</a>, <a class="el" href="STLExtras_8h_source.html#l00263">llvm::empty()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp.html#a80a32dc1a4a426dc9df0ce00797ed0b8">EnableAASchedMI</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00564">llvm::ScheduleDAG::ExitSU</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00249">FirstDbgValue</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00260">llvm::MachineFunction::getDataLayout()</a>, <a class="el" href="LiveIntervals_8h_source.html#l00226">llvm::LiveIntervals::getInstructionIndex()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00484">llvm::MCRegisterInfo::getNumRegs()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00757">llvm::MachineRegisterInfo::getNumVirtRegs()</a>, <a class="el" href="RegisterPressure_8h_source.html#l00414">llvm::RegPressureTracker::getPos()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00091">getReductionSize()</a>, <a class="el" href="MachineOperand_8h_source.html#l00357">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00550">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00128">getUnderlyingObjectsForInstr()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp.html#a613d1bf0711c46bd9becb5c22e955567">HugeRegion</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00569">initSUnits()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00632">llvm::ScheduleDAGInstrs::Value2SUsMap::insert()</a>, <a class="el" href="MachineOperand_8h_source.html#l00372">llvm::MachineOperand::isDef()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00543">isGlobalMemoryObject()</a>, <a class="el" href="Register_8h_source.html#l00065">llvm::Register::isPhysicalRegister()</a>, <a class="el" href="MachineOperand_8h_source.html#l00318">llvm::MachineOperand::isReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00367">llvm::MachineOperand::isUse()</a>, <a class="el" href="Register_8h_source.html#l00071">llvm::Register::isVirtualRegister()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00273">llvm::SUnit::Latency</a>, <a class="el" href="Debug_8h_source.html#l00122">LLVM_DEBUG</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00763">llvm::ScheduleDAGTopologicalSort::MarkDirty()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00560">llvm::ScheduleDAG::MF</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00122">MFI</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00158">MISUnitMap</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00561">llvm::ScheduleDAG::MRI</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00264">llvm::SUnit::NodeNum</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00267">llvm::SUnit::NumSuccs</a>, <a class="el" href="MachineOperand_8h_source.html#l00455">llvm::MachineOperand::readsReg()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00874">llvm::RegPressureTracker::recede()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00853">llvm::RegPressureTracker::recedeSkipDebugValues()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01049">reduceHugeMemNodeMaps()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00148">RegionBegin</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00151">RegionEnd</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00147">llvm::SDep::setLatency()</a>, <a class="el" href="SparseMultiSet_8h_source.html#l00202">llvm::SparseMultiSet&lt; ValueT, KeyFunctorT, SparseT &gt;::setUniverse()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00654">llvm::ScheduleDAGInstrs::Value2SUsMap::size()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00562">llvm::ScheduleDAG::SUnits</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00241">Topo</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00139">TrackLaneMasks</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00559">llvm::ScheduleDAG::TRI</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00236">UnknownValue</a>, <a class="el" href="AMDGPUSubtarget_8cpp.html#aad85aefbe9ee9fb1aeb7850f712627be">UseAA</a>, and <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00168">Uses</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00133">llvm::GCNIterativeScheduler::BuildDAG::BuildDAG()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01276">llvm::ScheduleDAGMILive::buildDAGWithRegPressure()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l00471">llvm::SwingSchedulerDAG::schedule()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00766">llvm::ScheduleDAGMI::schedule()</a>, and <a class="el" href="DFAPacketizer_8cpp_source.html#l00142">llvm::DefaultVLIWScheduler::schedule()</a>.</p>

</div>
</div>
<a id="ac384df17605ecce542a6d2567c7f1ee0" name="ac384df17605ecce542a6d2567c7f1ee0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac384df17605ecce542a6d2567c7f1ee0">&#9670;&#160;</a></span>canAddEdge()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ScheduleDAGInstrs::canAddEdge </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *</td>          <td class="paramname"><span class="paramname"><em>SuccSU</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *</td>          <td class="paramname"><span class="paramname"><em>PredSU</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>True if an edge can be added from PredSU to SuccSU without creating a cycle. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01200">1200</a> of file <a class="el" href="ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAG_8h_source.html#l00564">llvm::ScheduleDAG::ExitSU</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00724">llvm::ScheduleDAGTopologicalSort::IsReachable()</a>, and <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00241">Topo</a>.</p>

</div>
</div>
<a id="afb8c24d6929051d24b35af1ef0550e54" name="afb8c24d6929051d24b35af1ef0550e54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb8c24d6929051d24b35af1ef0550e54">&#9670;&#160;</a></span>deadDefHasNoUse()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ScheduleDAGInstrs::deadDefHasNoUse </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MO</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if the def register in <code>MO</code> has no uses. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00382">382</a> of file <a class="el" href="ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00175">CurrentVRegUses</a>, <a class="el" href="SparseMultiSet_8h_source.html#l00319">llvm::SparseMultiSet&lt; ValueT, KeyFunctorT, SparseT &gt;::end()</a>, <a class="el" href="SparseMultiSet_8h_source.html#l00375">llvm::SparseMultiSet&lt; ValueT, KeyFunctorT, SparseT &gt;::find()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00368">getLaneMaskForMO()</a>, and <a class="el" href="MachineOperand_8h_source.html#l00357">llvm::MachineOperand::getReg()</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00395">addVRegDefDeps()</a>.</p>

</div>
</div>
<a id="af637149166f4dbc65315b9d6bd96e242" name="af637149166f4dbc65315b9d6bd96e242"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af637149166f4dbc65315b9d6bd96e242">&#9670;&#160;</a></span>doMBBSchedRegionsTopDown()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">virtual</a> <a class="el" href="classbool.html">bool</a> llvm::ScheduleDAGInstrs::doMBBSchedRegionsTopDown </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If this method returns true, handling of the scheduling regions themselves (in case of a scheduling boundary in MBB) will be done beginning with the topmost region of MBB. </p>

<p>Reimplemented in <a class="el" href="classllvm_1_1ScheduleDAGMI.html#a75acfc66aaac7201dc55a66df9940a37">llvm::ScheduleDAGMI</a>.</p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00291">291</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

</div>
</div>
<a id="aea2d4ef1e00ee834ab155abd18a560e4" name="aea2d4ef1e00ee834ab155abd18a560e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea2d4ef1e00ee834ab155abd18a560e4">&#9670;&#160;</a></span>dump()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> ScheduleDAGInstrs::dump </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implements <a class="el" href="classllvm_1_1ScheduleDAG.html#a782a4cf20870adb67a4c687ad380bbe7">llvm::ScheduleDAG</a>.</p>

<p>Reimplemented in <a class="el" href="classllvm_1_1ScheduleDAGMILive.html#add5e3e74f2db8e669b830ae35edc8c02">llvm::ScheduleDAGMILive</a>.</p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01171">1171</a> of file <a class="el" href="ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAG_8cpp_source.html#l00363">llvm::ScheduleDAG::dumpNodeAll()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00563">llvm::ScheduleDAG::EntrySU</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00564">llvm::ScheduleDAG::ExitSU</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00373">llvm::SUnit::getInstr()</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00562">llvm::ScheduleDAG::SUnits</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachinePipeliner_8cpp_source.html#l02911">llvm::SMSchedule::finalizeSchedule()</a>, <a class="el" href="DFAPacketizer_8cpp_source.html#l00184">llvm::VLIWPacketizerList::PacketizeMIs()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l00471">llvm::SwingSchedulerDAG::schedule()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l00766">llvm::ScheduleDAGMI::schedule()</a>.</p>

</div>
</div>
<a id="aa5f22315c4064579fca6cd88fb36ea5a" name="aa5f22315c4064579fca6cd88fb36ea5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5f22315c4064579fca6cd88fb36ea5a">&#9670;&#160;</a></span>dumpNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> ScheduleDAGInstrs::dumpNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>SU</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implements <a class="el" href="classllvm_1_1ScheduleDAG.html#ab76956099f6e90537cfde4b7762289fb">llvm::ScheduleDAG</a>.</p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01163">1163</a> of file <a class="el" href="ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a>.</p>

<p class="reference">References <a class="el" href="Debug_8cpp_source.html#l00132">llvm::dbgs()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01535">llvm::MachineInstr::dump()</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00354">llvm::ScheduleDAG::dumpNodeName()</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00373">llvm::SUnit::getInstr()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l00929">llvm::ScheduleDAGMI::dumpSchedule()</a>, <a class="el" href="R600MachineScheduler_8cpp_source.html#l00052">llvm::R600SchedStrategy::pickNode()</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00945">llvm::ConvergingVLIWScheduler::pickNode()</a>, <a class="el" href="SIMachineScheduler_8cpp_source.html#l00559">llvm::SIScheduleBlock::printDebug()</a>, <a class="el" href="R600MachineScheduler_8cpp_source.html#l00188">llvm::R600SchedStrategy::releaseBottomNode()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00674">llvm::ScheduleDAGMI::releasePred()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00637">llvm::ScheduleDAGMI::releaseSucc()</a>, <a class="el" href="R600MachineScheduler_8cpp_source.html#l00184">llvm::R600SchedStrategy::releaseTopNode()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l03400">llvm::GenericScheduler::reschedulePhysReg()</a>, and <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00484">llvm::ConvergingVLIWScheduler::traceCandidate()</a>.</p>

</div>
</div>
<a id="a21805259f54dab47c2b3da009216996a" name="a21805259f54dab47c2b3da009216996a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21805259f54dab47c2b3da009216996a">&#9670;&#160;</a></span>end()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> llvm::ScheduleDAGInstrs::end </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns an iterator to the bottom of the current scheduling region. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00280">280</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00151">RegionEnd</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l00929">llvm::ScheduleDAGMI::dumpSchedule()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00187">enterRegion()</a>, and <a class="el" href="GCNSchedStrategy_8cpp_source.html#l00512">llvm::GCNScheduleDAGMILive::finalizeSchedule()</a>.</p>

</div>
</div>
<a id="ae8727d434d20639d563849891f5ca1e1" name="ae8727d434d20639d563849891f5ca1e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8727d434d20639d563849891f5ca1e1">&#9670;&#160;</a></span>enterRegion()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> ScheduleDAGInstrs::enterRegion </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *</td>          <td class="paramname"><span class="paramname"><em>bb</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a></td>          <td class="paramname"><span class="paramname"><em>begin</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a></td>          <td class="paramname"><span class="paramname"><em>end</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>regioninstrs</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Initialize the DAG and common scheduler state for a new scheduling region. </p>
<p>This does not actually create the DAG, only clears it. The scheduling driver may call BuildSchedGraph multiple times per scheduling region. </p>

<p>Reimplemented in <a class="el" href="classllvm_1_1ScheduleDAGMI.html#a78e3672daf3301153eac2266dbc32885">llvm::ScheduleDAGMI</a>, <a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a34481791fdd8f5d9131431cb0a1a0c01">llvm::ScheduleDAGMILive</a>, and <a class="el" href="classllvm_1_1GCNIterativeScheduler.html#a0fdf731113f2b02fd779a07e4d433717">llvm::GCNIterativeScheduler</a>.</p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00187">187</a> of file <a class="el" href="ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00145">BB</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00277">begin()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00280">end()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00154">NumRegionInstrs</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00148">RegionBegin</a>, and <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00151">RegionEnd</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l00721">llvm::ScheduleDAGMI::enterRegion()</a>, and <a class="el" href="DFAPacketizer_8cpp_source.html#l00184">llvm::VLIWPacketizerList::PacketizeMIs()</a>.</p>

</div>
</div>
<a id="abc5a5c32ac78a99ee2633dbbeec20397" name="abc5a5c32ac78a99ee2633dbbeec20397"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc5a5c32ac78a99ee2633dbbeec20397">&#9670;&#160;</a></span>exitRegion()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> ScheduleDAGInstrs::exitRegion </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Called when the scheduler has finished scheduling the current region. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00197">197</a> of file <a class="el" href="ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNSchedStrategy_8cpp_source.html#l00512">llvm::GCNScheduleDAGMILive::finalizeSchedule()</a>, and <a class="el" href="DFAPacketizer_8cpp_source.html#l00184">llvm::VLIWPacketizerList::PacketizeMIs()</a>.</p>

</div>
</div>
<a id="a7c30ee6cdef3f4784c192654dcb9bab0" name="a7c30ee6cdef3f4784c192654dcb9bab0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c30ee6cdef3f4784c192654dcb9bab0">&#9670;&#160;</a></span>finalizeSchedule()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">virtual</a> <a class="el" href="classvoid.html">void</a> llvm::ScheduleDAGInstrs::finalizeSchedule </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Allow targets to perform final scheduling actions at the level of the whole <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a>. </p>
<p>By default does nothing. </p>

<p>Reimplemented in <a class="el" href="classllvm_1_1GCNIterativeScheduler.html#a9d0ff8af24f7c66a107ce5695a1149dd">llvm::GCNIterativeScheduler</a>, and <a class="el" href="classllvm_1_1GCNScheduleDAGMILive.html#a07b7b7af2f5068531a7f854726ed6d0c">llvm::GCNScheduleDAGMILive</a>.</p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00338">338</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

</div>
</div>
<a id="a1f9a4461e2c9ac06b97f55554f836d66" name="a1f9a4461e2c9ac06b97f55554f836d66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f9a4461e2c9ac06b97f55554f836d66">&#9670;&#160;</a></span>finishBlock()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> ScheduleDAGInstrs::finishBlock </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Cleans up after scheduling in the given block. </p>

<p>Reimplemented in <a class="el" href="classllvm_1_1SwingSchedulerDAG.html#a47f63b6ab42a97ca3b5346b6c7093b09">llvm::SwingSchedulerDAG</a>, and <a class="el" href="classllvm_1_1ScheduleDAGMI.html#a9ca687b69b34efab1604af98db151cbf">llvm::ScheduleDAGMI</a>.</p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00182">182</a> of file <a class="el" href="ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00145">BB</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachinePipeliner_8cpp_source.html#l00650">llvm::SwingSchedulerDAG::finishBlock()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00712">llvm::ScheduleDAGMI::finishBlock()</a>, and <a class="el" href="DFAPacketizer_8cpp_source.html#l00184">llvm::VLIWPacketizerList::PacketizeMIs()</a>.</p>

</div>
</div>
<a id="a4dc06d4fb42d48a6ade1958f76334826" name="a4dc06d4fb42d48a6ade1958f76334826"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4dc06d4fb42d48a6ade1958f76334826">&#9670;&#160;</a></span>fixupKills()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> ScheduleDAGInstrs::fixupKills </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MBB</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fixes register kill flags that scheduling has made invalid. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01112">1112</a> of file <a class="el" href="ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a>.</p>

<p class="reference">References <a class="el" href="LivePhysRegs_8cpp_source.html#l00230">llvm::LivePhysRegs::addLiveOuts()</a>, <a class="el" href="Debug_8cpp_source.html#l00132">llvm::dbgs()</a>, <a class="el" href="MachineOperand_8h_source.html#l00357">llvm::MachineOperand::getReg()</a>, <a class="el" href="MD5_8cpp_source.html#l00059">I</a>, <a class="el" href="LivePhysRegs_8h_source.html#l00066">llvm::LivePhysRegs::init()</a>, <a class="el" href="MachineOperand_8h_source.html#l00372">llvm::MachineOperand::isDef()</a>, <a class="el" href="MachineOperand_8h_source.html#l00318">llvm::MachineOperand::isReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00342">llvm::MachineOperand::isRegMask()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00252">LiveRegs</a>, <a class="el" href="Debug_8h_source.html#l00122">LLVM_DEBUG</a>, <a class="el" href="iterator__range_8h_source.html#l00053">llvm::make_range()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00561">llvm::ScheduleDAG::MRI</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00107">llvm::printMBBReference()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00266">llvm::MachineBasicBlock::rbegin()</a>, <a class="el" href="LivePhysRegs_8h_source.html#l00089">llvm::LivePhysRegs::removeReg()</a>, <a class="el" href="LivePhysRegs_8cpp_source.html#l00031">llvm::LivePhysRegs::removeRegsInMask()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00272">llvm::MachineBasicBlock::rend()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01095">toggleKills()</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00559">llvm::ScheduleDAG::TRI</a>.</p>

</div>
</div>
<a id="a23f7a6c4d1be0ca66f44eb4aa499075a" name="a23f7a6c4d1be0ca66f44eb4aa499075a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23f7a6c4d1be0ca66f44eb4aa499075a">&#9670;&#160;</a></span>getDAGName()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::string ScheduleDAGInstrs::getDAGName </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns a label for the region of code covered by the DAG. </p>
<p>Return the basic block label.</p>
<p>It is not necessarilly unique because a block contains multiple scheduling regions. But it is fine for visualization. </p>

<p>Implements <a class="el" href="classllvm_1_1ScheduleDAG.html#a36e088128012e4d48af65feb75f84c5c">llvm::ScheduleDAG</a>.</p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01196">1196</a> of file <a class="el" href="ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00145">BB</a>, and <a class="el" href="MachineBasicBlock_8cpp_source.html#l00304">llvm::MachineBasicBlock::getFullName()</a>.</p>

</div>
</div>
<a id="afbb37cc24abd3ed381b0fd496351bd17" name="afbb37cc24abd3ed381b0fd496351bd17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbb37cc24abd3ed381b0fd496351bd17">&#9670;&#160;</a></span>getGraphNodeLabel()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::string ScheduleDAGInstrs::getGraphNodeLabel </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *</td>          <td class="paramname"><span class="paramname"><em>SU</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns a label for a DAG node that points to an instruction. </p>

<p>Implements <a class="el" href="classllvm_1_1ScheduleDAG.html#a2a6534084b1d6332aeb1cf22cba39c2a">llvm::ScheduleDAG</a>.</p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01182">1182</a> of file <a class="el" href="ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAG_8h_source.html#l00563">llvm::ScheduleDAG::EntrySU</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00564">llvm::ScheduleDAG::ExitSU</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00373">llvm::SUnit::getInstr()</a>, and <a class="el" href="MachineInstr_8cpp_source.html#l01572">llvm::MachineInstr::print()</a>.</p>

</div>
</div>
<a id="a643ff7dd8c287dd58e75cbe79556e74c" name="a643ff7dd8c287dd58e75cbe79556e74c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a643ff7dd8c287dd58e75cbe79556e74c">&#9670;&#160;</a></span>getLaneMaskForMO()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> ScheduleDAGInstrs::getLaneMaskForMO </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MO</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns a mask for which lanes get read/written by the given (register) machine operand. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00368">368</a> of file <a class="el" href="ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a>.</p>

<p class="reference">References <a class="el" href="LaneBitmask_8h_source.html#l00083">llvm::LaneBitmask::getAll()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00204">llvm::TargetRegisterClass::getLaneMask()</a>, <a class="el" href="MachineOperand_8h_source.html#l00357">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00634">llvm::MachineRegisterInfo::getRegClass()</a>, <a class="el" href="MachineOperand_8h_source.html#l00362">llvm::MachineOperand::getSubReg()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00355">llvm::TargetRegisterInfo::getSubRegIndexLaneMask()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00061">llvm::TargetRegisterClass::HasDisjunctSubRegs</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00561">llvm::ScheduleDAG::MRI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">SubReg</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00559">llvm::ScheduleDAG::TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00395">addVRegDefDeps()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00515">addVRegUseDeps()</a>, and <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00382">deadDefHasNoUse()</a>.</p>

</div>
</div>
<a id="a4bf5573660c55924d68b517a0e9b4554" name="a4bf5573660c55924d68b517a0e9b4554"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4bf5573660c55924d68b517a0e9b4554">&#9670;&#160;</a></span>getSchedClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> * llvm::ScheduleDAGInstrs::getSchedClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *</td>          <td class="paramname"><span class="paramname"><em>SU</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Resolves and cache a resolved scheduling class for an <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a>. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00265">265</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAG_8h_source.html#l00373">llvm::SUnit::getInstr()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00039">llvm::TargetSchedModel::hasInstrSchedModel()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00133">llvm::TargetSchedModel::resolveSchedClass()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00253">llvm::SUnit::SchedClass</a>, and <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00125">SchedModel</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l02341">llvm::SchedBoundary::bumpNode()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02128">llvm::SchedBoundary::checkHazard()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02021">llvm::SchedRemainder::init()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02585">llvm::GenericSchedulerBase::SchedCandidate::initResourceDelta()</a>, and <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00569">initSUnits()</a>.</p>

</div>
</div>
<a id="a3f70979bd43329e7ad53ad796db8112f" name="a3f70979bd43329e7ad53ad796db8112f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f70979bd43329e7ad53ad796db8112f">&#9670;&#160;</a></span>getSchedModel()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> * llvm::ScheduleDAGInstrs::getSchedModel </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Gets the machine model for instruction scheduling. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00262">262</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00125">SchedModel</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l02858">llvm::GenericScheduler::initialize()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l03471">llvm::PostGenericScheduler::initialize()</a>, and <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00253">llvm::ConvergingVLIWScheduler::initialize()</a>.</p>

</div>
</div>
<a id="ab75cd37a7a0319d5a4c77189cca106ec" name="ab75cd37a7a0319d5a4c77189cca106ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab75cd37a7a0319d5a4c77189cca106ec">&#9670;&#160;</a></span>getSUnit()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * llvm::ScheduleDAGInstrs::getSUnit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns an existing <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a> for this MI, or nullptr. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00390">390</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>, and <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00158">MISUnitMap</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachinePipeliner_8cpp_source.html#l02245">llvm::SwingSchedulerDAG::applyInstrChange()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01335">llvm::ScheduleDAGMILive::computeCyclicCriticalPath()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00929">llvm::ScheduleDAGMI::dumpSchedule()</a>, and <a class="el" href="MachinePipeliner_8cpp_source.html#l00471">llvm::SwingSchedulerDAG::schedule()</a>.</p>

</div>
</div>
<a id="a705a0975de8335b0b6bdbbae165e8f5c" name="a705a0975de8335b0b6bdbbae165e8f5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a705a0975de8335b0b6bdbbae165e8f5c">&#9670;&#160;</a></span>initSUnits()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> ScheduleDAGInstrs::initSUnits </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Creates an <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a> for each real instruction, numbered in top-down topological order. </p>
<p>The instruction order A &lt; B, implies that no edge exists from B to A.</p>
<p>Map each real instruction to its <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a>.</p>
<p>After initSUnits, the SUnits vector cannot be resized and the scheduler may hang onto <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a> pointers. We may relax this in the future by using <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a> IDs instead of pointers.</p>
<p>MachineScheduler relies on initSUnits numbering the nodes by their order in the original instruction list. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00569">569</a> of file <a class="el" href="ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCSchedule_8h_source.html#l00049">llvm::MCProcResourceDesc::BufferSize</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00373">llvm::SUnit::getInstr()</a>, <a class="el" href="TargetSchedule_8h_source.html#l00118">llvm::TargetSchedModel::getProcResource()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00265">getSchedClass()</a>, <a class="el" href="TargetSchedule_8h_source.html#l00134">llvm::TargetSchedModel::getWriteProcResBegin()</a>, <a class="el" href="TargetSchedule_8h_source.html#l00138">llvm::TargetSchedModel::getWriteProcResEnd()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00039">llvm::TargetSchedModel::hasInstrSchedModel()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00289">llvm::SUnit::hasReservedResource</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00275">llvm::SUnit::isCall</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00278">llvm::SUnit::isCommutable</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00288">llvm::SUnit::isUnbuffered</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00273">llvm::SUnit::Latency</a>, <a class="el" href="iterator__range_8h_source.html#l00053">llvm::make_range()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00158">MISUnitMap</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00379">newSUnit()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00154">NumRegionInstrs</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00148">RegionBegin</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00151">RegionEnd</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00125">SchedModel</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00562">llvm::ScheduleDAG::SUnits</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00730">buildSchedGraph()</a>.</p>

</div>
</div>
<a id="ac483efdc6c5ab7a20f776b77f986b6cf" name="ac483efdc6c5ab7a20f776b77f986b6cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac483efdc6c5ab7a20f776b77f986b6cf">&#9670;&#160;</a></span>insertBarrierChain()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> ScheduleDAGInstrs::insertBarrierChain </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classScheduleDAGInstrs_1_1Value2SUsMap.html">Value2SUsMap</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>map</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Inserts a barrier chain in a huge region, far below current SU. </p>
<p>Adds barrier chain edges from all SUs in map with higher NodeNums than this new BarrierChain, and remove them from map. It is assumed BarrierChain has been set before calling this. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00697">697</a> of file <a class="el" href="ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00182">BarrierChain</a>, <a class="el" href="MapVector_8h_source.html#l00069">llvm::MapVector&lt; KeyT, ValueT, MapType, VectorType &gt;::begin()</a>, <a class="el" href="MapVector_8h_source.html#l00071">llvm::MapVector&lt; KeyT, ValueT, MapType, VectorType &gt;::end()</a>, <a class="el" href="MD5_8cpp_source.html#l00059">I</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00264">llvm::SUnit::NodeNum</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00657">llvm::ScheduleDAGInstrs::Value2SUsMap::reComputeSize()</a>, and <a class="el" href="classllvm_1_1MapVector.html#a862208c77d7ea13b440b4ff84911c1a4">llvm::MapVector&lt; KeyT, ValueT, MapType, VectorType &gt;::remove_if()</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01049">reduceHugeMemNodeMaps()</a>.</p>

</div>
</div>
<a id="aa79589a56769cd108d08e21544be1420" name="aa79589a56769cd108d08e21544be1420"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa79589a56769cd108d08e21544be1420">&#9670;&#160;</a></span>IsReachable()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::ScheduleDAGInstrs::IsReachable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *</td>          <td class="paramname"><span class="paramname"><em>SU</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *</td>          <td class="paramname"><span class="paramname"><em>TargetSU</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>IsReachable - Checks if SU is reachable from TargetSU. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00272">272</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAG_8cpp_source.html#l00724">llvm::ScheduleDAGTopologicalSort::IsReachable()</a>, and <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00241">Topo</a>.</p>

</div>
</div>
<a id="a6c497ec4b863f7d59aa3678740331c8e" name="a6c497ec4b863f7d59aa3678740331c8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c497ec4b863f7d59aa3678740331c8e">&#9670;&#160;</a></span>newSUnit()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * llvm::ScheduleDAGInstrs::newSUnit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Creates a new <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a> and return a ptr to it. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00379">379</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p class="reference">References <a class="el" href="ELFObjHandler_8cpp_source.html#l00080">Addr</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00100">MI</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00562">llvm::ScheduleDAG::SUnits</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00569">initSUnits()</a>.</p>

</div>
</div>
<a id="a2e28b826aaa73d2dacf89ba8f8c775d1" name="a2e28b826aaa73d2dacf89ba8f8c775d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e28b826aaa73d2dacf89ba8f8c775d1">&#9670;&#160;</a></span>reduceHugeMemNodeMaps()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> ScheduleDAGInstrs::reduceHugeMemNodeMaps </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classScheduleDAGInstrs_1_1Value2SUsMap.html">Value2SUsMap</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>stores</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classScheduleDAGInstrs_1_1Value2SUsMap.html">Value2SUsMap</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>loads</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>N</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reduces maps in FIFO order, by N SUs. </p>
<p>This is better than turning every Nth memory SU into BarrierChain in <a class="el" href="#ab580983de4f7b69ebcca992be9cb3223" title="Builds SUnits for the current region.">buildSchedGraph()</a>, since it avoids unnecessary edges between seen SUs above the new BarrierChain, and those below it. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01049">1049</a> of file <a class="el" href="ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAG_8h_source.html#l00384">llvm::SUnit::addPredBarrier()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00182">BarrierChain</a>, <a class="el" href="Debug_8cpp_source.html#l00132">llvm::dbgs()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01030">llvm::ScheduleDAGInstrs::Value2SUsMap::dump()</a>, <a class="el" href="MD5_8cpp_source.html#l00059">I</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00697">insertBarrierChain()</a>, <a class="el" href="Debug_8h_source.html#l00122">LLVM_DEBUG</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00264">llvm::SUnit::NodeNum</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00654">llvm::ScheduleDAGInstrs::Value2SUsMap::size()</a>, <a class="el" href="STLExtras_8h_source.html#l01439">llvm::sort()</a>, <a class="el" href="HexagonStoreWidening_8cpp_source.html#l00118">stores</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00562">llvm::ScheduleDAG::SUnits</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00730">buildSchedGraph()</a>.</p>

</div>
</div>
<a id="ac0cecc651db330128468e08794794f5c" name="ac0cecc651db330128468e08794794f5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0cecc651db330128468e08794794f5c">&#9670;&#160;</a></span>schedule()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">virtual</a> <a class="el" href="classvoid.html">void</a> llvm::ScheduleDAGInstrs::schedule </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Orders nodes according to selected style. </p>
<p>Typically, a scheduling algorithm will implement <a class="el" href="#ac0cecc651db330128468e08794794f5c" title="Orders nodes according to selected style.">schedule()</a> without overriding <a class="el" href="#ae8727d434d20639d563849891f5ca1e1" title="Initialize the DAG and common scheduler state for a new scheduling region.">enterRegion()</a> or <a class="el" href="#abc5a5c32ac78a99ee2633dbbeec20397" title="Called when the scheduler has finished scheduling the current region.">exitRegion()</a>. </p>

<p>Implemented in <a class="el" href="classllvm_1_1SwingSchedulerDAG.html#a87416d44c85818861fe0152759e9acb1">llvm::SwingSchedulerDAG</a>, <a class="el" href="classllvm_1_1ScheduleDAGMI.html#a5d7e71cf32573e6b1762b5a1d82a1cf5">llvm::ScheduleDAGMI</a>, <a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a1583ce23a69e8a1b4af8065e2019c75f">llvm::ScheduleDAGMILive</a>, <a class="el" href="classllvm_1_1DefaultVLIWScheduler.html#a72b9c4f9a9fe8ef321b387a3cfca73cd">llvm::DefaultVLIWScheduler</a>, <a class="el" href="classllvm_1_1GCNIterativeScheduler.html#ab201710a9597b0df54c12a848d4804d9">llvm::GCNIterativeScheduler</a>, <a class="el" href="classllvm_1_1GCNScheduleDAGMILive.html#a3c1701146006f98eaa57e38932060160">llvm::GCNScheduleDAGMILive</a>, <a class="el" href="classllvm_1_1SIScheduleDAGMI.html#a543aa30430f7e566cc4baa20b271f377">llvm::SIScheduleDAGMI</a>, and <a class="el" href="classllvm_1_1VLIWMachineScheduler.html#ad25e72e64bc7ed157b69c60e85b4061e">llvm::VLIWMachineScheduler</a>.</p>

</div>
</div>
<a id="a2822215b7634783aece96ef695a72f1d" name="a2822215b7634783aece96ef695a72f1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2822215b7634783aece96ef695a72f1d">&#9670;&#160;</a></span>startBlock()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> ScheduleDAGInstrs::startBlock </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *</td>          <td class="paramname"><span class="paramname"><em>BB</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Prepares to perform scheduling in the given block. </p>

<p>Reimplemented in <a class="el" href="classllvm_1_1ScheduleDAGMI.html#a19c5e2b675721f465bc85a5f58e7c084">llvm::ScheduleDAGMI</a>.</p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00178">178</a> of file <a class="el" href="ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00145">BB</a>.</p>

<p class="reference">Referenced by <a class="el" href="DFAPacketizer_8cpp_source.html#l00184">llvm::VLIWPacketizerList::PacketizeMIs()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l00707">llvm::ScheduleDAGMI::startBlock()</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="abc0d83b64990b090c9205e27b5e86b31" name="abc0d83b64990b090c9205e27b5e86b31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc0d83b64990b090c9205e27b5e86b31">&#9670;&#160;</a></span>AAForDep</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1AAResults.html">AAResults</a>* llvm::ScheduleDAGInstrs::AAForDep = <a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00177">177</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00548">addChainDependency()</a>, and <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00730">buildSchedGraph()</a>.</p>

</div>
</div>
<a id="a948f446009b83c0bca40324131e27868" name="a948f446009b83c0bca40324131e27868"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a948f446009b83c0bca40324131e27868">&#9670;&#160;</a></span>BarrierChain</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a>* llvm::ScheduleDAGInstrs::BarrierChain = <a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Remember a generic side-effecting instruction as we proceed. </p>
<p>No other SU ever gets scheduled around it (except in the special case of a huge region that gets reduced). </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00182">182</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00686">addBarrierChain()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00730">buildSchedGraph()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00697">insertBarrierChain()</a>, and <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01049">reduceHugeMemNodeMaps()</a>.</p>

</div>
</div>
<a id="a254403f7804208ade3cb68086201cb7a" name="a254403f7804208ade3cb68086201cb7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a254403f7804208ade3cb68086201cb7a">&#9670;&#160;</a></span>BB</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a>* llvm::ScheduleDAGInstrs::BB</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>The block in which to insert instructions. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00145">145</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00201">addSchedBarrierDeps()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00133">llvm::GCNIterativeScheduler::BuildDAG::BuildDAG()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01276">llvm::ScheduleDAGMILive::buildDAGWithRegPressure()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01335">llvm::ScheduleDAGMILive::computeCyclicCriticalPath()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00187">enterRegion()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00283">llvm::GCNIterativeScheduler::enterRegion()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00182">finishBlock()</a>, <a class="el" href="SIMachineScheduler_8h_source.html#l00449">llvm::SIScheduleDAGMI::getBB()</a>, <a class="el" href="HexagonMachineScheduler_8h_source.html#l00100">llvm::VLIWMachineScheduler::getBBSize()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01196">getDAGName()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01012">llvm::ScheduleDAGMILive::initRegPressure()</a>, <a class="el" href="SIMachineScheduler_8h_source.html#l00445">llvm::SIScheduleDAGMI::initRPTracker()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l02300">llvm::SwingSchedulerDAG::isLoopCarriedDep()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00733">llvm::ScheduleDAGMI::moveInstruction()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00165">llvm::GCNIterativeScheduler::OverrideLegacyStrategy::OverrideLegacyStrategy()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00906">llvm::ScheduleDAGMI::placeDebugValues()</a>, <a class="el" href="GCNSchedStrategy_8cpp_source.html#l00298">llvm::GCNScheduleDAGMILive::schedule()</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00191">llvm::VLIWMachineScheduler::schedule()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00356">llvm::GCNIterativeScheduler::scheduleRegion()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00178">startBlock()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l01115">llvm::ScheduleDAGMILive::updatePressureDiffs()</a>.</p>

</div>
</div>
<a id="a2ad332011e2040d133de24f33cf3f4cd" name="a2ad332011e2040d133de24f33cf3f4cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ad332011e2040d133de24f33cf3f4cd">&#9670;&#160;</a></span>CanHandleTerminators</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::ScheduleDAGInstrs::CanHandleTerminators = false</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>The standard DAG builder does not normally include terminators as DAG nodes because it does not create the necessary dependencies to prevent reordering. </p>
<p>A specialized scheduler can override <a class="el" href="classllvm_1_1TargetInstrInfo.html#ad071e937f4986e51fd3fd54b10888894" title="Test if the given instruction should be considered a scheduling boundary.">TargetInstrInfo::isSchedulingBoundary</a> then enable this flag to indicate it has taken responsibility for scheduling the terminator correctly. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00136">136</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00730">buildSchedGraph()</a>, and <a class="el" href="DFAPacketizer_8cpp_source.html#l00129">llvm::DefaultVLIWScheduler::DefaultVLIWScheduler()</a>.</p>

</div>
</div>
<a id="aae8addb45cc64764371ace084b48dc51" name="aae8addb45cc64764371ace084b48dc51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae8addb45cc64764371ace084b48dc51">&#9670;&#160;</a></span>CurrentVRegDefs</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespacellvm.html#a1d9cbced9f5f0b7402f69721fd99597c">VReg2SUnitMultiMap</a> llvm::ScheduleDAGInstrs::CurrentVRegDefs</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Tracks the last instruction(s) in this region defining each virtual register. </p>
<p>There may be multiple current definitions for a register with disjunct lanemasks. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00173">173</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00395">addVRegDefDeps()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00515">addVRegUseDeps()</a>, and <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00730">buildSchedGraph()</a>.</p>

</div>
</div>
<a id="a417ece2bf0f001181401c6c6b210194a" name="a417ece2bf0f001181401c6c6b210194a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a417ece2bf0f001181401c6c6b210194a">&#9670;&#160;</a></span>CurrentVRegUses</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespacellvm.html#a6d2caa8eb834330a1f8d4dafeb9bb3d8">VReg2SUnitOperIdxMultiMap</a> llvm::ScheduleDAGInstrs::CurrentVRegUses</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Tracks the last instructions in this region using each virtual register. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00175">175</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00395">addVRegDefDeps()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00515">addVRegUseDeps()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00730">buildSchedGraph()</a>, and <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00382">deadDefHasNoUse()</a>.</p>

</div>
</div>
<a id="a6837fb2c08f4c8c986a4689a37ca93cf" name="a6837fb2c08f4c8c986a4689a37ca93cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6837fb2c08f4c8c986a4689a37ca93cf">&#9670;&#160;</a></span>DbgValues</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#a6aeb725848d197181f722cec8aa21511">DbgValueVector</a> llvm::ScheduleDAGInstrs::DbgValues</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Remember instruction that precedes DBG_VALUE. </p>
<p>These are generated by buildSchedGraph but persist so they can be referenced when emitting the final schedule. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00248">248</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00730">buildSchedGraph()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00321">llvm::GCNIterativeScheduler::detachSchedule()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00906">llvm::ScheduleDAGMI::placeDebugValues()</a>, and <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00111">ScheduleDAGInstrs()</a>.</p>

</div>
</div>
<a id="ae384109023f32441ff89f13b79be6b89" name="ae384109023f32441ff89f13b79be6b89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae384109023f32441ff89f13b79be6b89">&#9670;&#160;</a></span>Defs</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespacellvm.html#a63c43ab5eafe72b53c3d25618c45b6ad">Reg2SUnitsMap</a> llvm::ScheduleDAGInstrs::Defs</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Defs, Uses - Remember where defs and uses of each register are as we iterate upward through the instructions. </p>
<p>This is allocated here instead of inside BuildSchedGraph to avoid the need for it to be initialized and destructed for each block. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00167">167</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00291">addPhysRegDeps()</a>, and <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00730">buildSchedGraph()</a>.</p>

</div>
</div>
<a id="a25ae020b571d18d34d03097d91ca0f40" name="a25ae020b571d18d34d03097d91ca0f40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25ae020b571d18d34d03097d91ca0f40">&#9670;&#160;</a></span>FirstDbgValue</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a>* llvm::ScheduleDAGInstrs::FirstDbgValue = <a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00249">249</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00730">buildSchedGraph()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00321">llvm::GCNIterativeScheduler::detachSchedule()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l00906">llvm::ScheduleDAGMI::placeDebugValues()</a>.</p>

</div>
</div>
<a id="ab08cd73e241d82e154738462cce16970" name="ab08cd73e241d82e154738462cce16970"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab08cd73e241d82e154738462cce16970">&#9670;&#160;</a></span>LiveRegs</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1LivePhysRegs.html">LivePhysRegs</a> llvm::ScheduleDAGInstrs::LiveRegs</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Set of live physical registers for updating kill flags. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00252">252</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01112">fixupKills()</a>, and <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01095">toggleKills()</a>.</p>

</div>
</div>
<a id="af2cd9b498508774a2da120d08b8d67cc" name="af2cd9b498508774a2da120d08b8d67cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2cd9b498508774a2da120d08b8d67cc">&#9670;&#160;</a></span>MFI</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a>&amp; llvm::ScheduleDAGInstrs::MFI</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00122">122</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00730">buildSchedGraph()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00559">llvm::GCNIterativeScheduler::scheduleILP()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00471">llvm::GCNIterativeScheduler::scheduleLegacyMaxOccupancy()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00526">llvm::GCNIterativeScheduler::scheduleMinReg()</a>, and <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00434">llvm::GCNIterativeScheduler::tryMaximizeOccupancy()</a>.</p>

</div>
</div>
<a id="a077eef2c61ca462db1800cc506092d38" name="a077eef2c61ca462db1800cc506092d38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a077eef2c61ca462db1800cc506092d38">&#9670;&#160;</a></span>MISUnitMap</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt;<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a>*, <a class="el" href="classllvm_1_1SUnit.html">SUnit</a>*&gt; llvm::ScheduleDAGInstrs::MISUnitMap</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>After calling BuildSchedGraph, each machine instruction in the current scheduling region is mapped to an <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a>. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00158">158</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachinePipeliner_8cpp_source.html#l02245">llvm::SwingSchedulerDAG::applyInstrChange()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00730">buildSchedGraph()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l02862">llvm::SwingSchedulerDAG::fixupRegisterOverlaps()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00390">getSUnit()</a>, and <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00569">initSUnits()</a>.</p>

</div>
</div>
<a id="ad2b3e1939f6f39819ad55c714deefad6" name="ad2b3e1939f6f39819ad55c714deefad6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2b3e1939f6f39819ad55c714deefad6">&#9670;&#160;</a></span>MLI</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineLoopInfo.html">MachineLoopInfo</a>* llvm::ScheduleDAGInstrs::MLI</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00121">121</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00191">llvm::VLIWMachineScheduler::schedule()</a>.</p>

</div>
</div>
<a id="af1c8be2ff5fd8eab8091e6ffa40ded8d" name="af1c8be2ff5fd8eab8091e6ffa40ded8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1c8be2ff5fd8eab8091e6ffa40ded8d">&#9670;&#160;</a></span>NumRegionInstrs</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::ScheduleDAGInstrs::NumRegionInstrs</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Instructions in this region (distance(RegionBegin, RegionEnd)). </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00154">154</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00187">enterRegion()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00283">llvm::GCNIterativeScheduler::enterRegion()</a>, <a class="el" href="GCNSchedStrategy_8cpp_source.html#l00512">llvm::GCNScheduleDAGMILive::finalizeSchedule()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00569">initSUnits()</a>, and <a class="el" href="GCNSchedStrategy_8cpp_source.html#l00298">llvm::GCNScheduleDAGMILive::schedule()</a>.</p>

</div>
</div>
<a id="ae81ad8ece7681af658742f6d4e2fcfb1" name="ae81ad8ece7681af658742f6d4e2fcfb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae81ad8ece7681af658742f6d4e2fcfb1">&#9670;&#160;</a></span>RegionBegin</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> llvm::ScheduleDAGInstrs::RegionBegin</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>The beginning of the range to be scheduled. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00148">148</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00201">addSchedBarrierDeps()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00277">begin()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00730">buildSchedGraph()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00187">enterRegion()</a>, <a class="el" href="GCNSchedStrategy_8cpp_source.html#l00512">llvm::GCNScheduleDAGMILive::finalizeSchedule()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00865">llvm::ScheduleDAGMI::initQueues()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01396">llvm::ScheduleDAGMILive::initQueues()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01012">llvm::ScheduleDAGMILive::initRegPressure()</a>, <a class="el" href="SIMachineScheduler_8h_source.html#l00445">llvm::SIScheduleDAGMI::initRPTracker()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00569">initSUnits()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00733">llvm::ScheduleDAGMI::moveInstruction()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00906">llvm::ScheduleDAGMI::placeDebugValues()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00198">llvm::GCNIterativeScheduler::OverrideLegacyStrategy::restoreOrder()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00185">llvm::GCNIterativeScheduler::OverrideLegacyStrategy::schedule()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00296">llvm::GCNIterativeScheduler::schedule()</a>, <a class="el" href="GCNSchedStrategy_8cpp_source.html#l00298">llvm::GCNScheduleDAGMILive::schedule()</a>, <a class="el" href="SIMachineScheduler_8cpp_source.html#l01899">llvm::SIScheduleDAGMI::schedule()</a>, and <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00356">llvm::GCNIterativeScheduler::scheduleRegion()</a>.</p>

</div>
</div>
<a id="a3f74b283acf0dfb537bc387e49344f04" name="a3f74b283acf0dfb537bc387e49344f04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f74b283acf0dfb537bc387e49344f04">&#9670;&#160;</a></span>RegionEnd</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> llvm::ScheduleDAGInstrs::RegionEnd</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>The end of the range to be scheduled. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00151">151</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00201">addSchedBarrierDeps()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01276">llvm::ScheduleDAGMILive::buildDAGWithRegPressure()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00730">buildSchedGraph()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00280">end()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00187">enterRegion()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00990">llvm::ScheduleDAGMILive::enterRegion()</a>, <a class="el" href="GCNSchedStrategy_8cpp_source.html#l00512">llvm::GCNScheduleDAGMILive::finalizeSchedule()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00865">llvm::ScheduleDAGMI::initQueues()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01012">llvm::ScheduleDAGMILive::initRegPressure()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00569">initSUnits()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00906">llvm::ScheduleDAGMI::placeDebugValues()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00198">llvm::GCNIterativeScheduler::OverrideLegacyStrategy::restoreOrder()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00185">llvm::GCNIterativeScheduler::OverrideLegacyStrategy::schedule()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00296">llvm::GCNIterativeScheduler::schedule()</a>, <a class="el" href="GCNSchedStrategy_8cpp_source.html#l00298">llvm::GCNScheduleDAGMILive::schedule()</a>, and <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00356">llvm::GCNIterativeScheduler::scheduleRegion()</a>.</p>

</div>
</div>
<a id="adf7cb9b8e5dda7b42273e79048f1b8b3" name="adf7cb9b8e5dda7b42273e79048f1b8b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf7cb9b8e5dda7b42273e79048f1b8b3">&#9670;&#160;</a></span>RemoveKillFlags</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::ScheduleDAGInstrs::RemoveKillFlags</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>True if the DAG builder should remove kill flags (in preparation for rescheduling). </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00129">129</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00291">addPhysRegDeps()</a>.</p>

</div>
</div>
<a id="abb11b650b88a61630eba2a1b2eaa6fd0" name="abb11b650b88a61630eba2a1b2eaa6fd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb11b650b88a61630eba2a1b2eaa6fd0">&#9670;&#160;</a></span>SchedModel</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> llvm::ScheduleDAGInstrs::SchedModel</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="classllvm_1_1TargetSchedModel.html" title="Provide an instruction scheduling machine model to CodeGen passes.">TargetSchedModel</a> provides an interface to the machine model. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00125">125</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00233">addPhysRegDataDeps()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00291">addPhysRegDeps()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00395">addVRegDefDeps()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01183">llvm::ScheduleDAGMILive::dump()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00265">getSchedClass()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00262">getSchedModel()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00569">initSUnits()</a>, and <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00111">ScheduleDAGInstrs()</a>.</p>

</div>
</div>
<a id="a8cd3eede9e2a32c7139cc5c7c481e08b" name="a8cd3eede9e2a32c7139cc5c7c481e08b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cd3eede9e2a32c7139cc5c7c481e08b">&#9670;&#160;</a></span>Topo</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ScheduleDAGTopologicalSort.html">ScheduleDAGTopologicalSort</a> llvm::ScheduleDAGInstrs::Topo</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Topo - A topological ordering for SUnits which permits fast IsReachable and similar queries. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00241">241</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01204">addEdge()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00133">llvm::GCNIterativeScheduler::BuildDAG::BuildDAG()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00730">buildSchedGraph()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01200">canAddEdge()</a>, <a class="el" href="SIMachineScheduler_8h_source.html#l00455">llvm::SIScheduleDAGMI::GetTopo()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00272">IsReachable()</a>, and <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00191">llvm::VLIWMachineScheduler::schedule()</a>.</p>

</div>
</div>
<a id="a96bb77f51ee973b0613bf5083144fa69" name="a96bb77f51ee973b0613bf5083144fa69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96bb77f51ee973b0613bf5083144fa69">&#9670;&#160;</a></span>TrackLaneMasks</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::ScheduleDAGInstrs::TrackLaneMasks = false</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Whether lane masks should get tracked. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00139">139</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00395">addVRegDefDeps()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00515">addVRegUseDeps()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00730">buildSchedGraph()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l00948">llvm::ScheduleDAGMILive::collectVRegUses()</a>.</p>

</div>
</div>
<a id="aad4b383d6bf0b66dd1a20a81505788fd" name="aad4b383d6bf0b66dd1a20a81505788fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad4b383d6bf0b66dd1a20a81505788fd">&#9670;&#160;</a></span>UnknownValue</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1UndefValue.html">UndefValue</a>* llvm::ScheduleDAGInstrs::UnknownValue</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>For an unanalyzable memory access, this <a class="el" href="classllvm_1_1Value.html" title="LLVM Value Representation.">Value</a> is used in maps. </p>

<p class="definition">Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00236">236</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00730">buildSchedGraph()</a>.</p>

</div>
</div>
<a id="af0b2bf4940e563082d1d2bf8a9e5521f" name="af0b2bf4940e563082d1d2bf8a9e5521f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0b2bf4940e563082d1d2bf8a9e5521f">&#9670;&#160;</a></span>Uses</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespacellvm.html#a63c43ab5eafe72b53c3d25618c45b6ad">Reg2SUnitsMap</a> llvm::ScheduleDAGInstrs::Uses</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00168">168</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00233">addPhysRegDataDeps()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00291">addPhysRegDeps()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00201">addSchedBarrierDeps()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00730">buildSchedGraph()</a>, and <a class="el" href="MachinePipeliner_8cpp_source.html#l01627">computeLiveOuts()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>include/llvm/CodeGen/<a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a></li>
<li>lib/CodeGen/<a class="el" href="ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Feb 20 2024 14:07:43 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
