#contributor : Aaron , generated by script from template provided by Xilinx
#name : 7Series_SRLC32E
#key:7Series_SRLC32E
# --

SRLC32E #(
   .INIT(32'h00000000) // Initial Value of Shift Register
) U_SRLC32E (
   .Q(Q),     // SRL data output
   .Q31(Q31), // SRL cascade output pin
   .A(A),     // 5-bit shift depth select input
   .CE(CE),   // Clock enable input
   .CLK(CLK), // Clock input
   .D(D)      // SRL data input
);

