{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1677994673622 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677994673626 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 05 00:37:53 2023 " "Processing started: Sun Mar 05 00:37:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677994673626 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677994673626 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677994673626 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1677994673944 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1677994673944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_to_parallel.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_to_parallel.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_to_parallel " "Found entity 1: serial_to_parallel" {  } { { "serial_to_parallel.v" "" { Text "C:/Users/LinF/Documents/School/Winter 2023/3TB4/TRON-3TB4-Winter-2023/lab3/lab3_restored/serial_to_parallel.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677994679516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677994679516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_to_serial.v 1 1 " "Found 1 design units, including 1 entities, in source file parallel_to_serial.v" { { "Info" "ISGN_ENTITY_NAME" "1 parallel_to_serial " "Found entity 1: parallel_to_serial" {  } { { "parallel_to_serial.v" "" { Text "C:/Users/LinF/Documents/School/Winter 2023/3TB4/TRON-3TB4-Winter-2023/lab3/lab3_restored/parallel_to_serial.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677994679517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677994679517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keytr.v 1 1 " "Found 1 design units, including 1 entities, in source file keytr.v" { { "Info" "ISGN_ENTITY_NAME" "1 keytr " "Found entity 1: keytr" {  } { { "keytr.v" "" { Text "C:/Users/LinF/Documents/School/Winter 2023/3TB4/TRON-3TB4-Winter-2023/lab3/lab3_restored/keytr.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677994679521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677994679521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c " "Found entity 1: i2c" {  } { { "i2c.v" "" { Text "C:/Users/LinF/Documents/School/Winter 2023/3TB4/TRON-3TB4-Winter-2023/lab3/lab3_restored/i2c.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677994679522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677994679522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsp_subsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file dsp_subsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dsp_subsystem " "Found entity 1: dsp_subsystem" {  } { { "dsp_subsystem.v" "" { Text "C:/Users/LinF/Documents/School/Winter 2023/3TB4/TRON-3TB4-Winter-2023/lab3/lab3_restored/dsp_subsystem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677994679524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677994679524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_500.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_500.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_500 " "Found entity 1: CLOCK_500" {  } { { "CLOCK_500.v" "" { Text "C:/Users/LinF/Documents/School/Winter 2023/3TB4/TRON-3TB4-Winter-2023/lab3/lab3_restored/CLOCK_500.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677994679526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677994679526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3 " "Found entity 1: lab3" {  } { { "lab3.v" "" { Text "C:/Users/LinF/Documents/School/Winter 2023/3TB4/TRON-3TB4-Winter-2023/lab3/lab3_restored/lab3.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677994679528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677994679528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_3to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_3to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_31 " "Found entity 1: MUX_31" {  } { { "MUX_3to1.v" "" { Text "C:/Users/LinF/Documents/School/Winter 2023/3TB4/TRON-3TB4-Winter-2023/lab3/lab3_restored/MUX_3to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677994679529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677994679529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_filter.v 2 2 " "Found 2 design units, including 2 entities, in source file fir_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir_filter " "Found entity 1: fir_filter" {  } { { "fir_filter.v" "" { Text "C:/Users/LinF/Documents/School/Winter 2023/3TB4/TRON-3TB4-Winter-2023/lab3/lab3_restored/fir_filter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677994679532 ""} { "Info" "ISGN_ENTITY_NAME" "2 FIR_reg " "Found entity 2: FIR_reg" {  } { { "fir_filter.v" "" { Text "C:/Users/LinF/Documents/School/Winter 2023/3TB4/TRON-3TB4-Winter-2023/lab3/lab3_restored/fir_filter.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677994679532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677994679532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.v" "" { Text "C:/Users/LinF/Documents/School/Winter 2023/3TB4/TRON-3TB4-Winter-2023/lab3/lab3_restored/multiplier.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677994679534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677994679534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregister.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftregister " "Found entity 1: shiftregister" {  } { { "shiftregister.v" "" { Text "C:/Users/LinF/Documents/School/Winter 2023/3TB4/TRON-3TB4-Winter-2023/lab3/lab3_restored/shiftregister.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677994679536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677994679536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "echo_machine.v 1 1 " "Found 1 design units, including 1 entities, in source file echo_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 echo_machine " "Found entity 1: echo_machine" {  } { { "echo_machine.v" "" { Text "C:/Users/LinF/Documents/School/Winter 2023/3TB4/TRON-3TB4-Winter-2023/lab3/lab3_restored/echo_machine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677994679538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677994679538 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "dsp_subsystem.v(5) " "Verilog HDL Instantiation warning at dsp_subsystem.v(5): instance has no name" {  } { { "dsp_subsystem.v" "" { Text "C:/Users/LinF/Documents/School/Winter 2023/3TB4/TRON-3TB4-Winter-2023/lab3/lab3_restored/dsp_subsystem.v" 5 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1677994679538 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab3 " "Elaborating entity \"lab3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1677994679570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK_500 CLOCK_500:b2v_inst4 " "Elaborating entity \"CLOCK_500\" for hierarchy \"CLOCK_500:b2v_inst4\"" {  } { { "lab3.v" "b2v_inst4" { Text "C:/Users/LinF/Documents/School/Winter 2023/3TB4/TRON-3TB4-Winter-2023/lab3/lab3_restored/lab3.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677994679571 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CLOCK_500.v(89) " "Verilog HDL assignment warning at CLOCK_500.v(89): truncated value with size 32 to match size of target (1)" {  } { { "CLOCK_500.v" "" { Text "C:/Users/LinF/Documents/School/Winter 2023/3TB4/TRON-3TB4-Winter-2023/lab3/lab3_restored/CLOCK_500.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677994679571 "|lab3|CLOCK_500:b2v_inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 CLOCK_500.v(105) " "Verilog HDL assignment warning at CLOCK_500.v(105): truncated value with size 32 to match size of target (6)" {  } { { "CLOCK_500.v" "" { Text "C:/Users/LinF/Documents/School/Winter 2023/3TB4/TRON-3TB4-Winter-2023/lab3/lab3_restored/CLOCK_500.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677994679571 "|lab3|CLOCK_500:b2v_inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 CLOCK_500.v(120) " "Verilog HDL assignment warning at CLOCK_500.v(120): truncated value with size 32 to match size of target (8)" {  } { { "CLOCK_500.v" "" { Text "C:/Users/LinF/Documents/School/Winter 2023/3TB4/TRON-3TB4-Winter-2023/lab3/lab3_restored/CLOCK_500.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677994679571 "|lab3|CLOCK_500:b2v_inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 CLOCK_500.v(155) " "Verilog HDL assignment warning at CLOCK_500.v(155): truncated value with size 32 to match size of target (11)" {  } { { "CLOCK_500.v" "" { Text "C:/Users/LinF/Documents/School/Winter 2023/3TB4/TRON-3TB4-Winter-2023/lab3/lab3_restored/CLOCK_500.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677994679571 "|lab3|CLOCK_500:b2v_inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c i2c:b2v_inst " "Elaborating entity \"i2c\" for hierarchy \"i2c:b2v_inst\"" {  } { { "lab3.v" "b2v_inst" { Text "C:/Users/LinF/Documents/School/Winter 2023/3TB4/TRON-3TB4-Winter-2023/lab3/lab3_restored/lab3.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677994679572 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c.v(78) " "Verilog HDL assignment warning at i2c.v(78): truncated value with size 32 to match size of target (1)" {  } { { "i2c.v" "" { Text "C:/Users/LinF/Documents/School/Winter 2023/3TB4/TRON-3TB4-Winter-2023/lab3/lab3_restored/i2c.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677994679573 "|lab3|i2c:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c.v(77) " "Verilog HDL assignment warning at i2c.v(77): truncated value with size 32 to match size of target (1)" {  } { { "i2c.v" "" { Text "C:/Users/LinF/Documents/School/Winter 2023/3TB4/TRON-3TB4-Winter-2023/lab3/lab3_restored/i2c.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677994679573 "|lab3|i2c:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c.v(90) " "Verilog HDL assignment warning at i2c.v(90): truncated value with size 32 to match size of target (6)" {  } { { "i2c.v" "" { Text "C:/Users/LinF/Documents/School/Winter 2023/3TB4/TRON-3TB4-Winter-2023/lab3/lab3_restored/i2c.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677994679573 "|lab3|i2c:b2v_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keytr keytr:KEY_0 " "Elaborating entity \"keytr\" for hierarchy \"keytr:KEY_0\"" {  } { { "lab3.v" "KEY_0" { Text "C:/Users/LinF/Documents/School/Winter 2023/3TB4/TRON-3TB4-Winter-2023/lab3/lab3_restored/lab3.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677994679573 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 keytr.v(65) " "Verilog HDL assignment warning at keytr.v(65): truncated value with size 32 to match size of target (1)" {  } { { "keytr.v" "" { Text "C:/Users/LinF/Documents/School/Winter 2023/3TB4/TRON-3TB4-Winter-2023/lab3/lab3_restored/keytr.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677994679574 "|lab3|keytr:KEY_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 keytr.v(71) " "Verilog HDL assignment warning at keytr.v(71): truncated value with size 32 to match size of target (11)" {  } { { "keytr.v" "" { Text "C:/Users/LinF/Documents/School/Winter 2023/3TB4/TRON-3TB4-Winter-2023/lab3/lab3_restored/keytr.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677994679574 "|lab3|keytr:KEY_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_to_parallel serial_to_parallel:b2v_inst37 " "Elaborating entity \"serial_to_parallel\" for hierarchy \"serial_to_parallel:b2v_inst37\"" {  } { { "lab3.v" "b2v_inst37" { Text "C:/Users/LinF/Documents/School/Winter 2023/3TB4/TRON-3TB4-Winter-2023/lab3/lab3_restored/lab3.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677994679574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dsp_subsystem dsp_subsystem:dsp_instance " "Elaborating entity \"dsp_subsystem\" for hierarchy \"dsp_subsystem:dsp_instance\"" {  } { { "lab3.v" "dsp_instance" { Text "C:/Users/LinF/Documents/School/Winter 2023/3TB4/TRON-3TB4-Winter-2023/lab3/lab3_restored/lab3.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677994679575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_filter dsp_subsystem:dsp_instance\|fir_filter:fir_filter " "Elaborating entity \"fir_filter\" for hierarchy \"dsp_subsystem:dsp_instance\|fir_filter:fir_filter\"" {  } { { "dsp_subsystem.v" "fir_filter" { Text "C:/Users/LinF/Documents/School/Winter 2023/3TB4/TRON-3TB4-Winter-2023/lab3/lab3_restored/dsp_subsystem.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677994679588 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fir_filter.v(18) " "Verilog HDL assignment warning at fir_filter.v(18): truncated value with size 32 to match size of target (16)" {  } { { "fir_filter.v" "" { Text "C:/Users/LinF/Documents/School/Winter 2023/3TB4/TRON-3TB4-Winter-2023/lab3/lab3_restored/fir_filter.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677994679589 "|lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIR_reg dsp_subsystem:dsp_instance\|fir_filter:fir_filter\|FIR_reg:reg_gen\[0\].fir_reg " "Elaborating entity \"FIR_reg\" for hierarchy \"dsp_subsystem:dsp_instance\|fir_filter:fir_filter\|FIR_reg:reg_gen\[0\].fir_reg\"" {  } { { "fir_filter.v" "reg_gen\[0\].fir_reg" { Text "C:/Users/LinF/Documents/School/Winter 2023/3TB4/TRON-3TB4-Winter-2023/lab3/lab3_restored/fir_filter.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677994679589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier dsp_subsystem:dsp_instance\|fir_filter:fir_filter\|multiplier:main_wire_gen\[0\].mp " "Elaborating entity \"multiplier\" for hierarchy \"dsp_subsystem:dsp_instance\|fir_filter:fir_filter\|multiplier:main_wire_gen\[0\].mp\"" {  } { { "fir_filter.v" "main_wire_gen\[0\].mp" { Text "C:/Users/LinF/Documents/School/Winter 2023/3TB4/TRON-3TB4-Winter-2023/lab3/lab3_restored/fir_filter.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677994679598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult dsp_subsystem:dsp_instance\|fir_filter:fir_filter\|multiplier:main_wire_gen\[0\].mp\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"dsp_subsystem:dsp_instance\|fir_filter:fir_filter\|multiplier:main_wire_gen\[0\].mp\|lpm_mult:lpm_mult_component\"" {  } { { "multiplier.v" "lpm_mult_component" { Text "C:/Users/LinF/Documents/School/Winter 2023/3TB4/TRON-3TB4-Winter-2023/lab3/lab3_restored/multiplier.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677994679619 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dsp_subsystem:dsp_instance\|fir_filter:fir_filter\|multiplier:main_wire_gen\[0\].mp\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"dsp_subsystem:dsp_instance\|fir_filter:fir_filter\|multiplier:main_wire_gen\[0\].mp\|lpm_mult:lpm_mult_component\"" {  } { { "multiplier.v" "" { Text "C:/Users/LinF/Documents/School/Winter 2023/3TB4/TRON-3TB4-Winter-2023/lab3/lab3_restored/multiplier.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677994679620 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsp_subsystem:dsp_instance\|fir_filter:fir_filter\|multiplier:main_wire_gen\[0\].mp\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"dsp_subsystem:dsp_instance\|fir_filter:fir_filter\|multiplier:main_wire_gen\[0\].mp\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677994679620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677994679620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677994679620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 16 " "Parameter \"lpm_widtha\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677994679620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 16 " "Parameter \"lpm_widthb\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677994679620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 16 " "Parameter \"lpm_widthp\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677994679620 ""}  } { { "multiplier.v" "" { Text "C:/Users/LinF/Documents/School/Winter 2023/3TB4/TRON-3TB4-Winter-2023/lab3/lab3_restored/multiplier.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1677994679620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_91n.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_91n.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_91n " "Found entity 1: mult_91n" {  } { { "db/mult_91n.v" "" { Text "C:/Users/LinF/Documents/School/Winter 2023/3TB4/TRON-3TB4-Winter-2023/lab3/lab3_restored/db/mult_91n.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677994679646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677994679646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_91n dsp_subsystem:dsp_instance\|fir_filter:fir_filter\|multiplier:main_wire_gen\[0\].mp\|lpm_mult:lpm_mult_component\|mult_91n:auto_generated " "Elaborating entity \"mult_91n\" for hierarchy \"dsp_subsystem:dsp_instance\|fir_filter:fir_filter\|multiplier:main_wire_gen\[0\].mp\|lpm_mult:lpm_mult_component\|mult_91n:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677994679647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "echo_machine dsp_subsystem:dsp_instance\|echo_machine:echo " "Elaborating entity \"echo_machine\" for hierarchy \"dsp_subsystem:dsp_instance\|echo_machine:echo\"" {  } { { "dsp_subsystem.v" "echo" { Text "C:/Users/LinF/Documents/School/Winter 2023/3TB4/TRON-3TB4-Winter-2023/lab3/lab3_restored/dsp_subsystem.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677994679699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftregister dsp_subsystem:dsp_instance\|echo_machine:echo\|shiftregister:delay " "Elaborating entity \"shiftregister\" for hierarchy \"dsp_subsystem:dsp_instance\|echo_machine:echo\|shiftregister:delay\"" {  } { { "echo_machine.v" "delay" { Text "C:/Users/LinF/Documents/School/Winter 2023/3TB4/TRON-3TB4-Winter-2023/lab3/lab3_restored/echo_machine.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677994679703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps dsp_subsystem:dsp_instance\|echo_machine:echo\|shiftregister:delay\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborating entity \"altshift_taps\" for hierarchy \"dsp_subsystem:dsp_instance\|echo_machine:echo\|shiftregister:delay\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "shiftregister.v" "ALTSHIFT_TAPS_component" { Text "C:/Users/LinF/Documents/School/Winter 2023/3TB4/TRON-3TB4-Winter-2023/lab3/lab3_restored/shiftregister.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677994679763 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dsp_subsystem:dsp_instance\|echo_machine:echo\|shiftregister:delay\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborated megafunction instantiation \"dsp_subsystem:dsp_instance\|echo_machine:echo\|shiftregister:delay\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "shiftregister.v" "" { Text "C:/Users/LinF/Documents/School/Winter 2023/3TB4/TRON-3TB4-Winter-2023/lab3/lab3_restored/shiftregister.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677994679764 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsp_subsystem:dsp_instance\|echo_machine:echo\|shiftregister:delay\|altshift_taps:ALTSHIFT_TAPS_component " "Instantiated megafunction \"dsp_subsystem:dsp_instance\|echo_machine:echo\|shiftregister:delay\|altshift_taps:ALTSHIFT_TAPS_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677994679764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=MLAB " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677994679764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677994679764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 16 " "Parameter \"number_of_taps\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677994679764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 256 " "Parameter \"tap_distance\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677994679764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 16 " "Parameter \"width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677994679764 ""}  } { { "shiftregister.v" "" { Text "C:/Users/LinF/Documents/School/Winter 2023/3TB4/TRON-3TB4-Winter-2023/lab3/lab3_restored/shiftregister.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1677994679764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_pk51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_pk51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_pk51 " "Found entity 1: shift_taps_pk51" {  } { { "db/shift_taps_pk51.tdf" "" { Text "C:/Users/LinF/Documents/School/Winter 2023/3TB4/TRON-3TB4-Winter-2023/lab3/lab3_restored/db/shift_taps_pk51.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677994679789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677994679789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_pk51 dsp_subsystem:dsp_instance\|echo_machine:echo\|shiftregister:delay\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_pk51:auto_generated " "Elaborating entity \"shift_taps_pk51\" for hierarchy \"dsp_subsystem:dsp_instance\|echo_machine:echo\|shiftregister:delay\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_pk51:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677994679791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_l1o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_l1o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_l1o1 " "Found entity 1: dpram_l1o1" {  } { { "db/dpram_l1o1.tdf" "" { Text "C:/Users/LinF/Documents/School/Winter 2023/3TB4/TRON-3TB4-Winter-2023/lab3/lab3_restored/db/dpram_l1o1.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677994679889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677994679889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_l1o1 dsp_subsystem:dsp_instance\|echo_machine:echo\|shiftregister:delay\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_pk51:auto_generated\|dpram_l1o1:dpram2 " "Elaborating entity \"dpram_l1o1\" for hierarchy \"dsp_subsystem:dsp_instance\|echo_machine:echo\|shiftregister:delay\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_pk51:auto_generated\|dpram_l1o1:dpram2\"" {  } { { "db/shift_taps_pk51.tdf" "dpram2" { Text "C:/Users/LinF/Documents/School/Winter 2023/3TB4/TRON-3TB4-Winter-2023/lab3/lab3_restored/db/shift_taps_pk51.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677994679890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "C:/Users/LinF/Documents/School/Winter 2023/3TB4/TRON-3TB4-Winter-2023/lab3/lab3_restored/db/decode_dla.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677994680179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677994680179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla dsp_subsystem:dsp_instance\|echo_machine:echo\|shiftregister:delay\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_pk51:auto_generated\|dpram_l1o1:dpram2\|decode_dla:wr_decode " "Elaborating entity \"decode_dla\" for hierarchy \"dsp_subsystem:dsp_instance\|echo_machine:echo\|shiftregister:delay\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_pk51:auto_generated\|dpram_l1o1:dpram2\|decode_dla:wr_decode\"" {  } { { "db/dpram_l1o1.tdf" "wr_decode" { Text "C:/Users/LinF/Documents/School/Winter 2023/3TB4/TRON-3TB4-Winter-2023/lab3/lab3_restored/db/dpram_l1o1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677994680180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2jb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2jb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2jb " "Found entity 1: mux_2jb" {  } { { "db/mux_2jb.tdf" "" { Text "C:/Users/LinF/Documents/School/Winter 2023/3TB4/TRON-3TB4-Winter-2023/lab3/lab3_restored/db/mux_2jb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677994680225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677994680225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2jb dsp_subsystem:dsp_instance\|echo_machine:echo\|shiftregister:delay\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_pk51:auto_generated\|dpram_l1o1:dpram2\|mux_2jb:rd_mux " "Elaborating entity \"mux_2jb\" for hierarchy \"dsp_subsystem:dsp_instance\|echo_machine:echo\|shiftregister:delay\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_pk51:auto_generated\|dpram_l1o1:dpram2\|mux_2jb:rd_mux\"" {  } { { "db/dpram_l1o1.tdf" "rd_mux" { Text "C:/Users/LinF/Documents/School/Winter 2023/3TB4/TRON-3TB4-Winter-2023/lab3/lab3_restored/db/dpram_l1o1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677994680226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8lf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8lf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8lf " "Found entity 1: cntr_8lf" {  } { { "db/cntr_8lf.tdf" "" { Text "C:/Users/LinF/Documents/School/Winter 2023/3TB4/TRON-3TB4-Winter-2023/lab3/lab3_restored/db/cntr_8lf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677994680264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677994680264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_8lf dsp_subsystem:dsp_instance\|echo_machine:echo\|shiftregister:delay\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_pk51:auto_generated\|cntr_8lf:cntr1 " "Elaborating entity \"cntr_8lf\" for hierarchy \"dsp_subsystem:dsp_instance\|echo_machine:echo\|shiftregister:delay\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_pk51:auto_generated\|cntr_8lf:cntr1\"" {  } { { "db/shift_taps_pk51.tdf" "cntr1" { Text "C:/Users/LinF/Documents/School/Winter 2023/3TB4/TRON-3TB4-Winter-2023/lab3/lab3_restored/db/shift_taps_pk51.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677994680265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_to_serial parallel_to_serial:b2v_inst38 " "Elaborating entity \"parallel_to_serial\" for hierarchy \"parallel_to_serial:b2v_inst38\"" {  } { { "lab3.v" "b2v_inst38" { Text "C:/Users/LinF/Documents/School/Winter 2023/3TB4/TRON-3TB4-Winter-2023/lab3/lab3_restored/lab3.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677994680268 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "comb_3 MUX_3to1 " "Node instance \"comb_3\" instantiates undefined entity \"MUX_3to1\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "dsp_subsystem.v" "comb_3" { Text "C:/Users/LinF/Documents/School/Winter 2023/3TB4/TRON-3TB4-Winter-2023/lab3/lab3_restored/dsp_subsystem.v" 5 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1677994680269 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 12 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5137 " "Peak virtual memory: 5137 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677994680376 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Mar 05 00:38:00 2023 " "Processing ended: Sun Mar 05 00:38:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677994680376 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677994680376 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677994680376 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1677994680376 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 12 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 12 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1677994680954 ""}
