# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do UART_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Przemyslaw/Desktop/Projects/UART/UART_receiver/uart_receiver.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:53:12 on May 14,2020
# vcom -reportprogress 300 -93 -work work C:/Users/Przemyslaw/Desktop/Projects/UART/UART_receiver/uart_receiver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uart_receiver
# -- Compiling architecture behavioral of uart_receiver
# End time: 11:53:12 on May 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/Przemyslaw/Desktop/Projects/UART/UART_receiver/simulation/modelsim/uart_receiver.vht}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:53:12 on May 14,2020
# vcom -reportprogress 300 -93 -work work C:/Users/Przemyslaw/Desktop/Projects/UART/UART_receiver/simulation/modelsim/uart_receiver.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity uart_receiver_vhd_tst
# -- Compiling architecture uart_receiver_arch of uart_receiver_vhd_tst
# -- Loading package ENV
# ** Warning: C:/Users/Przemyslaw/Desktop/Projects/UART/UART_receiver/simulation/modelsim/uart_receiver.vht(77): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# End time: 11:53:13 on May 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  uart_receiver_vhd_tst
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" uart_receiver_vhd_tst 
# Start time: 11:53:13 on May 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading std.env(body)
# Loading work.uart_receiver_vhd_tst(uart_receiver_arch)
# Loading ieee.numeric_std(body)
# Loading work.uart_receiver(behavioral)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: test reset
#    Time: 0 ps  Iteration: 0  Instance: /uart_receiver_vhd_tst
# Break in Process p_sentData at C:/Users/Przemyslaw/Desktop/Projects/UART/UART_receiver/simulation/modelsim/uart_receiver.vht line 77
# End time: 11:56:49 on May 14,2020, Elapsed time: 0:03:36
# Errors: 0, Warnings: 0
