{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/PC.vhd " "Source file: C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/PC.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1666183040535 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1666183040535 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/PC.vhd " "Source file: C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/PC.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1666183040578 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1666183040578 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/PC.vhd " "Source file: C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/PC.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1666183040619 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1666183040619 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666183041065 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666183041071 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 19 14:37:20 2022 " "Processing started: Wed Oct 19 14:37:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666183041071 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666183041071 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off GECKO -c GECKO " "Command: quartus_map --read_settings_files=on --write_settings_files=off GECKO -c GECKO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666183041071 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666183041576 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666183041576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gecko.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gecko.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 GECKO " "Found entity 1: GECKO" {  } { { "GECKO.bdf" "" { Schematic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/GECKO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666183051865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666183051865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666183051868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666183051868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "C:/EPFL/BA3/CS-208/Labs/Lab3/template/quartus/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666183051871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666183051871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/epfl/ba3/cs-208/labs/lab3/template/vhdl/add_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /epfl/ba3/cs-208/labs/lab3/template/vhdl/add_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_sub-synth " "Found design unit 1: add_sub-synth" {  } { { "../vhdl/add_sub.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/add_sub.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666183052308 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_sub " "Found entity 1: add_sub" {  } { { "../vhdl/add_sub.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/add_sub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666183052308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666183052308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/epfl/ba3/cs-208/labs/lab3/template/vhdl/buttons.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /epfl/ba3/cs-208/labs/lab3/template/vhdl/buttons.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buttons-synth " "Found design unit 1: buttons-synth" {  } { { "../vhdl/buttons.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/buttons.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666183052312 ""} { "Info" "ISGN_ENTITY_NAME" "1 buttons " "Found entity 1: buttons" {  } { { "../vhdl/buttons.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/buttons.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666183052312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666183052312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/epfl/ba3/cs-208/labs/lab3/template/vhdl/comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /epfl/ba3/cs-208/labs/lab3/template/vhdl/comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-synth " "Found design unit 1: comparator-synth" {  } { { "../vhdl/comparator.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/comparator.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666183052316 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "../vhdl/comparator.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/comparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666183052316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666183052316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/epfl/ba3/cs-208/labs/lab3/template/vhdl/controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /epfl/ba3/cs-208/labs/lab3/template/vhdl/controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-synth " "Found design unit 1: controller-synth" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666183052320 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../vhdl/controller.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/controller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666183052320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666183052320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/epfl/ba3/cs-208/labs/lab3/template/vhdl/decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /epfl/ba3/cs-208/labs/lab3/template/vhdl/decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-synth " "Found design unit 1: decoder-synth" {  } { { "../vhdl/decoder.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/decoder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666183052324 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../vhdl/decoder.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666183052324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666183052324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/epfl/ba3/cs-208/labs/lab3/template/vhdl/extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /epfl/ba3/cs-208/labs/lab3/template/vhdl/extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extend-synth " "Found design unit 1: extend-synth" {  } { { "../vhdl/extend.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/extend.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666183052328 ""} { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "../vhdl/extend.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/extend.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666183052328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666183052328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/epfl/ba3/cs-208/labs/lab3/template/vhdl/ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /epfl/ba3/cs-208/labs/lab3/template/vhdl/ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-synth " "Found design unit 1: IR-synth" {  } { { "../vhdl/IR.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/IR.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666183052331 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "../vhdl/IR.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/IR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666183052331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666183052331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/epfl/ba3/cs-208/labs/lab3/template/vhdl/leds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /epfl/ba3/cs-208/labs/lab3/template/vhdl/leds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LEDs-synth " "Found design unit 1: LEDs-synth" {  } { { "../vhdl/LEDs.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/LEDs.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666183052335 ""} { "Info" "ISGN_ENTITY_NAME" "1 LEDs " "Found entity 1: LEDs" {  } { { "../vhdl/LEDs.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/LEDs.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666183052335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666183052335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/epfl/ba3/cs-208/labs/lab3/template/vhdl/logic_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /epfl/ba3/cs-208/labs/lab3/template/vhdl/logic_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logic_unit-synth " "Found design unit 1: logic_unit-synth" {  } { { "../vhdl/logic_unit.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/logic_unit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666183052339 ""} { "Info" "ISGN_ENTITY_NAME" "1 logic_unit " "Found entity 1: logic_unit" {  } { { "../vhdl/logic_unit.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/logic_unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666183052339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666183052339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/epfl/ba3/cs-208/labs/lab3/template/vhdl/multiplexer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /epfl/ba3/cs-208/labs/lab3/template/vhdl/multiplexer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer-synth " "Found design unit 1: multiplexer-synth" {  } { { "../vhdl/multiplexer.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/multiplexer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666183052342 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer " "Found entity 1: multiplexer" {  } { { "../vhdl/multiplexer.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/multiplexer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666183052342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666183052342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/epfl/ba3/cs-208/labs/lab3/template/vhdl/mux2x5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /epfl/ba3/cs-208/labs/lab3/template/vhdl/mux2x5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x5-synth " "Found design unit 1: mux2x5-synth" {  } { { "../vhdl/mux2x5.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/mux2x5.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666183052346 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x5 " "Found entity 1: mux2x5" {  } { { "../vhdl/mux2x5.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/mux2x5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666183052346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666183052346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/epfl/ba3/cs-208/labs/lab3/template/vhdl/mux2x16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /epfl/ba3/cs-208/labs/lab3/template/vhdl/mux2x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x16-synth " "Found design unit 1: mux2x16-synth" {  } { { "../vhdl/mux2x16.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/mux2x16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666183052349 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x16 " "Found entity 1: mux2x16" {  } { { "../vhdl/mux2x16.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/mux2x16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666183052349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666183052349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/epfl/ba3/cs-208/labs/lab3/template/vhdl/mux2x32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /epfl/ba3/cs-208/labs/lab3/template/vhdl/mux2x32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x32-synth " "Found design unit 1: mux2x32-synth" {  } { { "../vhdl/mux2x32.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/mux2x32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666183052353 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x32 " "Found entity 1: mux2x32" {  } { { "../vhdl/mux2x32.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/mux2x32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666183052353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666183052353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/epfl/ba3/cs-208/labs/lab3/template/vhdl/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /epfl/ba3/cs-208/labs/lab3/template/vhdl/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-synth " "Found design unit 1: PC-synth" {  } { { "../vhdl/PC.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/PC.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666183052357 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../vhdl/PC.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666183052357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666183052357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/epfl/ba3/cs-208/labs/lab3/template/vhdl/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /epfl/ba3/cs-208/labs/lab3/template/vhdl/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-synth " "Found design unit 1: RAM-synth" {  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666183052361 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../vhdl/RAM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/RAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666183052361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666183052361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/epfl/ba3/cs-208/labs/lab3/template/vhdl/register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /epfl/ba3/cs-208/labs/lab3/template/vhdl/register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-synth " "Found design unit 1: register_file-synth" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666183052365 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../vhdl/register_file.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/register_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666183052365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666183052365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/epfl/ba3/cs-208/labs/lab3/template/vhdl/rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /epfl/ba3/cs-208/labs/lab3/template/vhdl/rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-synth " "Found design unit 1: ROM-synth" {  } { { "../vhdl/ROM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/ROM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666183052369 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "../vhdl/ROM.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/ROM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666183052369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666183052369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/epfl/ba3/cs-208/labs/lab3/template/vhdl/rom_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /epfl/ba3/cs-208/labs/lab3/template/vhdl/rom_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_block-SYN " "Found design unit 1: rom_block-SYN" {  } { { "../vhdl/ROM_Block.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/ROM_Block.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666183052373 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_Block " "Found entity 1: ROM_Block" {  } { { "../vhdl/ROM_Block.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/ROM_Block.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666183052373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666183052373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/epfl/ba3/cs-208/labs/lab3/template/vhdl/shift_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /epfl/ba3/cs-208/labs/lab3/template/vhdl/shift_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_unit-synth " "Found design unit 1: shift_unit-synth" {  } { { "../vhdl/shift_unit.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/shift_unit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666183052377 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_unit " "Found entity 1: shift_unit" {  } { { "../vhdl/shift_unit.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/shift_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666183052377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666183052377 ""}
{ "Error" "EVRFX_VHDL_NO_UNIQUE_OPER_DEFN_MATCH" "0 \"sll\" PC.vhd(25) " "VHDL error at PC.vhd(25): can't determine definition of operator \"\"sll\"\" -- found 0 possible definitions" {  } { { "../vhdl/PC.vhd" "" { Text "C:/EPFL/BA3/CS-208/Labs/Lab3/template/vhdl/PC.vhd" 25 0 0 } }  } 0 10327 "VHDL error at %3!s!: can't determine definition of operator \"%2!s!\" -- found %1!d! possible definitions" 0 0 "Analysis & Synthesis" 0 -1 1666183052380 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666183052499 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 19 14:37:32 2022 " "Processing ended: Wed Oct 19 14:37:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666183052499 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666183052499 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666183052499 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666183052499 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666183053165 ""}
