// Seed: 3621649753
module module_0 (
    output wire id_0,
    output wire id_1
);
  assign id_0 = id_3 ^ 1;
  assign module_1.id_27 = 0;
endmodule
macromodule module_1 (
    input tri1 id_0,
    input supply0 id_1,
    output uwire id_2,
    id_32 = 1,
    output uwire id_3,
    input tri0 id_4,
    id_33,
    input uwire id_5,
    input wand id_6,
    input tri id_7,
    input wand id_8,
    input tri1 id_9,
    output supply1 id_10,
    input wire id_11,
    output tri1 id_12,
    input tri0 id_13,
    input tri0 id_14,
    input wand id_15,
    input uwire id_16,
    id_34,
    input supply1 id_17,
    input supply0 id_18,
    input wor id_19,
    input wand id_20,
    input tri id_21,
    input supply0 id_22,
    input supply0 id_23,
    input uwire id_24,
    output wand id_25,
    input tri id_26,
    input supply1 id_27,
    output wand id_28,
    input wand id_29,
    output tri0 id_30
);
  wire id_35, id_36;
  module_0 modCall_1 (
      id_12,
      id_12
  );
endmodule
