// Seed: 2959799377
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  assign id_1 = id_2 - id_2;
  if (id_2 == 1) supply0 id_3 = id_2;
  assign id_3 = (id_3);
  wire id_4;
  reg  id_5;
  wire id_6;
  reg  id_7 = id_5;
  always @(posedge 1'b0 && 1) id_7 <= 1;
  wire id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_1 = id_4;
  always @(posedge 1 or posedge 1) begin : LABEL_0
    id_3 = id_4;
  end
  module_0 modCall_1 (
      id_3,
      id_1
  );
endmodule
