-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity p_sc_stream_circularlinebuffer_v2_thread_clb is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    sc_fifo_chn_10_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    sc_fifo_chn_10_full_n : IN STD_LOGIC;
    sc_fifo_chn_10_write : OUT STD_LOGIC;
    sc_fifo_chn_11_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    sc_fifo_chn_11_full_n : IN STD_LOGIC;
    sc_fifo_chn_11_write : OUT STD_LOGIC;
    sc_fifo_chn_12_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    sc_fifo_chn_12_full_n : IN STD_LOGIC;
    sc_fifo_chn_12_write : OUT STD_LOGIC;
    sc_fifo_chn_13_din : OUT STD_LOGIC;
    sc_fifo_chn_13_full_n : IN STD_LOGIC;
    sc_fifo_chn_13_write : OUT STD_LOGIC;
    sc_fifo_chn_14_din : OUT STD_LOGIC;
    sc_fifo_chn_14_full_n : IN STD_LOGIC;
    sc_fifo_chn_14_write : OUT STD_LOGIC;
    sc_fifo_chn_15_din : OUT STD_LOGIC;
    sc_fifo_chn_15_full_n : IN STD_LOGIC;
    sc_fifo_chn_15_write : OUT STD_LOGIC;
    sc_fifo_chn_16_din : OUT STD_LOGIC;
    sc_fifo_chn_16_full_n : IN STD_LOGIC;
    sc_fifo_chn_16_write : OUT STD_LOGIC;
    sc_fifo_chn_17_din : OUT STD_LOGIC;
    sc_fifo_chn_17_full_n : IN STD_LOGIC;
    sc_fifo_chn_17_write : OUT STD_LOGIC;
    sc_fifo_chn_18_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    sc_fifo_chn_18_full_n : IN STD_LOGIC;
    sc_fifo_chn_18_write : OUT STD_LOGIC;
    sc_fifo_chn_19_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    sc_fifo_chn_19_full_n : IN STD_LOGIC;
    sc_fifo_chn_19_write : OUT STD_LOGIC;
    sc_fifo_chn_8_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    sc_fifo_chn_8_full_n : IN STD_LOGIC;
    sc_fifo_chn_8_write : OUT STD_LOGIC;
    sc_fifo_chn_9_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    sc_fifo_chn_9_full_n : IN STD_LOGIC;
    sc_fifo_chn_9_write : OUT STD_LOGIC;
    sc_fifo_chn_1019_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    sc_fifo_chn_1019_full_n : IN STD_LOGIC;
    sc_fifo_chn_1019_write : OUT STD_LOGIC;
    sc_fifo_chn_1120_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    sc_fifo_chn_1120_full_n : IN STD_LOGIC;
    sc_fifo_chn_1120_write : OUT STD_LOGIC;
    sc_fifo_chn_1221_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    sc_fifo_chn_1221_full_n : IN STD_LOGIC;
    sc_fifo_chn_1221_write : OUT STD_LOGIC;
    sc_fifo_chn_1322_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    sc_fifo_chn_1322_full_n : IN STD_LOGIC;
    sc_fifo_chn_1322_write : OUT STD_LOGIC;
    sc_fifo_chn_1423_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    sc_fifo_chn_1423_full_n : IN STD_LOGIC;
    sc_fifo_chn_1423_write : OUT STD_LOGIC;
    sc_fifo_chn_1524_din : OUT STD_LOGIC;
    sc_fifo_chn_1524_full_n : IN STD_LOGIC;
    sc_fifo_chn_1524_write : OUT STD_LOGIC;
    din_0_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    din_0_empty_n : IN STD_LOGIC;
    din_0_read : OUT STD_LOGIC;
    din_1_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    din_1_empty_n : IN STD_LOGIC;
    din_1_read : OUT STD_LOGIC;
    din_2_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    din_2_empty_n : IN STD_LOGIC;
    din_2_read : OUT STD_LOGIC;
    ctrl_row_size_pkg_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    ctrl_row_size_pkg_empty_n : IN STD_LOGIC;
    ctrl_row_size_pkg_read : OUT STD_LOGIC;
    ctrl_window_size_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    ctrl_window_size_empty_n : IN STD_LOGIC;
    ctrl_window_size_read : OUT STD_LOGIC;
    ctrl_depth_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    ctrl_depth_empty_n : IN STD_LOGIC;
    ctrl_depth_read : OUT STD_LOGIC;
    ctrl_stride_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    ctrl_stride_empty_n : IN STD_LOGIC;
    ctrl_stride_read : OUT STD_LOGIC;
    ctrl_replay_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    ctrl_replay_empty_n : IN STD_LOGIC;
    ctrl_replay_read : OUT STD_LOGIC;
    ctrl_zeropad_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    ctrl_zeropad_empty_n : IN STD_LOGIC;
    ctrl_zeropad_read : OUT STD_LOGIC;
    count_in : OUT STD_LOGIC_VECTOR (31 downto 0);
    count_in_ap_vld : OUT STD_LOGIC );
end;


architecture behav of p_sc_stream_circularlinebuffer_v2_thread_clb is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (12 downto 0) := "0000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (12 downto 0) := "0000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (12 downto 0) := "0000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (12 downto 0) := "0000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (12 downto 0) := "0000010000000";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (12 downto 0) := "0000100000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (12 downto 0) := "0001000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (12 downto 0) := "0010000000000";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (12 downto 0) := "0100000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (12 downto 0) := "1000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv128_lc_1 : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv256_lc_1 : STD_LOGIC_VECTOR (255 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv17_1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv17_1FFFF : STD_LOGIC_VECTOR (16 downto 0) := "11111111111111111";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_FFFFFFFE : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111111";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";

    signal sc_fifo_chn_10_blk_n : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal ap_block_pp1_stage0 : BOOLEAN;
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal icmp_ln416_reg_2428 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln416_reg_2428_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_11_blk_n : STD_LOGIC;
    signal sc_fifo_chn_12_blk_n : STD_LOGIC;
    signal sc_fifo_chn_13_blk_n : STD_LOGIC;
    signal sc_fifo_chn_14_blk_n : STD_LOGIC;
    signal sc_fifo_chn_15_blk_n : STD_LOGIC;
    signal sc_fifo_chn_16_blk_n : STD_LOGIC;
    signal sc_fifo_chn_17_blk_n : STD_LOGIC;
    signal sc_fifo_chn_18_blk_n : STD_LOGIC;
    signal sc_fifo_chn_19_blk_n : STD_LOGIC;
    signal sc_fifo_chn_8_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal fc_en_fu_1301_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_9_blk_n : STD_LOGIC;
    signal sc_fifo_chn_1019_blk_n : STD_LOGIC;
    signal sc_fifo_chn_1120_blk_n : STD_LOGIC;
    signal sc_fifo_chn_1221_blk_n : STD_LOGIC;
    signal sc_fifo_chn_1322_blk_n : STD_LOGIC;
    signal sc_fifo_chn_1423_blk_n : STD_LOGIC;
    signal sc_fifo_chn_1524_blk_n : STD_LOGIC;
    signal din_0_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal icmp_ln416_fu_1480_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln431_1_fu_1509_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal din_1_blk_n : STD_LOGIC;
    signal din_2_blk_n : STD_LOGIC;
    signal ctrl_row_size_pkg_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal icmp_ln547_fu_1213_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ctrl_window_size_blk_n : STD_LOGIC;
    signal ctrl_depth_blk_n : STD_LOGIC;
    signal ctrl_stride_blk_n : STD_LOGIC;
    signal ctrl_replay_blk_n : STD_LOGIC;
    signal ctrl_zeropad_blk_n : STD_LOGIC;
    signal raw_in_1_1_reg_655 : STD_LOGIC_VECTOR (0 downto 0);
    signal raw_in_1_1_reg_655_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal io_acc_block_signal_op283 : STD_LOGIC;
    signal ap_predicate_op283_read_state9 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter2 : BOOLEAN;
    signal io_acc_block_signal_op401 : STD_LOGIC;
    signal ap_block_state12_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal raw_in_2_1_reg_666 : STD_LOGIC_VECTOR (15 downto 0);
    signal raw_in_2_1_reg_666_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0721_2_reg_677 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0721_2_reg_677_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal v_assign_reg_688 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_out_tlast_reg_697 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_out_tlast_reg_697_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_out_tlast_reg_697_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_11_reg_710 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_11_reg_710_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0721_3_reg_722 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0721_3_reg_722_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal clb_buffer_mVec_writ_6_reg_734 : STD_LOGIC_VECTOR (255 downto 0);
    signal clb_buffer_mVec_writ_7_reg_745 : STD_LOGIC_VECTOR (255 downto 0);
    signal clb_buffer_mVec_writ_8_reg_767 : STD_LOGIC_VECTOR (255 downto 0);
    signal clb_buffer_mVec_writ_9_reg_782 : STD_LOGIC_VECTOR (255 downto 0);
    signal clb_buffer_mVec_read_6_reg_797 : STD_LOGIC_VECTOR (255 downto 0);
    signal clb_buffer_mVec_read_7_reg_808 : STD_LOGIC_VECTOR (255 downto 0);
    signal i_op_assign_6_reg_819 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_row_idx_reg_830 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_op_assign_5_reg_843 : STD_LOGIC_VECTOR (31 downto 0);
    signal clb_buffer_mVec_read_8_reg_854 : STD_LOGIC_VECTOR (255 downto 0);
    signal clb_buffer_mVec_read_9_reg_867 : STD_LOGIC_VECTOR (255 downto 0);
    signal stride_count_row_1_reg_880 : STD_LOGIC_VECTOR (31 downto 0);
    signal row_nr_1_reg_892 : STD_LOGIC_VECTOR (31 downto 0);
    signal stride_count_channel_1_reg_904 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1121 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln821_fu_1523_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal clb_sel_write_0_1_2638_reg_546 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_1125 : STD_LOGIC_VECTOR (10 downto 0);
    signal clb_sel_write_1_1_2639_reg_556 : STD_LOGIC_VECTOR (0 downto 0);
    signal v_load_reg_2184 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal clb_sel_write_1_1_l_reg_2189 : STD_LOGIC_VECTOR (0 downto 0);
    signal clb_sel_write_0_1_l_reg_2194 : STD_LOGIC_VECTOR (0 downto 0);
    signal clb_buffer_mVec_0_r_2_reg_2199 : STD_LOGIC_VECTOR (255 downto 0);
    signal clb_buffer_mVec_1_r_2_reg_2204 : STD_LOGIC_VECTOR (255 downto 0);
    signal clb_buffer_mVec_writ_reg_2209 : STD_LOGIC_VECTOR (255 downto 0);
    signal clb_buffer_mVec_writ_1_reg_2214 : STD_LOGIC_VECTOR (255 downto 0);
    signal clb_sel_W_0_V_load_reg_2219 : STD_LOGIC_VECTOR (3 downto 0);
    signal clb_sel_W_1_V_1_loa_reg_2224 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Val2_s_reg_2229 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state4 : BOOLEAN;
    signal i_fu_1219_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal val_V_reg_2242 : STD_LOGIC_VECTOR (15 downto 0);
    signal val_V_2_reg_2249 : STD_LOGIC_VECTOR (15 downto 0);
    signal val_V_3_reg_2255 : STD_LOGIC_VECTOR (15 downto 0);
    signal val_V_4_reg_2261 : STD_LOGIC_VECTOR (15 downto 0);
    signal val_V_5_reg_2267 : STD_LOGIC_VECTOR (15 downto 0);
    signal val_V_6_reg_2272 : STD_LOGIC_VECTOR (15 downto 0);
    signal shift_ctrl_stride_fu_1244_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal shift_ctrl_stride_reg_2281 : STD_LOGIC_VECTOR (16 downto 0);
    signal rhs_V_fu_1250_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal rhs_V_reg_2287 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal lhs_V_5_fu_1253_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lhs_V_5_reg_2295 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln215_4_fu_1256_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln215_4_reg_2300 : STD_LOGIC_VECTOR (16 downto 0);
    signal ret_V_8_fu_2079_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ret_V_8_reg_2305 : STD_LOGIC_VECTOR (31 downto 0);
    signal shift_ctrl_stride_st_fu_2085_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shift_ctrl_stride_st_reg_2311 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln215_3_fu_1277_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln215_3_reg_2316 : STD_LOGIC_VECTOR (16 downto 0);
    signal io_acc_block_signal_op213 : STD_LOGIC;
    signal io_acc_block_signal_op217 : STD_LOGIC;
    signal ap_block_state6 : BOOLEAN;
    signal ret_V_7_fu_2091_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ret_V_7_reg_2322 : STD_LOGIC_VECTOR (31 downto 0);
    signal zp_count_fu_1280_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zp_count_reg_2328 : STD_LOGIC_VECTOR (31 downto 0);
    signal fc_en_reg_2336 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln387_fu_1333_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln387_reg_2340 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2096_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal u_end_reg_2346 : STD_LOGIC_VECTOR (31 downto 0);
    signal u_start_fu_2103_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal u_start_reg_2352 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal rhs_V_1_fu_1349_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal rhs_V_1_reg_2357 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln1354_fu_1357_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1354_reg_2363 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1354_1_fu_1361_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln1354_1_reg_2368 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln1354_2_fu_1370_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1354_2_reg_2374 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln466_fu_1374_p2 : STD_LOGIC_VECTOR (31 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of add_ln466_fu_1374_p2 : signal is "no";
    signal add_ln466_reg_2379 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln517_fu_1379_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln517_reg_2384 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln431_fu_1431_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln431_reg_2398 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal trunc_ln641_fu_1436_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln641_reg_2403 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln641_1_fu_1440_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln641_1_reg_2408 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_59_reg_2413 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_reg_2418 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_61_reg_2423 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln416_reg_2428_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln821_reg_2441 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln821_reg_2441_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_out_eol_fu_1527_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_out_eol_reg_2445 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_out_eol_reg_2445_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_out_eol_reg_2445_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln496_fu_1554_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln496_reg_2450 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_tmp_out_tlast_phi_fu_702_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln496_reg_2450_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln496_reg_2450_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal u_1_fu_1560_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_out_window_elem_s_fu_1638_p3 : STD_LOGIC_VECTOR (127 downto 0);
    signal tmp_out_window_elem_s_reg_2469 : STD_LOGIC_VECTOR (127 downto 0);
    signal tmp_out_window_elem_s_reg_2469_pp0_iter2_reg : STD_LOGIC_VECTOR (127 downto 0);
    signal stride_skip_fu_1673_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal stride_skip_reg_2474 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln647_fu_1679_p1 : STD_LOGIC_VECTOR (127 downto 0);
    signal trunc_ln647_1_fu_1693_p1 : STD_LOGIC_VECTOR (127 downto 0);
    signal icmp_ln140_1_fu_1729_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_2_fu_1742_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal clb_sel_write_0_fu_1840_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal clb_sel_V_3_fu_1868_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal clb_sel_write_1_fu_1876_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal clb_sel_W_1_V_fu_1896_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal val_data_V_reg_2531 : STD_LOGIC_VECTOR (127 downto 0);
    signal io_acc_block_signal_op459 : STD_LOGIC;
    signal ap_block_state15_pp1_stage0_iter0 : BOOLEAN;
    signal io_acc_block_signal_op464 : STD_LOGIC;
    signal ap_block_state16_pp1_stage0_iter1 : BOOLEAN;
    signal ap_block_pp1_stage0_11001 : BOOLEAN;
    signal grp_fu_1087_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal val_tlast_V_reg_2536 : STD_LOGIC_VECTOR (0 downto 0);
    signal val_tkeep_V_reg_2541 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_predicate_tran12to13_state9 : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_block_pp1_stage0_subdone : BOOLEAN;
    signal ap_condition_pp1_exit_iter0_state15 : STD_LOGIC;
    signal clb_buffer_mVec_0_r_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal clb_buffer_mVec_0_r_1_ce0 : STD_LOGIC;
    signal clb_buffer_mVec_0_r_1_we0 : STD_LOGIC;
    signal clb_buffer_mVec_0_r_1_q0 : STD_LOGIC_VECTOR (255 downto 0);
    signal clb_buffer_mVec_1_r_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal clb_buffer_mVec_1_r_1_ce0 : STD_LOGIC;
    signal clb_buffer_mVec_1_r_1_we0 : STD_LOGIC;
    signal clb_buffer_mVec_1_r_1_q0 : STD_LOGIC_VECTOR (255 downto 0);
    signal bvh_d_index_reg_477 : STD_LOGIC_VECTOR (4 downto 0);
    signal clb_sel_W_V_1_1_reg_488 : STD_LOGIC_VECTOR (3 downto 0);
    signal and_ln517_fu_1976_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal clb_sel_W_V_0_1_reg_497 : STD_LOGIC_VECTOR (3 downto 0);
    signal clb_buffer_mVec_writ_4_reg_506 : STD_LOGIC_VECTOR (255 downto 0);
    signal clb_buffer_mVec_writ_5_reg_516 : STD_LOGIC_VECTOR (255 downto 0);
    signal clb_buffer_mVec_read_4_reg_526 : STD_LOGIC_VECTOR (255 downto 0);
    signal clb_buffer_mVec_read_5_reg_536 : STD_LOGIC_VECTOR (255 downto 0);
    signal raw_in_1_0_reg_566 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_raw_in_1_3_phi_fu_1003_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal raw_in_2_0_reg_578 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0721_1_reg_588 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_op_assign_4_reg_598 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_stride_count_col_2_phi_fu_1042_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_col_idx_reg_609 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_col_nr_2_phi_fu_1054_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0541_0_reg_622 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_zp_count_2_phi_fu_1065_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln887_fu_1399_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal stride_skip_col_reg_632 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln402_fu_1384_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal stride_count_col_reg_644 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln887_1_fu_1419_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln891_1_fu_1405_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln405_fu_1424_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_raw_in_1_1_phi_fu_658_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_raw_in_2_1_phi_fu_669_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_0721_2_phi_fu_680_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_tmp_out_tlast_reg_697 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_Val2_11_phi_fu_714_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_p_Val2_11_reg_710 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_p_0721_3_reg_722 : STD_LOGIC_VECTOR (31 downto 0);
    signal count_fu_1515_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_clb_buffer_mVec_writ_6_phi_fu_737_p4 : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_phi_mux_clb_buffer_mVec_writ_7_phi_fu_748_p4 : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_phi_reg_pp0_iter0_window_tmp_V_load_0_reg_756 : STD_LOGIC_VECTOR (127 downto 0);
    signal ap_phi_reg_pp0_iter1_window_tmp_V_load_0_reg_756 : STD_LOGIC_VECTOR (127 downto 0);
    signal ap_phi_mux_clb_buffer_mVec_writ_8_phi_fu_771_p6 : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_phi_reg_pp0_iter1_clb_buffer_mVec_writ_8_reg_767 : STD_LOGIC_VECTOR (255 downto 0);
    signal p_Result_5_fu_1566_p5 : STD_LOGIC_VECTOR (255 downto 0);
    signal p_Result_s_2641_fu_1579_p5 : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_phi_mux_clb_buffer_mVec_writ_9_phi_fu_786_p6 : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_phi_reg_pp0_iter1_clb_buffer_mVec_writ_9_reg_782 : STD_LOGIC_VECTOR (255 downto 0);
    signal p_Result_56_1_fu_1602_p5 : STD_LOGIC_VECTOR (255 downto 0);
    signal p_Result_55_1_fu_1615_p5 : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_phi_mux_clb_buffer_mVec_read_6_phi_fu_800_p4 : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_phi_mux_clb_buffer_mVec_read_7_phi_fu_811_p4 : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_phi_mux_i_op_assign_6_phi_fu_823_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_tmp_row_idx_phi_fu_835_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_i_op_assign_5_phi_fu_847_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_clb_buffer_mVec_read_8_phi_fu_858_p4 : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_phi_reg_pp0_iter2_clb_buffer_mVec_read_8_reg_854 : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_phi_mux_clb_buffer_mVec_read_9_phi_fu_871_p4 : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_phi_reg_pp0_iter2_clb_buffer_mVec_read_9_reg_867 : STD_LOGIC_VECTOR (255 downto 0);
    signal stride_count_row_fu_1770_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_stride_count_row_1_reg_880 : STD_LOGIC_VECTOR (31 downto 0);
    signal row_nr_fu_1779_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_row_nr_1_reg_892 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_stride_count_channel_1_reg_904 : STD_LOGIC_VECTOR (31 downto 0);
    signal stride_count_channel_fu_1735_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_tmp_0_V_reg_916 : STD_LOGIC_VECTOR (127 downto 0);
    signal ap_phi_reg_pp0_iter1_tmp_0_V_reg_916 : STD_LOGIC_VECTOR (127 downto 0);
    signal ap_phi_reg_pp0_iter2_tmp_0_V_reg_916 : STD_LOGIC_VECTOR (127 downto 0);
    signal ap_phi_reg_pp0_iter3_tmp_0_V_reg_916 : STD_LOGIC_VECTOR (127 downto 0);
    signal ap_phi_reg_pp0_iter0_tmp_1_V_reg_925 : STD_LOGIC_VECTOR (127 downto 0);
    signal ap_phi_reg_pp0_iter1_tmp_1_V_reg_925 : STD_LOGIC_VECTOR (127 downto 0);
    signal ap_phi_reg_pp0_iter2_tmp_1_V_reg_925 : STD_LOGIC_VECTOR (127 downto 0);
    signal ap_phi_reg_pp0_iter3_tmp_1_V_reg_925 : STD_LOGIC_VECTOR (127 downto 0);
    signal ap_phi_reg_pp0_iter0_tmp_out_EOP_reg_934 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_tmp_out_EOP_reg_934 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_tmp_out_EOP_reg_934 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter3_tmp_out_EOP_reg_934 : STD_LOGIC_VECTOR (0 downto 0);
    signal clb_buffer_mVec_writ_10_reg_946 : STD_LOGIC_VECTOR (255 downto 0);
    signal clb_buffer_mVec_writ_11_reg_959 : STD_LOGIC_VECTOR (255 downto 0);
    signal clb_buffer_mVec_read_10_reg_972 : STD_LOGIC_VECTOR (255 downto 0);
    signal clb_buffer_mVec_read_11_reg_985 : STD_LOGIC_VECTOR (255 downto 0);
    signal raw_in_1_3_reg_998 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_13_reg_1012 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0721_4_reg_1025 : STD_LOGIC_VECTOR (31 downto 0);
    signal stride_count_col_1_fu_1921_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal col_nr_1_fu_1930_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal col_nr_fu_1902_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zp_count_3_fu_1939_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_phi_ln517_phi_fu_1076_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln140_2_fu_1969_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln544_fu_1592_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_2_fu_1597_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_1_fu_1628_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_3_fu_1633_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal v_fu_260 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal clb_sel_V_2_fu_264 : STD_LOGIC_VECTOR (3 downto 0);
    signal clb_sel_V_fu_1831_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal clb_sel_write_1_1_fu_268 : STD_LOGIC_VECTOR (0 downto 0);
    signal clb_sel_write_0_1_fu_272 : STD_LOGIC_VECTOR (0 downto 0);
    signal clb_buffer_mVec_0_r_fu_276 : STD_LOGIC_VECTOR (255 downto 0);
    signal clb_buffer_mVec_1_r_fu_280 : STD_LOGIC_VECTOR (255 downto 0);
    signal clb_buffer_mVec_writ_3_fu_284 : STD_LOGIC_VECTOR (255 downto 0);
    signal clb_buffer_mVec_writ_2_fu_288 : STD_LOGIC_VECTOR (255 downto 0);
    signal clb_sel_W_0_V_fu_292 : STD_LOGIC_VECTOR (3 downto 0);
    signal clb_sel_W_1_V_1_fu_296 : STD_LOGIC_VECTOR (3 downto 0);
    signal raw_in_tkeep_V_fu_300 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_s_fu_1225_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal ap_block_pp1_stage0_01001 : BOOLEAN;
    signal io_acc_block_signal_op471 : STD_LOGIC;
    signal tmp_window_next_elem_fu_1800_p3 : STD_LOGIC_VECTOR (127 downto 0);
    signal tmp_window_next_next_fu_1808_p3 : STD_LOGIC_VECTOR (127 downto 0);
    signal icmp_ln140_fu_2046_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln547_fu_1209_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln387_1_fu_1240_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln388_fu_1259_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln381_fu_1291_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln381_1_fu_1295_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln381_fu_1286_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln_fu_1307_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln215_2_fu_1274_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln385_fu_1314_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal shift_ctrl_image_siz_fu_1318_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal ret_V_9_fu_1340_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal ret_V_4_fu_1352_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal ret_V_6_fu_1365_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal lhs_V_3_fu_1390_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal ret_V_fu_1394_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal lhs_V_4_fu_1410_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal ret_V_5_fu_1414_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln472_fu_1452_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln472_1_fu_1466_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln431_1_fu_1493_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_62_fu_1485_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln431_fu_1504_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln431_fu_1498_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_64_fu_1532_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln496_fu_1540_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln3_fu_1544_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln426_fu_1645_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln425_fu_1651_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln426_1_fu_1662_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_2_fu_1657_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln426_fu_1667_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_63_fu_1707_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln140_1_fu_1715_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln140_1_fu_1719_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln487_fu_1747_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln487_fu_1752_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln487_fu_1758_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln487_fu_1764_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_out_window_next_1_fu_1793_p3 : STD_LOGIC_VECTOR (127 downto 0);
    signal tmp_out_window_next_s_fu_1786_p3 : STD_LOGIC_VECTOR (127 downto 0);
    signal icmp_ln879_fu_1819_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_next_V_fu_1825_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_65_fu_1846_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln891_fu_1856_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln215_fu_1862_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln891_4_fu_1882_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln61_fu_1888_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln508_fu_1909_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zp_count_1_fu_1915_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_66_fu_1947_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln140_2_fu_1955_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln140_2_fu_1959_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_57_fu_2026_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln140_fu_2033_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln_fu_2036_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_58_fu_2053_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln598_fu_2060_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln2_fu_2063_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ret_V_8_fu_2079_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal ret_V_8_fu_2079_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal shift_ctrl_stride_st_fu_2085_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal ret_V_7_fu_2091_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal ret_V_7_fu_2091_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2096_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2096_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2096_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal u_start_fu_2103_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln598_fu_2073_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_idle_pp1 : STD_LOGIC;
    signal ap_enable_pp1 : STD_LOGIC;
    signal grp_fu_2096_p00 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_2096_p10 : STD_LOGIC_VECTOR (16 downto 0);
    signal ret_V_7_fu_2091_p00 : STD_LOGIC_VECTOR (31 downto 0);
    signal ret_V_8_fu_2079_p10 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_condition_1537 : BOOLEAN;
    signal ap_condition_1542 : BOOLEAN;
    signal ap_condition_1549 : BOOLEAN;
    signal ap_condition_310 : BOOLEAN;
    signal ap_condition_816 : BOOLEAN;
    signal ap_condition_736 : BOOLEAN;
    signal ap_condition_741 : BOOLEAN;
    signal ap_condition_690 : BOOLEAN;
    signal ap_condition_751 : BOOLEAN;
    signal ap_condition_756 : BOOLEAN;
    signal ap_condition_419 : BOOLEAN;

    component p_sc_stream_circularlinebuffer_v2_mul_mul_16ns_16ns_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component p_sc_stream_circularlinebuffer_v2_mul_mul_16ns_17s_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (16 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component p_sc_stream_circularlinebuffer_v2_am_addmul_16ns_16ns_16ns_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component p_sc_stream_circularlinebuffer_v2_thread_clb_clb_buffer_mVec_0_r_1 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (255 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (255 downto 0) );
    end component;



begin
    clb_buffer_mVec_0_r_1_U : component p_sc_stream_circularlinebuffer_v2_thread_clb_clb_buffer_mVec_0_r_1
    generic map (
        DataWidth => 256,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => clb_buffer_mVec_0_r_1_address0,
        ce0 => clb_buffer_mVec_0_r_1_ce0,
        we0 => clb_buffer_mVec_0_r_1_we0,
        d0 => ap_phi_mux_clb_buffer_mVec_writ_8_phi_fu_771_p6,
        q0 => clb_buffer_mVec_0_r_1_q0);

    clb_buffer_mVec_1_r_1_U : component p_sc_stream_circularlinebuffer_v2_thread_clb_clb_buffer_mVec_0_r_1
    generic map (
        DataWidth => 256,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => clb_buffer_mVec_1_r_1_address0,
        ce0 => clb_buffer_mVec_1_r_1_ce0,
        we0 => clb_buffer_mVec_1_r_1_we0,
        d0 => ap_phi_mux_clb_buffer_mVec_writ_9_phi_fu_786_p6,
        q0 => clb_buffer_mVec_1_r_1_q0);

    p_sc_stream_circularlinebuffer_v2_mul_mul_16ns_16ns_32_1_1_U182 : component p_sc_stream_circularlinebuffer_v2_mul_mul_16ns_16ns_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => ret_V_8_fu_2079_p0,
        din1 => ret_V_8_fu_2079_p1,
        dout => ret_V_8_fu_2079_p2);

    p_sc_stream_circularlinebuffer_v2_mul_mul_16ns_17s_32_1_1_U183 : component p_sc_stream_circularlinebuffer_v2_mul_mul_16ns_17s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 17,
        dout_WIDTH => 32)
    port map (
        din0 => shift_ctrl_stride_st_fu_2085_p0,
        din1 => sub_ln388_fu_1259_p2,
        dout => shift_ctrl_stride_st_fu_2085_p2);

    p_sc_stream_circularlinebuffer_v2_mul_mul_16ns_16ns_32_1_1_U184 : component p_sc_stream_circularlinebuffer_v2_mul_mul_16ns_16ns_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => ret_V_7_fu_2091_p0,
        din1 => ret_V_7_fu_2091_p1,
        dout => ret_V_7_fu_2091_p2);

    p_sc_stream_circularlinebuffer_v2_am_addmul_16ns_16ns_16ns_32_1_1_U185 : component p_sc_stream_circularlinebuffer_v2_am_addmul_16ns_16ns_16ns_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => grp_fu_2096_p0,
        din1 => grp_fu_2096_p1,
        din2 => grp_fu_2096_p2,
        dout => grp_fu_2096_p3);

    p_sc_stream_circularlinebuffer_v2_mul_mul_16ns_17s_32_1_1_U186 : component p_sc_stream_circularlinebuffer_v2_mul_mul_16ns_17s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 17,
        dout_WIDTH => 32)
    port map (
        din0 => u_start_fu_2103_p0,
        din1 => ret_V_9_fu_1340_p2,
        dout => u_start_fu_2103_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_tran12to13_state9 = ap_const_boolean_1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp1_exit_iter0_state15) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp1_exit_iter0_state15))) then 
                    ap_enable_reg_pp1_iter1 <= (ap_const_logic_1 xor ap_condition_pp1_exit_iter0_state15);
                elsif ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                    ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_window_tmp_V_load_0_reg_756_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_310)) then
                if (((or_ln431_1_fu_1509_p2 = ap_const_lv1_0) and (icmp_ln416_fu_1480_p2 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_window_tmp_V_load_0_reg_756 <= din_0_dout;
                elsif (((or_ln431_1_fu_1509_p2 = ap_const_lv1_1) and (icmp_ln416_fu_1480_p2 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_window_tmp_V_load_0_reg_756 <= ap_const_lv128_lc_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_window_tmp_V_load_0_reg_756 <= ap_phi_reg_pp0_iter0_window_tmp_V_load_0_reg_756;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_tmp_0_V_reg_916_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if (((trunc_ln821_reg_2441_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln416_reg_2428_pp0_iter1_reg = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter3_tmp_0_V_reg_916 <= ap_phi_mux_clb_buffer_mVec_read_8_phi_fu_858_p4(255 downto 128);
                elsif (((trunc_ln821_reg_2441_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln416_reg_2428_pp0_iter1_reg = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter3_tmp_0_V_reg_916 <= trunc_ln647_fu_1679_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_tmp_0_V_reg_916 <= ap_phi_reg_pp0_iter2_tmp_0_V_reg_916;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_tmp_1_V_reg_925_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if (((trunc_ln821_reg_2441_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln416_reg_2428_pp0_iter1_reg = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter3_tmp_1_V_reg_925 <= ap_phi_mux_clb_buffer_mVec_read_9_phi_fu_871_p4(255 downto 128);
                elsif (((trunc_ln821_reg_2441_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln416_reg_2428_pp0_iter1_reg = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter3_tmp_1_V_reg_925 <= trunc_ln647_1_fu_1693_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_tmp_1_V_reg_925 <= ap_phi_reg_pp0_iter2_tmp_1_V_reg_925;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_tmp_out_EOP_reg_934_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if (((icmp_ln416_reg_2428_pp0_iter1_reg = ap_const_lv1_1) and (tmp_out_tlast_reg_697_pp0_iter1_reg = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter3_tmp_out_EOP_reg_934 <= icmp_ln140_1_fu_1729_p2;
                elsif (((tmp_out_tlast_reg_697_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln416_reg_2428_pp0_iter1_reg = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter3_tmp_out_EOP_reg_934 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter3_tmp_out_EOP_reg_934 <= ap_phi_reg_pp0_iter2_tmp_out_EOP_reg_934;
                end if;
            end if; 
        end if;
    end process;

    bvh_d_index_reg_477_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ctrl_zeropad_empty_n = ap_const_logic_0) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1)) or ((ctrl_replay_empty_n = ap_const_logic_0) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1)) or ((ctrl_window_size_empty_n = ap_const_logic_0) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1)) or ((ctrl_depth_empty_n = ap_const_logic_0) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1)) or ((ctrl_stride_empty_n = ap_const_logic_0) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1)) or ((ctrl_row_size_pkg_empty_n = ap_const_logic_0) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1)))) and (ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_0))) then 
                bvh_d_index_reg_477 <= i_fu_1219_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                bvh_d_index_reg_477 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    clb_buffer_mVec_0_r_fu_276_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state13) and (ap_const_lv1_0 = and_ln517_fu_1976_p2) and (fc_en_reg_2336 = ap_const_lv1_0))) then 
                clb_buffer_mVec_0_r_fu_276 <= clb_buffer_mVec_read_11_reg_985;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                clb_buffer_mVec_0_r_fu_276 <= ap_const_lv256_lc_1;
            end if; 
        end if;
    end process;

    clb_buffer_mVec_1_r_fu_280_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state13) and (ap_const_lv1_0 = and_ln517_fu_1976_p2) and (fc_en_reg_2336 = ap_const_lv1_0))) then 
                clb_buffer_mVec_1_r_fu_280 <= clb_buffer_mVec_read_10_reg_972;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                clb_buffer_mVec_1_r_fu_280 <= ap_const_lv256_lc_1;
            end if; 
        end if;
    end process;

    clb_buffer_mVec_read_10_reg_972_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if ((icmp_ln416_reg_2428_pp0_iter1_reg = ap_const_lv1_0)) then 
                    clb_buffer_mVec_read_10_reg_972 <= ap_phi_mux_clb_buffer_mVec_read_6_phi_fu_800_p4;
                elsif ((ap_const_boolean_1 = ap_condition_816)) then 
                    clb_buffer_mVec_read_10_reg_972 <= ap_phi_mux_clb_buffer_mVec_read_9_phi_fu_871_p4;
                end if;
            end if; 
        end if;
    end process;

    clb_buffer_mVec_read_11_reg_985_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if ((icmp_ln416_reg_2428_pp0_iter1_reg = ap_const_lv1_0)) then 
                    clb_buffer_mVec_read_11_reg_985 <= ap_phi_mux_clb_buffer_mVec_read_7_phi_fu_811_p4;
                elsif ((ap_const_boolean_1 = ap_condition_816)) then 
                    clb_buffer_mVec_read_11_reg_985 <= ap_phi_mux_clb_buffer_mVec_read_8_phi_fu_858_p4;
                end if;
            end if; 
        end if;
    end process;

    clb_buffer_mVec_read_4_reg_526_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state13) and (fc_en_reg_2336 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln517_fu_1976_p2))) then 
                clb_buffer_mVec_read_4_reg_526 <= clb_buffer_mVec_read_10_reg_972;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                clb_buffer_mVec_read_4_reg_526 <= clb_buffer_mVec_1_r_2_reg_2204;
            end if; 
        end if;
    end process;

    clb_buffer_mVec_read_5_reg_536_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state13) and (fc_en_reg_2336 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln517_fu_1976_p2))) then 
                clb_buffer_mVec_read_5_reg_536 <= clb_buffer_mVec_read_11_reg_985;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                clb_buffer_mVec_read_5_reg_536 <= clb_buffer_mVec_0_r_2_reg_2199;
            end if; 
        end if;
    end process;

    clb_buffer_mVec_read_6_reg_797_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((tmp_out_tlast_reg_697_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln416_reg_2428_pp0_iter2_reg = ap_const_lv1_1)) or ((icmp_ln496_reg_2450_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln416_reg_2428_pp0_iter2_reg = ap_const_lv1_1))))) then 
                clb_buffer_mVec_read_6_reg_797 <= clb_buffer_mVec_read_9_reg_867;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                clb_buffer_mVec_read_6_reg_797 <= clb_buffer_mVec_read_4_reg_526;
            end if; 
        end if;
    end process;

    clb_buffer_mVec_read_7_reg_808_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((tmp_out_tlast_reg_697_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln416_reg_2428_pp0_iter2_reg = ap_const_lv1_1)) or ((icmp_ln496_reg_2450_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln416_reg_2428_pp0_iter2_reg = ap_const_lv1_1))))) then 
                clb_buffer_mVec_read_7_reg_808 <= clb_buffer_mVec_read_8_reg_854;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                clb_buffer_mVec_read_7_reg_808 <= clb_buffer_mVec_read_5_reg_536;
            end if; 
        end if;
    end process;

    clb_buffer_mVec_read_8_reg_854_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if (((trunc_ln821_reg_2441_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln416_reg_2428_pp0_iter1_reg = ap_const_lv1_1))) then 
                    clb_buffer_mVec_read_8_reg_854 <= clb_buffer_mVec_0_r_1_q0;
                elsif (((trunc_ln821_reg_2441_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln416_reg_2428_pp0_iter1_reg = ap_const_lv1_1))) then 
                    clb_buffer_mVec_read_8_reg_854 <= ap_phi_mux_clb_buffer_mVec_read_7_phi_fu_811_p4;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    clb_buffer_mVec_read_8_reg_854 <= ap_phi_reg_pp0_iter2_clb_buffer_mVec_read_8_reg_854;
                end if;
            end if; 
        end if;
    end process;

    clb_buffer_mVec_read_9_reg_867_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if (((trunc_ln821_reg_2441_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln416_reg_2428_pp0_iter1_reg = ap_const_lv1_1))) then 
                    clb_buffer_mVec_read_9_reg_867 <= clb_buffer_mVec_1_r_1_q0;
                elsif (((trunc_ln821_reg_2441_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln416_reg_2428_pp0_iter1_reg = ap_const_lv1_1))) then 
                    clb_buffer_mVec_read_9_reg_867 <= ap_phi_mux_clb_buffer_mVec_read_6_phi_fu_800_p4;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    clb_buffer_mVec_read_9_reg_867 <= ap_phi_reg_pp0_iter2_clb_buffer_mVec_read_9_reg_867;
                end if;
            end if; 
        end if;
    end process;

    clb_buffer_mVec_writ_10_reg_946_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if ((icmp_ln416_reg_2428_pp0_iter1_reg = ap_const_lv1_0)) then 
                    clb_buffer_mVec_writ_10_reg_946 <= clb_buffer_mVec_writ_6_reg_734;
                elsif ((ap_const_boolean_1 = ap_condition_816)) then 
                    clb_buffer_mVec_writ_10_reg_946 <= clb_buffer_mVec_writ_9_reg_782;
                end if;
            end if; 
        end if;
    end process;

    clb_buffer_mVec_writ_11_reg_959_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if ((icmp_ln416_reg_2428_pp0_iter1_reg = ap_const_lv1_0)) then 
                    clb_buffer_mVec_writ_11_reg_959 <= clb_buffer_mVec_writ_7_reg_745;
                elsif ((ap_const_boolean_1 = ap_condition_816)) then 
                    clb_buffer_mVec_writ_11_reg_959 <= clb_buffer_mVec_writ_8_reg_767;
                end if;
            end if; 
        end if;
    end process;

    clb_buffer_mVec_writ_2_fu_288_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state13) and (ap_const_lv1_0 = and_ln517_fu_1976_p2) and (fc_en_reg_2336 = ap_const_lv1_0))) then 
                clb_buffer_mVec_writ_2_fu_288 <= clb_buffer_mVec_writ_10_reg_946;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                clb_buffer_mVec_writ_2_fu_288 <= ap_const_lv256_lc_1;
            end if; 
        end if;
    end process;

    clb_buffer_mVec_writ_3_fu_284_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state13) and (ap_const_lv1_0 = and_ln517_fu_1976_p2) and (fc_en_reg_2336 = ap_const_lv1_0))) then 
                clb_buffer_mVec_writ_3_fu_284 <= clb_buffer_mVec_writ_11_reg_959;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                clb_buffer_mVec_writ_3_fu_284 <= ap_const_lv256_lc_1;
            end if; 
        end if;
    end process;

    clb_buffer_mVec_writ_4_reg_506_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state13) and (fc_en_reg_2336 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln517_fu_1976_p2))) then 
                clb_buffer_mVec_writ_4_reg_506 <= clb_buffer_mVec_writ_10_reg_946;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                clb_buffer_mVec_writ_4_reg_506 <= clb_buffer_mVec_writ_1_reg_2214;
            end if; 
        end if;
    end process;

    clb_buffer_mVec_writ_5_reg_516_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state13) and (fc_en_reg_2336 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln517_fu_1976_p2))) then 
                clb_buffer_mVec_writ_5_reg_516 <= clb_buffer_mVec_writ_11_reg_959;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                clb_buffer_mVec_writ_5_reg_516 <= clb_buffer_mVec_writ_reg_2209;
            end if; 
        end if;
    end process;

    clb_buffer_mVec_writ_6_reg_734_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((tmp_out_tlast_reg_697_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln416_reg_2428_pp0_iter1_reg = ap_const_lv1_1)) or ((icmp_ln496_reg_2450_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln416_reg_2428_pp0_iter1_reg = ap_const_lv1_1))))) then 
                clb_buffer_mVec_writ_6_reg_734 <= clb_buffer_mVec_writ_9_reg_782;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                clb_buffer_mVec_writ_6_reg_734 <= clb_buffer_mVec_writ_4_reg_506;
            end if; 
        end if;
    end process;

    clb_buffer_mVec_writ_7_reg_745_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((tmp_out_tlast_reg_697_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln416_reg_2428_pp0_iter1_reg = ap_const_lv1_1)) or ((icmp_ln496_reg_2450_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln416_reg_2428_pp0_iter1_reg = ap_const_lv1_1))))) then 
                clb_buffer_mVec_writ_7_reg_745 <= clb_buffer_mVec_writ_8_reg_767;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                clb_buffer_mVec_writ_7_reg_745 <= clb_buffer_mVec_writ_5_reg_516;
            end if; 
        end if;
    end process;

    clb_buffer_mVec_writ_8_reg_767_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_690)) then
                if ((ap_const_boolean_1 = ap_condition_741)) then 
                    clb_buffer_mVec_writ_8_reg_767 <= p_Result_s_2641_fu_1579_p5;
                elsif ((ap_const_boolean_1 = ap_condition_736)) then 
                    clb_buffer_mVec_writ_8_reg_767 <= p_Result_5_fu_1566_p5;
                elsif (((clb_sel_write_0_1_2638_reg_546 = ap_const_lv1_0) and (icmp_ln416_reg_2428 = ap_const_lv1_1))) then 
                    clb_buffer_mVec_writ_8_reg_767 <= ap_phi_mux_clb_buffer_mVec_writ_7_phi_fu_748_p4;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    clb_buffer_mVec_writ_8_reg_767 <= ap_phi_reg_pp0_iter1_clb_buffer_mVec_writ_8_reg_767;
                end if;
            end if; 
        end if;
    end process;

    clb_buffer_mVec_writ_9_reg_782_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_690)) then
                if ((ap_const_boolean_1 = ap_condition_756)) then 
                    clb_buffer_mVec_writ_9_reg_782 <= p_Result_55_1_fu_1615_p5;
                elsif ((ap_const_boolean_1 = ap_condition_751)) then 
                    clb_buffer_mVec_writ_9_reg_782 <= p_Result_56_1_fu_1602_p5;
                elsif (((clb_sel_write_1_1_2639_reg_556 = ap_const_lv1_0) and (icmp_ln416_reg_2428 = ap_const_lv1_1))) then 
                    clb_buffer_mVec_writ_9_reg_782 <= ap_phi_mux_clb_buffer_mVec_writ_6_phi_fu_737_p4;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    clb_buffer_mVec_writ_9_reg_782 <= ap_phi_reg_pp0_iter1_clb_buffer_mVec_writ_9_reg_782;
                end if;
            end if; 
        end if;
    end process;

    clb_sel_V_2_fu_264_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_CS_fsm_state13) and (ap_const_lv1_0 = and_ln517_fu_1976_p2) and (fc_en_reg_2336 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state13) and (fc_en_reg_2336 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln517_fu_1976_p2)))) then 
                clb_sel_V_2_fu_264 <= clb_sel_V_fu_1831_p3;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                clb_sel_V_2_fu_264 <= ap_const_lv4_1;
            end if; 
        end if;
    end process;

    clb_sel_W_0_V_fu_292_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state13) and (ap_const_lv1_0 = and_ln517_fu_1976_p2) and (fc_en_reg_2336 = ap_const_lv1_0))) then 
                clb_sel_W_0_V_fu_292 <= clb_sel_V_3_fu_1868_p3;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                clb_sel_W_0_V_fu_292 <= ap_const_lv4_1;
            end if; 
        end if;
    end process;

    clb_sel_W_1_V_1_fu_296_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state13) and (ap_const_lv1_0 = and_ln517_fu_1976_p2) and (fc_en_reg_2336 = ap_const_lv1_0))) then 
                clb_sel_W_1_V_1_fu_296 <= clb_sel_W_1_V_fu_1896_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                clb_sel_W_1_V_1_fu_296 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    clb_sel_W_V_0_1_reg_497_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state13) and (fc_en_reg_2336 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln517_fu_1976_p2))) then 
                clb_sel_W_V_0_1_reg_497 <= clb_sel_V_3_fu_1868_p3;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                clb_sel_W_V_0_1_reg_497 <= clb_sel_W_0_V_load_reg_2219;
            end if; 
        end if;
    end process;

    clb_sel_W_V_1_1_reg_488_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state13) and (fc_en_reg_2336 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln517_fu_1976_p2))) then 
                clb_sel_W_V_1_1_reg_488 <= clb_sel_W_1_V_fu_1896_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                clb_sel_W_V_1_1_reg_488 <= clb_sel_W_1_V_1_loa_reg_2224;
            end if; 
        end if;
    end process;

    clb_sel_write_0_1_2638_reg_546_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state13) and (fc_en_reg_2336 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln517_fu_1976_p2))) then 
                clb_sel_write_0_1_2638_reg_546 <= clb_sel_write_0_fu_1840_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                clb_sel_write_0_1_2638_reg_546 <= clb_sel_write_0_1_l_reg_2194;
            end if; 
        end if;
    end process;

    clb_sel_write_0_1_fu_272_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state13) and (ap_const_lv1_0 = and_ln517_fu_1976_p2) and (fc_en_reg_2336 = ap_const_lv1_0))) then 
                clb_sel_write_0_1_fu_272 <= clb_sel_write_0_fu_1840_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                clb_sel_write_0_1_fu_272 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    clb_sel_write_1_1_2639_reg_556_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state13) and (fc_en_reg_2336 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln517_fu_1976_p2))) then 
                clb_sel_write_1_1_2639_reg_556 <= clb_sel_write_1_fu_1876_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                clb_sel_write_1_1_2639_reg_556 <= clb_sel_write_1_1_l_reg_2189;
            end if; 
        end if;
    end process;

    clb_sel_write_1_1_fu_268_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state13) and (ap_const_lv1_0 = and_ln517_fu_1976_p2) and (fc_en_reg_2336 = ap_const_lv1_0))) then 
                clb_sel_write_1_1_fu_268 <= clb_sel_write_1_fu_1876_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                clb_sel_write_1_1_fu_268 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    i_op_assign_4_reg_598_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state13) and (fc_en_reg_2336 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln517_fu_1976_p2))) then 
                i_op_assign_4_reg_598 <= ap_phi_mux_stride_count_col_2_phi_fu_1042_p4;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                i_op_assign_4_reg_598 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    i_op_assign_5_reg_843_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((tmp_out_tlast_reg_697_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln416_reg_2428_pp0_iter2_reg = ap_const_lv1_1)) or ((icmp_ln496_reg_2450_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln416_reg_2428_pp0_iter2_reg = ap_const_lv1_1))))) then 
                i_op_assign_5_reg_843 <= stride_count_channel_1_reg_904;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                i_op_assign_5_reg_843 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    i_op_assign_6_reg_819_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((tmp_out_tlast_reg_697_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln416_reg_2428_pp0_iter2_reg = ap_const_lv1_1)) or ((icmp_ln496_reg_2450_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln416_reg_2428_pp0_iter2_reg = ap_const_lv1_1))))) then 
                i_op_assign_6_reg_819 <= stride_count_row_1_reg_880;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                i_op_assign_6_reg_819 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    p_0541_0_reg_622_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state13) and (fc_en_reg_2336 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln517_fu_1976_p2))) then 
                p_0541_0_reg_622 <= ap_phi_mux_zp_count_2_phi_fu_1065_p4;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                p_0541_0_reg_622 <= zp_count_reg_2328;
            end if; 
        end if;
    end process;

    p_0721_1_reg_588_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state13) and (fc_en_reg_2336 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln517_fu_1976_p2))) then 
                p_0721_1_reg_588 <= p_0721_4_reg_1025;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                p_0721_1_reg_588 <= v_load_reg_2184;
            end if; 
        end if;
    end process;

    p_0721_2_reg_677_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((tmp_out_tlast_reg_697 = ap_const_lv1_0) and (icmp_ln416_reg_2428 = ap_const_lv1_1)) or ((icmp_ln496_reg_2450 = ap_const_lv1_0) and (icmp_ln416_reg_2428 = ap_const_lv1_1))))) then 
                p_0721_2_reg_677 <= p_0721_3_reg_722;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                p_0721_2_reg_677 <= p_0721_1_reg_588;
            end if; 
        end if;
    end process;

    p_0721_3_reg_722_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_310)) then
                if (((or_ln431_1_fu_1509_p2 = ap_const_lv1_0) and (icmp_ln416_fu_1480_p2 = ap_const_lv1_1))) then 
                    p_0721_3_reg_722 <= count_fu_1515_p2;
                elsif (((or_ln431_1_fu_1509_p2 = ap_const_lv1_1) and (icmp_ln416_fu_1480_p2 = ap_const_lv1_1))) then 
                    p_0721_3_reg_722 <= ap_phi_mux_p_0721_2_phi_fu_680_p4;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_0721_3_reg_722 <= ap_phi_reg_pp0_iter0_p_0721_3_reg_722;
                end if;
            end if; 
        end if;
    end process;

    p_0721_4_reg_1025_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if ((icmp_ln416_reg_2428_pp0_iter1_reg = ap_const_lv1_0)) then 
                    p_0721_4_reg_1025 <= p_0721_2_reg_677_pp0_iter1_reg;
                elsif ((ap_const_boolean_1 = ap_condition_816)) then 
                    p_0721_4_reg_1025 <= p_0721_3_reg_722_pp0_iter1_reg;
                end if;
            end if; 
        end if;
    end process;

    p_Val2_11_reg_710_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_310)) then
                if (((or_ln431_1_fu_1509_p2 = ap_const_lv1_0) and (icmp_ln416_fu_1480_p2 = ap_const_lv1_1))) then 
                    p_Val2_11_reg_710 <= din_2_dout;
                elsif (((or_ln431_1_fu_1509_p2 = ap_const_lv1_1) and (icmp_ln416_fu_1480_p2 = ap_const_lv1_1))) then 
                    p_Val2_11_reg_710 <= ap_phi_mux_raw_in_2_1_phi_fu_669_p4;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_Val2_11_reg_710 <= ap_phi_reg_pp0_iter0_p_Val2_11_reg_710;
                end if;
            end if; 
        end if;
    end process;

    p_Val2_13_reg_1012_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if ((icmp_ln416_reg_2428_pp0_iter1_reg = ap_const_lv1_0)) then 
                    p_Val2_13_reg_1012 <= raw_in_2_1_reg_666_pp0_iter1_reg;
                elsif ((ap_const_boolean_1 = ap_condition_816)) then 
                    p_Val2_13_reg_1012 <= p_Val2_11_reg_710_pp0_iter1_reg;
                end if;
            end if; 
        end if;
    end process;

    raw_in_1_0_reg_566_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state13) and (fc_en_reg_2336 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln517_fu_1976_p2))) then 
                raw_in_1_0_reg_566 <= raw_in_1_3_reg_998;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                raw_in_1_0_reg_566 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    raw_in_1_1_reg_655_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((tmp_out_tlast_reg_697 = ap_const_lv1_0) and (icmp_ln416_reg_2428 = ap_const_lv1_1)) or ((icmp_ln496_reg_2450 = ap_const_lv1_0) and (icmp_ln416_reg_2428 = ap_const_lv1_1))))) then 
                raw_in_1_1_reg_655 <= tmp_out_tlast_reg_697;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                raw_in_1_1_reg_655 <= raw_in_1_0_reg_566;
            end if; 
        end if;
    end process;

    raw_in_1_3_reg_998_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if ((icmp_ln416_reg_2428_pp0_iter1_reg = ap_const_lv1_0)) then 
                    raw_in_1_3_reg_998 <= raw_in_1_1_reg_655_pp0_iter1_reg;
                elsif ((ap_const_boolean_1 = ap_condition_816)) then 
                    raw_in_1_3_reg_998 <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;

    raw_in_2_0_reg_578_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state13) and (fc_en_reg_2336 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln517_fu_1976_p2))) then 
                raw_in_2_0_reg_578 <= p_Val2_13_reg_1012;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                raw_in_2_0_reg_578 <= p_Val2_s_reg_2229;
            end if; 
        end if;
    end process;

    raw_in_2_1_reg_666_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((tmp_out_tlast_reg_697 = ap_const_lv1_0) and (icmp_ln416_reg_2428 = ap_const_lv1_1)) or ((icmp_ln496_reg_2450 = ap_const_lv1_0) and (icmp_ln416_reg_2428 = ap_const_lv1_1))))) then 
                raw_in_2_1_reg_666 <= p_Val2_11_reg_710;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                raw_in_2_1_reg_666 <= raw_in_2_0_reg_578;
            end if; 
        end if;
    end process;

    row_nr_1_reg_892_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if (((icmp_ln891_2_fu_1742_p2 = ap_const_lv1_1) and (icmp_ln416_reg_2428_pp0_iter1_reg = ap_const_lv1_1))) then 
                    row_nr_1_reg_892 <= ap_phi_mux_tmp_row_idx_phi_fu_835_p4;
                elsif (((icmp_ln891_2_fu_1742_p2 = ap_const_lv1_0) and (icmp_ln416_reg_2428_pp0_iter1_reg = ap_const_lv1_1))) then 
                    row_nr_1_reg_892 <= row_nr_fu_1779_p2;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    row_nr_1_reg_892 <= ap_phi_reg_pp0_iter2_row_nr_1_reg_892;
                end if;
            end if; 
        end if;
    end process;

    stride_count_channel_1_reg_904_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if (((icmp_ln891_2_fu_1742_p2 = ap_const_lv1_1) and (icmp_ln416_reg_2428_pp0_iter1_reg = ap_const_lv1_1))) then 
                    stride_count_channel_1_reg_904 <= stride_count_channel_fu_1735_p2;
                elsif (((icmp_ln891_2_fu_1742_p2 = ap_const_lv1_0) and (icmp_ln416_reg_2428_pp0_iter1_reg = ap_const_lv1_1))) then 
                    stride_count_channel_1_reg_904 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    stride_count_channel_1_reg_904 <= ap_phi_reg_pp0_iter2_stride_count_channel_1_reg_904;
                end if;
            end if; 
        end if;
    end process;

    stride_count_col_reg_644_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                if (((icmp_ln887_1_fu_1419_p2 = ap_const_lv1_0) and (icmp_ln891_1_fu_1405_p2 = ap_const_lv1_1))) then 
                    stride_count_col_reg_644 <= add_ln405_fu_1424_p2;
                elsif (((icmp_ln891_1_fu_1405_p2 = ap_const_lv1_0) or (icmp_ln887_1_fu_1419_p2 = ap_const_lv1_1))) then 
                    stride_count_col_reg_644 <= ap_const_lv32_0;
                end if;
            end if; 
        end if;
    end process;

    stride_count_row_1_reg_880_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if (((icmp_ln891_2_fu_1742_p2 = ap_const_lv1_1) and (icmp_ln416_reg_2428_pp0_iter1_reg = ap_const_lv1_1))) then 
                    stride_count_row_1_reg_880 <= ap_phi_mux_i_op_assign_6_phi_fu_823_p4;
                elsif (((icmp_ln891_2_fu_1742_p2 = ap_const_lv1_0) and (icmp_ln416_reg_2428_pp0_iter1_reg = ap_const_lv1_1))) then 
                    stride_count_row_1_reg_880 <= stride_count_row_fu_1770_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    stride_count_row_1_reg_880 <= ap_phi_reg_pp0_iter2_stride_count_row_1_reg_880;
                end if;
            end if; 
        end if;
    end process;

    stride_skip_col_reg_632_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                if ((icmp_ln402_fu_1384_p2 = ap_const_lv1_0)) then 
                    stride_skip_col_reg_632 <= ap_const_lv1_1;
                elsif ((icmp_ln402_fu_1384_p2 = ap_const_lv1_1)) then 
                    stride_skip_col_reg_632 <= icmp_ln887_fu_1399_p2;
                end if;
            end if; 
        end if;
    end process;

    tmp_col_idx_reg_609_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state13) and (fc_en_reg_2336 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln517_fu_1976_p2))) then 
                tmp_col_idx_reg_609 <= ap_phi_mux_col_nr_2_phi_fu_1054_p4;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                tmp_col_idx_reg_609 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    tmp_out_tlast_reg_697_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_310)) then
                if (((or_ln431_1_fu_1509_p2 = ap_const_lv1_0) and (icmp_ln416_fu_1480_p2 = ap_const_lv1_1))) then 
                    tmp_out_tlast_reg_697 <= din_1_dout;
                elsif (((or_ln431_1_fu_1509_p2 = ap_const_lv1_1) and (icmp_ln416_fu_1480_p2 = ap_const_lv1_1))) then 
                    tmp_out_tlast_reg_697 <= ap_phi_mux_raw_in_1_1_phi_fu_658_p4;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    tmp_out_tlast_reg_697 <= ap_phi_reg_pp0_iter0_tmp_out_tlast_reg_697;
                end if;
            end if; 
        end if;
    end process;

    tmp_row_idx_reg_830_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((tmp_out_tlast_reg_697_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln416_reg_2428_pp0_iter2_reg = ap_const_lv1_1)) or ((icmp_ln496_reg_2450_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln416_reg_2428_pp0_iter2_reg = ap_const_lv1_1))))) then 
                tmp_row_idx_reg_830 <= row_nr_1_reg_892;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                tmp_row_idx_reg_830 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    v_assign_reg_688_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((ap_phi_mux_tmp_out_tlast_phi_fu_702_p4 = ap_const_lv1_0) and (icmp_ln416_fu_1480_p2 = ap_const_lv1_1)) or ((icmp_ln496_fu_1554_p2 = ap_const_lv1_0) and (icmp_ln416_fu_1480_p2 = ap_const_lv1_1))))) then 
                v_assign_reg_688 <= u_1_fu_1560_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                v_assign_reg_688 <= u_start_reg_2352;
            end if; 
        end if;
    end process;

    v_fu_260_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state13) and (ap_const_lv1_0 = and_ln517_fu_1976_p2) and (fc_en_reg_2336 = ap_const_lv1_0))) then 
                v_fu_260 <= p_0721_4_reg_1025;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                v_fu_260 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                add_ln466_reg_2379 <= add_ln466_fu_1374_p2;
                icmp_ln517_reg_2384 <= icmp_ln517_fu_1379_p2;
                    rhs_V_1_reg_2357(15 downto 0) <= rhs_V_1_fu_1349_p1(15 downto 0);
                sext_ln1354_1_reg_2368 <= sext_ln1354_1_fu_1361_p1;
                sext_ln1354_2_reg_2374 <= sext_ln1354_2_fu_1370_p1;
                sext_ln1354_reg_2363 <= sext_ln1354_fu_1357_p1;
                u_start_reg_2352 <= u_start_fu_2103_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_phi_reg_pp0_iter1_tmp_0_V_reg_916 <= ap_phi_reg_pp0_iter0_tmp_0_V_reg_916;
                ap_phi_reg_pp0_iter1_tmp_1_V_reg_925 <= ap_phi_reg_pp0_iter0_tmp_1_V_reg_925;
                ap_phi_reg_pp0_iter1_tmp_out_EOP_reg_934 <= ap_phi_reg_pp0_iter0_tmp_out_EOP_reg_934;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_phi_reg_pp0_iter2_tmp_0_V_reg_916 <= ap_phi_reg_pp0_iter1_tmp_0_V_reg_916;
                ap_phi_reg_pp0_iter2_tmp_1_V_reg_925 <= ap_phi_reg_pp0_iter1_tmp_1_V_reg_925;
                ap_phi_reg_pp0_iter2_tmp_out_EOP_reg_934 <= ap_phi_reg_pp0_iter1_tmp_out_EOP_reg_934;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                clb_buffer_mVec_0_r_2_reg_2199 <= clb_buffer_mVec_0_r_fu_276;
                clb_buffer_mVec_1_r_2_reg_2204 <= clb_buffer_mVec_1_r_fu_280;
                clb_buffer_mVec_writ_1_reg_2214 <= clb_buffer_mVec_writ_2_fu_288;
                clb_buffer_mVec_writ_reg_2209 <= clb_buffer_mVec_writ_3_fu_284;
                clb_sel_W_0_V_load_reg_2219 <= clb_sel_W_0_V_fu_292;
                clb_sel_W_1_V_1_loa_reg_2224 <= clb_sel_W_1_V_1_fu_296;
                clb_sel_write_0_1_l_reg_2194 <= clb_sel_write_0_1_fu_272;
                clb_sel_write_1_1_l_reg_2189 <= clb_sel_write_1_1_fu_268;
                v_load_reg_2184 <= v_fu_260;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((io_acc_block_signal_op213 = ap_const_logic_0) and (fc_en_fu_1301_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op217 = ap_const_logic_0) and (fc_en_fu_1301_p2 = ap_const_lv1_1)))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                fc_en_reg_2336 <= fc_en_fu_1301_p2;
                ret_V_7_reg_2322 <= ret_V_7_fu_2091_p2;
                    zext_ln215_3_reg_2316(15 downto 0) <= zext_ln215_3_fu_1277_p1(15 downto 0);
                    zext_ln387_reg_2340(15 downto 0) <= zext_ln387_fu_1333_p1(15 downto 0);
                    zp_count_reg_2328(15 downto 0) <= zp_count_fu_1280_p1(15 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln416_reg_2428 <= icmp_ln416_fu_1480_p2;
                icmp_ln416_reg_2428_pp0_iter1_reg <= icmp_ln416_reg_2428;
                icmp_ln496_reg_2450_pp0_iter1_reg <= icmp_ln496_reg_2450;
                p_0721_2_reg_677_pp0_iter1_reg <= p_0721_2_reg_677;
                p_0721_3_reg_722_pp0_iter1_reg <= p_0721_3_reg_722;
                p_Val2_11_reg_710_pp0_iter1_reg <= p_Val2_11_reg_710;
                raw_in_1_1_reg_655_pp0_iter1_reg <= raw_in_1_1_reg_655;
                raw_in_2_1_reg_666_pp0_iter1_reg <= raw_in_2_1_reg_666;
                tmp_out_eol_reg_2445_pp0_iter1_reg <= tmp_out_eol_reg_2445;
                tmp_out_tlast_reg_697_pp0_iter1_reg <= tmp_out_tlast_reg_697;
                trunc_ln821_reg_2441_pp0_iter1_reg <= trunc_ln821_reg_2441;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                icmp_ln416_reg_2428_pp0_iter2_reg <= icmp_ln416_reg_2428_pp0_iter1_reg;
                icmp_ln496_reg_2450_pp0_iter2_reg <= icmp_ln496_reg_2450_pp0_iter1_reg;
                tmp_out_eol_reg_2445_pp0_iter2_reg <= tmp_out_eol_reg_2445_pp0_iter1_reg;
                tmp_out_tlast_reg_697_pp0_iter2_reg <= tmp_out_tlast_reg_697_pp0_iter1_reg;
                tmp_out_window_elem_s_reg_2469_pp0_iter2_reg <= tmp_out_window_elem_s_reg_2469;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                icmp_ln431_reg_2398 <= icmp_ln431_fu_1431_p2;
                tmp_59_reg_2413 <= tmp_col_idx_reg_609(31 downto 31);
                tmp_60_reg_2418 <= add_ln472_fu_1452_p2(31 downto 31);
                tmp_61_reg_2423 <= add_ln472_1_fu_1466_p2(31 downto 31);
                trunc_ln641_1_reg_2408 <= trunc_ln641_1_fu_1440_p1;
                trunc_ln641_reg_2403 <= trunc_ln641_fu_1436_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_phi_mux_tmp_out_tlast_phi_fu_702_p4 = ap_const_lv1_1) and (icmp_ln416_fu_1480_p2 = ap_const_lv1_1))) then
                icmp_ln496_reg_2450 <= icmp_ln496_fu_1554_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                    lhs_V_5_reg_2295(15 downto 0) <= lhs_V_5_fu_1253_p1(15 downto 0);
                ret_V_8_reg_2305 <= ret_V_8_fu_2079_p2;
                    rhs_V_reg_2287(15 downto 0) <= rhs_V_fu_1250_p1(15 downto 0);
                shift_ctrl_stride_st_reg_2311 <= shift_ctrl_stride_st_fu_2085_p2;
                    zext_ln215_4_reg_2300(15 downto 0) <= zext_ln215_4_fu_1256_p1(15 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ctrl_zeropad_empty_n = ap_const_logic_0) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1)) or ((ctrl_replay_empty_n = ap_const_logic_0) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1)) or ((ctrl_window_size_empty_n = ap_const_logic_0) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1)) or ((ctrl_depth_empty_n = ap_const_logic_0) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1)) or ((ctrl_stride_empty_n = ap_const_logic_0) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1)) or ((ctrl_row_size_pkg_empty_n = ap_const_logic_0) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1)))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                p_Val2_s_reg_2229 <= raw_in_tkeep_V_fu_300;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ctrl_zeropad_empty_n = ap_const_logic_0) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1)) or ((ctrl_replay_empty_n = ap_const_logic_0) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1)) or ((ctrl_window_size_empty_n = ap_const_logic_0) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1)) or ((ctrl_depth_empty_n = ap_const_logic_0) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1)) or ((ctrl_stride_empty_n = ap_const_logic_0) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1)) or ((ctrl_row_size_pkg_empty_n = ap_const_logic_0) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1)))) and (ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_0))) then
                raw_in_tkeep_V_fu_300 <= p_Result_s_fu_1225_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (clb_sel_write_0_1_2638_reg_546 = ap_const_lv1_1) and (trunc_ln821_fu_1523_p1 = ap_const_lv1_1) and (icmp_ln416_fu_1480_p2 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln821_fu_1523_p1 = ap_const_lv1_0) and (icmp_ln416_fu_1480_p2 = ap_const_lv1_1)))) then
                reg_1121 <= v_assign_reg_688(11 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (clb_sel_write_1_1_2639_reg_556 = ap_const_lv1_1) and (trunc_ln821_fu_1523_p1 = ap_const_lv1_1) and (icmp_ln416_fu_1480_p2 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln821_fu_1523_p1 = ap_const_lv1_0) and (icmp_ln416_fu_1480_p2 = ap_const_lv1_1)))) then
                reg_1125 <= v_assign_reg_688(11 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ctrl_zeropad_empty_n = ap_const_logic_0) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1)) or ((ctrl_replay_empty_n = ap_const_logic_0) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1)) or ((ctrl_window_size_empty_n = ap_const_logic_0) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1)) or ((ctrl_depth_empty_n = ap_const_logic_0) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1)) or ((ctrl_stride_empty_n = ap_const_logic_0) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1)) or ((ctrl_row_size_pkg_empty_n = ap_const_logic_0) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1)))) and (ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1))) then
                shift_ctrl_stride_reg_2281 <= shift_ctrl_stride_fu_1244_p2;
                val_V_2_reg_2249 <= ctrl_stride_dout;
                val_V_3_reg_2255 <= ctrl_depth_dout;
                val_V_4_reg_2261 <= ctrl_window_size_dout;
                val_V_5_reg_2267 <= ctrl_replay_dout;
                val_V_6_reg_2272 <= ctrl_zeropad_dout;
                val_V_reg_2242 <= ctrl_row_size_pkg_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln416_reg_2428_pp0_iter1_reg = ap_const_lv1_1))) then
                stride_skip_reg_2474 <= stride_skip_fu_1673_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln416_fu_1480_p2 = ap_const_lv1_1))) then
                tmp_out_eol_reg_2445 <= tmp_out_eol_fu_1527_p2;
                trunc_ln821_reg_2441 <= trunc_ln821_fu_1523_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln416_reg_2428 = ap_const_lv1_1))) then
                tmp_out_window_elem_s_reg_2469 <= tmp_out_window_elem_s_fu_1638_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((io_acc_block_signal_op213 = ap_const_logic_0) and (fc_en_fu_1301_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op217 = ap_const_logic_0) and (fc_en_fu_1301_p2 = ap_const_lv1_1)))) and (ap_const_logic_1 = ap_CS_fsm_state6) and (fc_en_fu_1301_p2 = ap_const_lv1_0))) then
                u_end_reg_2346 <= grp_fu_2096_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                val_data_V_reg_2531 <= din_0_dout;
                val_tkeep_V_reg_2541 <= din_2_dout;
                val_tlast_V_reg_2536 <= din_1_dout;
            end if;
        end if;
    end process;
    rhs_V_reg_2287(31 downto 16) <= "0000000000000000";
    lhs_V_5_reg_2295(31 downto 16) <= "0000000000000000";
    zext_ln215_4_reg_2300(16) <= '0';
    zext_ln215_3_reg_2316(16) <= '0';
    zp_count_reg_2328(31 downto 16) <= "0000000000000000";
    zext_ln387_reg_2340(31 downto 16) <= "0000000000000000";
    rhs_V_1_reg_2357(32 downto 16) <= "00000000000000000";

    ap_NS_fsm_assign_proc : process (ctrl_row_size_pkg_empty_n, ctrl_window_size_empty_n, ctrl_depth_empty_n, ctrl_stride_empty_n, ctrl_replay_empty_n, ctrl_zeropad_empty_n, ap_CS_fsm, ap_CS_fsm_state17, ap_enable_reg_pp0_iter3, ap_CS_fsm_state6, fc_en_fu_1301_p2, ap_enable_reg_pp1_iter0, ap_CS_fsm_state4, icmp_ln547_fu_1213_p2, io_acc_block_signal_op213, io_acc_block_signal_op217, fc_en_reg_2336, ap_CS_fsm_state13, grp_fu_1087_p1, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_subdone, and_ln517_fu_1976_p2, io_acc_block_signal_op471, icmp_ln598_fu_2073_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if ((not((((ctrl_zeropad_empty_n = ap_const_logic_0) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1)) or ((ctrl_replay_empty_n = ap_const_logic_0) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1)) or ((ctrl_window_size_empty_n = ap_const_logic_0) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1)) or ((ctrl_depth_empty_n = ap_const_logic_0) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1)) or ((ctrl_stride_empty_n = ap_const_logic_0) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1)) or ((ctrl_row_size_pkg_empty_n = ap_const_logic_0) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1)))) and (ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                elsif ((not((((ctrl_zeropad_empty_n = ap_const_logic_0) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1)) or ((ctrl_replay_empty_n = ap_const_logic_0) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1)) or ((ctrl_window_size_empty_n = ap_const_logic_0) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1)) or ((ctrl_depth_empty_n = ap_const_logic_0) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1)) or ((ctrl_stride_empty_n = ap_const_logic_0) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1)) or ((ctrl_row_size_pkg_empty_n = ap_const_logic_0) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1)))) and (ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if ((not((((io_acc_block_signal_op213 = ap_const_logic_0) and (fc_en_fu_1301_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op217 = ap_const_logic_0) and (fc_en_fu_1301_p2 = ap_const_lv1_1)))) and (ap_const_logic_1 = ap_CS_fsm_state6) and (fc_en_fu_1301_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                elsif ((not((((io_acc_block_signal_op213 = ap_const_logic_0) and (fc_en_fu_1301_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op217 = ap_const_logic_0) and (fc_en_fu_1301_p2 = ap_const_lv1_1)))) and (ap_const_logic_1 = ap_CS_fsm_state6) and (fc_en_fu_1301_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when ap_ST_fsm_pp0_stage0 => 
                if (not(((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state13 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state13) and ((ap_const_lv1_0 = and_ln517_fu_1976_p2) or (fc_en_reg_2336 = ap_const_lv1_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
            when ap_ST_fsm_pp1_stage0 => 
                if (not(((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (grp_fu_1087_p1 = ap_const_lv1_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (grp_fu_1087_p1 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_state17 => 
                if (((io_acc_block_signal_op471 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state17) and (icmp_ln598_fu_2073_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                elsif (((io_acc_block_signal_op471 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state17) and (icmp_ln598_fu_2073_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state17;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXX";
        end case;
    end process;
    add_ln215_fu_1862_p2 <= std_logic_vector(unsigned(clb_sel_V_fu_1831_p3) + unsigned(ap_const_lv4_E));
    add_ln405_fu_1424_p2 <= std_logic_vector(unsigned(i_op_assign_4_reg_598) + unsigned(ap_const_lv32_1));
    add_ln466_fu_1374_p2 <= std_logic_vector(unsigned(u_end_reg_2346) + unsigned(ap_const_lv32_FFFFFFFF));
    add_ln472_1_fu_1466_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFE) + signed(tmp_col_idx_reg_609));
    add_ln472_fu_1452_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFF) + signed(tmp_col_idx_reg_609));
    add_ln487_fu_1764_p2 <= std_logic_vector(unsigned(ap_phi_mux_i_op_assign_6_phi_fu_823_p4) + unsigned(ap_const_lv32_1));
    and_ln140_1_fu_1719_p4 <= ((tmp_63_fu_1707_p3 & ap_const_lv14_0) & trunc_ln140_1_fu_1715_p1);
    and_ln140_2_fu_1959_p4 <= ((tmp_66_fu_1947_p3 & ap_const_lv14_0) & trunc_ln140_2_fu_1955_p1);
    and_ln2_fu_2063_p4 <= ((tmp_58_fu_2053_p3 & ap_const_lv14_0) & trunc_ln598_fu_2060_p1);
    and_ln3_fu_1544_p4 <= ((tmp_64_fu_1532_p3 & ap_const_lv14_0) & trunc_ln496_fu_1540_p1);
    and_ln517_fu_1976_p2 <= (icmp_ln517_reg_2384 and ap_phi_mux_phi_ln517_phi_fu_1076_p4);
    and_ln_fu_2036_p4 <= ((tmp_57_fu_2026_p3 & ap_const_lv14_0) & trunc_ln140_fu_2033_p1);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(8);
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(9);
    ap_CS_fsm_state14 <= ap_CS_fsm(10);
    ap_CS_fsm_state17 <= ap_CS_fsm(12);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter3, icmp_ln416_reg_2428_pp0_iter2_reg, ap_enable_reg_pp0_iter0, io_acc_block_signal_op283, ap_predicate_op283_read_state9, io_acc_block_signal_op401)
    begin
                ap_block_pp0_stage0_01001 <= (((io_acc_block_signal_op283 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op283_read_state9 = ap_const_boolean_1)) or ((io_acc_block_signal_op401 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln416_reg_2428_pp0_iter2_reg = ap_const_lv1_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter3, icmp_ln416_reg_2428_pp0_iter2_reg, ap_enable_reg_pp0_iter0, io_acc_block_signal_op283, ap_predicate_op283_read_state9, io_acc_block_signal_op401)
    begin
                ap_block_pp0_stage0_11001 <= (((io_acc_block_signal_op283 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op283_read_state9 = ap_const_boolean_1)) or ((io_acc_block_signal_op401 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln416_reg_2428_pp0_iter2_reg = ap_const_lv1_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter3, icmp_ln416_reg_2428_pp0_iter2_reg, ap_enable_reg_pp0_iter0, io_acc_block_signal_op283, ap_predicate_op283_read_state9, io_acc_block_signal_op401)
    begin
                ap_block_pp0_stage0_subdone <= (((io_acc_block_signal_op283 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op283_read_state9 = ap_const_boolean_1)) or ((io_acc_block_signal_op401 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln416_reg_2428_pp0_iter2_reg = ap_const_lv1_1)));
    end process;

        ap_block_pp1_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp1_stage0_01001_assign_proc : process(ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter0, io_acc_block_signal_op459, io_acc_block_signal_op464)
    begin
                ap_block_pp1_stage0_01001 <= (((io_acc_block_signal_op459 = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((io_acc_block_signal_op464 = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp1_stage0_11001_assign_proc : process(ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter0, io_acc_block_signal_op459, io_acc_block_signal_op464)
    begin
                ap_block_pp1_stage0_11001 <= (((io_acc_block_signal_op459 = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((io_acc_block_signal_op464 = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp1_stage0_subdone_assign_proc : process(ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter0, io_acc_block_signal_op459, io_acc_block_signal_op464)
    begin
                ap_block_pp1_stage0_subdone <= (((io_acc_block_signal_op459 = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((io_acc_block_signal_op464 = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1)));
    end process;

        ap_block_state10_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state12_pp0_stage0_iter3_assign_proc : process(icmp_ln416_reg_2428_pp0_iter2_reg, io_acc_block_signal_op401)
    begin
                ap_block_state12_pp0_stage0_iter3 <= ((io_acc_block_signal_op401 = ap_const_logic_0) and (icmp_ln416_reg_2428_pp0_iter2_reg = ap_const_lv1_1));
    end process;


    ap_block_state15_pp1_stage0_iter0_assign_proc : process(io_acc_block_signal_op459)
    begin
                ap_block_state15_pp1_stage0_iter0 <= (io_acc_block_signal_op459 = ap_const_logic_0);
    end process;


    ap_block_state16_pp1_stage0_iter1_assign_proc : process(io_acc_block_signal_op464)
    begin
                ap_block_state16_pp1_stage0_iter1 <= (io_acc_block_signal_op464 = ap_const_logic_0);
    end process;


    ap_block_state4_assign_proc : process(ctrl_row_size_pkg_empty_n, ctrl_window_size_empty_n, ctrl_depth_empty_n, ctrl_stride_empty_n, ctrl_replay_empty_n, ctrl_zeropad_empty_n, icmp_ln547_fu_1213_p2)
    begin
                ap_block_state4 <= (((ctrl_zeropad_empty_n = ap_const_logic_0) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1)) or ((ctrl_replay_empty_n = ap_const_logic_0) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1)) or ((ctrl_window_size_empty_n = ap_const_logic_0) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1)) or ((ctrl_depth_empty_n = ap_const_logic_0) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1)) or ((ctrl_stride_empty_n = ap_const_logic_0) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1)) or ((ctrl_row_size_pkg_empty_n = ap_const_logic_0) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1)));
    end process;


    ap_block_state6_assign_proc : process(fc_en_fu_1301_p2, io_acc_block_signal_op213, io_acc_block_signal_op217)
    begin
                ap_block_state6 <= (((io_acc_block_signal_op213 = ap_const_logic_0) and (fc_en_fu_1301_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op217 = ap_const_logic_0) and (fc_en_fu_1301_p2 = ap_const_lv1_1)));
    end process;


    ap_block_state9_pp0_stage0_iter0_assign_proc : process(io_acc_block_signal_op283, ap_predicate_op283_read_state9)
    begin
                ap_block_state9_pp0_stage0_iter0 <= ((io_acc_block_signal_op283 = ap_const_logic_0) and (ap_predicate_op283_read_state9 = ap_const_boolean_1));
    end process;


    ap_condition_1537_assign_proc : process(ap_block_pp0_stage0, icmp_ln416_reg_2428_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
                ap_condition_1537 <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln416_reg_2428_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;


    ap_condition_1542_assign_proc : process(ap_block_pp0_stage0, icmp_ln416_reg_2428, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1)
    begin
                ap_condition_1542 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln416_reg_2428 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;


    ap_condition_1549_assign_proc : process(ap_block_pp0_stage0, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln416_fu_1480_p2)
    begin
                ap_condition_1549 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln416_fu_1480_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;


    ap_condition_310_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_310 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_419_assign_proc : process(ap_CS_fsm_state6, fc_en_fu_1301_p2, io_acc_block_signal_op213, io_acc_block_signal_op217)
    begin
                ap_condition_419 <= (not((((io_acc_block_signal_op213 = ap_const_logic_0) and (fc_en_fu_1301_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op217 = ap_const_logic_0) and (fc_en_fu_1301_p2 = ap_const_lv1_1)))) and (ap_const_logic_1 = ap_CS_fsm_state6));
    end process;


    ap_condition_690_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
                ap_condition_690 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_736_assign_proc : process(icmp_ln416_reg_2428, clb_sel_write_0_1_2638_reg_546, trunc_ln821_reg_2441)
    begin
                ap_condition_736 <= ((trunc_ln821_reg_2441 = ap_const_lv1_0) and (clb_sel_write_0_1_2638_reg_546 = ap_const_lv1_1) and (icmp_ln416_reg_2428 = ap_const_lv1_1));
    end process;


    ap_condition_741_assign_proc : process(icmp_ln416_reg_2428, clb_sel_write_0_1_2638_reg_546, trunc_ln821_reg_2441)
    begin
                ap_condition_741 <= ((trunc_ln821_reg_2441 = ap_const_lv1_1) and (clb_sel_write_0_1_2638_reg_546 = ap_const_lv1_1) and (icmp_ln416_reg_2428 = ap_const_lv1_1));
    end process;


    ap_condition_751_assign_proc : process(icmp_ln416_reg_2428, clb_sel_write_1_1_2639_reg_556, trunc_ln821_reg_2441)
    begin
                ap_condition_751 <= ((trunc_ln821_reg_2441 = ap_const_lv1_0) and (clb_sel_write_1_1_2639_reg_556 = ap_const_lv1_1) and (icmp_ln416_reg_2428 = ap_const_lv1_1));
    end process;


    ap_condition_756_assign_proc : process(icmp_ln416_reg_2428, clb_sel_write_1_1_2639_reg_556, trunc_ln821_reg_2441)
    begin
                ap_condition_756 <= ((trunc_ln821_reg_2441 = ap_const_lv1_1) and (clb_sel_write_1_1_2639_reg_556 = ap_const_lv1_1) and (icmp_ln416_reg_2428 = ap_const_lv1_1));
    end process;


    ap_condition_816_assign_proc : process(tmp_out_tlast_reg_697_pp0_iter1_reg, icmp_ln416_reg_2428_pp0_iter1_reg, icmp_ln496_reg_2450_pp0_iter1_reg)
    begin
                ap_condition_816 <= ((icmp_ln496_reg_2450_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln416_reg_2428_pp0_iter1_reg = ap_const_lv1_1) and (tmp_out_tlast_reg_697_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_condition_pp1_exit_iter0_state15_assign_proc : process(grp_fu_1087_p1)
    begin
        if ((grp_fu_1087_p1 = ap_const_lv1_1)) then 
            ap_condition_pp1_exit_iter0_state15 <= ap_const_logic_1;
        else 
            ap_condition_pp1_exit_iter0_state15 <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_pp1 <= (ap_idle_pp1 xor ap_const_logic_1);

    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp1_assign_proc : process(ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter0)
    begin
        if (((ap_enable_reg_pp1_iter0 = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0))) then 
            ap_idle_pp1 <= ap_const_logic_1;
        else 
            ap_idle_pp1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_clb_buffer_mVec_read_6_phi_fu_800_p4_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, icmp_ln416_reg_2428_pp0_iter2_reg, tmp_out_tlast_reg_697_pp0_iter2_reg, clb_buffer_mVec_read_6_reg_797, clb_buffer_mVec_read_9_reg_867, icmp_ln496_reg_2450_pp0_iter2_reg)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (((tmp_out_tlast_reg_697_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln416_reg_2428_pp0_iter2_reg = ap_const_lv1_1)) or ((icmp_ln496_reg_2450_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln416_reg_2428_pp0_iter2_reg = ap_const_lv1_1))))) then 
            ap_phi_mux_clb_buffer_mVec_read_6_phi_fu_800_p4 <= clb_buffer_mVec_read_9_reg_867;
        else 
            ap_phi_mux_clb_buffer_mVec_read_6_phi_fu_800_p4 <= clb_buffer_mVec_read_6_reg_797;
        end if; 
    end process;


    ap_phi_mux_clb_buffer_mVec_read_7_phi_fu_811_p4_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, icmp_ln416_reg_2428_pp0_iter2_reg, tmp_out_tlast_reg_697_pp0_iter2_reg, clb_buffer_mVec_read_7_reg_808, clb_buffer_mVec_read_8_reg_854, icmp_ln496_reg_2450_pp0_iter2_reg)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (((tmp_out_tlast_reg_697_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln416_reg_2428_pp0_iter2_reg = ap_const_lv1_1)) or ((icmp_ln496_reg_2450_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln416_reg_2428_pp0_iter2_reg = ap_const_lv1_1))))) then 
            ap_phi_mux_clb_buffer_mVec_read_7_phi_fu_811_p4 <= clb_buffer_mVec_read_8_reg_854;
        else 
            ap_phi_mux_clb_buffer_mVec_read_7_phi_fu_811_p4 <= clb_buffer_mVec_read_7_reg_808;
        end if; 
    end process;


    ap_phi_mux_clb_buffer_mVec_read_8_phi_fu_858_p4_assign_proc : process(trunc_ln821_reg_2441_pp0_iter1_reg, clb_buffer_mVec_0_r_1_q0, ap_phi_mux_clb_buffer_mVec_read_7_phi_fu_811_p4, ap_phi_reg_pp0_iter2_clb_buffer_mVec_read_8_reg_854, ap_condition_1537)
    begin
        if ((ap_const_boolean_1 = ap_condition_1537)) then
            if ((trunc_ln821_reg_2441_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_clb_buffer_mVec_read_8_phi_fu_858_p4 <= clb_buffer_mVec_0_r_1_q0;
            elsif ((trunc_ln821_reg_2441_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_clb_buffer_mVec_read_8_phi_fu_858_p4 <= ap_phi_mux_clb_buffer_mVec_read_7_phi_fu_811_p4;
            else 
                ap_phi_mux_clb_buffer_mVec_read_8_phi_fu_858_p4 <= ap_phi_reg_pp0_iter2_clb_buffer_mVec_read_8_reg_854;
            end if;
        else 
            ap_phi_mux_clb_buffer_mVec_read_8_phi_fu_858_p4 <= ap_phi_reg_pp0_iter2_clb_buffer_mVec_read_8_reg_854;
        end if; 
    end process;


    ap_phi_mux_clb_buffer_mVec_read_9_phi_fu_871_p4_assign_proc : process(trunc_ln821_reg_2441_pp0_iter1_reg, clb_buffer_mVec_1_r_1_q0, ap_phi_mux_clb_buffer_mVec_read_6_phi_fu_800_p4, ap_phi_reg_pp0_iter2_clb_buffer_mVec_read_9_reg_867, ap_condition_1537)
    begin
        if ((ap_const_boolean_1 = ap_condition_1537)) then
            if ((trunc_ln821_reg_2441_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_clb_buffer_mVec_read_9_phi_fu_871_p4 <= clb_buffer_mVec_1_r_1_q0;
            elsif ((trunc_ln821_reg_2441_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_clb_buffer_mVec_read_9_phi_fu_871_p4 <= ap_phi_mux_clb_buffer_mVec_read_6_phi_fu_800_p4;
            else 
                ap_phi_mux_clb_buffer_mVec_read_9_phi_fu_871_p4 <= ap_phi_reg_pp0_iter2_clb_buffer_mVec_read_9_reg_867;
            end if;
        else 
            ap_phi_mux_clb_buffer_mVec_read_9_phi_fu_871_p4 <= ap_phi_reg_pp0_iter2_clb_buffer_mVec_read_9_reg_867;
        end if; 
    end process;


    ap_phi_mux_clb_buffer_mVec_writ_6_phi_fu_737_p4_assign_proc : process(ap_block_pp0_stage0, tmp_out_tlast_reg_697_pp0_iter1_reg, clb_buffer_mVec_writ_6_reg_734, clb_buffer_mVec_writ_9_reg_782, icmp_ln416_reg_2428_pp0_iter1_reg, icmp_ln496_reg_2450_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (((tmp_out_tlast_reg_697_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln416_reg_2428_pp0_iter1_reg = ap_const_lv1_1)) or ((icmp_ln496_reg_2450_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln416_reg_2428_pp0_iter1_reg = ap_const_lv1_1))))) then 
            ap_phi_mux_clb_buffer_mVec_writ_6_phi_fu_737_p4 <= clb_buffer_mVec_writ_9_reg_782;
        else 
            ap_phi_mux_clb_buffer_mVec_writ_6_phi_fu_737_p4 <= clb_buffer_mVec_writ_6_reg_734;
        end if; 
    end process;


    ap_phi_mux_clb_buffer_mVec_writ_7_phi_fu_748_p4_assign_proc : process(ap_block_pp0_stage0, tmp_out_tlast_reg_697_pp0_iter1_reg, clb_buffer_mVec_writ_7_reg_745, clb_buffer_mVec_writ_8_reg_767, icmp_ln416_reg_2428_pp0_iter1_reg, icmp_ln496_reg_2450_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (((tmp_out_tlast_reg_697_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln416_reg_2428_pp0_iter1_reg = ap_const_lv1_1)) or ((icmp_ln496_reg_2450_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln416_reg_2428_pp0_iter1_reg = ap_const_lv1_1))))) then 
            ap_phi_mux_clb_buffer_mVec_writ_7_phi_fu_748_p4 <= clb_buffer_mVec_writ_8_reg_767;
        else 
            ap_phi_mux_clb_buffer_mVec_writ_7_phi_fu_748_p4 <= clb_buffer_mVec_writ_7_reg_745;
        end if; 
    end process;


    ap_phi_mux_clb_buffer_mVec_writ_8_phi_fu_771_p6_assign_proc : process(clb_sel_write_0_1_2638_reg_546, trunc_ln821_reg_2441, ap_phi_mux_clb_buffer_mVec_writ_7_phi_fu_748_p4, ap_phi_reg_pp0_iter1_clb_buffer_mVec_writ_8_reg_767, p_Result_5_fu_1566_p5, p_Result_s_2641_fu_1579_p5, ap_condition_1542)
    begin
        if ((ap_const_boolean_1 = ap_condition_1542)) then
            if (((trunc_ln821_reg_2441 = ap_const_lv1_1) and (clb_sel_write_0_1_2638_reg_546 = ap_const_lv1_1))) then 
                ap_phi_mux_clb_buffer_mVec_writ_8_phi_fu_771_p6 <= p_Result_s_2641_fu_1579_p5;
            elsif (((trunc_ln821_reg_2441 = ap_const_lv1_0) and (clb_sel_write_0_1_2638_reg_546 = ap_const_lv1_1))) then 
                ap_phi_mux_clb_buffer_mVec_writ_8_phi_fu_771_p6 <= p_Result_5_fu_1566_p5;
            elsif ((clb_sel_write_0_1_2638_reg_546 = ap_const_lv1_0)) then 
                ap_phi_mux_clb_buffer_mVec_writ_8_phi_fu_771_p6 <= ap_phi_mux_clb_buffer_mVec_writ_7_phi_fu_748_p4;
            else 
                ap_phi_mux_clb_buffer_mVec_writ_8_phi_fu_771_p6 <= ap_phi_reg_pp0_iter1_clb_buffer_mVec_writ_8_reg_767;
            end if;
        else 
            ap_phi_mux_clb_buffer_mVec_writ_8_phi_fu_771_p6 <= ap_phi_reg_pp0_iter1_clb_buffer_mVec_writ_8_reg_767;
        end if; 
    end process;


    ap_phi_mux_clb_buffer_mVec_writ_9_phi_fu_786_p6_assign_proc : process(clb_sel_write_1_1_2639_reg_556, trunc_ln821_reg_2441, ap_phi_mux_clb_buffer_mVec_writ_6_phi_fu_737_p4, ap_phi_reg_pp0_iter1_clb_buffer_mVec_writ_9_reg_782, p_Result_56_1_fu_1602_p5, p_Result_55_1_fu_1615_p5, ap_condition_1542)
    begin
        if ((ap_const_boolean_1 = ap_condition_1542)) then
            if (((trunc_ln821_reg_2441 = ap_const_lv1_1) and (clb_sel_write_1_1_2639_reg_556 = ap_const_lv1_1))) then 
                ap_phi_mux_clb_buffer_mVec_writ_9_phi_fu_786_p6 <= p_Result_55_1_fu_1615_p5;
            elsif (((trunc_ln821_reg_2441 = ap_const_lv1_0) and (clb_sel_write_1_1_2639_reg_556 = ap_const_lv1_1))) then 
                ap_phi_mux_clb_buffer_mVec_writ_9_phi_fu_786_p6 <= p_Result_56_1_fu_1602_p5;
            elsif ((clb_sel_write_1_1_2639_reg_556 = ap_const_lv1_0)) then 
                ap_phi_mux_clb_buffer_mVec_writ_9_phi_fu_786_p6 <= ap_phi_mux_clb_buffer_mVec_writ_6_phi_fu_737_p4;
            else 
                ap_phi_mux_clb_buffer_mVec_writ_9_phi_fu_786_p6 <= ap_phi_reg_pp0_iter1_clb_buffer_mVec_writ_9_reg_782;
            end if;
        else 
            ap_phi_mux_clb_buffer_mVec_writ_9_phi_fu_786_p6 <= ap_phi_reg_pp0_iter1_clb_buffer_mVec_writ_9_reg_782;
        end if; 
    end process;


    ap_phi_mux_col_nr_2_phi_fu_1054_p4_assign_proc : process(fc_en_reg_2336, ap_CS_fsm_state13, ap_phi_mux_raw_in_1_3_phi_fu_1003_p4, col_nr_1_fu_1930_p3, col_nr_fu_1902_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) and (fc_en_reg_2336 = ap_const_lv1_0))) then
            if ((ap_phi_mux_raw_in_1_3_phi_fu_1003_p4 = ap_const_lv1_0)) then 
                ap_phi_mux_col_nr_2_phi_fu_1054_p4 <= col_nr_fu_1902_p2;
            elsif ((ap_phi_mux_raw_in_1_3_phi_fu_1003_p4 = ap_const_lv1_1)) then 
                ap_phi_mux_col_nr_2_phi_fu_1054_p4 <= col_nr_1_fu_1930_p3;
            else 
                ap_phi_mux_col_nr_2_phi_fu_1054_p4 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_col_nr_2_phi_fu_1054_p4 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_i_op_assign_5_phi_fu_847_p4_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, icmp_ln416_reg_2428_pp0_iter2_reg, tmp_out_tlast_reg_697_pp0_iter2_reg, i_op_assign_5_reg_843, stride_count_channel_1_reg_904, icmp_ln496_reg_2450_pp0_iter2_reg)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (((tmp_out_tlast_reg_697_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln416_reg_2428_pp0_iter2_reg = ap_const_lv1_1)) or ((icmp_ln496_reg_2450_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln416_reg_2428_pp0_iter2_reg = ap_const_lv1_1))))) then 
            ap_phi_mux_i_op_assign_5_phi_fu_847_p4 <= stride_count_channel_1_reg_904;
        else 
            ap_phi_mux_i_op_assign_5_phi_fu_847_p4 <= i_op_assign_5_reg_843;
        end if; 
    end process;


    ap_phi_mux_i_op_assign_6_phi_fu_823_p4_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, icmp_ln416_reg_2428_pp0_iter2_reg, tmp_out_tlast_reg_697_pp0_iter2_reg, i_op_assign_6_reg_819, stride_count_row_1_reg_880, icmp_ln496_reg_2450_pp0_iter2_reg)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (((tmp_out_tlast_reg_697_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln416_reg_2428_pp0_iter2_reg = ap_const_lv1_1)) or ((icmp_ln496_reg_2450_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln416_reg_2428_pp0_iter2_reg = ap_const_lv1_1))))) then 
            ap_phi_mux_i_op_assign_6_phi_fu_823_p4 <= stride_count_row_1_reg_880;
        else 
            ap_phi_mux_i_op_assign_6_phi_fu_823_p4 <= i_op_assign_6_reg_819;
        end if; 
    end process;


    ap_phi_mux_p_0721_2_phi_fu_680_p4_assign_proc : process(ap_block_pp0_stage0, icmp_ln416_reg_2428, ap_CS_fsm_pp0_stage0, p_0721_2_reg_677, tmp_out_tlast_reg_697, p_0721_3_reg_722, icmp_ln496_reg_2450, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (((tmp_out_tlast_reg_697 = ap_const_lv1_0) and (icmp_ln416_reg_2428 = ap_const_lv1_1)) or ((icmp_ln496_reg_2450 = ap_const_lv1_0) and (icmp_ln416_reg_2428 = ap_const_lv1_1))))) then 
            ap_phi_mux_p_0721_2_phi_fu_680_p4 <= p_0721_3_reg_722;
        else 
            ap_phi_mux_p_0721_2_phi_fu_680_p4 <= p_0721_2_reg_677;
        end if; 
    end process;


    ap_phi_mux_p_Val2_11_phi_fu_714_p4_assign_proc : process(din_2_dout, or_ln431_1_fu_1509_p2, ap_phi_mux_raw_in_2_1_phi_fu_669_p4, ap_phi_reg_pp0_iter0_p_Val2_11_reg_710, ap_condition_1549)
    begin
        if ((ap_const_boolean_1 = ap_condition_1549)) then
            if ((or_ln431_1_fu_1509_p2 = ap_const_lv1_0)) then 
                ap_phi_mux_p_Val2_11_phi_fu_714_p4 <= din_2_dout;
            elsif ((or_ln431_1_fu_1509_p2 = ap_const_lv1_1)) then 
                ap_phi_mux_p_Val2_11_phi_fu_714_p4 <= ap_phi_mux_raw_in_2_1_phi_fu_669_p4;
            else 
                ap_phi_mux_p_Val2_11_phi_fu_714_p4 <= ap_phi_reg_pp0_iter0_p_Val2_11_reg_710;
            end if;
        else 
            ap_phi_mux_p_Val2_11_phi_fu_714_p4 <= ap_phi_reg_pp0_iter0_p_Val2_11_reg_710;
        end if; 
    end process;


    ap_phi_mux_phi_ln517_phi_fu_1076_p4_assign_proc : process(fc_en_reg_2336, ap_CS_fsm_state13, ap_phi_mux_raw_in_1_3_phi_fu_1003_p4, icmp_ln140_2_fu_1969_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) and (fc_en_reg_2336 = ap_const_lv1_0))) then
            if ((ap_phi_mux_raw_in_1_3_phi_fu_1003_p4 = ap_const_lv1_1)) then 
                ap_phi_mux_phi_ln517_phi_fu_1076_p4 <= icmp_ln140_2_fu_1969_p2;
            elsif ((ap_phi_mux_raw_in_1_3_phi_fu_1003_p4 = ap_const_lv1_0)) then 
                ap_phi_mux_phi_ln517_phi_fu_1076_p4 <= ap_const_lv1_1;
            else 
                ap_phi_mux_phi_ln517_phi_fu_1076_p4 <= "X";
            end if;
        else 
            ap_phi_mux_phi_ln517_phi_fu_1076_p4 <= "X";
        end if; 
    end process;


    ap_phi_mux_raw_in_1_1_phi_fu_658_p4_assign_proc : process(ap_block_pp0_stage0, icmp_ln416_reg_2428, ap_CS_fsm_pp0_stage0, raw_in_1_1_reg_655, tmp_out_tlast_reg_697, icmp_ln496_reg_2450, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (((tmp_out_tlast_reg_697 = ap_const_lv1_0) and (icmp_ln416_reg_2428 = ap_const_lv1_1)) or ((icmp_ln496_reg_2450 = ap_const_lv1_0) and (icmp_ln416_reg_2428 = ap_const_lv1_1))))) then 
            ap_phi_mux_raw_in_1_1_phi_fu_658_p4 <= tmp_out_tlast_reg_697;
        else 
            ap_phi_mux_raw_in_1_1_phi_fu_658_p4 <= raw_in_1_1_reg_655;
        end if; 
    end process;

    ap_phi_mux_raw_in_1_3_phi_fu_1003_p4 <= raw_in_1_3_reg_998;

    ap_phi_mux_raw_in_2_1_phi_fu_669_p4_assign_proc : process(ap_block_pp0_stage0, icmp_ln416_reg_2428, ap_CS_fsm_pp0_stage0, raw_in_2_1_reg_666, tmp_out_tlast_reg_697, p_Val2_11_reg_710, icmp_ln496_reg_2450, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (((tmp_out_tlast_reg_697 = ap_const_lv1_0) and (icmp_ln416_reg_2428 = ap_const_lv1_1)) or ((icmp_ln496_reg_2450 = ap_const_lv1_0) and (icmp_ln416_reg_2428 = ap_const_lv1_1))))) then 
            ap_phi_mux_raw_in_2_1_phi_fu_669_p4 <= p_Val2_11_reg_710;
        else 
            ap_phi_mux_raw_in_2_1_phi_fu_669_p4 <= raw_in_2_1_reg_666;
        end if; 
    end process;


    ap_phi_mux_stride_count_col_2_phi_fu_1042_p4_assign_proc : process(fc_en_reg_2336, ap_CS_fsm_state13, ap_phi_mux_raw_in_1_3_phi_fu_1003_p4, stride_count_col_reg_644, stride_count_col_1_fu_1921_p3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) and (fc_en_reg_2336 = ap_const_lv1_0))) then
            if ((ap_phi_mux_raw_in_1_3_phi_fu_1003_p4 = ap_const_lv1_0)) then 
                ap_phi_mux_stride_count_col_2_phi_fu_1042_p4 <= stride_count_col_reg_644;
            elsif ((ap_phi_mux_raw_in_1_3_phi_fu_1003_p4 = ap_const_lv1_1)) then 
                ap_phi_mux_stride_count_col_2_phi_fu_1042_p4 <= stride_count_col_1_fu_1921_p3;
            else 
                ap_phi_mux_stride_count_col_2_phi_fu_1042_p4 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_stride_count_col_2_phi_fu_1042_p4 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_tmp_out_tlast_phi_fu_702_p4_assign_proc : process(din_1_dout, or_ln431_1_fu_1509_p2, ap_phi_mux_raw_in_1_1_phi_fu_658_p4, ap_phi_reg_pp0_iter0_tmp_out_tlast_reg_697, ap_condition_1549)
    begin
        if ((ap_const_boolean_1 = ap_condition_1549)) then
            if ((or_ln431_1_fu_1509_p2 = ap_const_lv1_0)) then 
                ap_phi_mux_tmp_out_tlast_phi_fu_702_p4 <= din_1_dout;
            elsif ((or_ln431_1_fu_1509_p2 = ap_const_lv1_1)) then 
                ap_phi_mux_tmp_out_tlast_phi_fu_702_p4 <= ap_phi_mux_raw_in_1_1_phi_fu_658_p4;
            else 
                ap_phi_mux_tmp_out_tlast_phi_fu_702_p4 <= ap_phi_reg_pp0_iter0_tmp_out_tlast_reg_697;
            end if;
        else 
            ap_phi_mux_tmp_out_tlast_phi_fu_702_p4 <= ap_phi_reg_pp0_iter0_tmp_out_tlast_reg_697;
        end if; 
    end process;


    ap_phi_mux_tmp_row_idx_phi_fu_835_p4_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, icmp_ln416_reg_2428_pp0_iter2_reg, tmp_out_tlast_reg_697_pp0_iter2_reg, tmp_row_idx_reg_830, row_nr_1_reg_892, icmp_ln496_reg_2450_pp0_iter2_reg)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (((tmp_out_tlast_reg_697_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln416_reg_2428_pp0_iter2_reg = ap_const_lv1_1)) or ((icmp_ln496_reg_2450_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln416_reg_2428_pp0_iter2_reg = ap_const_lv1_1))))) then 
            ap_phi_mux_tmp_row_idx_phi_fu_835_p4 <= row_nr_1_reg_892;
        else 
            ap_phi_mux_tmp_row_idx_phi_fu_835_p4 <= tmp_row_idx_reg_830;
        end if; 
    end process;


    ap_phi_mux_zp_count_2_phi_fu_1065_p4_assign_proc : process(fc_en_reg_2336, ap_CS_fsm_state13, ap_phi_mux_raw_in_1_3_phi_fu_1003_p4, p_0541_0_reg_622, zp_count_3_fu_1939_p3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) and (fc_en_reg_2336 = ap_const_lv1_0))) then
            if ((ap_phi_mux_raw_in_1_3_phi_fu_1003_p4 = ap_const_lv1_0)) then 
                ap_phi_mux_zp_count_2_phi_fu_1065_p4 <= p_0541_0_reg_622;
            elsif ((ap_phi_mux_raw_in_1_3_phi_fu_1003_p4 = ap_const_lv1_1)) then 
                ap_phi_mux_zp_count_2_phi_fu_1065_p4 <= zp_count_3_fu_1939_p3;
            else 
                ap_phi_mux_zp_count_2_phi_fu_1065_p4 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_zp_count_2_phi_fu_1065_p4 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_p_0721_3_reg_722 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_Val2_11_reg_710 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_tmp_0_V_reg_916 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_tmp_1_V_reg_925 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_tmp_out_EOP_reg_934 <= "X";
    ap_phi_reg_pp0_iter0_tmp_out_tlast_reg_697 <= "X";
    ap_phi_reg_pp0_iter0_window_tmp_V_load_0_reg_756 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_clb_buffer_mVec_writ_8_reg_767 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_clb_buffer_mVec_writ_9_reg_782 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_clb_buffer_mVec_read_8_reg_854 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_clb_buffer_mVec_read_9_reg_867 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_row_nr_1_reg_892 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_stride_count_channel_1_reg_904 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_stride_count_row_1_reg_880 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_predicate_op283_read_state9_assign_proc : process(icmp_ln416_fu_1480_p2, or_ln431_1_fu_1509_p2)
    begin
                ap_predicate_op283_read_state9 <= ((or_ln431_1_fu_1509_p2 = ap_const_lv1_0) and (icmp_ln416_fu_1480_p2 = ap_const_lv1_1));
    end process;


    ap_predicate_tran12to13_state9_assign_proc : process(icmp_ln416_fu_1480_p2, icmp_ln496_fu_1554_p2, ap_phi_mux_tmp_out_tlast_phi_fu_702_p4)
    begin
                ap_predicate_tran12to13_state9 <= ((icmp_ln416_fu_1480_p2 = ap_const_lv1_0) or ((ap_phi_mux_tmp_out_tlast_phi_fu_702_p4 = ap_const_lv1_1) and (icmp_ln496_fu_1554_p2 = ap_const_lv1_1)));
    end process;


    clb_buffer_mVec_0_r_1_address0_assign_proc : process(clb_sel_write_0_1_2638_reg_546, trunc_ln821_reg_2441, zext_ln544_fu_1592_p1, zext_ln544_2_fu_1597_p1, ap_condition_1542)
    begin
        if ((ap_const_boolean_1 = ap_condition_1542)) then
            if (((trunc_ln821_reg_2441 = ap_const_lv1_1) and (clb_sel_write_0_1_2638_reg_546 = ap_const_lv1_1))) then 
                clb_buffer_mVec_0_r_1_address0 <= zext_ln544_2_fu_1597_p1(11 - 1 downto 0);
            elsif ((trunc_ln821_reg_2441 = ap_const_lv1_0)) then 
                clb_buffer_mVec_0_r_1_address0 <= zext_ln544_fu_1592_p1(11 - 1 downto 0);
            else 
                clb_buffer_mVec_0_r_1_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            clb_buffer_mVec_0_r_1_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    clb_buffer_mVec_0_r_1_ce0_assign_proc : process(icmp_ln416_reg_2428, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, clb_sel_write_0_1_2638_reg_546, trunc_ln821_reg_2441, ap_enable_reg_pp0_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln821_reg_2441 = ap_const_lv1_0) and (icmp_ln416_reg_2428 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln821_reg_2441 = ap_const_lv1_1) and (clb_sel_write_0_1_2638_reg_546 = ap_const_lv1_1) and (icmp_ln416_reg_2428 = ap_const_lv1_1)))) then 
            clb_buffer_mVec_0_r_1_ce0 <= ap_const_logic_1;
        else 
            clb_buffer_mVec_0_r_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    clb_buffer_mVec_0_r_1_we0_assign_proc : process(icmp_ln416_reg_2428, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, clb_sel_write_0_1_2638_reg_546, trunc_ln821_reg_2441, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln821_reg_2441 = ap_const_lv1_1) and (clb_sel_write_0_1_2638_reg_546 = ap_const_lv1_1) and (icmp_ln416_reg_2428 = ap_const_lv1_1))) then 
            clb_buffer_mVec_0_r_1_we0 <= ap_const_logic_1;
        else 
            clb_buffer_mVec_0_r_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    clb_buffer_mVec_1_r_1_address0_assign_proc : process(clb_sel_write_1_1_2639_reg_556, trunc_ln821_reg_2441, zext_ln544_1_fu_1628_p1, zext_ln544_3_fu_1633_p1, ap_condition_1542)
    begin
        if ((ap_const_boolean_1 = ap_condition_1542)) then
            if (((trunc_ln821_reg_2441 = ap_const_lv1_1) and (clb_sel_write_1_1_2639_reg_556 = ap_const_lv1_1))) then 
                clb_buffer_mVec_1_r_1_address0 <= zext_ln544_3_fu_1633_p1(11 - 1 downto 0);
            elsif ((trunc_ln821_reg_2441 = ap_const_lv1_0)) then 
                clb_buffer_mVec_1_r_1_address0 <= zext_ln544_1_fu_1628_p1(11 - 1 downto 0);
            else 
                clb_buffer_mVec_1_r_1_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            clb_buffer_mVec_1_r_1_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    clb_buffer_mVec_1_r_1_ce0_assign_proc : process(icmp_ln416_reg_2428, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, clb_sel_write_1_1_2639_reg_556, trunc_ln821_reg_2441, ap_enable_reg_pp0_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln821_reg_2441 = ap_const_lv1_0) and (icmp_ln416_reg_2428 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln821_reg_2441 = ap_const_lv1_1) and (clb_sel_write_1_1_2639_reg_556 = ap_const_lv1_1) and (icmp_ln416_reg_2428 = ap_const_lv1_1)))) then 
            clb_buffer_mVec_1_r_1_ce0 <= ap_const_logic_1;
        else 
            clb_buffer_mVec_1_r_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    clb_buffer_mVec_1_r_1_we0_assign_proc : process(icmp_ln416_reg_2428, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, clb_sel_write_1_1_2639_reg_556, trunc_ln821_reg_2441, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln821_reg_2441 = ap_const_lv1_1) and (clb_sel_write_1_1_2639_reg_556 = ap_const_lv1_1) and (icmp_ln416_reg_2428 = ap_const_lv1_1))) then 
            clb_buffer_mVec_1_r_1_we0 <= ap_const_logic_1;
        else 
            clb_buffer_mVec_1_r_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    clb_sel_V_3_fu_1868_p3 <= 
        add_ln215_fu_1862_p2 when (icmp_ln891_fu_1856_p2(0) = '1') else 
        clb_sel_V_fu_1831_p3;
    clb_sel_V_fu_1831_p3 <= 
        ap_const_lv4_0 when (icmp_ln879_fu_1819_p2(0) = '1') else 
        sel_next_V_fu_1825_p2;
    clb_sel_W_1_V_fu_1896_p2 <= std_logic_vector(unsigned(select_ln61_fu_1888_p3) + unsigned(clb_sel_V_fu_1831_p3));
    clb_sel_write_0_fu_1840_p2 <= "1" when (clb_sel_V_fu_1831_p3 = ap_const_lv4_0) else "0";
    clb_sel_write_1_fu_1876_p2 <= "1" when (clb_sel_V_fu_1831_p3 = ap_const_lv4_1) else "0";
    col_nr_1_fu_1930_p3 <= 
        ap_const_lv32_0 when (icmp_ln508_fu_1909_p2(0) = '1') else 
        col_nr_fu_1902_p2;
    col_nr_fu_1902_p2 <= std_logic_vector(signed(tmp_col_idx_reg_609) + signed(ap_const_lv32_1));
    count_fu_1515_p2 <= std_logic_vector(unsigned(ap_phi_mux_p_0721_2_phi_fu_680_p4) + unsigned(ap_const_lv32_1));
    count_in <= std_logic_vector(unsigned(ap_phi_mux_p_0721_2_phi_fu_680_p4) + unsigned(ap_const_lv32_1));

    count_in_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln416_fu_1480_p2, or_ln431_1_fu_1509_p2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (or_ln431_1_fu_1509_p2 = ap_const_lv1_0) and (icmp_ln416_fu_1480_p2 = ap_const_lv1_1))) then 
            count_in_ap_vld <= ap_const_logic_1;
        else 
            count_in_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    ctrl_depth_blk_n_assign_proc : process(ctrl_depth_empty_n, ap_CS_fsm_state4, icmp_ln547_fu_1213_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1))) then 
            ctrl_depth_blk_n <= ctrl_depth_empty_n;
        else 
            ctrl_depth_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    ctrl_depth_read_assign_proc : process(ctrl_row_size_pkg_empty_n, ctrl_window_size_empty_n, ctrl_depth_empty_n, ctrl_stride_empty_n, ctrl_replay_empty_n, ctrl_zeropad_empty_n, ap_CS_fsm_state4, icmp_ln547_fu_1213_p2)
    begin
        if ((not((((ctrl_zeropad_empty_n = ap_const_logic_0) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1)) or ((ctrl_replay_empty_n = ap_const_logic_0) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1)) or ((ctrl_window_size_empty_n = ap_const_logic_0) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1)) or ((ctrl_depth_empty_n = ap_const_logic_0) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1)) or ((ctrl_stride_empty_n = ap_const_logic_0) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1)) or ((ctrl_row_size_pkg_empty_n = ap_const_logic_0) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1)))) and (ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1))) then 
            ctrl_depth_read <= ap_const_logic_1;
        else 
            ctrl_depth_read <= ap_const_logic_0;
        end if; 
    end process;


    ctrl_replay_blk_n_assign_proc : process(ctrl_replay_empty_n, ap_CS_fsm_state4, icmp_ln547_fu_1213_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1))) then 
            ctrl_replay_blk_n <= ctrl_replay_empty_n;
        else 
            ctrl_replay_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    ctrl_replay_read_assign_proc : process(ctrl_row_size_pkg_empty_n, ctrl_window_size_empty_n, ctrl_depth_empty_n, ctrl_stride_empty_n, ctrl_replay_empty_n, ctrl_zeropad_empty_n, ap_CS_fsm_state4, icmp_ln547_fu_1213_p2)
    begin
        if ((not((((ctrl_zeropad_empty_n = ap_const_logic_0) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1)) or ((ctrl_replay_empty_n = ap_const_logic_0) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1)) or ((ctrl_window_size_empty_n = ap_const_logic_0) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1)) or ((ctrl_depth_empty_n = ap_const_logic_0) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1)) or ((ctrl_stride_empty_n = ap_const_logic_0) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1)) or ((ctrl_row_size_pkg_empty_n = ap_const_logic_0) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1)))) and (ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1))) then 
            ctrl_replay_read <= ap_const_logic_1;
        else 
            ctrl_replay_read <= ap_const_logic_0;
        end if; 
    end process;


    ctrl_row_size_pkg_blk_n_assign_proc : process(ctrl_row_size_pkg_empty_n, ap_CS_fsm_state4, icmp_ln547_fu_1213_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1))) then 
            ctrl_row_size_pkg_blk_n <= ctrl_row_size_pkg_empty_n;
        else 
            ctrl_row_size_pkg_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    ctrl_row_size_pkg_read_assign_proc : process(ctrl_row_size_pkg_empty_n, ctrl_window_size_empty_n, ctrl_depth_empty_n, ctrl_stride_empty_n, ctrl_replay_empty_n, ctrl_zeropad_empty_n, ap_CS_fsm_state4, icmp_ln547_fu_1213_p2)
    begin
        if ((not((((ctrl_zeropad_empty_n = ap_const_logic_0) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1)) or ((ctrl_replay_empty_n = ap_const_logic_0) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1)) or ((ctrl_window_size_empty_n = ap_const_logic_0) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1)) or ((ctrl_depth_empty_n = ap_const_logic_0) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1)) or ((ctrl_stride_empty_n = ap_const_logic_0) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1)) or ((ctrl_row_size_pkg_empty_n = ap_const_logic_0) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1)))) and (ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1))) then 
            ctrl_row_size_pkg_read <= ap_const_logic_1;
        else 
            ctrl_row_size_pkg_read <= ap_const_logic_0;
        end if; 
    end process;


    ctrl_stride_blk_n_assign_proc : process(ctrl_stride_empty_n, ap_CS_fsm_state4, icmp_ln547_fu_1213_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1))) then 
            ctrl_stride_blk_n <= ctrl_stride_empty_n;
        else 
            ctrl_stride_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    ctrl_stride_read_assign_proc : process(ctrl_row_size_pkg_empty_n, ctrl_window_size_empty_n, ctrl_depth_empty_n, ctrl_stride_empty_n, ctrl_replay_empty_n, ctrl_zeropad_empty_n, ap_CS_fsm_state4, icmp_ln547_fu_1213_p2)
    begin
        if ((not((((ctrl_zeropad_empty_n = ap_const_logic_0) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1)) or ((ctrl_replay_empty_n = ap_const_logic_0) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1)) or ((ctrl_window_size_empty_n = ap_const_logic_0) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1)) or ((ctrl_depth_empty_n = ap_const_logic_0) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1)) or ((ctrl_stride_empty_n = ap_const_logic_0) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1)) or ((ctrl_row_size_pkg_empty_n = ap_const_logic_0) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1)))) and (ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1))) then 
            ctrl_stride_read <= ap_const_logic_1;
        else 
            ctrl_stride_read <= ap_const_logic_0;
        end if; 
    end process;


    ctrl_window_size_blk_n_assign_proc : process(ctrl_window_size_empty_n, ap_CS_fsm_state4, icmp_ln547_fu_1213_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1))) then 
            ctrl_window_size_blk_n <= ctrl_window_size_empty_n;
        else 
            ctrl_window_size_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    ctrl_window_size_read_assign_proc : process(ctrl_row_size_pkg_empty_n, ctrl_window_size_empty_n, ctrl_depth_empty_n, ctrl_stride_empty_n, ctrl_replay_empty_n, ctrl_zeropad_empty_n, ap_CS_fsm_state4, icmp_ln547_fu_1213_p2)
    begin
        if ((not((((ctrl_zeropad_empty_n = ap_const_logic_0) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1)) or ((ctrl_replay_empty_n = ap_const_logic_0) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1)) or ((ctrl_window_size_empty_n = ap_const_logic_0) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1)) or ((ctrl_depth_empty_n = ap_const_logic_0) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1)) or ((ctrl_stride_empty_n = ap_const_logic_0) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1)) or ((ctrl_row_size_pkg_empty_n = ap_const_logic_0) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1)))) and (ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1))) then 
            ctrl_window_size_read <= ap_const_logic_1;
        else 
            ctrl_window_size_read <= ap_const_logic_0;
        end if; 
    end process;


    ctrl_zeropad_blk_n_assign_proc : process(ctrl_zeropad_empty_n, ap_CS_fsm_state4, icmp_ln547_fu_1213_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1))) then 
            ctrl_zeropad_blk_n <= ctrl_zeropad_empty_n;
        else 
            ctrl_zeropad_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    ctrl_zeropad_read_assign_proc : process(ctrl_row_size_pkg_empty_n, ctrl_window_size_empty_n, ctrl_depth_empty_n, ctrl_stride_empty_n, ctrl_replay_empty_n, ctrl_zeropad_empty_n, ap_CS_fsm_state4, icmp_ln547_fu_1213_p2)
    begin
        if ((not((((ctrl_zeropad_empty_n = ap_const_logic_0) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1)) or ((ctrl_replay_empty_n = ap_const_logic_0) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1)) or ((ctrl_window_size_empty_n = ap_const_logic_0) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1)) or ((ctrl_depth_empty_n = ap_const_logic_0) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1)) or ((ctrl_stride_empty_n = ap_const_logic_0) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1)) or ((ctrl_row_size_pkg_empty_n = ap_const_logic_0) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1)))) and (ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln547_fu_1213_p2 = ap_const_lv1_1))) then 
            ctrl_zeropad_read <= ap_const_logic_1;
        else 
            ctrl_zeropad_read <= ap_const_logic_0;
        end if; 
    end process;


    din_0_blk_n_assign_proc : process(din_0_empty_n, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0, ap_block_pp0_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln416_fu_1480_p2, or_ln431_1_fu_1509_p2)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (or_ln431_1_fu_1509_p2 = ap_const_lv1_0) and (icmp_ln416_fu_1480_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0)))) then 
            din_0_blk_n <= din_0_empty_n;
        else 
            din_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    din_0_read_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_predicate_op283_read_state9, ap_block_pp0_stage0_11001, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op283_read_state9 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            din_0_read <= ap_const_logic_1;
        else 
            din_0_read <= ap_const_logic_0;
        end if; 
    end process;


    din_1_blk_n_assign_proc : process(din_1_empty_n, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0, ap_block_pp0_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln416_fu_1480_p2, or_ln431_1_fu_1509_p2)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (or_ln431_1_fu_1509_p2 = ap_const_lv1_0) and (icmp_ln416_fu_1480_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0)))) then 
            din_1_blk_n <= din_1_empty_n;
        else 
            din_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    din_1_read_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_predicate_op283_read_state9, ap_block_pp0_stage0_11001, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op283_read_state9 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            din_1_read <= ap_const_logic_1;
        else 
            din_1_read <= ap_const_logic_0;
        end if; 
    end process;


    din_2_blk_n_assign_proc : process(din_2_empty_n, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0, ap_block_pp0_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln416_fu_1480_p2, or_ln431_1_fu_1509_p2)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (or_ln431_1_fu_1509_p2 = ap_const_lv1_0) and (icmp_ln416_fu_1480_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0)))) then 
            din_2_blk_n <= din_2_empty_n;
        else 
            din_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    din_2_read_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_predicate_op283_read_state9, ap_block_pp0_stage0_11001, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op283_read_state9 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            din_2_read <= ap_const_logic_1;
        else 
            din_2_read <= ap_const_logic_0;
        end if; 
    end process;

    fc_en_fu_1301_p2 <= (icmp_ln381_fu_1286_p2 and icmp_ln381_1_fu_1295_p2);
    grp_fu_1087_p1 <= din_1_dout;
    grp_fu_2096_p0 <= grp_fu_2096_p00(16 - 1 downto 0);
    grp_fu_2096_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(val_V_6_reg_2272),17));
    grp_fu_2096_p1 <= grp_fu_2096_p10(16 - 1 downto 0);
    grp_fu_2096_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(val_V_reg_2242),17));
    grp_fu_2096_p2 <= rhs_V_reg_2287(16 - 1 downto 0);
    i_fu_1219_p2 <= std_logic_vector(unsigned(bvh_d_index_reg_477) + unsigned(ap_const_lv5_1));
    icmp_ln140_1_fu_1729_p2 <= "1" when (and_ln140_1_fu_1719_p4 = ap_const_lv16_0) else "0";
    icmp_ln140_2_fu_1969_p2 <= "0" when (and_ln140_2_fu_1959_p4 = ap_const_lv16_0) else "1";
    icmp_ln140_fu_2046_p2 <= "1" when (and_ln_fu_2036_p4 = ap_const_lv16_0) else "0";
    icmp_ln381_1_fu_1295_p2 <= "1" when (or_ln381_fu_1291_p2 = ap_const_lv16_0) else "0";
    icmp_ln381_fu_1286_p2 <= "1" when (ret_V_8_reg_2305 = ap_const_lv32_0) else "0";
    icmp_ln402_fu_1384_p2 <= "1" when (i_op_assign_4_reg_598 = ap_const_lv32_0) else "0";
    icmp_ln416_fu_1480_p2 <= "1" when (signed(v_assign_reg_688) < signed(u_end_reg_2346)) else "0";
    icmp_ln426_1_fu_1662_p2 <= "0" when (ap_phi_mux_i_op_assign_5_phi_fu_847_p4 = sext_ln1354_2_reg_2374) else "1";
    icmp_ln426_fu_1645_p2 <= "0" when (ap_phi_mux_i_op_assign_6_phi_fu_823_p4 = ap_const_lv32_0) else "1";
    icmp_ln431_1_fu_1493_p2 <= "1" when (signed(v_assign_reg_688) < signed(ret_V_7_reg_2322)) else "0";
    icmp_ln431_fu_1431_p2 <= "0" when (p_0541_0_reg_622 = zp_count_reg_2328) else "1";
    icmp_ln487_fu_1747_p2 <= "1" when (signed(ap_phi_mux_i_op_assign_6_phi_fu_823_p4) < signed(zext_ln387_reg_2340)) else "0";
    icmp_ln496_fu_1554_p2 <= "1" when (and_ln3_fu_1544_p4 = ap_const_lv16_0) else "0";
    icmp_ln508_fu_1909_p2 <= "1" when (p_0541_0_reg_622 = ap_const_lv32_0) else "0";
    icmp_ln517_fu_1379_p2 <= "1" when (signed(ret_V_7_reg_2322) > signed(ap_const_lv32_0)) else "0";
    icmp_ln547_fu_1213_p2 <= "1" when (bvh_d_index_reg_477 = ap_const_lv5_10) else "0";
    icmp_ln598_fu_2073_p2 <= "1" when (and_ln2_fu_2063_p4 = ap_const_lv16_0) else "0";
    icmp_ln879_fu_1819_p2 <= "1" when (clb_sel_V_2_fu_264 = ap_const_lv4_1) else "0";
    icmp_ln887_1_fu_1419_p2 <= "1" when (signed(ret_V_5_fu_1414_p2) < signed(sext_ln1354_1_reg_2368)) else "0";
    icmp_ln887_2_fu_1657_p2 <= "1" when (signed(ap_phi_mux_tmp_row_idx_phi_fu_835_p4) < signed(sext_ln1354_reg_2363)) else "0";
    icmp_ln887_fu_1399_p2 <= "1" when (signed(ret_V_fu_1394_p2) < signed(sext_ln1354_1_reg_2368)) else "0";
    icmp_ln891_1_fu_1405_p2 <= "1" when (signed(i_op_assign_4_reg_598) < signed(zext_ln387_reg_2340)) else "0";
    icmp_ln891_2_fu_1742_p2 <= "1" when (signed(stride_count_channel_fu_1735_p2) < signed(rhs_V_reg_2287)) else "0";
    icmp_ln891_4_fu_1882_p2 <= "1" when (signed(clb_sel_V_fu_1831_p3) > signed(ap_const_lv4_0)) else "0";
    icmp_ln891_fu_1856_p2 <= "1" when (signed(tmp_65_fu_1846_p4) > signed(ap_const_lv3_0)) else "0";
    io_acc_block_signal_op213 <= (sc_fifo_chn_9_full_n and sc_fifo_chn_8_full_n and sc_fifo_chn_1524_full_n and sc_fifo_chn_1423_full_n and sc_fifo_chn_1322_full_n and sc_fifo_chn_1221_full_n and sc_fifo_chn_1120_full_n and sc_fifo_chn_1019_full_n);
    io_acc_block_signal_op217 <= (sc_fifo_chn_9_full_n and sc_fifo_chn_8_full_n and sc_fifo_chn_1524_full_n and sc_fifo_chn_1423_full_n and sc_fifo_chn_1322_full_n and sc_fifo_chn_1221_full_n and sc_fifo_chn_1120_full_n and sc_fifo_chn_1019_full_n);
    io_acc_block_signal_op283 <= (din_2_empty_n and din_1_empty_n and din_0_empty_n);
    io_acc_block_signal_op401 <= (sc_fifo_chn_19_full_n and sc_fifo_chn_18_full_n and sc_fifo_chn_17_full_n and sc_fifo_chn_16_full_n and sc_fifo_chn_15_full_n and sc_fifo_chn_14_full_n and sc_fifo_chn_13_full_n and sc_fifo_chn_12_full_n and sc_fifo_chn_11_full_n and sc_fifo_chn_10_full_n);
    io_acc_block_signal_op459 <= (din_2_empty_n and din_1_empty_n and din_0_empty_n);
    io_acc_block_signal_op464 <= (sc_fifo_chn_19_full_n and sc_fifo_chn_18_full_n and sc_fifo_chn_17_full_n and sc_fifo_chn_16_full_n and sc_fifo_chn_15_full_n and sc_fifo_chn_14_full_n and sc_fifo_chn_13_full_n and sc_fifo_chn_12_full_n and sc_fifo_chn_11_full_n and sc_fifo_chn_10_full_n);
    io_acc_block_signal_op471 <= (sc_fifo_chn_19_full_n and sc_fifo_chn_18_full_n and sc_fifo_chn_17_full_n and sc_fifo_chn_16_full_n and sc_fifo_chn_15_full_n and sc_fifo_chn_14_full_n and sc_fifo_chn_13_full_n and sc_fifo_chn_12_full_n and sc_fifo_chn_11_full_n and sc_fifo_chn_10_full_n);
        lhs_V_3_fu_1390_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_col_idx_reg_609),33));

        lhs_V_4_fu_1410_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_col_idx_reg_609),33));

    lhs_V_5_fu_1253_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(val_V_4_reg_2261),32));
    or_ln381_fu_1291_p2 <= (val_V_6_reg_2272 or val_V_2_reg_2249);
    or_ln425_fu_1651_p2 <= (stride_skip_col_reg_632 or icmp_ln426_fu_1645_p2);
    or_ln426_fu_1667_p2 <= (or_ln425_fu_1651_p2 or icmp_ln426_1_fu_1662_p2);
    or_ln431_1_fu_1509_p2 <= (xor_ln431_fu_1498_p2 or or_ln431_fu_1504_p2);
    or_ln431_fu_1504_p2 <= (tmp_62_fu_1485_p3 or icmp_ln431_reg_2398);
    or_ln487_fu_1758_p2 <= (xor_ln487_fu_1752_p2 or icmp_ln887_2_fu_1657_p2);
    p_Result_55_1_fu_1615_p5 <= (ap_phi_reg_pp0_iter1_window_tmp_V_load_0_reg_756 & ap_phi_mux_clb_buffer_mVec_writ_6_phi_fu_737_p4(127 downto 0));
    p_Result_56_1_fu_1602_p5 <= (ap_phi_mux_clb_buffer_mVec_writ_6_phi_fu_737_p4(255 downto 128) & ap_phi_reg_pp0_iter1_window_tmp_V_load_0_reg_756);
    p_Result_5_fu_1566_p5 <= (ap_phi_mux_clb_buffer_mVec_writ_7_phi_fu_748_p4(255 downto 128) & ap_phi_reg_pp0_iter1_window_tmp_V_load_0_reg_756);
    p_Result_s_2641_fu_1579_p5 <= (ap_phi_reg_pp0_iter1_window_tmp_V_load_0_reg_756 & ap_phi_mux_clb_buffer_mVec_writ_7_phi_fu_748_p4(127 downto 0));
    
    p_Result_s_fu_1225_p4_proc : process(raw_in_tkeep_V_fu_300, zext_ln547_fu_1209_p1)
    variable result: std_logic_vector(0 downto 0);
    begin
        p_Result_s_fu_1225_p4 <= raw_in_tkeep_V_fu_300;
        if to_integer(unsigned(zext_ln547_fu_1209_p1)) >= raw_in_tkeep_V_fu_300'low and to_integer(unsigned(zext_ln547_fu_1209_p1)) <= raw_in_tkeep_V_fu_300'high then
            result(0) := '0';
            for i in ap_const_lv32_1'range loop
                result(0) := result(0) or ap_const_lv32_1(i);
            end loop;
            p_Result_s_fu_1225_p4(to_integer(unsigned(zext_ln547_fu_1209_p1))) <= result(0);
        end if;
    end process;

    ret_V_4_fu_1352_p2 <= std_logic_vector(unsigned(zext_ln215_4_reg_2300) + unsigned(ap_const_lv17_1FFFF));
    ret_V_5_fu_1414_p2 <= std_logic_vector(signed(lhs_V_4_fu_1410_p1) + signed(rhs_V_1_reg_2357));
    ret_V_6_fu_1365_p2 <= std_logic_vector(unsigned(zext_ln215_3_reg_2316) + unsigned(ap_const_lv17_1FFFF));
    ret_V_7_fu_2091_p0 <= ret_V_7_fu_2091_p00(16 - 1 downto 0);
    ret_V_7_fu_2091_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(val_V_reg_2242),32));
    ret_V_7_fu_2091_p1 <= rhs_V_reg_2287(16 - 1 downto 0);
    ret_V_8_fu_2079_p0 <= rhs_V_fu_1250_p1(16 - 1 downto 0);
    ret_V_8_fu_2079_p1 <= ret_V_8_fu_2079_p10(16 - 1 downto 0);
    ret_V_8_fu_2079_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(val_V_4_reg_2261),32));
    ret_V_9_fu_1340_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(zext_ln215_3_reg_2316));
    ret_V_fu_1394_p2 <= std_logic_vector(signed(lhs_V_3_fu_1390_p1) + signed(rhs_V_1_reg_2357));
    rhs_V_1_fu_1349_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(val_V_6_reg_2272),33));
    rhs_V_fu_1250_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(val_V_3_reg_2255),32));
    row_nr_fu_1779_p2 <= std_logic_vector(unsigned(ap_phi_mux_tmp_row_idx_phi_fu_835_p4) + unsigned(ap_const_lv32_1));

    sc_fifo_chn_1019_blk_n_assign_proc : process(sc_fifo_chn_1019_full_n, ap_CS_fsm_state6, fc_en_fu_1301_p2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state6) and (fc_en_fu_1301_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state6) and (fc_en_fu_1301_p2 = ap_const_lv1_1)))) then 
            sc_fifo_chn_1019_blk_n <= sc_fifo_chn_1019_full_n;
        else 
            sc_fifo_chn_1019_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    sc_fifo_chn_1019_din <= lhs_V_5_reg_2295;

    sc_fifo_chn_1019_write_assign_proc : process(ap_CS_fsm_state6, fc_en_fu_1301_p2, io_acc_block_signal_op213, io_acc_block_signal_op217)
    begin
        if (((not((((io_acc_block_signal_op213 = ap_const_logic_0) and (fc_en_fu_1301_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op217 = ap_const_logic_0) and (fc_en_fu_1301_p2 = ap_const_lv1_1)))) and (ap_const_logic_1 = ap_CS_fsm_state6) and (fc_en_fu_1301_p2 = ap_const_lv1_0)) or (not((((io_acc_block_signal_op213 = ap_const_logic_0) and (fc_en_fu_1301_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op217 = ap_const_logic_0) and (fc_en_fu_1301_p2 = ap_const_lv1_1)))) and (ap_const_logic_1 = ap_CS_fsm_state6) and (fc_en_fu_1301_p2 = ap_const_lv1_1)))) then 
            sc_fifo_chn_1019_write <= ap_const_logic_1;
        else 
            sc_fifo_chn_1019_write <= ap_const_logic_0;
        end if; 
    end process;


    sc_fifo_chn_10_blk_n_assign_proc : process(sc_fifo_chn_10_full_n, ap_CS_fsm_state17, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, icmp_ln416_reg_2428_pp0_iter2_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln416_reg_2428_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0)))) then 
            sc_fifo_chn_10_blk_n <= sc_fifo_chn_10_full_n;
        else 
            sc_fifo_chn_10_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sc_fifo_chn_10_din_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_enable_reg_pp0_iter3, icmp_ln416_reg_2428_pp0_iter2_reg, tmp_out_window_elem_s_reg_2469_pp0_iter2_reg, val_data_V_reg_2531, ap_block_pp0_stage0_01001, ap_block_pp1_stage0_01001, io_acc_block_signal_op471)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_01001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((io_acc_block_signal_op471 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state17)))) then 
            sc_fifo_chn_10_din <= val_data_V_reg_2531;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln416_reg_2428_pp0_iter2_reg = ap_const_lv1_1))) then 
            sc_fifo_chn_10_din <= tmp_out_window_elem_s_reg_2469_pp0_iter2_reg;
        else 
            sc_fifo_chn_10_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    sc_fifo_chn_10_write_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_enable_reg_pp0_iter3, icmp_ln416_reg_2428_pp0_iter2_reg, ap_block_pp0_stage0_11001, ap_block_pp1_stage0_11001, io_acc_block_signal_op471)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln416_reg_2428_pp0_iter2_reg = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((io_acc_block_signal_op471 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state17)))) then 
            sc_fifo_chn_10_write <= ap_const_logic_1;
        else 
            sc_fifo_chn_10_write <= ap_const_logic_0;
        end if; 
    end process;


    sc_fifo_chn_1120_blk_n_assign_proc : process(sc_fifo_chn_1120_full_n, ap_CS_fsm_state6, fc_en_fu_1301_p2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state6) and (fc_en_fu_1301_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state6) and (fc_en_fu_1301_p2 = ap_const_lv1_1)))) then 
            sc_fifo_chn_1120_blk_n <= sc_fifo_chn_1120_full_n;
        else 
            sc_fifo_chn_1120_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    sc_fifo_chn_1120_din <= rhs_V_reg_2287;

    sc_fifo_chn_1120_write_assign_proc : process(ap_CS_fsm_state6, fc_en_fu_1301_p2, io_acc_block_signal_op213, io_acc_block_signal_op217)
    begin
        if (((not((((io_acc_block_signal_op213 = ap_const_logic_0) and (fc_en_fu_1301_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op217 = ap_const_logic_0) and (fc_en_fu_1301_p2 = ap_const_lv1_1)))) and (ap_const_logic_1 = ap_CS_fsm_state6) and (fc_en_fu_1301_p2 = ap_const_lv1_0)) or (not((((io_acc_block_signal_op213 = ap_const_logic_0) and (fc_en_fu_1301_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op217 = ap_const_logic_0) and (fc_en_fu_1301_p2 = ap_const_lv1_1)))) and (ap_const_logic_1 = ap_CS_fsm_state6) and (fc_en_fu_1301_p2 = ap_const_lv1_1)))) then 
            sc_fifo_chn_1120_write <= ap_const_logic_1;
        else 
            sc_fifo_chn_1120_write <= ap_const_logic_0;
        end if; 
    end process;


    sc_fifo_chn_11_blk_n_assign_proc : process(sc_fifo_chn_11_full_n, ap_CS_fsm_state17, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, icmp_ln416_reg_2428_pp0_iter2_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln416_reg_2428_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0)))) then 
            sc_fifo_chn_11_blk_n <= sc_fifo_chn_11_full_n;
        else 
            sc_fifo_chn_11_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sc_fifo_chn_11_din_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_enable_reg_pp0_iter3, icmp_ln416_reg_2428_pp0_iter2_reg, ap_block_pp0_stage0_01001, ap_block_pp1_stage0_01001, io_acc_block_signal_op471, tmp_window_next_elem_fu_1800_p3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_01001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((io_acc_block_signal_op471 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state17)))) then 
            sc_fifo_chn_11_din <= ap_const_lv128_lc_1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln416_reg_2428_pp0_iter2_reg = ap_const_lv1_1))) then 
            sc_fifo_chn_11_din <= tmp_window_next_elem_fu_1800_p3;
        else 
            sc_fifo_chn_11_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    sc_fifo_chn_11_write_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_enable_reg_pp0_iter3, icmp_ln416_reg_2428_pp0_iter2_reg, ap_block_pp0_stage0_11001, ap_block_pp1_stage0_11001, io_acc_block_signal_op471)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln416_reg_2428_pp0_iter2_reg = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((io_acc_block_signal_op471 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state17)))) then 
            sc_fifo_chn_11_write <= ap_const_logic_1;
        else 
            sc_fifo_chn_11_write <= ap_const_logic_0;
        end if; 
    end process;


    sc_fifo_chn_1221_blk_n_assign_proc : process(sc_fifo_chn_1221_full_n, ap_CS_fsm_state6, fc_en_fu_1301_p2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state6) and (fc_en_fu_1301_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state6) and (fc_en_fu_1301_p2 = ap_const_lv1_1)))) then 
            sc_fifo_chn_1221_blk_n <= sc_fifo_chn_1221_full_n;
        else 
            sc_fifo_chn_1221_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    sc_fifo_chn_1221_din <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shift_ctrl_stride_reg_2281),32));

    sc_fifo_chn_1221_write_assign_proc : process(ap_CS_fsm_state6, fc_en_fu_1301_p2, io_acc_block_signal_op213, io_acc_block_signal_op217)
    begin
        if (((not((((io_acc_block_signal_op213 = ap_const_logic_0) and (fc_en_fu_1301_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op217 = ap_const_logic_0) and (fc_en_fu_1301_p2 = ap_const_lv1_1)))) and (ap_const_logic_1 = ap_CS_fsm_state6) and (fc_en_fu_1301_p2 = ap_const_lv1_0)) or (not((((io_acc_block_signal_op213 = ap_const_logic_0) and (fc_en_fu_1301_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op217 = ap_const_logic_0) and (fc_en_fu_1301_p2 = ap_const_lv1_1)))) and (ap_const_logic_1 = ap_CS_fsm_state6) and (fc_en_fu_1301_p2 = ap_const_lv1_1)))) then 
            sc_fifo_chn_1221_write <= ap_const_logic_1;
        else 
            sc_fifo_chn_1221_write <= ap_const_logic_0;
        end if; 
    end process;


    sc_fifo_chn_12_blk_n_assign_proc : process(sc_fifo_chn_12_full_n, ap_CS_fsm_state17, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, icmp_ln416_reg_2428_pp0_iter2_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln416_reg_2428_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0)))) then 
            sc_fifo_chn_12_blk_n <= sc_fifo_chn_12_full_n;
        else 
            sc_fifo_chn_12_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sc_fifo_chn_12_din_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_enable_reg_pp0_iter3, icmp_ln416_reg_2428_pp0_iter2_reg, ap_block_pp0_stage0_01001, ap_block_pp1_stage0_01001, io_acc_block_signal_op471, tmp_window_next_next_fu_1808_p3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_01001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((io_acc_block_signal_op471 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state17)))) then 
            sc_fifo_chn_12_din <= ap_const_lv128_lc_1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln416_reg_2428_pp0_iter2_reg = ap_const_lv1_1))) then 
            sc_fifo_chn_12_din <= tmp_window_next_next_fu_1808_p3;
        else 
            sc_fifo_chn_12_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    sc_fifo_chn_12_write_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_enable_reg_pp0_iter3, icmp_ln416_reg_2428_pp0_iter2_reg, ap_block_pp0_stage0_11001, ap_block_pp1_stage0_11001, io_acc_block_signal_op471)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln416_reg_2428_pp0_iter2_reg = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((io_acc_block_signal_op471 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state17)))) then 
            sc_fifo_chn_12_write <= ap_const_logic_1;
        else 
            sc_fifo_chn_12_write <= ap_const_logic_0;
        end if; 
    end process;


    sc_fifo_chn_1322_blk_n_assign_proc : process(sc_fifo_chn_1322_full_n, ap_CS_fsm_state6, fc_en_fu_1301_p2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state6) and (fc_en_fu_1301_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state6) and (fc_en_fu_1301_p2 = ap_const_lv1_1)))) then 
            sc_fifo_chn_1322_blk_n <= sc_fifo_chn_1322_full_n;
        else 
            sc_fifo_chn_1322_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    sc_fifo_chn_1322_din <= std_logic_vector(IEEE.numeric_std.resize(unsigned(val_V_5_reg_2267),32));

    sc_fifo_chn_1322_write_assign_proc : process(ap_CS_fsm_state6, fc_en_fu_1301_p2, io_acc_block_signal_op213, io_acc_block_signal_op217)
    begin
        if (((not((((io_acc_block_signal_op213 = ap_const_logic_0) and (fc_en_fu_1301_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op217 = ap_const_logic_0) and (fc_en_fu_1301_p2 = ap_const_lv1_1)))) and (ap_const_logic_1 = ap_CS_fsm_state6) and (fc_en_fu_1301_p2 = ap_const_lv1_0)) or (not((((io_acc_block_signal_op213 = ap_const_logic_0) and (fc_en_fu_1301_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op217 = ap_const_logic_0) and (fc_en_fu_1301_p2 = ap_const_lv1_1)))) and (ap_const_logic_1 = ap_CS_fsm_state6) and (fc_en_fu_1301_p2 = ap_const_lv1_1)))) then 
            sc_fifo_chn_1322_write <= ap_const_logic_1;
        else 
            sc_fifo_chn_1322_write <= ap_const_logic_0;
        end if; 
    end process;


    sc_fifo_chn_13_blk_n_assign_proc : process(sc_fifo_chn_13_full_n, ap_CS_fsm_state17, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, icmp_ln416_reg_2428_pp0_iter2_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln416_reg_2428_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0)))) then 
            sc_fifo_chn_13_blk_n <= sc_fifo_chn_13_full_n;
        else 
            sc_fifo_chn_13_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sc_fifo_chn_13_din_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_enable_reg_pp0_iter3, icmp_ln416_reg_2428_pp0_iter2_reg, stride_skip_reg_2474, ap_block_pp0_stage0_01001, ap_block_pp1_stage0_01001, io_acc_block_signal_op471)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_01001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((io_acc_block_signal_op471 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state17)))) then 
            sc_fifo_chn_13_din <= ap_const_logic_0;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln416_reg_2428_pp0_iter2_reg = ap_const_lv1_1))) then 
            sc_fifo_chn_13_din <= stride_skip_reg_2474(0);
        else 
            sc_fifo_chn_13_din <= 'X';
        end if; 
    end process;


    sc_fifo_chn_13_write_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_enable_reg_pp0_iter3, icmp_ln416_reg_2428_pp0_iter2_reg, ap_block_pp0_stage0_11001, ap_block_pp1_stage0_11001, io_acc_block_signal_op471)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln416_reg_2428_pp0_iter2_reg = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((io_acc_block_signal_op471 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state17)))) then 
            sc_fifo_chn_13_write <= ap_const_logic_1;
        else 
            sc_fifo_chn_13_write <= ap_const_logic_0;
        end if; 
    end process;


    sc_fifo_chn_1423_blk_n_assign_proc : process(sc_fifo_chn_1423_full_n, ap_CS_fsm_state6, fc_en_fu_1301_p2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state6) and (fc_en_fu_1301_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state6) and (fc_en_fu_1301_p2 = ap_const_lv1_1)))) then 
            sc_fifo_chn_1423_blk_n <= sc_fifo_chn_1423_full_n;
        else 
            sc_fifo_chn_1423_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    sc_fifo_chn_1423_din <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shift_ctrl_image_siz_fu_1318_p2),32));

    sc_fifo_chn_1423_write_assign_proc : process(ap_CS_fsm_state6, fc_en_fu_1301_p2, io_acc_block_signal_op213, io_acc_block_signal_op217)
    begin
        if (((not((((io_acc_block_signal_op213 = ap_const_logic_0) and (fc_en_fu_1301_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op217 = ap_const_logic_0) and (fc_en_fu_1301_p2 = ap_const_lv1_1)))) and (ap_const_logic_1 = ap_CS_fsm_state6) and (fc_en_fu_1301_p2 = ap_const_lv1_0)) or (not((((io_acc_block_signal_op213 = ap_const_logic_0) and (fc_en_fu_1301_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op217 = ap_const_logic_0) and (fc_en_fu_1301_p2 = ap_const_lv1_1)))) and (ap_const_logic_1 = ap_CS_fsm_state6) and (fc_en_fu_1301_p2 = ap_const_lv1_1)))) then 
            sc_fifo_chn_1423_write <= ap_const_logic_1;
        else 
            sc_fifo_chn_1423_write <= ap_const_logic_0;
        end if; 
    end process;


    sc_fifo_chn_14_blk_n_assign_proc : process(sc_fifo_chn_14_full_n, ap_CS_fsm_state17, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, icmp_ln416_reg_2428_pp0_iter2_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln416_reg_2428_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0)))) then 
            sc_fifo_chn_14_blk_n <= sc_fifo_chn_14_full_n;
        else 
            sc_fifo_chn_14_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sc_fifo_chn_14_din_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_enable_reg_pp0_iter3, icmp_ln416_reg_2428_pp0_iter2_reg, stride_skip_col_reg_632, ap_block_pp0_stage0_01001, ap_block_pp1_stage0_01001, io_acc_block_signal_op471)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_01001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((io_acc_block_signal_op471 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state17)))) then 
            sc_fifo_chn_14_din <= ap_const_logic_0;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln416_reg_2428_pp0_iter2_reg = ap_const_lv1_1))) then 
            sc_fifo_chn_14_din <= stride_skip_col_reg_632(0);
        else 
            sc_fifo_chn_14_din <= 'X';
        end if; 
    end process;


    sc_fifo_chn_14_write_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_enable_reg_pp0_iter3, icmp_ln416_reg_2428_pp0_iter2_reg, ap_block_pp0_stage0_11001, ap_block_pp1_stage0_11001, io_acc_block_signal_op471)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln416_reg_2428_pp0_iter2_reg = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((io_acc_block_signal_op471 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state17)))) then 
            sc_fifo_chn_14_write <= ap_const_logic_1;
        else 
            sc_fifo_chn_14_write <= ap_const_logic_0;
        end if; 
    end process;


    sc_fifo_chn_1524_blk_n_assign_proc : process(sc_fifo_chn_1524_full_n, ap_CS_fsm_state6, fc_en_fu_1301_p2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state6) and (fc_en_fu_1301_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state6) and (fc_en_fu_1301_p2 = ap_const_lv1_1)))) then 
            sc_fifo_chn_1524_blk_n <= sc_fifo_chn_1524_full_n;
        else 
            sc_fifo_chn_1524_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sc_fifo_chn_1524_din_assign_proc : process(fc_en_fu_1301_p2, ap_condition_419)
    begin
        if ((ap_const_boolean_1 = ap_condition_419)) then
            if ((fc_en_fu_1301_p2 = ap_const_lv1_1)) then 
                sc_fifo_chn_1524_din <= ap_const_logic_1;
            elsif ((fc_en_fu_1301_p2 = ap_const_lv1_0)) then 
                sc_fifo_chn_1524_din <= ap_const_logic_0;
            else 
                sc_fifo_chn_1524_din <= 'X';
            end if;
        else 
            sc_fifo_chn_1524_din <= 'X';
        end if; 
    end process;


    sc_fifo_chn_1524_write_assign_proc : process(ap_CS_fsm_state6, fc_en_fu_1301_p2, io_acc_block_signal_op213, io_acc_block_signal_op217)
    begin
        if (((not((((io_acc_block_signal_op213 = ap_const_logic_0) and (fc_en_fu_1301_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op217 = ap_const_logic_0) and (fc_en_fu_1301_p2 = ap_const_lv1_1)))) and (ap_const_logic_1 = ap_CS_fsm_state6) and (fc_en_fu_1301_p2 = ap_const_lv1_0)) or (not((((io_acc_block_signal_op213 = ap_const_logic_0) and (fc_en_fu_1301_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op217 = ap_const_logic_0) and (fc_en_fu_1301_p2 = ap_const_lv1_1)))) and (ap_const_logic_1 = ap_CS_fsm_state6) and (fc_en_fu_1301_p2 = ap_const_lv1_1)))) then 
            sc_fifo_chn_1524_write <= ap_const_logic_1;
        else 
            sc_fifo_chn_1524_write <= ap_const_logic_0;
        end if; 
    end process;


    sc_fifo_chn_15_blk_n_assign_proc : process(sc_fifo_chn_15_full_n, ap_CS_fsm_state17, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, icmp_ln416_reg_2428_pp0_iter2_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln416_reg_2428_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0)))) then 
            sc_fifo_chn_15_blk_n <= sc_fifo_chn_15_full_n;
        else 
            sc_fifo_chn_15_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sc_fifo_chn_15_din_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_enable_reg_pp0_iter3, icmp_ln416_reg_2428_pp0_iter2_reg, tmp_out_eol_reg_2445_pp0_iter2_reg, ap_block_pp0_stage0_01001, ap_block_pp1_stage0_01001, io_acc_block_signal_op471)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_01001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((io_acc_block_signal_op471 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state17)))) then 
            sc_fifo_chn_15_din <= ap_const_logic_0;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln416_reg_2428_pp0_iter2_reg = ap_const_lv1_1))) then 
            sc_fifo_chn_15_din <= tmp_out_eol_reg_2445_pp0_iter2_reg(0);
        else 
            sc_fifo_chn_15_din <= 'X';
        end if; 
    end process;


    sc_fifo_chn_15_write_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_enable_reg_pp0_iter3, icmp_ln416_reg_2428_pp0_iter2_reg, ap_block_pp0_stage0_11001, ap_block_pp1_stage0_11001, io_acc_block_signal_op471)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln416_reg_2428_pp0_iter2_reg = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((io_acc_block_signal_op471 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state17)))) then 
            sc_fifo_chn_15_write <= ap_const_logic_1;
        else 
            sc_fifo_chn_15_write <= ap_const_logic_0;
        end if; 
    end process;


    sc_fifo_chn_16_blk_n_assign_proc : process(sc_fifo_chn_16_full_n, ap_CS_fsm_state17, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, icmp_ln416_reg_2428_pp0_iter2_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln416_reg_2428_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0)))) then 
            sc_fifo_chn_16_blk_n <= sc_fifo_chn_16_full_n;
        else 
            sc_fifo_chn_16_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sc_fifo_chn_16_din_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_enable_reg_pp0_iter3, icmp_ln416_reg_2428_pp0_iter2_reg, tmp_out_tlast_reg_697_pp0_iter2_reg, val_tlast_V_reg_2536, ap_block_pp0_stage0_01001, ap_block_pp1_stage0_01001, io_acc_block_signal_op471)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_01001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((io_acc_block_signal_op471 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state17)))) then 
            sc_fifo_chn_16_din <= val_tlast_V_reg_2536(0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln416_reg_2428_pp0_iter2_reg = ap_const_lv1_1))) then 
            sc_fifo_chn_16_din <= tmp_out_tlast_reg_697_pp0_iter2_reg(0);
        else 
            sc_fifo_chn_16_din <= 'X';
        end if; 
    end process;


    sc_fifo_chn_16_write_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_enable_reg_pp0_iter3, icmp_ln416_reg_2428_pp0_iter2_reg, ap_block_pp0_stage0_11001, ap_block_pp1_stage0_11001, io_acc_block_signal_op471)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln416_reg_2428_pp0_iter2_reg = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((io_acc_block_signal_op471 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state17)))) then 
            sc_fifo_chn_16_write <= ap_const_logic_1;
        else 
            sc_fifo_chn_16_write <= ap_const_logic_0;
        end if; 
    end process;


    sc_fifo_chn_17_blk_n_assign_proc : process(sc_fifo_chn_17_full_n, ap_CS_fsm_state17, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, icmp_ln416_reg_2428_pp0_iter2_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln416_reg_2428_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0)))) then 
            sc_fifo_chn_17_blk_n <= sc_fifo_chn_17_full_n;
        else 
            sc_fifo_chn_17_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sc_fifo_chn_17_din_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_enable_reg_pp0_iter3, icmp_ln416_reg_2428_pp0_iter2_reg, ap_phi_reg_pp0_iter3_tmp_out_EOP_reg_934, ap_block_pp0_stage0_01001, ap_block_pp1_stage0_01001, io_acc_block_signal_op471, icmp_ln140_fu_2046_p2)
    begin
        if (((io_acc_block_signal_op471 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            sc_fifo_chn_17_din <= icmp_ln140_fu_2046_p2(0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_01001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            sc_fifo_chn_17_din <= ap_const_logic_0;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln416_reg_2428_pp0_iter2_reg = ap_const_lv1_1))) then 
            sc_fifo_chn_17_din <= ap_phi_reg_pp0_iter3_tmp_out_EOP_reg_934(0);
        else 
            sc_fifo_chn_17_din <= 'X';
        end if; 
    end process;


    sc_fifo_chn_17_write_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_enable_reg_pp0_iter3, icmp_ln416_reg_2428_pp0_iter2_reg, ap_block_pp0_stage0_11001, ap_block_pp1_stage0_11001, io_acc_block_signal_op471)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln416_reg_2428_pp0_iter2_reg = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((io_acc_block_signal_op471 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state17)))) then 
            sc_fifo_chn_17_write <= ap_const_logic_1;
        else 
            sc_fifo_chn_17_write <= ap_const_logic_0;
        end if; 
    end process;


    sc_fifo_chn_18_blk_n_assign_proc : process(sc_fifo_chn_18_full_n, ap_CS_fsm_state17, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, icmp_ln416_reg_2428_pp0_iter2_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln416_reg_2428_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0)))) then 
            sc_fifo_chn_18_blk_n <= sc_fifo_chn_18_full_n;
        else 
            sc_fifo_chn_18_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sc_fifo_chn_18_din_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_enable_reg_pp0_iter3, icmp_ln416_reg_2428_pp0_iter2_reg, tmp_row_idx_reg_830, ap_block_pp0_stage0_01001, ap_block_pp1_stage0_01001, io_acc_block_signal_op471)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_01001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((io_acc_block_signal_op471 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state17)))) then 
            sc_fifo_chn_18_din <= ap_const_lv32_0;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln416_reg_2428_pp0_iter2_reg = ap_const_lv1_1))) then 
            sc_fifo_chn_18_din <= tmp_row_idx_reg_830;
        else 
            sc_fifo_chn_18_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    sc_fifo_chn_18_write_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_enable_reg_pp0_iter3, icmp_ln416_reg_2428_pp0_iter2_reg, ap_block_pp0_stage0_11001, ap_block_pp1_stage0_11001, io_acc_block_signal_op471)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln416_reg_2428_pp0_iter2_reg = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((io_acc_block_signal_op471 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state17)))) then 
            sc_fifo_chn_18_write <= ap_const_logic_1;
        else 
            sc_fifo_chn_18_write <= ap_const_logic_0;
        end if; 
    end process;


    sc_fifo_chn_19_blk_n_assign_proc : process(sc_fifo_chn_19_full_n, ap_CS_fsm_state17, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, icmp_ln416_reg_2428_pp0_iter2_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln416_reg_2428_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0)))) then 
            sc_fifo_chn_19_blk_n <= sc_fifo_chn_19_full_n;
        else 
            sc_fifo_chn_19_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sc_fifo_chn_19_din_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_enable_reg_pp0_iter3, icmp_ln416_reg_2428_pp0_iter2_reg, tmp_col_idx_reg_609, ap_block_pp0_stage0_01001, ap_block_pp1_stage0_01001, io_acc_block_signal_op471)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_01001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((io_acc_block_signal_op471 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state17)))) then 
            sc_fifo_chn_19_din <= ap_const_lv32_0;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln416_reg_2428_pp0_iter2_reg = ap_const_lv1_1))) then 
            sc_fifo_chn_19_din <= tmp_col_idx_reg_609;
        else 
            sc_fifo_chn_19_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    sc_fifo_chn_19_write_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_enable_reg_pp0_iter3, icmp_ln416_reg_2428_pp0_iter2_reg, ap_block_pp0_stage0_11001, ap_block_pp1_stage0_11001, io_acc_block_signal_op471)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln416_reg_2428_pp0_iter2_reg = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((io_acc_block_signal_op471 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state17)))) then 
            sc_fifo_chn_19_write <= ap_const_logic_1;
        else 
            sc_fifo_chn_19_write <= ap_const_logic_0;
        end if; 
    end process;


    sc_fifo_chn_8_blk_n_assign_proc : process(sc_fifo_chn_8_full_n, ap_CS_fsm_state6, fc_en_fu_1301_p2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state6) and (fc_en_fu_1301_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state6) and (fc_en_fu_1301_p2 = ap_const_lv1_1)))) then 
            sc_fifo_chn_8_blk_n <= sc_fifo_chn_8_full_n;
        else 
            sc_fifo_chn_8_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    sc_fifo_chn_8_din_assign_proc : process(fc_en_fu_1301_p2, ret_V_8_reg_2305, ap_condition_419)
    begin
        if ((ap_const_boolean_1 = ap_condition_419)) then
            if ((fc_en_fu_1301_p2 = ap_const_lv1_1)) then 
                sc_fifo_chn_8_din <= ap_const_lv32_0;
            elsif ((fc_en_fu_1301_p2 = ap_const_lv1_0)) then 
                sc_fifo_chn_8_din <= ret_V_8_reg_2305;
            else 
                sc_fifo_chn_8_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            sc_fifo_chn_8_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    sc_fifo_chn_8_write_assign_proc : process(ap_CS_fsm_state6, fc_en_fu_1301_p2, io_acc_block_signal_op213, io_acc_block_signal_op217)
    begin
        if (((not((((io_acc_block_signal_op213 = ap_const_logic_0) and (fc_en_fu_1301_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op217 = ap_const_logic_0) and (fc_en_fu_1301_p2 = ap_const_lv1_1)))) and (ap_const_logic_1 = ap_CS_fsm_state6) and (fc_en_fu_1301_p2 = ap_const_lv1_0)) or (not((((io_acc_block_signal_op213 = ap_const_logic_0) and (fc_en_fu_1301_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op217 = ap_const_logic_0) and (fc_en_fu_1301_p2 = ap_const_lv1_1)))) and (ap_const_logic_1 = ap_CS_fsm_state6) and (fc_en_fu_1301_p2 = ap_const_lv1_1)))) then 
            sc_fifo_chn_8_write <= ap_const_logic_1;
        else 
            sc_fifo_chn_8_write <= ap_const_logic_0;
        end if; 
    end process;


    sc_fifo_chn_9_blk_n_assign_proc : process(sc_fifo_chn_9_full_n, ap_CS_fsm_state6, fc_en_fu_1301_p2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state6) and (fc_en_fu_1301_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state6) and (fc_en_fu_1301_p2 = ap_const_lv1_1)))) then 
            sc_fifo_chn_9_blk_n <= sc_fifo_chn_9_full_n;
        else 
            sc_fifo_chn_9_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    sc_fifo_chn_9_din <= shift_ctrl_stride_st_reg_2311;

    sc_fifo_chn_9_write_assign_proc : process(ap_CS_fsm_state6, fc_en_fu_1301_p2, io_acc_block_signal_op213, io_acc_block_signal_op217)
    begin
        if (((not((((io_acc_block_signal_op213 = ap_const_logic_0) and (fc_en_fu_1301_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op217 = ap_const_logic_0) and (fc_en_fu_1301_p2 = ap_const_lv1_1)))) and (ap_const_logic_1 = ap_CS_fsm_state6) and (fc_en_fu_1301_p2 = ap_const_lv1_0)) or (not((((io_acc_block_signal_op213 = ap_const_logic_0) and (fc_en_fu_1301_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op217 = ap_const_logic_0) and (fc_en_fu_1301_p2 = ap_const_lv1_1)))) and (ap_const_logic_1 = ap_CS_fsm_state6) and (fc_en_fu_1301_p2 = ap_const_lv1_1)))) then 
            sc_fifo_chn_9_write <= ap_const_logic_1;
        else 
            sc_fifo_chn_9_write <= ap_const_logic_0;
        end if; 
    end process;

    sel_next_V_fu_1825_p2 <= std_logic_vector(unsigned(clb_sel_V_2_fu_264) + unsigned(ap_const_lv4_1));
    select_ln61_fu_1888_p3 <= 
        ap_const_lv4_F when (icmp_ln891_4_fu_1882_p2(0) = '1') else 
        ap_const_lv4_1;
        sext_ln1354_1_fu_1361_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_4_fu_1352_p2),33));

        sext_ln1354_2_fu_1370_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_6_fu_1365_p2),32));

        sext_ln1354_fu_1357_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_4_fu_1352_p2),32));

    shift_ctrl_image_siz_fu_1318_p2 <= std_logic_vector(unsigned(zext_ln215_2_fu_1274_p1) + unsigned(zext_ln385_fu_1314_p1));
    shift_ctrl_stride_fu_1244_p2 <= std_logic_vector(unsigned(zext_ln387_1_fu_1240_p1) + unsigned(ap_const_lv17_1));
    shift_ctrl_stride_st_fu_2085_p0 <= rhs_V_fu_1250_p1(16 - 1 downto 0);
    shl_ln_fu_1307_p3 <= (val_V_6_reg_2272 & ap_const_lv1_0);
    stride_count_channel_fu_1735_p2 <= std_logic_vector(unsigned(ap_phi_mux_i_op_assign_5_phi_fu_847_p4) + unsigned(ap_const_lv32_1));
    stride_count_col_1_fu_1921_p3 <= 
        ap_const_lv32_0 when (icmp_ln508_fu_1909_p2(0) = '1') else 
        stride_count_col_reg_644;
    stride_count_row_fu_1770_p3 <= 
        ap_const_lv32_0 when (or_ln487_fu_1758_p2(0) = '1') else 
        add_ln487_fu_1764_p2;
    stride_skip_fu_1673_p2 <= (or_ln426_fu_1667_p2 or icmp_ln887_2_fu_1657_p2);
    sub_ln388_fu_1259_p2 <= std_logic_vector(unsigned(zext_ln215_4_fu_1256_p1) - unsigned(shift_ctrl_stride_reg_2281));
    tmp_57_fu_2026_p3 <= val_tkeep_V_reg_2541(15 downto 15);
    tmp_58_fu_2053_p3 <= val_tkeep_V_reg_2541(15 downto 15);
    tmp_62_fu_1485_p3 <= v_assign_reg_688(31 downto 31);
    tmp_63_fu_1707_p3 <= p_Val2_11_reg_710_pp0_iter1_reg(15 downto 15);
    tmp_64_fu_1532_p3 <= ap_phi_mux_p_Val2_11_phi_fu_714_p4(15 downto 15);
    tmp_65_fu_1846_p4 <= clb_sel_V_fu_1831_p3(3 downto 1);
    tmp_66_fu_1947_p3 <= p_Val2_13_reg_1012(15 downto 15);
    tmp_out_eol_fu_1527_p2 <= "1" when (v_assign_reg_688 = add_ln466_reg_2379) else "0";
    tmp_out_window_elem_s_fu_1638_p3 <= 
        ap_const_lv128_lc_1 when (tmp_59_reg_2413(0) = '1') else 
        ap_phi_reg_pp0_iter1_window_tmp_V_load_0_reg_756;
    tmp_out_window_next_1_fu_1793_p3 <= 
        ap_phi_reg_pp0_iter3_tmp_1_V_reg_925 when (trunc_ln641_1_reg_2408(0) = '1') else 
        ap_phi_reg_pp0_iter3_tmp_0_V_reg_916;
    tmp_out_window_next_s_fu_1786_p3 <= 
        ap_phi_reg_pp0_iter3_tmp_1_V_reg_925 when (trunc_ln641_reg_2403(0) = '1') else 
        ap_phi_reg_pp0_iter3_tmp_0_V_reg_916;
    tmp_window_next_elem_fu_1800_p3 <= 
        ap_const_lv128_lc_1 when (tmp_60_reg_2418(0) = '1') else 
        tmp_out_window_next_1_fu_1793_p3;
    tmp_window_next_next_fu_1808_p3 <= 
        ap_const_lv128_lc_1 when (tmp_61_reg_2423(0) = '1') else 
        tmp_out_window_next_s_fu_1786_p3;
    trunc_ln140_1_fu_1715_p1 <= p_Val2_11_reg_710_pp0_iter1_reg(1 - 1 downto 0);
    trunc_ln140_2_fu_1955_p1 <= p_Val2_13_reg_1012(1 - 1 downto 0);
    trunc_ln140_fu_2033_p1 <= val_tkeep_V_reg_2541(1 - 1 downto 0);
    trunc_ln496_fu_1540_p1 <= ap_phi_mux_p_Val2_11_phi_fu_714_p4(1 - 1 downto 0);
    trunc_ln598_fu_2060_p1 <= val_tkeep_V_reg_2541(1 - 1 downto 0);
    trunc_ln641_1_fu_1440_p1 <= clb_sel_W_V_1_1_reg_488(1 - 1 downto 0);
    trunc_ln641_fu_1436_p1 <= clb_sel_W_V_0_1_reg_497(1 - 1 downto 0);
    trunc_ln647_1_fu_1693_p1 <= ap_phi_mux_clb_buffer_mVec_read_9_phi_fu_871_p4(128 - 1 downto 0);
    trunc_ln647_fu_1679_p1 <= ap_phi_mux_clb_buffer_mVec_read_8_phi_fu_858_p4(128 - 1 downto 0);
    trunc_ln821_fu_1523_p1 <= v_assign_reg_688(1 - 1 downto 0);
    u_1_fu_1560_p2 <= std_logic_vector(unsigned(v_assign_reg_688) + unsigned(ap_const_lv32_1));
    u_start_fu_2103_p0 <= zp_count_reg_2328(16 - 1 downto 0);
    xor_ln431_fu_1498_p2 <= (icmp_ln431_1_fu_1493_p2 xor ap_const_lv1_1);
    xor_ln487_fu_1752_p2 <= (icmp_ln487_fu_1747_p2 xor ap_const_lv1_1);
    zext_ln215_2_fu_1274_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(val_V_reg_2242),18));
    zext_ln215_3_fu_1277_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(val_V_3_reg_2255),17));
    zext_ln215_4_fu_1256_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(val_V_4_reg_2261),17));
    zext_ln385_fu_1314_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_1307_p3),18));
    zext_ln387_1_fu_1240_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ctrl_stride_dout),17));
    zext_ln387_fu_1333_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(val_V_2_reg_2249),32));
    zext_ln544_1_fu_1628_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_1125),64));
    zext_ln544_2_fu_1597_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_1121),64));
    zext_ln544_3_fu_1633_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_1125),64));
    zext_ln544_fu_1592_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_1121),64));
    zext_ln547_fu_1209_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bvh_d_index_reg_477),32));
    zp_count_1_fu_1915_p2 <= std_logic_vector(unsigned(p_0541_0_reg_622) + unsigned(ap_const_lv32_FFFFFFFF));
    zp_count_3_fu_1939_p3 <= 
        zp_count_reg_2328 when (icmp_ln508_fu_1909_p2(0) = '1') else 
        zp_count_1_fu_1915_p2;
    zp_count_fu_1280_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(val_V_6_reg_2272),32));
end behav;
