INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alec/hello-risc/src/types.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alec/hello-risc/src/util_encoder.sv" into library xil_defaultlib
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [/home/alec/hello-risc/src/util_encoder.sv:39]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alec/hello-risc/tests/synchronous_fifo_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronous_fifo_behavioural
INFO: [VRFC 10-311] analyzing module synchronous_fifo_tb
WARNING: [VRFC 10-3824] variable 'ins' must explicitly be declared as automatic or static [/home/alec/hello-risc/tests/synchronous_fifo_tb.sv:108]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alec/hello-risc/tests/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alec/hello-risc/src/register_file/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alec/hello-risc/src/ifu/IFU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alec/hello-risc/src/reservation_station/reservation_station.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reservation_station
WARNING: [VRFC 10-3467] initial value of parameter 'DATA_WIDTH' is omitted [/home/alec/hello-risc/src/reservation_station/reservation_station.sv:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alec/hello-risc/src/cdb/cdb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CDB_Arbiter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alec/hello-risc/src/lsu/lsu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_unit
INFO: [VRFC 10-311] analyzing module store_unit
INFO: [VRFC 10-311] analyzing module lsu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alec/hello-risc/src/alu/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alec/hello-risc/src/bu/bu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bu
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'result' is not allowed [/home/alec/hello-risc/src/bu/bu.sv:96]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alec/hello-risc/src/memory/memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alec/hello-risc/src/cpu/cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alec/hello-risc/src/instruction_decoder/instruction_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_format_decoder
INFO: [VRFC 10-311] analyzing module instruction_issuer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alec/hello-risc/src/synchronous_fifo/synchronous_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronous_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alec/hello-risc/src/frontend/frontend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frontend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alec/hello-risc/src/alu/alu_behavioural.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_behavioural
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alec/hello-risc/src/alu/alu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alec/hello-risc/src/cdb/cdb_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cdb_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/alec/hello-risc/src/cdb/cdb_behavioural.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CDB_Arbiter_Behavioural
