#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Mar 11 20:07:59 2018
# Process ID: 27978
# Current directory: /home/trevor/mylab/experiments/20180311-tmc-mandelframe/vivado/mandelbrot_frame_1/mandelbrot_frame_1.runs/impl_1
# Command line: vivado -log main.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source main.tcl -notrace
# Log file: /home/trevor/mylab/experiments/20180311-tmc-mandelframe/vivado/mandelbrot_frame_1/mandelbrot_frame_1.runs/impl_1/main.vdi
# Journal file: /home/trevor/mylab/experiments/20180311-tmc-mandelframe/vivado/mandelbrot_frame_1/mandelbrot_frame_1.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source main.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/trevor/mylab/vivado-library/ip/mandelbrot_frame/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
Command: link_design -top main -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/experiments/20180311-tmc-mandelframe/vivado/mandelbrot_frame_1/mandelbrot_frame_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_wrapper_i/design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/experiments/20180311-tmc-mandelframe/vivado/mandelbrot_frame_1/mandelbrot_frame_1.srcs/sources_1/bd/design_1/ip/design_1_mandelbrot_frame_0_0/design_1_mandelbrot_frame_0_0.dcp' for cell 'design_1_wrapper_i/design_1_i/mandelbrot_frame_0'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/experiments/20180311-tmc-mandelframe/vivado/mandelbrot_frame_1/mandelbrot_frame_1.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.dcp' for cell 'design_1_wrapper_i/design_1_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/experiments/20180311-tmc-mandelframe/vivado/mandelbrot_frame_1/mandelbrot_frame_1.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0.dcp' for cell 'design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/experiments/20180311-tmc-mandelframe/vivado/mandelbrot_frame_1/mandelbrot_frame_1.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0.dcp' for cell 'design_1_wrapper_i/design_1_i/v_tc_0'
INFO: [Netlist 29-17] Analyzing 86 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/trevor/mylab/experiments/20180311-tmc-mandelframe/vivado/mandelbrot_frame_1/mandelbrot_frame_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_wrapper_i/design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180311-tmc-mandelframe/vivado/mandelbrot_frame_1/mandelbrot_frame_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_wrapper_i/design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/trevor/mylab/experiments/20180311-tmc-mandelframe/vivado/mandelbrot_frame_1/mandelbrot_frame_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_wrapper_i/design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/trevor/mylab/experiments/20180311-tmc-mandelframe/vivado/mandelbrot_frame_1/mandelbrot_frame_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/trevor/mylab/experiments/20180311-tmc-mandelframe/vivado/mandelbrot_frame_1/mandelbrot_frame_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 2003.629 ; gain = 531.465 ; free physical = 390 ; free virtual = 5803
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180311-tmc-mandelframe/vivado/mandelbrot_frame_1/mandelbrot_frame_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_wrapper_i/design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/trevor/mylab/experiments/20180311-tmc-mandelframe/vivado/mandelbrot_frame_1/mandelbrot_frame_1.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180311-tmc-mandelframe/vivado/mandelbrot_frame_1/mandelbrot_frame_1.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/trevor/mylab/experiments/20180311-tmc-mandelframe/vivado/mandelbrot_frame_1/mandelbrot_frame_1.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180311-tmc-mandelframe/vivado/mandelbrot_frame_1/mandelbrot_frame_1.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/trevor/mylab/experiments/20180311-tmc-mandelframe/vivado/mandelbrot_frame_1/mandelbrot_frame_1.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc]
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180311-tmc-mandelframe/vivado/mandelbrot_frame_1/mandelbrot_frame_1.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/trevor/mylab/experiments/20180311-tmc-mandelframe/vivado/mandelbrot_frame_1/mandelbrot_frame_1.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0.dcp'
Parsing XDC File [/home/trevor/mylab/experiments/20180311-tmc-mandelframe/vivado/mandelbrot_frame_1/mandelbrot_frame_1.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc] for cell 'design_1_wrapper_i/design_1_i/v_tc_0/U0'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180311-tmc-mandelframe/vivado/mandelbrot_frame_1/mandelbrot_frame_1.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc] for cell 'design_1_wrapper_i/design_1_i/v_tc_0/U0'
Parsing XDC File [/home/trevor/mylab/experiments/20180311-tmc-mandelframe/vivado/mandelbrot_frame_1/mandelbrot_frame_1.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180311-tmc-mandelframe/vivado/mandelbrot_frame_1/mandelbrot_frame_1.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/CDC_SINGLE_REMAP_UNDERFLOW_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/CDC_SINGLE_REMAP_UNDERFLOW_INST/xpm_cdc_single_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_wrapper_i/design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:51 . Memory (MB): peak = 2003.629 ; gain = 854.164 ; free physical = 392 ; free virtual = 5803
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2067.664 ; gain = 64.031 ; free physical = 385 ; free virtual = 5796
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 6 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1e6e4a9f0

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2067.664 ; gain = 0.000 ; free physical = 385 ; free virtual = 5796
INFO: [Opt 31-389] Phase Retarget created 31 cells and removed 69 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1378ec736

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2067.664 ; gain = 0.000 ; free physical = 385 ; free virtual = 5796
INFO: [Opt 31-389] Phase Constant propagation created 40 cells and removed 160 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1aff4d068

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2067.664 ; gain = 0.000 ; free physical = 385 ; free virtual = 5796
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 397 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1aff4d068

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2067.664 ; gain = 0.000 ; free physical = 385 ; free virtual = 5796
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1aff4d068

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2067.664 ; gain = 0.000 ; free physical = 385 ; free virtual = 5796
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2067.664 ; gain = 0.000 ; free physical = 385 ; free virtual = 5796
Ending Logic Optimization Task | Checksum: 1aff4d068

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2067.664 ; gain = 0.000 ; free physical = 385 ; free virtual = 5796

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.425 | TNS=-322.693 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 14e00262c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2339.926 ; gain = 0.000 ; free physical = 377 ; free virtual = 5788
Ending Power Optimization Task | Checksum: 14e00262c

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2339.926 ; gain = 272.262 ; free physical = 382 ; free virtual = 5793
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2339.926 ; gain = 0.000 ; free physical = 382 ; free virtual = 5794
INFO: [Common 17-1381] The checkpoint '/home/trevor/mylab/experiments/20180311-tmc-mandelframe/vivado/mandelbrot_frame_1/mandelbrot_frame_1.runs/impl_1/main_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file main_drc_opted.rpt -pb main_drc_opted.pb -rpx main_drc_opted.rpx
Command: report_drc -file main_drc_opted.rpt -pb main_drc_opted.pb -rpx main_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/trevor/mylab/experiments/20180311-tmc-mandelframe/vivado/mandelbrot_frame_1/mandelbrot_frame_1.runs/impl_1/main_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2339.926 ; gain = 0.000 ; free physical = 360 ; free virtual = 5771
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e4f308d1

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2339.926 ; gain = 0.000 ; free physical = 360 ; free virtual = 5771
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2339.926 ; gain = 0.000 ; free physical = 360 ; free virtual = 5771

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 124b485dc

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2339.926 ; gain = 0.000 ; free physical = 360 ; free virtual = 5772

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 136e104ad

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2339.926 ; gain = 0.000 ; free physical = 358 ; free virtual = 5769

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 136e104ad

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2339.926 ; gain = 0.000 ; free physical = 358 ; free virtual = 5769
Phase 1 Placer Initialization | Checksum: 136e104ad

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2339.926 ; gain = 0.000 ; free physical = 358 ; free virtual = 5769

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 11ebae690

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2339.926 ; gain = 0.000 ; free physical = 344 ; free virtual = 5755

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11ebae690

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2339.926 ; gain = 0.000 ; free physical = 344 ; free virtual = 5755

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 903712da

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2339.926 ; gain = 0.000 ; free physical = 344 ; free virtual = 5755

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 9c55eb65

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2339.926 ; gain = 0.000 ; free physical = 344 ; free virtual = 5755

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 9c55eb65

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2339.926 ; gain = 0.000 ; free physical = 344 ; free virtual = 5755

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 9c55eb65

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2339.926 ; gain = 0.000 ; free physical = 344 ; free virtual = 5755

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: ef7ba3bf

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2339.926 ; gain = 0.000 ; free physical = 339 ; free virtual = 5750

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 104a80c63

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2339.926 ; gain = 0.000 ; free physical = 342 ; free virtual = 5754

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1d3e0050f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2339.926 ; gain = 0.000 ; free physical = 342 ; free virtual = 5754

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1d3e0050f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2339.926 ; gain = 0.000 ; free physical = 342 ; free virtual = 5754

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 18c5bb137

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2339.926 ; gain = 0.000 ; free physical = 342 ; free virtual = 5753
Phase 3 Detail Placement | Checksum: 18c5bb137

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2339.926 ; gain = 0.000 ; free physical = 342 ; free virtual = 5753

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1e842e76f

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e842e76f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2339.926 ; gain = 0.000 ; free physical = 343 ; free virtual = 5754
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.410. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1c4aed013

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2339.926 ; gain = 0.000 ; free physical = 343 ; free virtual = 5755
Phase 4.1 Post Commit Optimization | Checksum: 1c4aed013

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2339.926 ; gain = 0.000 ; free physical = 343 ; free virtual = 5755

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c4aed013

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2339.926 ; gain = 0.000 ; free physical = 344 ; free virtual = 5755

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1c4aed013

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2339.926 ; gain = 0.000 ; free physical = 344 ; free virtual = 5755

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1762dc674

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2339.926 ; gain = 0.000 ; free physical = 344 ; free virtual = 5755
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1762dc674

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2339.926 ; gain = 0.000 ; free physical = 344 ; free virtual = 5755
Ending Placer Task | Checksum: ea8e986a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2339.926 ; gain = 0.000 ; free physical = 353 ; free virtual = 5764
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2339.926 ; gain = 0.000 ; free physical = 353 ; free virtual = 5764
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2339.926 ; gain = 0.000 ; free physical = 351 ; free virtual = 5763
INFO: [Common 17-1381] The checkpoint '/home/trevor/mylab/experiments/20180311-tmc-mandelframe/vivado/mandelbrot_frame_1/mandelbrot_frame_1.runs/impl_1/main_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file main_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2339.926 ; gain = 0.000 ; free physical = 346 ; free virtual = 5757
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_placed.rpt -pb main_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2339.926 ; gain = 0.000 ; free physical = 351 ; free virtual = 5763
INFO: [runtcl-4] Executing : report_control_sets -verbose -file main_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2339.926 ; gain = 0.000 ; free physical = 350 ; free virtual = 5762
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: c5912b76 ConstDB: 0 ShapeSum: 24fd6cf4 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1a824d4d0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2339.926 ; gain = 0.000 ; free physical = 234 ; free virtual = 5646
Post Restoration Checksum: NetGraph: f8020962 NumContArr: b022cb6e Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1a824d4d0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2339.926 ; gain = 0.000 ; free physical = 234 ; free virtual = 5646

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1a824d4d0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2339.926 ; gain = 0.000 ; free physical = 204 ; free virtual = 5616

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1a824d4d0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2339.926 ; gain = 0.000 ; free physical = 204 ; free virtual = 5616
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: c7f83811

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2339.926 ; gain = 0.000 ; free physical = 197 ; free virtual = 5609
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.310 | TNS=-218.676| WHS=-0.335 | THS=-20.693|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: ae704878

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2339.926 ; gain = 0.000 ; free physical = 198 ; free virtual = 5609
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.310 | TNS=-201.195| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 8dc984c2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2339.926 ; gain = 0.000 ; free physical = 198 ; free virtual = 5610
Phase 2 Router Initialization | Checksum: f39df1b7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2339.926 ; gain = 0.000 ; free physical = 198 ; free virtual = 5610

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: a64fa3ec

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2339.926 ; gain = 0.000 ; free physical = 200 ; free virtual = 5612

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 59
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.689 | TNS=-273.222| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1f8d8cb1a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2339.926 ; gain = 0.000 ; free physical = 175 ; free virtual = 5588

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.503 | TNS=-252.311| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 15a0523b7

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 2339.926 ; gain = 0.000 ; free physical = 176 ; free virtual = 5589

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.545 | TNS=-257.718| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 10b45f3fd

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 2339.926 ; gain = 0.000 ; free physical = 177 ; free virtual = 5590
Phase 4 Rip-up And Reroute | Checksum: 10b45f3fd

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 2339.926 ; gain = 0.000 ; free physical = 177 ; free virtual = 5590

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: ef335f77

Time (s): cpu = 00:00:39 ; elapsed = 00:00:32 . Memory (MB): peak = 2339.926 ; gain = 0.000 ; free physical = 177 ; free virtual = 5590
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.424 | TNS=-230.952| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 17cc25f5a

Time (s): cpu = 00:00:39 ; elapsed = 00:00:32 . Memory (MB): peak = 2339.926 ; gain = 0.000 ; free physical = 176 ; free virtual = 5588

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 17cc25f5a

Time (s): cpu = 00:00:39 ; elapsed = 00:00:32 . Memory (MB): peak = 2339.926 ; gain = 0.000 ; free physical = 176 ; free virtual = 5588
Phase 5 Delay and Skew Optimization | Checksum: 17cc25f5a

Time (s): cpu = 00:00:39 ; elapsed = 00:00:32 . Memory (MB): peak = 2339.926 ; gain = 0.000 ; free physical = 176 ; free virtual = 5588

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 18eafbaf7

Time (s): cpu = 00:00:39 ; elapsed = 00:00:32 . Memory (MB): peak = 2339.926 ; gain = 0.000 ; free physical = 176 ; free virtual = 5588
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.416 | TNS=-226.185| WHS=0.096  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1f65a0443

Time (s): cpu = 00:00:39 ; elapsed = 00:00:32 . Memory (MB): peak = 2339.926 ; gain = 0.000 ; free physical = 176 ; free virtual = 5588
Phase 6 Post Hold Fix | Checksum: 1f65a0443

Time (s): cpu = 00:00:39 ; elapsed = 00:00:32 . Memory (MB): peak = 2339.926 ; gain = 0.000 ; free physical = 176 ; free virtual = 5588

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.182891 %
  Global Horizontal Routing Utilization  = 0.181156 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 37.8378%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 29.7297%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 50%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 23.5294%, No Congested Regions.
Phase 7 Route finalize | Checksum: 17a1044c5

Time (s): cpu = 00:00:39 ; elapsed = 00:00:32 . Memory (MB): peak = 2339.926 ; gain = 0.000 ; free physical = 176 ; free virtual = 5588

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 17a1044c5

Time (s): cpu = 00:00:39 ; elapsed = 00:00:32 . Memory (MB): peak = 2339.926 ; gain = 0.000 ; free physical = 175 ; free virtual = 5587

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: db98d783

Time (s): cpu = 00:00:39 ; elapsed = 00:00:33 . Memory (MB): peak = 2339.926 ; gain = 0.000 ; free physical = 175 ; free virtual = 5587

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.416 | TNS=-226.185| WHS=0.096  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: db98d783

Time (s): cpu = 00:00:39 ; elapsed = 00:00:33 . Memory (MB): peak = 2339.926 ; gain = 0.000 ; free physical = 177 ; free virtual = 5590
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:39 ; elapsed = 00:00:33 . Memory (MB): peak = 2339.926 ; gain = 0.000 ; free physical = 214 ; free virtual = 5627

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
81 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:34 . Memory (MB): peak = 2339.926 ; gain = 0.000 ; free physical = 214 ; free virtual = 5627
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2339.926 ; gain = 0.000 ; free physical = 211 ; free virtual = 5626
INFO: [Common 17-1381] The checkpoint '/home/trevor/mylab/experiments/20180311-tmc-mandelframe/vivado/mandelbrot_frame_1/mandelbrot_frame_1.runs/impl_1/main_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file main_drc_routed.rpt -pb main_drc_routed.pb -rpx main_drc_routed.rpx
Command: report_drc -file main_drc_routed.rpt -pb main_drc_routed.pb -rpx main_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/trevor/mylab/experiments/20180311-tmc-mandelframe/vivado/mandelbrot_frame_1/mandelbrot_frame_1.runs/impl_1/main_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file main_methodology_drc_routed.rpt -pb main_methodology_drc_routed.pb -rpx main_methodology_drc_routed.rpx
Command: report_methodology -file main_methodology_drc_routed.rpt -pb main_methodology_drc_routed.pb -rpx main_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/trevor/mylab/experiments/20180311-tmc-mandelframe/vivado/mandelbrot_frame_1/mandelbrot_frame_1.runs/impl_1/main_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
Command: report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
93 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file main_route_status.rpt -pb main_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -rpx main_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file main_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file main_clock_utilization_routed.rpt
INFO: [Common 17-206] Exiting Vivado at Sun Mar 11 20:09:54 2018...
