INFO-FLOW: Workspace /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125 opened at Tue May 10 21:11:08 CDT 2022
Execute     config_clock -quiet -name default -period 4 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu3eg-sbva484-1-e 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data single -quiet 
Command       ap_part_info done; 1.23 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.31 sec.
Execute     ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Command   open_solution done; 1.42 sec.
Execute   set_part xczu3eg-sbva484-1-e 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data single -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-e 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
Execute       get_default_platform 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     get_default_platform 
Execute   create_clock -period 4 -name default 
Execute   config_export -format ip_catalog 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file './src/ultranet.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling ./src/ultranet.cpp as C++
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       is_encrypted ./src/ultranet.cpp 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "./src/ultranet.cpp"   -std=c++11  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultranet.pp.0.cpp" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E ./src/ultranet.cpp -std=c++11 -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultranet.pp.0.cpp
Command       clang done; 1.22 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultranet.pp.0.cpp std=c++11 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultranet.pp.0.cpp -- -std=c++11 -fhls -ferror-limit=0
Command       tidy_31 done; 7.93 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultranet.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++11  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultranet.pp.0.cpp"  -o "/mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++11 -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultranet.pp.0.cpp -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/useless.bc
Command       clang done; 5.64 sec.
INFO-FLOW: Done: GCC PP time: 14.8 seconds per iteration
Execute       source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultranet.pp.0.cpp std=c++11 -directive=/mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/.systemc_flag -quiet -fix-errors /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultranet.pp.0.cpp -- -std=c++11 -fhls -ferror-limit=0
Command       tidy_31 done; 7.86 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultranet.pp.0.cpp std=c++11 -directive=/mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/all.directive.json -quiet -fix-errors /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultranet.pp.0.cpp -- -std=c++11 -fhls -ferror-limit=0
Command       tidy_31 done; 7.44 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/xilinx-dataflow-lawyer.ultranet.pp.0.cpp.diag.yml /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultranet.pp.0.cpp -- -std=c++11 -fhls -ferror-limit=0 -fstrict-dataflow > /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/xilinx-dataflow-lawyer.ultranet.pp.0.cpp.out.log 2> /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/xilinx-dataflow-lawyer.ultranet.pp.0.cpp.err.log 
Command       ap_eval done; 8.99 sec.
Execute       source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute         source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:130:19
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:130:33
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:130:49
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:162:19
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:162:33
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:162:49
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:194:19
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:194:33
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:194:49
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:226:19
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:226:33
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:226:49
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:258:19
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:258:33
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:258:49
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:277:19
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:277:33
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:277:49
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:296:19
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:296:33
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:296:49
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:315:19
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:315:33
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:315:49
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:329:19
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: ./src/ultranet.cpp:329:33
Execute       send_msg_by_id WARNING @200-471@%s%s 26 ./src/ultranet.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 26 issue(s) in file ./src/ultranet.cpp
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultranet.pp.0.cpp std=c++11 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/tidy-3.1.ultranet.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultranet.pp.0.cpp -- -std=c++11 -fhls -ferror-limit=0 > /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/tidy-3.1.ultranet.pp.0.cpp.out.log 2> /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/tidy-3.1.ultranet.pp.0.cpp.err.log 
Command         ap_eval done; 11.77 sec.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultranet.pp.0.cpp -- -std=c++11 -fhls -ferror-limit=0 > /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/xilinx-legacy-rewriter.ultranet.pp.0.cpp.out.log 2> /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/xilinx-legacy-rewriter.ultranet.pp.0.cpp.err.log 
Command         ap_eval done; 6.37 sec.
Command       tidy_31 done; 18.53 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 35 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultranet.pragma.1.cpp std=c++11 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultranet.pragma.1.cpp -- -std=c++11 -fhls -ferror-limit=0
Command       tidy_31 done; 11.67 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Processing labels
Execute       clang -src /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultranet.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultranet.pragma.2.cpp"  -std=c++11  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultranet.bc" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultranet.pragma.2.cpp -std=c++11 -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultranet.bc
Command       clang done; 6.06 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultranet.g.bc -hls-opt -except-internalize ultra_net -L/tools/Xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/a.g 
Command       llvm-ld done; 1.77 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:17 ; elapsed = 00:01:19 . Memory (MB): peak = 926.965 ; gain = 521.035 ; free physical = 15588 ; free virtual = 27004
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:17 ; elapsed = 00:01:19 . Memory (MB): peak = 926.965 ; gain = 521.035 ; free physical = 15588 ; free virtual = 27004
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/a.pp.bc -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.47 sec.
Execute         llvm-ld /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/a.pp.0.bc -disable-opt -L/tools/Xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.67 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top ultra_net -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/a.g.0.bc -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./src/conv2d_DSPopt.hpp:258) in function 'void simd_MAC<4u, 4u, 11u, 4u, 4u>(ap_int<((FORWARD_REFERENCE) * (2)) + (FORWARD_REFERENCE)>*, ap_uint<(FORWARD_REFERENCE) + (FORWARD_REFERENCE)>*, ap_int<(FORWARD_REFERENCE) + (5)>&, ap_int<(FORWARD_REFERENCE) + (5)>&, ap_int<(FORWARD_REFERENCE) + (5)>&, ap_int<(FORWARD_REFERENCE) + (5)>&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (./src/conv2d_DSPopt.hpp:78) in function 'void stream_out_data<3u, 10u, 20u, 64u, 4u, 4u, 4u, 32u>(hls::stream<ap_uint<((FORWARD_REFERENCE) * (FORWARD_REFERENCE)) * (2)> >&, ap_uint<((FORWARD_REFERENCE) * (FORWARD_REFERENCE)) * (2)> (*) [4][((((FORWARD_REFERENCE) / (2)) + (1)) * (FORWARD_REFERENCE)) / (FORWARD_REFERENCE)], bool, ap_int<12>, ap_uint<2>)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (./src/conv2d_DSPopt.hpp:78) in function 'void stream_out_data<3u, 20u, 40u, 64u, 4u, 8u, 8u, 16u>(hls::stream<ap_uint<((FORWARD_REFERENCE) * (FORWARD_REFERENCE)) * (2)> >&, ap_uint<((FORWARD_REFERENCE) * (FORWARD_REFERENCE)) * (2)> (*) [4][((((FORWARD_REFERENCE) / (2)) + (1)) * (FORWARD_REFERENCE)) / (FORWARD_REFERENCE)], bool, ap_int<12>, ap_uint<2>)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (./src/conv2d_DSPopt.hpp:78) in function 'void stream_out_data<3u, 80u, 160u, 16u, 4u, 16u, 16u, 8u>(hls::stream<ap_uint<((FORWARD_REFERENCE) * (FORWARD_REFERENCE)) * (2)> >&, ap_uint<((FORWARD_REFERENCE) * (FORWARD_REFERENCE)) * (2)> (*) [4][((((FORWARD_REFERENCE) / (2)) + (1)) * (FORWARD_REFERENCE)) / (FORWARD_REFERENCE)], bool, ap_int<12>, ap_uint<2>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<360, 640, 4096>::init' into 'hls::Mat<360, 640, 4096>::Mat.1' (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:636).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<160, 320, 4096>::init' into 'hls::Mat<160, 320, 4096>::Mat.1' (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:636).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<360, 640, 4096>::write<ap_uint<8> >' into 'hls::Mat<360, 640, 4096>::operator<<<ap_uint<8> >' (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:618).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<360, 640, 4096>::operator<<<ap_uint<8> >' into 'stream_to_mat' (./src/ultranet.cpp:47).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<360, 640, 4096>::read' into 'hls::Mat<360, 640, 4096>::operator>>' (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<360, 640, 4096>::operator>>' into 'hls::Resize_opr_linear<4096, 360, 640, 160, 320>' (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2405).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<160, 320, 4096>::write' into 'hls::Mat<160, 320, 4096>::operator<<' (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<160, 320, 4096>::operator<<' into 'hls::Resize_opr_linear<4096, 360, 640, 160, 320>' (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2439).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<160, 320, 4096>::read' into 'hls::Mat<160, 320, 4096>::operator>><ap_uint<8> >' (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:611).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<160, 320, 4096>::operator>><ap_uint<8> >' into 'mat_to_stream' (./src/ultranet.cpp:60).
Command         transform done; 110.36 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:09 ; elapsed = 00:03:12 . Memory (MB): peak = 1658.973 ; gain = 1253.043 ; free physical = 14837 ; free virtual = 26338
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/a.g.1.bc -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<26, 12, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::Resize_opr_linear<4096, 360, 640, 160, 320>' (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2437) automatically.
INFO: [XFORM 203-602] Inlining function 'stream_in_row_l0<320u, 8u>' into 'conv3padding_l0<3u, 160u, 320u, 3u, 8u, 1u>' (./src/conv2d_l0.hpp:87) automatically.
INFO: [XFORM 203-602] Inlining function 'simd_mac9_DSP2<8u, 8u, 20u>' into 'convDSPOpt_l0<160u, 320u, 16u, 16u, 8u, 8u, 26u, 4u>' (./src/conv2d_l0.hpp:203) automatically.
INFO: [XFORM 203-602] Inlining function 'bn_qurelu_fixed<26u, 4u, 15u, 32u, 8u, 8u, 8u>' into 'streamBnRelu_l0<160u, 320u, 16u, 26u, 4u, 15u, 32u, 8u, 8u, 8u, 16u>' (./src/conv2d_l0.hpp:259) automatically.
INFO: [XFORM 203-602] Inlining function 'max2_PE<4u, 16u>' into 'max_pool2x2<160u, 320u, 16u, 4u, 16u>' (./src/pool_reord.hpp:42) automatically.
INFO: [XFORM 203-602] Inlining function 'pack_input_data<4u, 16u, 11u>' into 'convDSPOpt<3u, 4u, 16u, 4u, 160u, 80u, 32u, 4u, 3u, 16u, 14u, 23u, 16u, 4u, 4u, 8u>' (./src/conv2d_DSPopt.hpp:402) automatically.
INFO: [XFORM 203-602] Inlining function 'pack_weight_data<4u, 16u, 11u>' into 'convDSPOpt<3u, 4u, 16u, 4u, 160u, 80u, 32u, 4u, 3u, 16u, 14u, 23u, 16u, 4u, 4u, 8u>' (./src/conv2d_DSPopt.hpp:404) automatically.
INFO: [XFORM 203-602] Inlining function 'bn_qurelu_fixed<16u, 4u, 14u, 23u, 4u, 4u, 8u>' into 'convDSPOpt<3u, 4u, 16u, 4u, 160u, 80u, 32u, 4u, 3u, 16u, 14u, 23u, 16u, 4u, 4u, 8u>' (./src/conv2d_DSPopt.hpp:458) automatically.
INFO: [XFORM 203-602] Inlining function 'max2_PE<4u, 4u>' into 'max_pool2x2<80u, 160u, 32u, 4u, 4u>' (./src/pool_reord.hpp:42) automatically.
INFO: [XFORM 203-602] Inlining function 'pack_input_data<4u, 8u, 11u>' into 'convDSPOpt<3u, 4u, 32u, 4u, 80u, 40u, 64u, 4u, 3u, 17u, 13u, 21u, 8u, 4u, 8u, 8u>' (./src/conv2d_DSPopt.hpp:402) automatically.
INFO: [XFORM 203-602] Inlining function 'pack_weight_data<4u, 8u, 11u>' into 'convDSPOpt<3u, 4u, 32u, 4u, 80u, 40u, 64u, 4u, 3u, 17u, 13u, 21u, 8u, 4u, 8u, 8u>' (./src/conv2d_DSPopt.hpp:404) automatically.
INFO: [XFORM 203-602] Inlining function 'bn_qurelu_fixed<17u, 4u, 13u, 21u, 4u, 4u, 8u>' into 'convDSPOpt<3u, 4u, 32u, 4u, 80u, 40u, 64u, 4u, 3u, 17u, 13u, 21u, 8u, 4u, 8u, 8u>' (./src/conv2d_DSPopt.hpp:458) automatically.
INFO: [XFORM 203-602] Inlining function 'max2_PE<4u, 8u>' into 'max_pool2x2<40u, 80u, 64u, 4u, 8u>' (./src/pool_reord.hpp:42) automatically.
INFO: [XFORM 203-602] Inlining function 'pack_input_data<4u, 8u, 11u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 40u, 20u, 64u, 4u, 3u, 18u, 11u, 20u, 8u, 4u, 4u, 8u>' (./src/conv2d_DSPopt.hpp:402) automatically.
INFO: [XFORM 203-602] Inlining function 'pack_weight_data<4u, 8u, 11u>.1' into 'convDSPOpt<3u, 4u, 64u, 4u, 40u, 20u, 64u, 4u, 3u, 18u, 11u, 20u, 8u, 4u, 4u, 8u>' (./src/conv2d_DSPopt.hpp:404) automatically.
INFO: [XFORM 203-602] Inlining function 'bn_qurelu_fixed<18u, 4u, 11u, 20u, 4u, 4u, 8u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 40u, 20u, 64u, 4u, 3u, 18u, 11u, 20u, 8u, 4u, 4u, 8u>' (./src/conv2d_DSPopt.hpp:458) automatically.
INFO: [XFORM 203-602] Inlining function 'max2_PE<4u, 4u>' into 'max_pool2x2<20u, 40u, 64u, 4u, 4u>' (./src/pool_reord.hpp:42) automatically.
INFO: [XFORM 203-602] Inlining function 'pack_input_data<4u, 4u, 11u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:402) automatically.
INFO: [XFORM 203-602] Inlining function 'pack_weight_data<4u, 4u, 11u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:404) automatically.
INFO: [XFORM 203-602] Inlining function 'simd_MAC<4u, 4u, 11u, 4u, 4u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:423) automatically.
INFO: [XFORM 203-602] Inlining function 'bn_qurelu_fixed<18u, 4u, 12u, 20u, 4u, 4u, 8u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:458) automatically.
INFO: [XFORM 203-602] Inlining function 'pack_input_data<4u, 4u, 11u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 11u, 21u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:402) automatically.
INFO: [XFORM 203-602] Inlining function 'pack_weight_data<4u, 4u, 11u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 11u, 21u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:404) automatically.
INFO: [XFORM 203-602] Inlining function 'simd_MAC<4u, 4u, 11u, 4u, 4u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 11u, 21u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:423) automatically.
INFO: [XFORM 203-602] Inlining function 'bn_qurelu_fixed<18u, 4u, 11u, 21u, 4u, 4u, 8u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 11u, 21u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:458) automatically.
INFO: [XFORM 203-602] Inlining function 'pack_input_data<4u, 4u, 11u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 13u, 22u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:402) automatically.
INFO: [XFORM 203-602] Inlining function 'pack_weight_data<4u, 4u, 11u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 13u, 22u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:404) automatically.
INFO: [XFORM 203-602] Inlining function 'simd_MAC<4u, 4u, 11u, 4u, 4u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 13u, 22u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:423) automatically.
INFO: [XFORM 203-602] Inlining function 'bn_qurelu_fixed<18u, 4u, 13u, 22u, 4u, 4u, 8u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 13u, 22u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:458) automatically.
Command         transform done; 1.57 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/a.g.2.prechk.bc -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] ./src/ultranet.cpp:45: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command         transform done; 0.23 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:03:11 ; elapsed = 00:03:14 . Memory (MB): peak = 1658.973 ; gain = 1253.043 ; free physical = 14838 ; free virtual = 26345
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/a.g.1.bc to /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/a.o.1.bc -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'raw_img.data_stream.V' (./src/ultranet.cpp:72).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'resize_img.data_stream.V' (./src/ultranet.cpp:74).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./src/ultranet.cpp:39) in function 'stream_to_mat' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (./src/pool_reord.hpp:36) in function 'max_pool2x2<160u, 320u, 16u, 4u, 16u>' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'max2_PE<4u, 8u>' (./src/pool_reord.hpp:15:27).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'max2_PE<4u, 4u>' (./src/pool_reord.hpp:15:27).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'max2_PE<4u, 16u>' (./src/pool_reord.hpp:15:27).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./src/ultranet.cpp:57) in function 'mat_to_stream' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2314) in function 'hls::Resize_opr_linear<4096, 360, 640, 160, 320>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (./src/conv1x1DSP2.hpp:216) in function 'conv1x1DSP2<10u, 20u, 36u, 4u, 64u, 8u, 13u, 32u, 4u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (./src/conv1x1DSP2.hpp:58) in function 'streamOutOneRowTwoPix<10u, 20u, 64u, 4u, 2u, 4u, 18u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (./src/conv2d_DSPopt.hpp:395) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 13u, 22u, 4u, 4u, 2u, 8u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (./src/conv2d_DSPopt.hpp:395) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 11u, 21u, 4u, 4u, 2u, 8u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./src/conv2d_DSPopt.hpp:66) in function 'stream_out_data<3u, 10u, 20u, 64u, 4u, 2u, 4u, 32u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (./src/conv2d_DSPopt.hpp:395) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'pack_input_data<4u, 4u, 11u>' (./src/conv2d_DSPopt.hpp:183:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./src/conv2d_DSPopt.hpp:66) in function 'stream_out_data<3u, 10u, 20u, 64u, 4u, 4u, 4u, 32u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (./src/conv2d_DSPopt.hpp:395) in function 'convDSPOpt<3u, 4u, 64u, 4u, 40u, 20u, 64u, 4u, 3u, 18u, 11u, 20u, 8u, 4u, 4u, 8u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./src/conv2d_DSPopt.hpp:66) in function 'stream_out_data<3u, 20u, 40u, 64u, 4u, 8u, 8u, 16u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (./src/conv2d_DSPopt.hpp:395) in function 'convDSPOpt<3u, 4u, 32u, 4u, 80u, 40u, 64u, 4u, 3u, 17u, 13u, 21u, 8u, 4u, 8u, 8u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'pack_input_data<4u, 8u, 11u>' (./src/conv2d_DSPopt.hpp:183:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./src/conv2d_DSPopt.hpp:66) in function 'stream_out_data<3u, 40u, 80u, 32u, 4u, 4u, 8u, 8u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (./src/conv2d_DSPopt.hpp:395) in function 'convDSPOpt<3u, 4u, 16u, 4u, 160u, 80u, 32u, 4u, 3u, 16u, 14u, 23u, 16u, 4u, 4u, 8u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'pack_input_data<4u, 16u, 11u>' (./src/conv2d_DSPopt.hpp:183:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./src/conv2d_DSPopt.hpp:66) in function 'stream_out_data<3u, 80u, 160u, 16u, 4u, 16u, 16u, 8u>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (./src/conv2d_DSPopt.hpp:28) in function 'stream_in_row<160u, 16u, 4u, 16u, 16u>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (./src/conv2d_l0.hpp:245) in function 'streamBnRelu_l0<160u, 320u, 16u, 26u, 4u, 15u, 32u, 8u, 8u, 8u, 16u>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (./src/conv2d_l0.hpp:246) in function 'streamBnRelu_l0<160u, 320u, 16u, 26u, 4u, 15u, 32u, 8u, 8u, 8u, 16u>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (./src/conv2d_l0.hpp:177) in function 'convDSPOpt_l0<160u, 320u, 16u, 16u, 8u, 8u, 26u, 4u>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (./src/conv2d_l0.hpp:179) in function 'convDSPOpt_l0<160u, 320u, 16u, 16u, 8u, 8u, 26u, 4u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'loadInReg9<8u>' (./src/conv2d_l0.hpp:146:30).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./src/conv2d_l0.hpp:46) in function 'stream_out_data_l0<160u, 320u, 8u, 1u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'simd_mac_DSP2<4u, 8u, 14u, 4u>' (./src/conv1x1DSP2.hpp:170:29).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'simd_MAC<4u, 4u, 11u, 4u, 4u>' (./src/conv2d_DSPopt.hpp:247:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'pack_weight_data<4u, 4u, 11u>' (./src/conv2d_DSPopt.hpp:195:28).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'simd_MAC<4u, 4u, 11u, 8u, 4u>' (./src/conv2d_DSPopt.hpp:247:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'simd_MAC<4u, 4u, 11u, 8u, 4u>.1' (./src/conv2d_DSPopt.hpp:247:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'pack_weight_data<4u, 8u, 11u>' (./src/conv2d_DSPopt.hpp:195:28).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'pack_weight_data<4u, 8u, 11u>.1' (./src/conv2d_DSPopt.hpp:195:28).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'simd_MAC<4u, 4u, 11u, 16u, 4u>' (./src/conv2d_DSPopt.hpp:247:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'pack_weight_data<4u, 16u, 11u>' (./src/conv2d_DSPopt.hpp:195:28).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'simd_mac9_DSP2<8u, 8u, 20u>' (./src/conv2d_l0.hpp:102:26).
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (./src/ultranet.cpp:43) in function 'stream_to_mat' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:600) in function 'stream_to_mat' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (./src/pool_reord.hpp:36) in function 'max_pool2x2<160u, 320u, 16u, 4u, 16u>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./src/pool_reord.hpp:15) in function 'max2_PE<4u, 8u>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./src/pool_reord.hpp:15) in function 'max2_PE<4u, 4u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./src/pool_reord.hpp:15) in function 'max2_PE<4u, 16u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'mat_to_stream' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:213) in function 'mat_to_stream' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (./src/ultranet.cpp:62) in function 'mat_to_stream' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2394) in function 'hls::Resize_opr_linear<4096, 360, 640, 160, 320>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2' (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Resize_opr_linear<4096, 360, 640, 160, 320>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.3' (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2418) in function 'hls::Resize_opr_linear<4096, 360, 640, 160, 320>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.4' (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2428) in function 'hls::Resize_opr_linear<4096, 360, 640, 160, 320>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.5' (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Resize_opr_linear<4096, 360, 640, 160, 320>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (./src/conv1x1DSP2.hpp:219) in function 'conv1x1DSP2<10u, 20u, 36u, 4u, 64u, 8u, 13u, 32u, 4u, 2u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.2' (./src/conv1x1DSP2.hpp:222) in function 'conv1x1DSP2<10u, 20u, 36u, 4u, 64u, 8u, 13u, 32u, 4u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.2.1' (./src/conv1x1DSP2.hpp:223) in function 'conv1x1DSP2<10u, 20u, 36u, 4u, 64u, 8u, 13u, 32u, 4u, 2u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.3' (./src/conv1x1DSP2.hpp:230) in function 'conv1x1DSP2<10u, 20u, 36u, 4u, 64u, 8u, 13u, 32u, 4u, 2u>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.4' (./src/conv1x1DSP2.hpp:245) in function 'conv1x1DSP2<10u, 20u, 36u, 4u, 64u, 8u, 13u, 32u, 4u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (./src/conv1x1DSP2.hpp:65) in function 'streamOutOneRowTwoPix<10u, 20u, 64u, 4u, 2u, 4u, 18u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.2' (./src/conv1x1DSP2.hpp:70) in function 'streamOutOneRowTwoPix<10u, 20u, 64u, 4u, 2u, 4u, 18u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (./src/conv2d_DSPopt.hpp:403) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 13u, 22u, 4u, 4u, 2u, 8u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.2' (./src/conv2d_DSPopt.hpp:410) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 13u, 22u, 4u, 4u, 2u, 8u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.3' (./src/conv2d_DSPopt.hpp:454) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 13u, 22u, 4u, 4u, 2u, 8u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (./src/conv2d_DSPopt.hpp:403) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 11u, 21u, 4u, 4u, 2u, 8u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.2' (./src/conv2d_DSPopt.hpp:410) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 11u, 21u, 4u, 4u, 2u, 8u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.3' (./src/conv2d_DSPopt.hpp:454) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 11u, 21u, 4u, 4u, 2u, 8u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (./src/conv2d_DSPopt.hpp:78) in function 'stream_out_data<3u, 10u, 20u, 64u, 4u, 2u, 4u, 32u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (./src/conv2d_DSPopt.hpp:87) in function 'stream_out_data<3u, 10u, 20u, 64u, 4u, 2u, 4u, 32u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (./src/conv2d_DSPopt.hpp:403) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.2' (./src/conv2d_DSPopt.hpp:410) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.3' (./src/conv2d_DSPopt.hpp:454) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./src/conv2d_DSPopt.hpp:185) in function 'pack_input_data<4u, 4u, 11u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (./src/conv2d_DSPopt.hpp:87) in function 'stream_out_data<3u, 10u, 20u, 64u, 4u, 4u, 4u, 32u>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (./src/conv2d_DSPopt.hpp:403) in function 'convDSPOpt<3u, 4u, 64u, 4u, 40u, 20u, 64u, 4u, 3u, 18u, 11u, 20u, 8u, 4u, 4u, 8u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.2' (./src/conv2d_DSPopt.hpp:410) in function 'convDSPOpt<3u, 4u, 64u, 4u, 40u, 20u, 64u, 4u, 3u, 18u, 11u, 20u, 8u, 4u, 4u, 8u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.3' (./src/conv2d_DSPopt.hpp:454) in function 'convDSPOpt<3u, 4u, 64u, 4u, 40u, 20u, 64u, 4u, 3u, 18u, 11u, 20u, 8u, 4u, 4u, 8u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (./src/conv2d_DSPopt.hpp:87) in function 'stream_out_data<3u, 20u, 40u, 64u, 4u, 8u, 8u, 16u>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (./src/conv2d_DSPopt.hpp:403) in function 'convDSPOpt<3u, 4u, 32u, 4u, 80u, 40u, 64u, 4u, 3u, 17u, 13u, 21u, 8u, 4u, 8u, 8u>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.2' (./src/conv2d_DSPopt.hpp:410) in function 'convDSPOpt<3u, 4u, 32u, 4u, 80u, 40u, 64u, 4u, 3u, 17u, 13u, 21u, 8u, 4u, 8u, 8u>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.3' (./src/conv2d_DSPopt.hpp:454) in function 'convDSPOpt<3u, 4u, 32u, 4u, 80u, 40u, 64u, 4u, 3u, 17u, 13u, 21u, 8u, 4u, 8u, 8u>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./src/conv2d_DSPopt.hpp:185) in function 'pack_input_data<4u, 8u, 11u>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (./src/conv2d_DSPopt.hpp:78) in function 'stream_out_data<3u, 40u, 80u, 32u, 4u, 4u, 8u, 8u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (./src/conv2d_DSPopt.hpp:87) in function 'stream_out_data<3u, 40u, 80u, 32u, 4u, 4u, 8u, 8u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (./src/conv2d_DSPopt.hpp:403) in function 'convDSPOpt<3u, 4u, 16u, 4u, 160u, 80u, 32u, 4u, 3u, 16u, 14u, 23u, 16u, 4u, 4u, 8u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.2' (./src/conv2d_DSPopt.hpp:410) in function 'convDSPOpt<3u, 4u, 16u, 4u, 160u, 80u, 32u, 4u, 3u, 16u, 14u, 23u, 16u, 4u, 4u, 8u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.3' (./src/conv2d_DSPopt.hpp:454) in function 'convDSPOpt<3u, 4u, 16u, 4u, 160u, 80u, 32u, 4u, 3u, 16u, 14u, 23u, 16u, 4u, 4u, 8u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./src/conv2d_DSPopt.hpp:185) in function 'pack_input_data<4u, 16u, 11u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (./src/conv2d_DSPopt.hpp:87) in function 'stream_out_data<3u, 80u, 160u, 16u, 4u, 16u, 16u, 8u>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./src/conv2d_DSPopt.hpp:28) in function 'stream_in_row<160u, 16u, 4u, 16u, 16u>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (./src/conv2d_l0.hpp:245) in function 'streamBnRelu_l0<160u, 320u, 16u, 26u, 4u, 15u, 32u, 8u, 8u, 8u, 16u>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (./src/conv2d_l0.hpp:254) in function 'streamBnRelu_l0<160u, 320u, 16u, 26u, 4u, 15u, 32u, 8u, 8u, 8u, 16u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.2' (./src/conv2d_l0.hpp:257) in function 'streamBnRelu_l0<160u, 320u, 16u, 26u, 4u, 15u, 32u, 8u, 8u, 8u, 16u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.3' (./src/conv2d_l0.hpp:264) in function 'streamBnRelu_l0<160u, 320u, 16u, 26u, 4u, 15u, 32u, 8u, 8u, 8u, 16u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.4' (./src/conv2d_l0.hpp:267) in function 'streamBnRelu_l0<160u, 320u, 16u, 26u, 4u, 15u, 32u, 8u, 8u, 8u, 16u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (./src/conv2d_l0.hpp:177) in function 'convDSPOpt_l0<160u, 320u, 16u, 16u, 8u, 8u, 26u, 4u>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (./src/conv2d_l0.hpp:191) in function 'convDSPOpt_l0<160u, 320u, 16u, 16u, 8u, 8u, 26u, 4u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1.1' (./src/conv2d_l0.hpp:192) in function 'convDSPOpt_l0<160u, 320u, 16u, 16u, 8u, 8u, 26u, 4u>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.2' (./src/conv2d_l0.hpp:200) in function 'convDSPOpt_l0<160u, 320u, 16u, 16u, 8u, 8u, 26u, 4u>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.3' (./src/conv2d_l0.hpp:222) in function 'convDSPOpt_l0<160u, 320u, 16u, 16u, 8u, 8u, 26u, 4u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./src/conv2d_l0.hpp:150) in function 'loadInReg9<8u>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (./src/conv2d_l0.hpp:50) in function 'stream_out_data_l0<160u, 320u, 8u, 1u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./src/conv1x1DSP2.hpp:178) in function 'simd_mac_DSP2<4u, 8u, 14u, 4u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./src/conv2d_DSPopt.hpp:261) in function 'simd_MAC<4u, 4u, 11u, 4u, 4u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./src/conv2d_DSPopt.hpp:198) in function 'pack_weight_data<4u, 4u, 11u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./src/conv2d_DSPopt.hpp:258) in function 'simd_MAC<4u, 4u, 11u, 8u, 4u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (./src/conv2d_DSPopt.hpp:261) in function 'simd_MAC<4u, 4u, 11u, 8u, 4u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./src/conv2d_DSPopt.hpp:258) in function 'simd_MAC<4u, 4u, 11u, 8u, 4u>.1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (./src/conv2d_DSPopt.hpp:261) in function 'simd_MAC<4u, 4u, 11u, 8u, 4u>.1' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./src/conv2d_DSPopt.hpp:198) in function 'pack_weight_data<4u, 8u, 11u>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./src/conv2d_DSPopt.hpp:198) in function 'pack_weight_data<4u, 8u, 11u>.1' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./src/conv2d_DSPopt.hpp:258) in function 'simd_MAC<4u, 4u, 11u, 16u, 4u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (./src/conv2d_DSPopt.hpp:261) in function 'simd_MAC<4u, 4u, 11u, 16u, 4u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./src/conv2d_DSPopt.hpp:198) in function 'pack_weight_data<4u, 16u, 11u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./src/conv2d_l0.hpp:130) in function 'simd_mac9_DSP2<8u, 8u, 20u>' completely with a factor of 9.
INFO: [XFORM 203-102] Partitioning array 's.val.V.assign' (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:591) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.1' (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'raw_img.data_stream.V' (./src/ultranet.cpp:72) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'resize_img.data_stream.V' (./src/ultranet.cpp:74) .
INFO: [XFORM 203-101] Partitioning array 'conv_0_w_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_0_inc_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_0_bias_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_w_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_inc_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_bias_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_2_w_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_2_inc_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_2_bias_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_3_w_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_3_inc_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_3_bias_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_4_w_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_4_inc_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_4_bias_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_5_w_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_5_inc_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_5_bias_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_6_w_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_6_inc_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_6_bias_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_7_w_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_7_inc_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_7_bias_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_8_w_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_8_bias_new.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (./src/ultranet.cpp:41) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (./src/ultranet.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'k_buf.val.val' (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2285) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.val' (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2286) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val' (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2295) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd.val' (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2295) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'row_buffer.V' (./src/conv2d_l0.hpp:78) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'row_buffer.V' (./src/conv2d_DSPopt.hpp:119) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'row_buffer.V' (./src/conv2d_DSPopt.hpp:119) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'row_buffer.V' (./src/conv2d_DSPopt.hpp:119) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'row_buffer.V' (./src/conv2d_DSPopt.hpp:119) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'row_buffer.V' (./src/conv2d_DSPopt.hpp:119) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'row_buffer.V' (./src/conv1x1DSP2.hpp:88) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wvec.V' (./src/conv1x1DSP2.hpp:203) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ivec.V' (./src/conv1x1DSP2.hpp:207) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outPartialArr.V' (./src/conv1x1DSP2.hpp:210) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_data.V' (./src/conv1x1DSP2.hpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wpacks.V' (./src/conv2d_DSPopt.hpp:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ipack.V' (./src/conv2d_DSPopt.hpp:378) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'firPartialRes0.V' (./src/conv2d_DSPopt.hpp:382) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'firPartialRes1.V' (./src/conv2d_DSPopt.hpp:384) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outPartialArr0.V' (./src/conv2d_DSPopt.hpp:387) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outPartialArr1.V' (./src/conv2d_DSPopt.hpp:389) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wpacks.V' (./src/conv2d_DSPopt.hpp:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ipack.V' (./src/conv2d_DSPopt.hpp:378) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'firPartialRes0.V' (./src/conv2d_DSPopt.hpp:382) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'firPartialRes1.V' (./src/conv2d_DSPopt.hpp:384) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outPartialArr0.V' (./src/conv2d_DSPopt.hpp:387) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outPartialArr1.V' (./src/conv2d_DSPopt.hpp:389) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'row_buffer.V' (./src/conv2d_DSPopt.hpp:119) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'row_buffer.V' (./src/conv2d_DSPopt.hpp:119) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_data.V' (./src/conv2d_DSPopt.hpp:75) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wpacks.V' (./src/conv2d_DSPopt.hpp:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ipack.V' (./src/conv2d_DSPopt.hpp:378) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'firPartialRes0.V' (./src/conv2d_DSPopt.hpp:382) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'firPartialRes1.V' (./src/conv2d_DSPopt.hpp:384) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outPartialArr0.V' (./src/conv2d_DSPopt.hpp:387) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outPartialArr1.V' (./src/conv2d_DSPopt.hpp:389) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ipack.V' (./src/conv2d_DSPopt.hpp:378) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_data.V' (./src/conv2d_DSPopt.hpp:75) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wpacks.V' (./src/conv2d_DSPopt.hpp:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ipack.V' (./src/conv2d_DSPopt.hpp:378) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'firPartialRes0.V' (./src/conv2d_DSPopt.hpp:382) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'firPartialRes1.V' (./src/conv2d_DSPopt.hpp:384) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outPartialArr0.V' (./src/conv2d_DSPopt.hpp:387) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outPartialArr1.V' (./src/conv2d_DSPopt.hpp:389) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_data.V' (./src/conv2d_DSPopt.hpp:75) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wpacks.V' (./src/conv2d_DSPopt.hpp:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ipack.V' (./src/conv2d_DSPopt.hpp:378) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'firPartialRes0.V' (./src/conv2d_DSPopt.hpp:382) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'firPartialRes1.V' (./src/conv2d_DSPopt.hpp:384) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outPartialArr0.V' (./src/conv2d_DSPopt.hpp:387) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outPartialArr1.V' (./src/conv2d_DSPopt.hpp:389) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_data.V' (./src/conv2d_DSPopt.hpp:75) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wpacks.V' (./src/conv2d_DSPopt.hpp:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ipack.V' (./src/conv2d_DSPopt.hpp:378) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'firPartialRes0.V' (./src/conv2d_DSPopt.hpp:382) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'firPartialRes1.V' (./src/conv2d_DSPopt.hpp:384) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outPartialArr0.V' (./src/conv2d_DSPopt.hpp:387) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outPartialArr1.V' (./src/conv2d_DSPopt.hpp:389) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffer_data.V' (./src/conv2d_DSPopt.hpp:75) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'invec.V' (./src/conv2d_l0.hpp:251) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outPartialArr.V' (./src/conv2d_l0.hpp:173) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ivec.V' (./src/conv2d_l0.hpp:182) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wvec.V' (./src/conv2d_l0.hpp:184) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (./src/conv2d_l0.hpp:48) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wpacks.V' (./src/conv2d_DSPopt.hpp:374) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'firPartialRes0.V' (./src/conv2d_DSPopt.hpp:382) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'firPartialRes1.V' (./src/conv2d_DSPopt.hpp:384) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outPartialArr0.V' (./src/conv2d_DSPopt.hpp:387) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outPartialArr1.V' (./src/conv2d_DSPopt.hpp:389) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'raw_img.data_stream.V' (./src/ultranet.cpp:72) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'resize_img.data_stream.V' (./src/ultranet.cpp:74) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_0_w_new.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_1_w_new.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_2_w_new.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_3_w_new.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_4_w_new.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_5_w_new.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_6_w_new.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_7_w_new.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'k_buf.val.val' (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2285) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.val' (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2286) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'wvec.V' (./src/conv1x1DSP2.hpp:203) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'wpacks.V' (./src/conv2d_DSPopt.hpp:374) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'wpacks.V' (./src/conv2d_DSPopt.hpp:374) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'wpacks.V' (./src/conv2d_DSPopt.hpp:374) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'wpacks.V' (./src/conv2d_DSPopt.hpp:374) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'wpacks.V' (./src/conv2d_DSPopt.hpp:374) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'wpacks.V' (./src/conv2d_DSPopt.hpp:374) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'wvec.V' (./src/conv2d_l0.hpp:184) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'wpacks.V' (./src/conv2d_DSPopt.hpp:374) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.val' (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2286) in dimension 3 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<26, 12, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'pack_input_data<4u, 16u, 11u>' into 'convDSPOpt<3u, 4u, 16u, 4u, 160u, 80u, 32u, 4u, 3u, 16u, 14u, 23u, 16u, 4u, 4u, 8u>' (./src/conv2d_DSPopt.hpp:402) automatically.
INFO: [XFORM 203-602] Inlining function 'max2_PE<4u, 4u>' into 'max_pool2x2<80u, 160u, 32u, 4u, 4u>' (./src/pool_reord.hpp:42) automatically.
INFO: [XFORM 203-602] Inlining function 'pack_input_data<4u, 8u, 11u>' into 'convDSPOpt<3u, 4u, 32u, 4u, 80u, 40u, 64u, 4u, 3u, 17u, 13u, 21u, 8u, 4u, 8u, 8u>' (./src/conv2d_DSPopt.hpp:402) automatically.
INFO: [XFORM 203-602] Inlining function 'max2_PE<4u, 8u>' into 'max_pool2x2<40u, 80u, 64u, 4u, 8u>' (./src/pool_reord.hpp:42) automatically.
INFO: [XFORM 203-602] Inlining function 'pack_input_data<4u, 8u, 11u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 40u, 20u, 64u, 4u, 3u, 18u, 11u, 20u, 8u, 4u, 4u, 8u>' (./src/conv2d_DSPopt.hpp:402) automatically.
INFO: [XFORM 203-602] Inlining function 'max2_PE<4u, 4u>' into 'max_pool2x2<20u, 40u, 64u, 4u, 4u>' (./src/pool_reord.hpp:42) automatically.
INFO: [XFORM 203-602] Inlining function 'pack_input_data<4u, 4u, 11u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>525' (./src/conv2d_DSPopt.hpp:402) automatically.
INFO: [XFORM 203-602] Inlining function 'pack_weight_data<4u, 4u, 11u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>525' (./src/conv2d_DSPopt.hpp:404) automatically.
INFO: [XFORM 203-602] Inlining function 'simd_MAC<4u, 4u, 11u, 4u, 4u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>525' (./src/conv2d_DSPopt.hpp:423) automatically.
INFO: [XFORM 203-602] Inlining function 'pack_input_data<4u, 4u, 11u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 11u, 21u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:402) automatically.
INFO: [XFORM 203-602] Inlining function 'pack_weight_data<4u, 4u, 11u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 11u, 21u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:404) automatically.
INFO: [XFORM 203-602] Inlining function 'simd_MAC<4u, 4u, 11u, 4u, 4u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 11u, 21u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:423) automatically.
INFO: [XFORM 203-602] Inlining function 'pack_input_data<4u, 4u, 11u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:402) automatically.
INFO: [XFORM 203-602] Inlining function 'pack_weight_data<4u, 4u, 11u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:404) automatically.
INFO: [XFORM 203-602] Inlining function 'simd_MAC<4u, 4u, 11u, 4u, 4u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:423) automatically.
INFO: [XFORM 203-602] Inlining function 'pack_input_data<4u, 4u, 11u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 13u, 22u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:402) automatically.
INFO: [XFORM 203-602] Inlining function 'pack_weight_data<4u, 4u, 11u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 13u, 22u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:404) automatically.
INFO: [XFORM 203-602] Inlining function 'simd_MAC<4u, 4u, 11u, 4u, 4u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 13u, 22u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:423) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'resize', detected/extracted 4 process function(s): 
	 'resize_Block__proc'
	 'stream_to_mat'
	 'hls::Resize_opr_linear<4096, 360, 640, 160, 320>'
	 'mat_to_stream'.
INFO: [XFORM 203-712] Applying dataflow to function 'conv3x3_l0_bn_act_DSPopt<160u, 320u, 3u, 8u, 16u, 4u, 8u, 26u, 15u, 32u, 3u, 3u, 3u, 16u, 8u>', detected/extracted 3 process function(s): 
	 'conv3padding_l0<3u, 160u, 320u, 3u, 8u, 1u>710'
	 'convDSPOpt_l0<160u, 320u, 16u, 16u, 8u, 8u, 26u, 4u>'
	 'streamBnRelu_l0<160u, 320u, 16u, 26u, 4u, 15u, 32u, 8u, 8u, 8u, 16u>'.
INFO: [XFORM 203-712] Applying dataflow to function 'conv3x3_bn_act_DSPopt<80u, 160u, 16u, 4u, 32u, 4u, 4u, 16u, 14u, 23u, 16u, 4u, 16u, 4u, 8u>', detected/extracted 2 process function(s): 
	 'conv3padding<3u, 80u, 160u, 16u, 4u, 16u, 16u, 8u>711'
	 'convDSPOpt<3u, 4u, 16u, 4u, 160u, 80u, 32u, 4u, 3u, 16u, 14u, 23u, 16u, 4u, 4u, 8u>'.
INFO: [XFORM 203-712] Applying dataflow to function 'conv3x3_bn_act_DSPopt<40u, 80u, 32u, 4u, 64u, 4u, 4u, 17u, 13u, 21u, 8u, 4u, 4u, 8u, 8u>', detected/extracted 2 process function(s): 
	 'conv3padding<3u, 40u, 80u, 32u, 4u, 4u, 8u, 8u>712'
	 'convDSPOpt<3u, 4u, 32u, 4u, 80u, 40u, 64u, 4u, 3u, 17u, 13u, 21u, 8u, 4u, 8u, 8u>'.
INFO: [XFORM 203-712] Applying dataflow to function 'conv3x3_bn_act_DSPopt<20u, 40u, 64u, 4u, 64u, 4u, 4u, 18u, 11u, 20u, 8u, 4u, 8u, 4u, 8u>', detected/extracted 2 process function(s): 
	 'conv3padding<3u, 20u, 40u, 64u, 4u, 8u, 8u, 16u>713'
	 'convDSPOpt<3u, 4u, 64u, 4u, 40u, 20u, 64u, 4u, 3u, 18u, 11u, 20u, 8u, 4u, 4u, 8u>'.
INFO: [XFORM 203-712] Applying dataflow to function 'conv3x3_bn_act_DSPopt<10u, 20u, 64u, 4u, 64u, 4u, 4u, 18u, 12u, 20u, 4u, 4u, 4u, 2u, 8u>', detected/extracted 2 process function(s): 
	 'conv3padding<3u, 10u, 20u, 64u, 4u, 4u, 4u, 32u>714'
	 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>525'.
INFO: [XFORM 203-712] Applying dataflow to function 'conv3x3_bn_act_DSPopt<10u, 20u, 64u, 4u, 64u, 4u, 4u, 18u, 11u, 21u, 4u, 4u, 2u, 2u, 8u>', detected/extracted 2 process function(s): 
	 'conv3padding<3u, 10u, 20u, 64u, 4u, 2u, 4u, 32u>526715'
	 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 11u, 21u, 4u, 4u, 2u, 8u>'.
INFO: [XFORM 203-712] Applying dataflow to function 'conv3x3_bn_act_DSPopt<10u, 20u, 64u, 4u, 64u, 4u, 4u, 18u, 12u, 20u, 4u, 4u, 2u, 2u, 8u>', detected/extracted 2 process function(s): 
	 'conv3padding<3u, 10u, 20u, 64u, 4u, 2u, 4u, 32u>527716'
	 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>'.
INFO: [XFORM 203-712] Applying dataflow to function 'conv3x3_bn_act_DSPopt<10u, 20u, 64u, 4u, 64u, 4u, 4u, 18u, 13u, 22u, 4u, 4u, 2u, 2u, 8u>', detected/extracted 2 process function(s): 
	 'conv3padding<3u, 10u, 20u, 64u, 4u, 2u, 4u, 32u>717'
	 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 13u, 22u, 4u, 4u, 2u, 8u>'.
INFO: [XFORM 203-712] Applying dataflow to function 'conv1x1_DSPopt<10u, 20u, 64u, 4u, 36u, 8u, 13u, 32u, 4u, 2u, 2u>', detected/extracted 2 process function(s): 
	 'conv1x1convert<10u, 20u, 64u, 4u, 2u, 4u, 18u>718'
	 'conv1x1DSP2<10u, 20u, 36u, 4u, 64u, 8u, 13u, 32u, 4u, 2u>'.
INFO: [XFORM 203-712] Applying dataflow to function 'do_compute2', detected/extracted 18 process function(s): 
	 'ExtractPixels<64u, 86400u>'
	 'StreamingDataWidthConverter_Batch<64u, 192u, 86400u>'
	 'StreamingDataWidthConverter_Batch<192u, 24u, 28800u>'
	 'resize_batch'
	 'conv3x3_l0_bn_act_DSPopt<160u, 320u, 3u, 8u, 16u, 4u, 8u, 26u, 15u, 32u, 3u, 3u, 3u, 16u, 8u>'
	 'max_pool2x2<160u, 320u, 16u, 4u, 16u>'
	 'conv3x3_bn_act_DSPopt<80u, 160u, 16u, 4u, 32u, 4u, 4u, 16u, 14u, 23u, 16u, 4u, 16u, 4u, 8u>'
	 'max_pool2x2<80u, 160u, 32u, 4u, 4u>'
	 'conv3x3_bn_act_DSPopt<40u, 80u, 32u, 4u, 64u, 4u, 4u, 17u, 13u, 21u, 8u, 4u, 4u, 8u, 8u>'
	 'max_pool2x2<40u, 80u, 64u, 4u, 8u>'
	 'conv3x3_bn_act_DSPopt<20u, 40u, 64u, 4u, 64u, 4u, 4u, 18u, 11u, 20u, 8u, 4u, 8u, 4u, 8u>'
	 'max_pool2x2<20u, 40u, 64u, 4u, 4u>'
	 'conv3x3_bn_act_DSPopt<10u, 20u, 64u, 4u, 64u, 4u, 4u, 18u, 12u, 20u, 4u, 4u, 4u, 2u, 8u>'
	 'conv3x3_bn_act_DSPopt<10u, 20u, 64u, 4u, 64u, 4u, 4u, 18u, 11u, 21u, 4u, 4u, 2u, 2u, 8u>'
	 'conv3x3_bn_act_DSPopt<10u, 20u, 64u, 4u, 64u, 4u, 4u, 18u, 12u, 20u, 4u, 4u, 2u, 2u, 8u>'
	 'conv3x3_bn_act_DSPopt<10u, 20u, 64u, 4u, 64u, 4u, 4u, 18u, 13u, 22u, 4u, 4u, 2u, 2u, 8u>'
	 'conv1x1_DSPopt<10u, 20u, 64u, 4u, 36u, 8u, 13u, 32u, 4u, 2u, 2u>'
	 'AddLast<3600u>'.
Command         transform done; 9.71 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/a.o.1.tmp.bc -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./src/conv2d_l0.hpp:46:44) to (./src/conv2d_l0.hpp:46:37) in function 'stream_out_data_l0<160u, 320u, 8u, 1u>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./src/conv2d_DSPopt.hpp:66:68) to (./src/conv2d_DSPopt.hpp:66:58) in function 'stream_out_data<3u, 80u, 160u, 16u, 4u, 16u, 16u, 8u>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./src/conv2d_DSPopt.hpp:66:68) to (./src/conv2d_DSPopt.hpp:66:58) in function 'stream_out_data<3u, 40u, 80u, 32u, 4u, 4u, 8u, 8u>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./src/conv2d_DSPopt.hpp:66:68) to (./src/conv2d_DSPopt.hpp:66:58) in function 'stream_out_data<3u, 20u, 40u, 64u, 4u, 8u, 8u, 16u>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./src/conv2d_DSPopt.hpp:66:68) to (./src/conv2d_DSPopt.hpp:66:58) in function 'stream_out_data<3u, 10u, 20u, 64u, 4u, 4u, 4u, 32u>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./src/conv2d_DSPopt.hpp:66:68) to (./src/conv2d_DSPopt.hpp:66:58) in function 'stream_out_data<3u, 10u, 20u, 64u, 4u, 2u, 4u, 32u>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409:9) to (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500:12) in function 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2323:45) to (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2392:13) in function 'hls::Resize_opr_linear<4096, 360, 640, 160, 320>'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./src/conv2d_l0.hpp:179:50) to (./src/conv2d_l0.hpp:219:11) in function 'convDSPOpt_l0<160u, 320u, 16u, 16u, 8u, 8u, 26u, 4u>'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./src/conv2d_DSPopt.hpp:395:76) to (./src/conv2d_DSPopt.hpp:451:11) in function 'convDSPOpt<3u, 4u, 64u, 4u, 40u, 20u, 64u, 4u, 3u, 18u, 11u, 20u, 8u, 4u, 4u, 8u>'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./src/conv2d_DSPopt.hpp:395:76) to (./src/conv2d_DSPopt.hpp:451:11) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 13u, 22u, 4u, 4u, 2u, 8u>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./src/conv2d_DSPopt.hpp:395:76) to (./src/conv2d_DSPopt.hpp:451:11) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>525'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./src/conv2d_DSPopt.hpp:395:76) to (./src/conv2d_DSPopt.hpp:451:11) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./src/conv2d_DSPopt.hpp:395:76) to (./src/conv2d_DSPopt.hpp:451:11) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 11u, 21u, 4u, 4u, 2u, 8u>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./src/conv2d_DSPopt.hpp:395:76) to (./src/conv2d_DSPopt.hpp:451:11) in function 'convDSPOpt<3u, 4u, 32u, 4u, 80u, 40u, 64u, 4u, 3u, 17u, 13u, 21u, 8u, 4u, 8u, 8u>'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./src/conv2d_DSPopt.hpp:395:76) to (./src/conv2d_DSPopt.hpp:451:11) in function 'convDSPOpt<3u, 4u, 16u, 4u, 160u, 80u, 32u, 4u, 3u, 16u, 14u, 23u, 16u, 4u, 4u, 8u>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./src/conv1x1DSP2.hpp:216:76) to (./src/conv1x1DSP2.hpp:244:11) in function 'conv1x1DSP2<10u, 20u, 36u, 4u, 64u, 8u, 13u, 32u, 4u, 2u>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (./src/function.h:200:3) in function 'bn_qurelu_fixed<26u, 4u, 15u, 32u, 8u, 8u, 8u>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (./src/function.h:200:3) in function 'bn_qurelu_fixed<18u, 4u, 13u, 22u, 4u, 4u, 8u>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (./src/function.h:200:3) in function 'bn_qurelu_fixed<18u, 4u, 12u, 20u, 4u, 4u, 8u>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (./src/function.h:200:3) in function 'bn_qurelu_fixed<18u, 4u, 11u, 21u, 4u, 4u, 8u>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (./src/function.h:200:3) in function 'bn_qurelu_fixed<18u, 4u, 11u, 20u, 4u, 4u, 8u>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (./src/function.h:200:3) in function 'bn_qurelu_fixed<17u, 4u, 13u, 21u, 4u, 4u, 8u>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (./src/function.h:200:3) in function 'bn_qurelu_fixed<16u, 4u, 14u, 23u, 4u, 4u, 8u>'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::Resize_opr_linear<4096, 360, 640, 160, 320>' (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2437) automatically.
INFO: [XFORM 203-602] Inlining function 'bn_qurelu_fixed<16u, 4u, 14u, 23u, 4u, 4u, 8u>' into 'convDSPOpt<3u, 4u, 16u, 4u, 160u, 80u, 32u, 4u, 3u, 16u, 14u, 23u, 16u, 4u, 4u, 8u>' (./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503) automatically.
INFO: [XFORM 203-602] Inlining function 'bn_qurelu_fixed<18u, 4u, 11u, 20u, 4u, 4u, 8u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 40u, 20u, 64u, 4u, 3u, 18u, 11u, 20u, 8u, 4u, 4u, 8u>' (./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503) automatically.
INFO: [XFORM 203-602] Inlining function 'bn_qurelu_fixed<18u, 4u, 12u, 20u, 4u, 4u, 8u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>525' (./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503) automatically.
INFO: [XFORM 203-602] Inlining function 'bn_qurelu_fixed<18u, 4u, 11u, 21u, 4u, 4u, 8u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 11u, 21u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503) automatically.
INFO: [XFORM 203-602] Inlining function 'bn_qurelu_fixed<18u, 4u, 12u, 20u, 4u, 4u, 8u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503) automatically.
INFO: [XFORM 203-602] Inlining function 'bn_qurelu_fixed<18u, 4u, 13u, 22u, 4u, 4u, 8u>' into 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 13u, 22u, 4u, 4u, 2u, 8u>' (./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'simd_mac9_DSP2<8u, 8u, 20u>' (./src/conv2d_l0.hpp:131:1)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'hls::Resize_opr_linear<4096, 360, 640, 160, 320>' (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2282)...9 expression(s) balanced.
Command         transform done; 6.42 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:27 ; elapsed = 00:03:30 . Memory (MB): peak = 1658.973 ; gain = 1253.043 ; free physical = 14961 ; free virtual = 26406
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/a.o.2.bc -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/ultranet.cpp:38:17) in function 'stream_to_mat'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv2d_l0.hpp:45:24) in function 'stream_out_data_l0<160u, 320u, 8u, 1u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv2d_DSPopt.hpp:65:26) in function 'stream_out_data<3u, 80u, 160u, 16u, 4u, 16u, 16u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv2d_DSPopt.hpp:65:26) in function 'stream_out_data<3u, 40u, 80u, 32u, 4u, 4u, 8u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv2d_DSPopt.hpp:65:26) in function 'stream_out_data<3u, 20u, 40u, 64u, 4u, 8u, 8u, 16u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv2d_DSPopt.hpp:65:26) in function 'stream_out_data<3u, 10u, 20u, 64u, 4u, 4u, 4u, 32u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv2d_DSPopt.hpp:65:26) in function 'stream_out_data<3u, 10u, 20u, 64u, 4u, 2u, 4u, 32u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv2d_DSPopt.hpp:28:26) in function 'stream_in_row<80u, 32u, 4u, 4u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv2d_DSPopt.hpp:28:26) in function 'stream_in_row<40u, 64u, 4u, 8u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv2d_DSPopt.hpp:28:26) in function 'stream_in_row<20u, 64u, 4u, 4u, 4u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv2d_DSPopt.hpp:28:26) in function 'stream_in_row<20u, 64u, 4u, 2u, 4u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (./src/conv1x1DSP2.hpp:57:28) in function 'streamOutOneRowTwoPix<10u, 20u, 64u, 4u, 2u, 4u, 18u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv1x1DSP2.hpp:56:22) in function 'streamOutOneRowTwoPix<10u, 20u, 64u, 4u, 2u, 4u, 18u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (./src/conv1x1DSP2.hpp:30:24) in function 'streamInOneRowTwoPix<20u, 64u, 4u, 2u, 4u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv1x1DSP2.hpp:29:22) in function 'streamInOneRowTwoPix<20u, 64u, 4u, 2u, 4u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv2d_l0.hpp:244:21) in function 'streamBnRelu_l0<160u, 320u, 16u, 26u, 4u, 15u, 32u, 8u, 8u, 8u, 16u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (./src/pool_reord.hpp:36:28) in function 'max_pool2x2<80u, 160u, 32u, 4u, 4u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/pool_reord.hpp:35:22) in function 'max_pool2x2<80u, 160u, 32u, 4u, 4u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (./src/pool_reord.hpp:36:28) in function 'max_pool2x2<40u, 80u, 64u, 4u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/pool_reord.hpp:35:22) in function 'max_pool2x2<40u, 80u, 64u, 4u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (./src/pool_reord.hpp:36:28) in function 'max_pool2x2<20u, 40u, 64u, 4u, 4u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/pool_reord.hpp:35:22) in function 'max_pool2x2<20u, 40u, 64u, 4u, 4u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/pool_reord.hpp:35:22) in function 'max_pool2x2<160u, 320u, 16u, 4u, 16u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/ultranet.cpp:56:17) in function 'mat_to_stream'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (./src/conv2d_l0.hpp:178:30) in function 'convDSPOpt_l0<160u, 320u, 16u, 16u, 8u, 8u, 26u, 4u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv2d_l0.hpp:176:25) in function 'convDSPOpt_l0<160u, 320u, 16u, 16u, 8u, 8u, 26u, 4u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (./src/conv2d_DSPopt.hpp:394:30) in function 'convDSPOpt<3u, 4u, 64u, 4u, 40u, 20u, 64u, 4u, 3u, 18u, 11u, 20u, 8u, 4u, 4u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (./src/conv2d_DSPopt.hpp:393:32) in function 'convDSPOpt<3u, 4u, 64u, 4u, 40u, 20u, 64u, 4u, 3u, 18u, 11u, 20u, 8u, 4u, 4u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv2d_DSPopt.hpp:392:25) in function 'convDSPOpt<3u, 4u, 64u, 4u, 40u, 20u, 64u, 4u, 3u, 18u, 11u, 20u, 8u, 4u, 4u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (./src/conv2d_DSPopt.hpp:394:30) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 13u, 22u, 4u, 4u, 2u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (./src/conv2d_DSPopt.hpp:393:32) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 13u, 22u, 4u, 4u, 2u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv2d_DSPopt.hpp:392:25) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 13u, 22u, 4u, 4u, 2u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (./src/conv2d_DSPopt.hpp:394:30) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>525'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (./src/conv2d_DSPopt.hpp:393:32) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>525'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv2d_DSPopt.hpp:392:25) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>525'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (./src/conv2d_DSPopt.hpp:394:30) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (./src/conv2d_DSPopt.hpp:393:32) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv2d_DSPopt.hpp:392:25) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (./src/conv2d_DSPopt.hpp:394:30) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 11u, 21u, 4u, 4u, 2u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (./src/conv2d_DSPopt.hpp:393:32) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 11u, 21u, 4u, 4u, 2u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv2d_DSPopt.hpp:392:25) in function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 11u, 21u, 4u, 4u, 2u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (./src/conv2d_DSPopt.hpp:394:30) in function 'convDSPOpt<3u, 4u, 32u, 4u, 80u, 40u, 64u, 4u, 3u, 17u, 13u, 21u, 8u, 4u, 8u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (./src/conv2d_DSPopt.hpp:393:32) in function 'convDSPOpt<3u, 4u, 32u, 4u, 80u, 40u, 64u, 4u, 3u, 17u, 13u, 21u, 8u, 4u, 8u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv2d_DSPopt.hpp:392:25) in function 'convDSPOpt<3u, 4u, 32u, 4u, 80u, 40u, 64u, 4u, 3u, 17u, 13u, 21u, 8u, 4u, 8u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (./src/conv2d_DSPopt.hpp:394:30) in function 'convDSPOpt<3u, 4u, 16u, 4u, 160u, 80u, 32u, 4u, 3u, 16u, 14u, 23u, 16u, 4u, 4u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (./src/conv2d_DSPopt.hpp:393:32) in function 'convDSPOpt<3u, 4u, 16u, 4u, 160u, 80u, 32u, 4u, 3u, 16u, 14u, 23u, 16u, 4u, 4u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv2d_DSPopt.hpp:392:25) in function 'convDSPOpt<3u, 4u, 16u, 4u, 160u, 80u, 32u, 4u, 3u, 16u, 14u, 23u, 16u, 4u, 4u, 8u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (./src/conv1x1DSP2.hpp:215:30) in function 'conv1x1DSP2<10u, 20u, 36u, 4u, 64u, 8u, 13u, 32u, 4u, 2u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (./src/conv1x1DSP2.hpp:214:28) in function 'conv1x1DSP2<10u, 20u, 36u, 4u, 64u, 8u, 13u, 32u, 4u, 2u>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./src/conv1x1DSP2.hpp:213:25) in function 'conv1x1DSP2<10u, 20u, 36u, 4u, 64u, 8u, 13u, 32u, 4u, 2u>'.
WARNING: [XFORM 203-631] Renaming function 'stream_out_data_l0<160u, 320u, 8u, 1u>' to 'stream_out_data_l0' (./src/conv2d_l0.hpp:41:37)
WARNING: [XFORM 203-631] Renaming function 'stream_out_data<3u, 80u, 160u, 16u, 4u, 16u, 16u, 8u>' to 'stream_out_data' (./src/conv2d_DSPopt.hpp:59:58)
WARNING: [XFORM 203-631] Renaming function 'stream_out_data<3u, 40u, 80u, 32u, 4u, 4u, 8u, 8u>' to 'stream_out_data.1' (./src/conv2d_DSPopt.hpp:59:58)
WARNING: [XFORM 203-631] Renaming function 'stream_out_data<3u, 20u, 40u, 64u, 4u, 8u, 8u, 16u>' to 'stream_out_data.2' (./src/conv2d_DSPopt.hpp:59:58)
WARNING: [XFORM 203-631] Renaming function 'stream_out_data<3u, 10u, 20u, 64u, 4u, 4u, 4u, 32u>' to 'stream_out_data.3' (./src/conv2d_DSPopt.hpp:59:58)
WARNING: [XFORM 203-631] Renaming function 'stream_out_data<3u, 10u, 20u, 64u, 4u, 2u, 4u, 32u>' to 'stream_out_data.4' (./src/conv2d_DSPopt.hpp:59:58)
WARNING: [XFORM 203-631] Renaming function 'stream_in_row_l0<320u, 8u>' to 'stream_in_row_l0' (./src/conv2d_l0.hpp:19:38)
WARNING: [XFORM 203-631] Renaming function 'stream_in_row<80u, 32u, 4u, 4u, 8u>' to 'stream_in_row' (./src/conv2d_DSPopt.hpp:24:44)
WARNING: [XFORM 203-631] Renaming function 'stream_in_row<40u, 64u, 4u, 8u, 8u>' to 'stream_in_row.1' (./src/conv2d_DSPopt.hpp:24:7)
WARNING: [XFORM 203-631] Renaming function 'stream_in_row<20u, 64u, 4u, 4u, 4u>' to 'stream_in_row.2' (./src/conv2d_DSPopt.hpp:24:7)
WARNING: [XFORM 203-631] Renaming function 'stream_in_row<20u, 64u, 4u, 2u, 4u>' to 'stream_in_row.3' (./src/conv2d_DSPopt.hpp:24:44)
WARNING: [XFORM 203-631] Renaming function 'stream_in_row<160u, 16u, 4u, 16u, 16u>' to 'stream_in_row.4' (./src/conv2d_DSPopt.hpp:24:7)
WARNING: [XFORM 203-631] Renaming function 'streamOutOneRowTwoPix<10u, 20u, 64u, 4u, 2u, 4u, 18u>' to 'streamOutOneRowTwoPi' (./src/conv1x1DSP2.hpp:53:41)
WARNING: [XFORM 203-631] Renaming function 'streamInOneRowTwoPix<20u, 64u, 4u, 2u, 4u>' to 'streamInOneRowTwoPix' (./src/conv1x1DSP2.hpp:25:42)
WARNING: [XFORM 203-631] Renaming function 'streamBnRelu_l0<160u, 320u, 16u, 26u, 4u, 15u, 32u, 8u, 8u, 8u, 16u>' to 'streamBnRelu_l0' (./src/conv2d_l0.hpp:241:41)
WARNING: [XFORM 203-631] Renaming function 'simd_mac_DSP2<4u, 8u, 14u, 4u>' to 'simd_mac_DSP2' (./src/conv1x1DSP2.hpp:173:1)
WARNING: [XFORM 203-631] Renaming function 'simd_mac9_DSP2<8u, 8u, 20u>' to 'simd_mac9_DSP2' (./src/conv2d_l0.hpp:131:1)
WARNING: [XFORM 203-631] Renaming function 'simd_MAC<4u, 4u, 11u, 8u, 4u>.1' to 'simd_MAC' (./src/conv2d_DSPopt.hpp:263:1)
WARNING: [XFORM 203-631] Renaming function 'simd_MAC<4u, 4u, 11u, 8u, 4u>' to 'simd_MAC.1' (./src/conv2d_DSPopt.hpp:263:1)
WARNING: [XFORM 203-631] Renaming function 'simd_MAC<4u, 4u, 11u, 16u, 4u>' to 'simd_MAC.2' (./src/conv2d_DSPopt.hpp:263:1)
WARNING: [XFORM 203-631] Renaming function 'pack_weight_data<4u, 8u, 11u>.1' to 'pack_weight_data' (./src/conv2d_DSPopt.hpp:199:1)
WARNING: [XFORM 203-631] Renaming function 'pack_weight_data<4u, 8u, 11u>' to 'pack_weight_data.1' (./src/conv2d_DSPopt.hpp:199:1)
WARNING: [XFORM 203-631] Renaming function 'pack_weight_data<4u, 16u, 11u>' to 'pack_weight_data.2' (./src/conv2d_DSPopt.hpp:199:1)
WARNING: [XFORM 203-631] Renaming function 'max_pool2x2<80u, 160u, 32u, 4u, 4u>' to 'max_pool2x2' (./src/pool_reord.hpp:16:42)
WARNING: [XFORM 203-631] Renaming function 'max_pool2x2<40u, 80u, 64u, 4u, 8u>' to 'max_pool2x2.1' (./src/pool_reord.hpp:16:42)
WARNING: [XFORM 203-631] Renaming function 'max_pool2x2<20u, 40u, 64u, 4u, 4u>' to 'max_pool2x2.2' (./src/pool_reord.hpp:16:42)
WARNING: [XFORM 203-631] Renaming function 'max_pool2x2<160u, 320u, 16u, 4u, 16u>' to 'max_pool2x2.3' (./src/pool_reord.hpp:28:42)
WARNING: [XFORM 203-631] Renaming function 'hls::Resize_opr_linear<4096, 360, 640, 160, 320>' to 'Resize_opr_linear' (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:409:21)
WARNING: [XFORM 203-631] Renaming function 'convDSPOpt_l0<160u, 320u, 16u, 16u, 8u, 8u, 26u, 4u>' to 'convDSPOpt_l0' (./src/conv2d_l0.hpp:162:43)
WARNING: [XFORM 203-631] Renaming function 'convDSPOpt<3u, 4u, 64u, 4u, 40u, 20u, 64u, 4u, 3u, 18u, 11u, 20u, 8u, 4u, 4u, 8u>' to 'convDSPOpt' (./src/conv2d_DSPopt.hpp:187:62)
WARNING: [XFORM 203-631] Renaming function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 13u, 22u, 4u, 4u, 2u, 8u>' to 'convDSPOpt.1' (./src/conv2d_DSPopt.hpp:187:62)
WARNING: [XFORM 203-631] Renaming function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>525' to 'convDSPOpt525' (./src/conv2d_DSPopt.hpp:187:62)
WARNING: [XFORM 203-631] Renaming function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 12u, 20u, 4u, 4u, 2u, 8u>' to 'convDSPOpt.2' (./src/conv2d_DSPopt.hpp:187:62)
WARNING: [XFORM 203-631] Renaming function 'convDSPOpt<3u, 4u, 64u, 4u, 20u, 10u, 64u, 4u, 3u, 18u, 11u, 21u, 4u, 4u, 2u, 8u>' to 'convDSPOpt.3' (./src/conv2d_DSPopt.hpp:187:62)
WARNING: [XFORM 203-631] Renaming function 'convDSPOpt<3u, 4u, 32u, 4u, 80u, 40u, 64u, 4u, 3u, 17u, 13u, 21u, 8u, 4u, 8u, 8u>' to 'convDSPOpt.4' (./src/conv2d_DSPopt.hpp:188:62)
WARNING: [XFORM 203-631] Renaming function 'convDSPOpt<3u, 4u, 16u, 4u, 160u, 80u, 32u, 4u, 3u, 16u, 14u, 23u, 16u, 4u, 4u, 8u>' to 'convDSPOpt.5' (./src/conv2d_DSPopt.hpp:187:62)
WARNING: [XFORM 203-631] Renaming function 'conv3x3_l0_bn_act_DSPopt<160u, 320u, 3u, 8u, 16u, 4u, 8u, 26u, 15u, 32u, 3u, 3u, 3u, 16u, 8u>' to 'conv3x3_l0_bn_act_DS' (./src/ultranet.cpp:90:37)
WARNING: [XFORM 203-631] Renaming function 'conv3x3_bn_act_DSPopt<80u, 160u, 16u, 4u, 32u, 4u, 4u, 16u, 14u, 23u, 16u, 4u, 16u, 4u, 8u>' to 'conv3x3_bn_act_DSPop' (./src/ultranet.cpp:90:37)
WARNING: [XFORM 203-631] Renaming function 'conv3x3_bn_act_DSPopt<40u, 80u, 32u, 4u, 64u, 4u, 4u, 17u, 13u, 21u, 8u, 4u, 4u, 8u, 8u>' to 'conv3x3_bn_act_DSPop.1' (./src/ultranet.cpp:90:37)
WARNING: [XFORM 203-631] Renaming function 'conv3x3_bn_act_DSPopt<20u, 40u, 64u, 4u, 64u, 4u, 4u, 18u, 11u, 20u, 8u, 4u, 8u, 4u, 8u>' to 'conv3x3_bn_act_DSPop.2' (./src/ultranet.cpp:90:37)
WARNING: [XFORM 203-631] Renaming function 'conv3x3_bn_act_DSPopt<10u, 20u, 64u, 4u, 64u, 4u, 4u, 18u, 13u, 22u, 4u, 4u, 2u, 2u, 8u>' to 'conv3x3_bn_act_DSPop.3' (./src/ultranet.cpp:90:37)
WARNING: [XFORM 203-631] Renaming function 'conv3x3_bn_act_DSPopt<10u, 20u, 64u, 4u, 64u, 4u, 4u, 18u, 12u, 20u, 4u, 4u, 4u, 2u, 8u>' to 'conv3x3_bn_act_DSPop.4' (./src/ultranet.cpp:90:37)
WARNING: [XFORM 203-631] Renaming function 'conv3x3_bn_act_DSPopt<10u, 20u, 64u, 4u, 64u, 4u, 4u, 18u, 12u, 20u, 4u, 4u, 2u, 2u, 8u>' to 'conv3x3_bn_act_DSPop.5' (./src/ultranet.cpp:90:37)
WARNING: [XFORM 203-631] Renaming function 'conv3x3_bn_act_DSPopt<10u, 20u, 64u, 4u, 64u, 4u, 4u, 18u, 11u, 21u, 4u, 4u, 2u, 2u, 8u>' to 'conv3x3_bn_act_DSPop.6' (./src/ultranet.cpp:90:37)
WARNING: [XFORM 203-631] Renaming function 'conv3padding_l0<3u, 160u, 320u, 3u, 8u, 1u>710' to 'conv3padding_l0710' (./src/conv2d_l0.hpp:78:49)
WARNING: [XFORM 203-631] Renaming function 'conv3padding<3u, 80u, 160u, 16u, 4u, 16u, 16u, 8u>711' to 'conv3padding711' (./src/conv2d_DSPopt.hpp:90:49)
WARNING: [XFORM 203-631] Renaming function 'conv3padding<3u, 40u, 80u, 32u, 4u, 4u, 8u, 8u>712' to 'conv3padding712' (./src/conv2d_DSPopt.hpp:90:49)
WARNING: [XFORM 203-631] Renaming function 'conv3padding<3u, 20u, 40u, 64u, 4u, 8u, 8u, 16u>713' to 'conv3padding713' (./src/conv2d_DSPopt.hpp:90:49)
WARNING: [XFORM 203-631] Renaming function 'conv3padding<3u, 10u, 20u, 64u, 4u, 4u, 4u, 32u>714' to 'conv3padding714' (./src/conv2d_DSPopt.hpp:90:49)
WARNING: [XFORM 203-631] Renaming function 'conv3padding<3u, 10u, 20u, 64u, 4u, 2u, 4u, 32u>717' to 'conv3padding717' (./src/conv2d_DSPopt.hpp:90:49)
WARNING: [XFORM 203-631] Renaming function 'conv3padding<3u, 10u, 20u, 64u, 4u, 2u, 4u, 32u>527716' to 'conv3padding527716' (./src/conv2d_DSPopt.hpp:90:49)
WARNING: [XFORM 203-631] Renaming function 'conv3padding<3u, 10u, 20u, 64u, 4u, 2u, 4u, 32u>526715' to 'conv3padding526715' (./src/conv2d_DSPopt.hpp:90:49)
WARNING: [XFORM 203-631] Renaming function 'conv1x1convert<10u, 20u, 64u, 4u, 2u, 4u, 18u>718' to 'conv1x1convert718' (./src/conv1x1DSP2.hpp:88:49)
WARNING: [XFORM 203-631] Renaming function 'conv1x1_DSPopt<10u, 20u, 64u, 4u, 36u, 8u, 13u, 32u, 4u, 2u, 2u>' to 'conv1x1_DSPopt' (./src/ultranet.cpp:90:37)
WARNING: [XFORM 203-631] Renaming function 'conv1x1DSP2<10u, 20u, 36u, 4u, 64u, 8u, 13u, 32u, 4u, 2u>' to 'conv1x1DSP2' (./src/conv1x1DSP2.hpp:198:64)
WARNING: [XFORM 203-631] Renaming function 'bn_qurelu_fixed<26u, 4u, 15u, 32u, 8u, 8u, 8u>' to 'bn_qurelu_fixed' (./src/function.h:187:3)
WARNING: [XFORM 203-631] Renaming function 'bn_qurelu_fixed<17u, 4u, 13u, 21u, 4u, 4u, 8u>' to 'bn_qurelu_fixed.1' (./src/function.h:187:3)
WARNING: [XFORM 203-631] Renaming function 'StreamingDataWidthConverter_Batch<64u, 192u, 86400u>' to 'StreamingDataWidthCo' (./src/stream_tools.h:90:50)
WARNING: [XFORM 203-631] Renaming function 'StreamingDataWidthConverter_Batch<192u, 24u, 28800u>' to 'StreamingDataWidthCo.1' (./src/stream_tools.h:90:50)
WARNING: [XFORM 203-631] Renaming function 'ExtractPixels<64u, 86400u>' to 'ExtractPixels' (./src/stream_tools.h:9:51)
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 640 for loop 'Loop-0-0' in function 'Resize_opr_linear'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 360 for loop 'Loop-0' in function 'Resize_opr_linear'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.0.2'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.0.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.1.2'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.1.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.1.1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.0.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'row_buffer[0].V.i' (./src/conv1x1DSP2.hpp:88).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'row_buffer[1].V.i' (./src/conv1x1DSP2.hpp:88).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'row_buffer[0].V.i' (./src/conv2d_DSPopt.hpp:119).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'row_buffer[0].V.i' (./src/conv2d_DSPopt.hpp:119).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'row_buffer[1].V.i' (./src/conv2d_DSPopt.hpp:119).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'row_buffer[0].V.i' (./src/conv2d_DSPopt.hpp:119).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'row_buffer[0].V.i' (./src/conv2d_DSPopt.hpp:119).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'row_buffer[1].V.i' (./src/conv2d_DSPopt.hpp:119).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'row_buffer[0].V.i' (./src/conv2d_DSPopt.hpp:119).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'row_buffer[1].V.i' (./src/conv2d_DSPopt.hpp:119).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'row_buffer[0].V.i' (./src/conv2d_DSPopt.hpp:119).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'row_buffer[1].V.i' (./src/conv2d_DSPopt.hpp:119).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'row_buffer[0].V.i' (./src/conv2d_DSPopt.hpp:119).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'row_buffer[2].V.i' (./src/conv2d_l0.hpp:78).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'row_buffer[3].V.i' (./src/conv2d_l0.hpp:78).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'row_buffer[0].V.i' (./src/conv2d_l0.hpp:78).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'row_buffer[1].V.i' (./src/conv2d_l0.hpp:78).
INFO: [HLS 200-472] Inferring partial write operation for 'row_buffer[0].V' (./src/conv2d_l0.hpp:30:16)
INFO: [HLS 200-472] Inferring partial write operation for 'row_buffer.V' (./src/conv2d_DSPopt.hpp:42:42)
INFO: [HLS 200-472] Inferring partial write operation for 'row_buffer[0].V' (./src/conv2d_DSPopt.hpp:42:42)
INFO: [HLS 200-472] Inferring partial write operation for 'row_buffer.V' (./src/conv2d_DSPopt.hpp:42:42)
INFO: [HLS 200-472] Inferring partial write operation for 'row_buffer.V' (./src/conv2d_DSPopt.hpp:42:42)
INFO: [HLS 200-472] Inferring partial write operation for 'row_buffer[0].V' (./src/conv2d_DSPopt.hpp:42:42)
INFO: [HLS 200-472] Inferring partial write operation for 'row_buffer[0].V' (./src/conv1x1DSP2.hpp:37:26)
INFO: [HLS 200-472] Inferring partial write operation for 'row_buffer[0].V' (./src/conv1x1DSP2.hpp:36:26)
INFO: [HLS 200-472] Inferring partial write operation for 'row_store.V' (./src/pool_reord.hpp:49:11)
INFO: [HLS 200-472] Inferring partial write operation for 'row_store.V' (./src/pool_reord.hpp:49:11)
INFO: [HLS 200-472] Inferring partial write operation for 'row_store.V' (./src/pool_reord.hpp:49:11)
INFO: [HLS 200-472] Inferring partial write operation for 'row_store.V' (./src/pool_reord.hpp:49:11)
INFO: [HLS 200-472] Inferring partial write operation for 'k_buf.val.val.1.0' (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2401:21)
INFO: [HLS 200-472] Inferring partial write operation for 'k_buf.val.val.0.0' (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2406:25)
INFO: [HLS 200-472] Inferring partial write operation for 'k_buf.val.val.0.0' (/tools/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:2410:25)
WARNING: [XFORM 203-631] Renaming function 'resize_Block__proc' to 'resize_Block__proc.1' 
Command         transform done; 13.64 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:40 ; elapsed = 00:03:43 . Memory (MB): peak = 2174.969 ; gain = 1769.039 ; free physical = 14356 ; free virtual = 25839
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 144.1 sec.
Command     elaborate done; 221.75 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'ultra_net' ...
Execute       ap_set_top_model ultra_net 
WARNING: [SYN 201-103] Legalizing function name 'StreamingDataWidthCo.1' to 'StreamingDataWidthCo_1'.
WARNING: [SYN 201-103] Legalizing function name 'loadInReg9<8u>' to 'loadInReg9_8u_s'.
WARNING: [SYN 201-103] Legalizing function name 'max2_PE<4u, 16u>' to 'max2_PE_4u_16u_s'.
WARNING: [SYN 201-103] Legalizing function name 'max_pool2x2.3' to 'max_pool2x2_3'.
WARNING: [SYN 201-103] Legalizing function name 'stream_in_row.4' to 'stream_in_row_4'.
WARNING: [SYN 201-103] Legalizing function name 'pack_weight_data.2' to 'pack_weight_data_2'.
WARNING: [SYN 201-103] Legalizing function name 'simd_MAC.2' to 'simd_MAC_2'.
WARNING: [SYN 201-103] Legalizing function name 'convDSPOpt.5' to 'convDSPOpt_5'.
WARNING: [SYN 201-103] Legalizing function name 'stream_out_data.1' to 'stream_out_data_1'.
WARNING: [SYN 201-103] Legalizing function name 'bn_qurelu_fixed.1' to 'bn_qurelu_fixed_1'.
WARNING: [SYN 201-103] Legalizing function name 'convDSPOpt.4' to 'convDSPOpt_4'.
WARNING: [SYN 201-103] Legalizing function name 'conv3x3_bn_act_DSPop.1' to 'conv3x3_bn_act_DSPop_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pool2x2.1' to 'max_pool2x2_1'.
WARNING: [SYN 201-103] Legalizing function name 'stream_in_row.1' to 'stream_in_row_1'.
WARNING: [SYN 201-103] Legalizing function name 'stream_out_data.2' to 'stream_out_data_2'.
WARNING: [SYN 201-103] Legalizing function name 'pack_weight_data.1' to 'pack_weight_data_1'.
WARNING: [SYN 201-103] Legalizing function name 'simd_MAC.1' to 'simd_MAC_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv3x3_bn_act_DSPop.2' to 'conv3x3_bn_act_DSPop_2'.
WARNING: [SYN 201-103] Legalizing function name 'max_pool2x2.2' to 'max_pool2x2_2'.
WARNING: [SYN 201-103] Legalizing function name 'stream_in_row.2' to 'stream_in_row_2'.
WARNING: [SYN 201-103] Legalizing function name 'stream_out_data.3' to 'stream_out_data_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv3x3_bn_act_DSPop.4' to 'conv3x3_bn_act_DSPop_4'.
WARNING: [SYN 201-103] Legalizing function name 'stream_in_row.3' to 'stream_in_row_3'.
WARNING: [SYN 201-103] Legalizing function name 'stream_out_data.4' to 'stream_out_data_4'.
WARNING: [SYN 201-103] Legalizing function name 'convDSPOpt.3' to 'convDSPOpt_3'.
WARNING: [SYN 201-103] Legalizing function name 'conv3x3_bn_act_DSPop.6' to 'conv3x3_bn_act_DSPop_6'.
WARNING: [SYN 201-103] Legalizing function name 'convDSPOpt.2' to 'convDSPOpt_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv3x3_bn_act_DSPop.5' to 'conv3x3_bn_act_DSPop_5'.
WARNING: [SYN 201-103] Legalizing function name 'convDSPOpt.1' to 'convDSPOpt_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv3x3_bn_act_DSPop.3' to 'conv3x3_bn_act_DSPop_3'.
WARNING: [SYN 201-103] Legalizing function name 'AddLast<3600u>' to 'AddLast_3600u_s'.
Command       ap_set_top_model done; 0.2 sec.
Execute       get_model_list ultra_net -filter all-wo-channel -topdown 
Execute       preproc_iomode -model ultra_net 
Execute       preproc_iomode -model do_compute2 
Execute       preproc_iomode -model AddLast<3600u> 
Execute       preproc_iomode -model conv1x1_DSPopt 
Execute       preproc_iomode -model conv1x1DSP2 
Execute       preproc_iomode -model simd_mac_DSP2 
Execute       preproc_iomode -model conv1x1convert718 
Execute       preproc_iomode -model streamOutOneRowTwoPi 
Execute       preproc_iomode -model streamInOneRowTwoPix 
Execute       preproc_iomode -model conv3x3_bn_act_DSPop.3 
Execute       preproc_iomode -model convDSPOpt.1 
Execute       preproc_iomode -model conv3padding717 
Execute       preproc_iomode -model conv3x3_bn_act_DSPop.5 
Execute       preproc_iomode -model convDSPOpt.2 
Execute       preproc_iomode -model conv3padding527716 
Execute       preproc_iomode -model conv3x3_bn_act_DSPop.6 
Execute       preproc_iomode -model convDSPOpt.3 
Execute       preproc_iomode -model conv3padding526715 
Execute       preproc_iomode -model stream_out_data.4 
Execute       preproc_iomode -model stream_in_row.3 
Execute       preproc_iomode -model conv3x3_bn_act_DSPop.4 
Execute       preproc_iomode -model convDSPOpt525 
Execute       preproc_iomode -model conv3padding714 
Execute       preproc_iomode -model stream_out_data.3 
Execute       preproc_iomode -model stream_in_row.2 
Execute       preproc_iomode -model max_pool2x2.2 
Execute       preproc_iomode -model conv3x3_bn_act_DSPop.2 
Execute       preproc_iomode -model convDSPOpt 
Execute       preproc_iomode -model simd_MAC.1 
Execute       preproc_iomode -model pack_weight_data.1 
Execute       preproc_iomode -model conv3padding713 
Execute       preproc_iomode -model stream_out_data.2 
Execute       preproc_iomode -model stream_in_row.1 
Execute       preproc_iomode -model max_pool2x2.1 
Execute       preproc_iomode -model conv3x3_bn_act_DSPop.1 
Execute       preproc_iomode -model convDSPOpt.4 
Execute       preproc_iomode -model bn_qurelu_fixed.1 
Execute       preproc_iomode -model simd_MAC 
Execute       preproc_iomode -model pack_weight_data 
Execute       preproc_iomode -model conv3padding712 
Execute       preproc_iomode -model stream_out_data.1 
Execute       preproc_iomode -model stream_in_row 
Execute       preproc_iomode -model max_pool2x2 
Execute       preproc_iomode -model conv3x3_bn_act_DSPop 
Execute       preproc_iomode -model convDSPOpt.5 
Execute       preproc_iomode -model simd_MAC.2 
Execute       preproc_iomode -model pack_weight_data.2 
Execute       preproc_iomode -model conv3padding711 
Execute       preproc_iomode -model stream_out_data 
Execute       preproc_iomode -model stream_in_row.4 
Execute       preproc_iomode -model max_pool2x2.3 
Execute       preproc_iomode -model max2_PE<4u, 16u> 
Execute       preproc_iomode -model conv3x3_l0_bn_act_DS 
Execute       preproc_iomode -model streamBnRelu_l0 
Execute       preproc_iomode -model bn_qurelu_fixed 
Execute       preproc_iomode -model convDSPOpt_l0 
Execute       preproc_iomode -model simd_mac9_DSP2 
Execute       preproc_iomode -model loadInReg9<8u> 
Execute       preproc_iomode -model conv3padding_l0710 
Execute       preproc_iomode -model stream_out_data_l0 
Execute       preproc_iomode -model stream_in_row_l0 
Execute       preproc_iomode -model resize_batch 
Execute       preproc_iomode -model resize 
Execute       preproc_iomode -model mat_to_stream 
Execute       preproc_iomode -model Resize_opr_linear 
Execute       preproc_iomode -model stream_to_mat 
Execute       preproc_iomode -model StreamingDataWidthCo.1 
Execute       preproc_iomode -model StreamingDataWidthCo 
Execute       preproc_iomode -model ExtractPixels 
Execute       get_model_list ultra_net -filter all-wo-channel 
INFO-FLOW: Model list for configure: ExtractPixels StreamingDataWidthCo StreamingDataWidthCo.1 stream_to_mat Resize_opr_linear mat_to_stream resize resize_batch stream_in_row_l0 stream_out_data_l0 conv3padding_l0710 loadInReg9<8u> simd_mac9_DSP2 convDSPOpt_l0 bn_qurelu_fixed streamBnRelu_l0 conv3x3_l0_bn_act_DS {max2_PE<4u, 16u>} max_pool2x2.3 stream_in_row.4 stream_out_data conv3padding711 pack_weight_data.2 simd_MAC.2 convDSPOpt.5 conv3x3_bn_act_DSPop max_pool2x2 stream_in_row stream_out_data.1 conv3padding712 pack_weight_data simd_MAC bn_qurelu_fixed.1 convDSPOpt.4 conv3x3_bn_act_DSPop.1 max_pool2x2.1 stream_in_row.1 stream_out_data.2 conv3padding713 pack_weight_data.1 simd_MAC.1 convDSPOpt conv3x3_bn_act_DSPop.2 max_pool2x2.2 stream_in_row.2 stream_out_data.3 conv3padding714 convDSPOpt525 conv3x3_bn_act_DSPop.4 stream_in_row.3 stream_out_data.4 conv3padding526715 convDSPOpt.3 conv3x3_bn_act_DSPop.6 conv3padding527716 convDSPOpt.2 conv3x3_bn_act_DSPop.5 conv3padding717 convDSPOpt.1 conv3x3_bn_act_DSPop.3 streamInOneRowTwoPix streamOutOneRowTwoPi conv1x1convert718 simd_mac_DSP2 conv1x1DSP2 conv1x1_DSPopt AddLast<3600u> do_compute2 ultra_net
INFO-FLOW: Configuring Module : ExtractPixels ...
Execute       set_default_model ExtractPixels 
Execute       apply_spec_resource_limit ExtractPixels 
INFO-FLOW: Configuring Module : StreamingDataWidthCo ...
Execute       set_default_model StreamingDataWidthCo 
Execute       apply_spec_resource_limit StreamingDataWidthCo 
INFO-FLOW: Configuring Module : StreamingDataWidthCo.1 ...
Execute       set_default_model StreamingDataWidthCo.1 
Execute       apply_spec_resource_limit StreamingDataWidthCo.1 
INFO-FLOW: Configuring Module : stream_to_mat ...
Execute       set_default_model stream_to_mat 
Execute       apply_spec_resource_limit stream_to_mat 
INFO-FLOW: Configuring Module : Resize_opr_linear ...
Execute       set_default_model Resize_opr_linear 
Execute       apply_spec_resource_limit Resize_opr_linear 
INFO-FLOW: Configuring Module : mat_to_stream ...
Execute       set_default_model mat_to_stream 
Execute       apply_spec_resource_limit mat_to_stream 
INFO-FLOW: Configuring Module : resize ...
Execute       set_default_model resize 
Execute       apply_spec_resource_limit resize 
INFO-FLOW: Configuring Module : resize_batch ...
Execute       set_default_model resize_batch 
Execute       apply_spec_resource_limit resize_batch 
INFO-FLOW: Configuring Module : stream_in_row_l0 ...
Execute       set_default_model stream_in_row_l0 
Execute       apply_spec_resource_limit stream_in_row_l0 
INFO-FLOW: Configuring Module : stream_out_data_l0 ...
Execute       set_default_model stream_out_data_l0 
Execute       apply_spec_resource_limit stream_out_data_l0 
INFO-FLOW: Configuring Module : conv3padding_l0710 ...
Execute       set_default_model conv3padding_l0710 
Execute       apply_spec_resource_limit conv3padding_l0710 
INFO-FLOW: Configuring Module : loadInReg9<8u> ...
Execute       set_default_model loadInReg9<8u> 
Execute       apply_spec_resource_limit loadInReg9<8u> 
INFO-FLOW: Configuring Module : simd_mac9_DSP2 ...
Execute       set_default_model simd_mac9_DSP2 
Execute       apply_spec_resource_limit simd_mac9_DSP2 
INFO-FLOW: Configuring Module : convDSPOpt_l0 ...
Execute       set_default_model convDSPOpt_l0 
Execute       apply_spec_resource_limit convDSPOpt_l0 
INFO-FLOW: Configuring Module : bn_qurelu_fixed ...
Execute       set_default_model bn_qurelu_fixed 
Execute       apply_spec_resource_limit bn_qurelu_fixed 
INFO-FLOW: Configuring Module : streamBnRelu_l0 ...
Execute       set_default_model streamBnRelu_l0 
Execute       apply_spec_resource_limit streamBnRelu_l0 
INFO-FLOW: Configuring Module : conv3x3_l0_bn_act_DS ...
Execute       set_default_model conv3x3_l0_bn_act_DS 
Execute       apply_spec_resource_limit conv3x3_l0_bn_act_DS 
INFO-FLOW: Configuring Module : max2_PE<4u, 16u> ...
Execute       set_default_model max2_PE<4u, 16u> 
Execute       apply_spec_resource_limit max2_PE<4u, 16u> 
INFO-FLOW: Configuring Module : max_pool2x2.3 ...
Execute       set_default_model max_pool2x2.3 
Execute       apply_spec_resource_limit max_pool2x2.3 
INFO-FLOW: Configuring Module : stream_in_row.4 ...
Execute       set_default_model stream_in_row.4 
Execute       apply_spec_resource_limit stream_in_row.4 
INFO-FLOW: Configuring Module : stream_out_data ...
Execute       set_default_model stream_out_data 
Execute       apply_spec_resource_limit stream_out_data 
INFO-FLOW: Configuring Module : conv3padding711 ...
Execute       set_default_model conv3padding711 
Execute       apply_spec_resource_limit conv3padding711 
INFO-FLOW: Configuring Module : pack_weight_data.2 ...
Execute       set_default_model pack_weight_data.2 
Execute       apply_spec_resource_limit pack_weight_data.2 
INFO-FLOW: Configuring Module : simd_MAC.2 ...
Execute       set_default_model simd_MAC.2 
Execute       apply_spec_resource_limit simd_MAC.2 
INFO-FLOW: Configuring Module : convDSPOpt.5 ...
Execute       set_default_model convDSPOpt.5 
Execute       apply_spec_resource_limit convDSPOpt.5 
INFO-FLOW: Configuring Module : conv3x3_bn_act_DSPop ...
Execute       set_default_model conv3x3_bn_act_DSPop 
Execute       apply_spec_resource_limit conv3x3_bn_act_DSPop 
INFO-FLOW: Configuring Module : max_pool2x2 ...
Execute       set_default_model max_pool2x2 
Execute       apply_spec_resource_limit max_pool2x2 
INFO-FLOW: Configuring Module : stream_in_row ...
Execute       set_default_model stream_in_row 
Execute       apply_spec_resource_limit stream_in_row 
INFO-FLOW: Configuring Module : stream_out_data.1 ...
Execute       set_default_model stream_out_data.1 
Execute       apply_spec_resource_limit stream_out_data.1 
INFO-FLOW: Configuring Module : conv3padding712 ...
Execute       set_default_model conv3padding712 
Execute       apply_spec_resource_limit conv3padding712 
INFO-FLOW: Configuring Module : pack_weight_data ...
Execute       set_default_model pack_weight_data 
Execute       apply_spec_resource_limit pack_weight_data 
INFO-FLOW: Configuring Module : simd_MAC ...
Execute       set_default_model simd_MAC 
Execute       apply_spec_resource_limit simd_MAC 
INFO-FLOW: Configuring Module : bn_qurelu_fixed.1 ...
Execute       set_default_model bn_qurelu_fixed.1 
Execute       apply_spec_resource_limit bn_qurelu_fixed.1 
INFO-FLOW: Configuring Module : convDSPOpt.4 ...
Execute       set_default_model convDSPOpt.4 
Execute       apply_spec_resource_limit convDSPOpt.4 
INFO-FLOW: Configuring Module : conv3x3_bn_act_DSPop.1 ...
Execute       set_default_model conv3x3_bn_act_DSPop.1 
Execute       apply_spec_resource_limit conv3x3_bn_act_DSPop.1 
INFO-FLOW: Configuring Module : max_pool2x2.1 ...
Execute       set_default_model max_pool2x2.1 
Execute       apply_spec_resource_limit max_pool2x2.1 
INFO-FLOW: Configuring Module : stream_in_row.1 ...
Execute       set_default_model stream_in_row.1 
Execute       apply_spec_resource_limit stream_in_row.1 
INFO-FLOW: Configuring Module : stream_out_data.2 ...
Execute       set_default_model stream_out_data.2 
Execute       apply_spec_resource_limit stream_out_data.2 
INFO-FLOW: Configuring Module : conv3padding713 ...
Execute       set_default_model conv3padding713 
Execute       apply_spec_resource_limit conv3padding713 
INFO-FLOW: Configuring Module : pack_weight_data.1 ...
Execute       set_default_model pack_weight_data.1 
Execute       apply_spec_resource_limit pack_weight_data.1 
INFO-FLOW: Configuring Module : simd_MAC.1 ...
Execute       set_default_model simd_MAC.1 
Execute       apply_spec_resource_limit simd_MAC.1 
INFO-FLOW: Configuring Module : convDSPOpt ...
Execute       set_default_model convDSPOpt 
Execute       apply_spec_resource_limit convDSPOpt 
INFO-FLOW: Configuring Module : conv3x3_bn_act_DSPop.2 ...
Execute       set_default_model conv3x3_bn_act_DSPop.2 
Execute       apply_spec_resource_limit conv3x3_bn_act_DSPop.2 
INFO-FLOW: Configuring Module : max_pool2x2.2 ...
Execute       set_default_model max_pool2x2.2 
Execute       apply_spec_resource_limit max_pool2x2.2 
INFO-FLOW: Configuring Module : stream_in_row.2 ...
Execute       set_default_model stream_in_row.2 
Execute       apply_spec_resource_limit stream_in_row.2 
INFO-FLOW: Configuring Module : stream_out_data.3 ...
Execute       set_default_model stream_out_data.3 
Execute       apply_spec_resource_limit stream_out_data.3 
INFO-FLOW: Configuring Module : conv3padding714 ...
Execute       set_default_model conv3padding714 
Execute       apply_spec_resource_limit conv3padding714 
INFO-FLOW: Configuring Module : convDSPOpt525 ...
Execute       set_default_model convDSPOpt525 
Execute       apply_spec_resource_limit convDSPOpt525 
INFO-FLOW: Configuring Module : conv3x3_bn_act_DSPop.4 ...
Execute       set_default_model conv3x3_bn_act_DSPop.4 
Execute       apply_spec_resource_limit conv3x3_bn_act_DSPop.4 
INFO-FLOW: Configuring Module : stream_in_row.3 ...
Execute       set_default_model stream_in_row.3 
Execute       apply_spec_resource_limit stream_in_row.3 
INFO-FLOW: Configuring Module : stream_out_data.4 ...
Execute       set_default_model stream_out_data.4 
Execute       apply_spec_resource_limit stream_out_data.4 
INFO-FLOW: Configuring Module : conv3padding526715 ...
Execute       set_default_model conv3padding526715 
Execute       apply_spec_resource_limit conv3padding526715 
INFO-FLOW: Configuring Module : convDSPOpt.3 ...
Execute       set_default_model convDSPOpt.3 
Execute       apply_spec_resource_limit convDSPOpt.3 
INFO-FLOW: Configuring Module : conv3x3_bn_act_DSPop.6 ...
Execute       set_default_model conv3x3_bn_act_DSPop.6 
Execute       apply_spec_resource_limit conv3x3_bn_act_DSPop.6 
INFO-FLOW: Configuring Module : conv3padding527716 ...
Execute       set_default_model conv3padding527716 
Execute       apply_spec_resource_limit conv3padding527716 
INFO-FLOW: Configuring Module : convDSPOpt.2 ...
Execute       set_default_model convDSPOpt.2 
Execute       apply_spec_resource_limit convDSPOpt.2 
INFO-FLOW: Configuring Module : conv3x3_bn_act_DSPop.5 ...
Execute       set_default_model conv3x3_bn_act_DSPop.5 
Execute       apply_spec_resource_limit conv3x3_bn_act_DSPop.5 
INFO-FLOW: Configuring Module : conv3padding717 ...
Execute       set_default_model conv3padding717 
Execute       apply_spec_resource_limit conv3padding717 
INFO-FLOW: Configuring Module : convDSPOpt.1 ...
Execute       set_default_model convDSPOpt.1 
Execute       apply_spec_resource_limit convDSPOpt.1 
INFO-FLOW: Configuring Module : conv3x3_bn_act_DSPop.3 ...
Execute       set_default_model conv3x3_bn_act_DSPop.3 
Execute       apply_spec_resource_limit conv3x3_bn_act_DSPop.3 
INFO-FLOW: Configuring Module : streamInOneRowTwoPix ...
Execute       set_default_model streamInOneRowTwoPix 
Execute       apply_spec_resource_limit streamInOneRowTwoPix 
INFO-FLOW: Configuring Module : streamOutOneRowTwoPi ...
Execute       set_default_model streamOutOneRowTwoPi 
Execute       apply_spec_resource_limit streamOutOneRowTwoPi 
INFO-FLOW: Configuring Module : conv1x1convert718 ...
Execute       set_default_model conv1x1convert718 
Execute       apply_spec_resource_limit conv1x1convert718 
INFO-FLOW: Configuring Module : simd_mac_DSP2 ...
Execute       set_default_model simd_mac_DSP2 
Execute       apply_spec_resource_limit simd_mac_DSP2 
INFO-FLOW: Configuring Module : conv1x1DSP2 ...
Execute       set_default_model conv1x1DSP2 
Execute       apply_spec_resource_limit conv1x1DSP2 
INFO-FLOW: Configuring Module : conv1x1_DSPopt ...
Execute       set_default_model conv1x1_DSPopt 
Execute       apply_spec_resource_limit conv1x1_DSPopt 
INFO-FLOW: Configuring Module : AddLast<3600u> ...
Execute       set_default_model AddLast<3600u> 
Execute       apply_spec_resource_limit AddLast<3600u> 
INFO-FLOW: Configuring Module : do_compute2 ...
Execute       set_default_model do_compute2 
Execute       apply_spec_resource_limit do_compute2 
INFO-FLOW: Configuring Module : ultra_net ...
Execute       set_default_model ultra_net 
Execute       apply_spec_resource_limit ultra_net 
INFO-FLOW: Model list for preprocess: ExtractPixels StreamingDataWidthCo StreamingDataWidthCo.1 stream_to_mat Resize_opr_linear mat_to_stream resize resize_batch stream_in_row_l0 stream_out_data_l0 conv3padding_l0710 loadInReg9<8u> simd_mac9_DSP2 convDSPOpt_l0 bn_qurelu_fixed streamBnRelu_l0 conv3x3_l0_bn_act_DS {max2_PE<4u, 16u>} max_pool2x2.3 stream_in_row.4 stream_out_data conv3padding711 pack_weight_data.2 simd_MAC.2 convDSPOpt.5 conv3x3_bn_act_DSPop max_pool2x2 stream_in_row stream_out_data.1 conv3padding712 pack_weight_data simd_MAC bn_qurelu_fixed.1 convDSPOpt.4 conv3x3_bn_act_DSPop.1 max_pool2x2.1 stream_in_row.1 stream_out_data.2 conv3padding713 pack_weight_data.1 simd_MAC.1 convDSPOpt conv3x3_bn_act_DSPop.2 max_pool2x2.2 stream_in_row.2 stream_out_data.3 conv3padding714 convDSPOpt525 conv3x3_bn_act_DSPop.4 stream_in_row.3 stream_out_data.4 conv3padding526715 convDSPOpt.3 conv3x3_bn_act_DSPop.6 conv3padding527716 convDSPOpt.2 conv3x3_bn_act_DSPop.5 conv3padding717 convDSPOpt.1 conv3x3_bn_act_DSPop.3 streamInOneRowTwoPix streamOutOneRowTwoPi conv1x1convert718 simd_mac_DSP2 conv1x1DSP2 conv1x1_DSPopt AddLast<3600u> do_compute2 ultra_net
INFO-FLOW: Preprocessing Module: ExtractPixels ...
Execute       set_default_model ExtractPixels 
Execute       cdfg_preprocess -model ExtractPixels 
Execute       rtl_gen_preprocess ExtractPixels 
INFO-FLOW: Preprocessing Module: StreamingDataWidthCo ...
Execute       set_default_model StreamingDataWidthCo 
Execute       cdfg_preprocess -model StreamingDataWidthCo 
Execute       rtl_gen_preprocess StreamingDataWidthCo 
INFO-FLOW: Preprocessing Module: StreamingDataWidthCo.1 ...
Execute       set_default_model StreamingDataWidthCo.1 
Execute       cdfg_preprocess -model StreamingDataWidthCo.1 
Execute       rtl_gen_preprocess StreamingDataWidthCo.1 
INFO-FLOW: Preprocessing Module: stream_to_mat ...
Execute       set_default_model stream_to_mat 
Execute       cdfg_preprocess -model stream_to_mat 
Execute       rtl_gen_preprocess stream_to_mat 
INFO-FLOW: Preprocessing Module: Resize_opr_linear ...
Execute       set_default_model Resize_opr_linear 
Execute       cdfg_preprocess -model Resize_opr_linear 
Execute       rtl_gen_preprocess Resize_opr_linear 
INFO-FLOW: Preprocessing Module: mat_to_stream ...
Execute       set_default_model mat_to_stream 
Execute       cdfg_preprocess -model mat_to_stream 
Execute       rtl_gen_preprocess mat_to_stream 
INFO-FLOW: Preprocessing Module: resize ...
Execute       set_default_model resize 
Execute       cdfg_preprocess -model resize 
Execute       rtl_gen_preprocess resize 
INFO-FLOW: Preprocessing Module: resize_batch ...
Execute       set_default_model resize_batch 
Execute       cdfg_preprocess -model resize_batch 
Execute       rtl_gen_preprocess resize_batch 
INFO-FLOW: Preprocessing Module: stream_in_row_l0 ...
Execute       set_default_model stream_in_row_l0 
Execute       cdfg_preprocess -model stream_in_row_l0 
Execute       rtl_gen_preprocess stream_in_row_l0 
INFO-FLOW: Preprocessing Module: stream_out_data_l0 ...
Execute       set_default_model stream_out_data_l0 
Execute       cdfg_preprocess -model stream_out_data_l0 
Execute       rtl_gen_preprocess stream_out_data_l0 
INFO-FLOW: Preprocessing Module: conv3padding_l0710 ...
Execute       set_default_model conv3padding_l0710 
Execute       cdfg_preprocess -model conv3padding_l0710 
Execute       rtl_gen_preprocess conv3padding_l0710 
INFO-FLOW: Preprocessing Module: loadInReg9<8u> ...
Execute       set_default_model loadInReg9<8u> 
Execute       cdfg_preprocess -model loadInReg9<8u> 
Execute       rtl_gen_preprocess loadInReg9<8u> 
INFO-FLOW: Preprocessing Module: simd_mac9_DSP2 ...
Execute       set_default_model simd_mac9_DSP2 
Execute       cdfg_preprocess -model simd_mac9_DSP2 
Execute       rtl_gen_preprocess simd_mac9_DSP2 
INFO-FLOW: Preprocessing Module: convDSPOpt_l0 ...
Execute       set_default_model convDSPOpt_l0 
Execute       cdfg_preprocess -model convDSPOpt_l0 
Execute       rtl_gen_preprocess convDSPOpt_l0 
INFO-FLOW: Preprocessing Module: bn_qurelu_fixed ...
Execute       set_default_model bn_qurelu_fixed 
Execute       cdfg_preprocess -model bn_qurelu_fixed 
Execute       rtl_gen_preprocess bn_qurelu_fixed 
INFO-FLOW: Preprocessing Module: streamBnRelu_l0 ...
Execute       set_default_model streamBnRelu_l0 
Execute       cdfg_preprocess -model streamBnRelu_l0 
Execute       rtl_gen_preprocess streamBnRelu_l0 
INFO-FLOW: Preprocessing Module: conv3x3_l0_bn_act_DS ...
Execute       set_default_model conv3x3_l0_bn_act_DS 
Execute       cdfg_preprocess -model conv3x3_l0_bn_act_DS 
Execute       rtl_gen_preprocess conv3x3_l0_bn_act_DS 
INFO-FLOW: Preprocessing Module: max2_PE<4u, 16u> ...
Execute       set_default_model max2_PE<4u, 16u> 
Execute       cdfg_preprocess -model max2_PE<4u, 16u> 
Execute       rtl_gen_preprocess max2_PE<4u, 16u> 
INFO-FLOW: Preprocessing Module: max_pool2x2.3 ...
Execute       set_default_model max_pool2x2.3 
Execute       cdfg_preprocess -model max_pool2x2.3 
Execute       rtl_gen_preprocess max_pool2x2.3 
INFO-FLOW: Preprocessing Module: stream_in_row.4 ...
Execute       set_default_model stream_in_row.4 
Execute       cdfg_preprocess -model stream_in_row.4 
Execute       rtl_gen_preprocess stream_in_row.4 
INFO-FLOW: Preprocessing Module: stream_out_data ...
Execute       set_default_model stream_out_data 
Execute       cdfg_preprocess -model stream_out_data 
Execute       rtl_gen_preprocess stream_out_data 
INFO-FLOW: Preprocessing Module: conv3padding711 ...
Execute       set_default_model conv3padding711 
Execute       cdfg_preprocess -model conv3padding711 
Execute       rtl_gen_preprocess conv3padding711 
INFO-FLOW: Preprocessing Module: pack_weight_data.2 ...
Execute       set_default_model pack_weight_data.2 
Execute       cdfg_preprocess -model pack_weight_data.2 
Execute       rtl_gen_preprocess pack_weight_data.2 
INFO-FLOW: Preprocessing Module: simd_MAC.2 ...
Execute       set_default_model simd_MAC.2 
Execute       cdfg_preprocess -model simd_MAC.2 
Execute       rtl_gen_preprocess simd_MAC.2 
INFO-FLOW: Preprocessing Module: convDSPOpt.5 ...
Execute       set_default_model convDSPOpt.5 
Execute       cdfg_preprocess -model convDSPOpt.5 
Execute       rtl_gen_preprocess convDSPOpt.5 
INFO-FLOW: Preprocessing Module: conv3x3_bn_act_DSPop ...
Execute       set_default_model conv3x3_bn_act_DSPop 
Execute       cdfg_preprocess -model conv3x3_bn_act_DSPop 
Execute       rtl_gen_preprocess conv3x3_bn_act_DSPop 
INFO-FLOW: Preprocessing Module: max_pool2x2 ...
Execute       set_default_model max_pool2x2 
Execute       cdfg_preprocess -model max_pool2x2 
Execute       rtl_gen_preprocess max_pool2x2 
INFO-FLOW: Preprocessing Module: stream_in_row ...
Execute       set_default_model stream_in_row 
Execute       cdfg_preprocess -model stream_in_row 
Execute       rtl_gen_preprocess stream_in_row 
INFO-FLOW: Preprocessing Module: stream_out_data.1 ...
Execute       set_default_model stream_out_data.1 
Execute       cdfg_preprocess -model stream_out_data.1 
Execute       rtl_gen_preprocess stream_out_data.1 
INFO-FLOW: Preprocessing Module: conv3padding712 ...
Execute       set_default_model conv3padding712 
Execute       cdfg_preprocess -model conv3padding712 
Execute       rtl_gen_preprocess conv3padding712 
INFO-FLOW: Preprocessing Module: pack_weight_data ...
Execute       set_default_model pack_weight_data 
Execute       cdfg_preprocess -model pack_weight_data 
Execute       rtl_gen_preprocess pack_weight_data 
INFO-FLOW: Preprocessing Module: simd_MAC ...
Execute       set_default_model simd_MAC 
Execute       cdfg_preprocess -model simd_MAC 
Execute       rtl_gen_preprocess simd_MAC 
INFO-FLOW: Preprocessing Module: bn_qurelu_fixed.1 ...
Execute       set_default_model bn_qurelu_fixed.1 
Execute       cdfg_preprocess -model bn_qurelu_fixed.1 
Execute       rtl_gen_preprocess bn_qurelu_fixed.1 
INFO-FLOW: Preprocessing Module: convDSPOpt.4 ...
Execute       set_default_model convDSPOpt.4 
Execute       cdfg_preprocess -model convDSPOpt.4 
Execute       rtl_gen_preprocess convDSPOpt.4 
INFO-FLOW: Preprocessing Module: conv3x3_bn_act_DSPop.1 ...
Execute       set_default_model conv3x3_bn_act_DSPop.1 
Execute       cdfg_preprocess -model conv3x3_bn_act_DSPop.1 
Execute       rtl_gen_preprocess conv3x3_bn_act_DSPop.1 
INFO-FLOW: Preprocessing Module: max_pool2x2.1 ...
Execute       set_default_model max_pool2x2.1 
Execute       cdfg_preprocess -model max_pool2x2.1 
Execute       rtl_gen_preprocess max_pool2x2.1 
INFO-FLOW: Preprocessing Module: stream_in_row.1 ...
Execute       set_default_model stream_in_row.1 
Execute       cdfg_preprocess -model stream_in_row.1 
Execute       rtl_gen_preprocess stream_in_row.1 
INFO-FLOW: Preprocessing Module: stream_out_data.2 ...
Execute       set_default_model stream_out_data.2 
Execute       cdfg_preprocess -model stream_out_data.2 
Execute       rtl_gen_preprocess stream_out_data.2 
INFO-FLOW: Preprocessing Module: conv3padding713 ...
Execute       set_default_model conv3padding713 
Execute       cdfg_preprocess -model conv3padding713 
Execute       rtl_gen_preprocess conv3padding713 
INFO-FLOW: Preprocessing Module: pack_weight_data.1 ...
Execute       set_default_model pack_weight_data.1 
Execute       cdfg_preprocess -model pack_weight_data.1 
Execute       rtl_gen_preprocess pack_weight_data.1 
INFO-FLOW: Preprocessing Module: simd_MAC.1 ...
Execute       set_default_model simd_MAC.1 
Execute       cdfg_preprocess -model simd_MAC.1 
Execute       rtl_gen_preprocess simd_MAC.1 
INFO-FLOW: Preprocessing Module: convDSPOpt ...
Execute       set_default_model convDSPOpt 
Execute       cdfg_preprocess -model convDSPOpt 
Execute       rtl_gen_preprocess convDSPOpt 
INFO-FLOW: Preprocessing Module: conv3x3_bn_act_DSPop.2 ...
Execute       set_default_model conv3x3_bn_act_DSPop.2 
Execute       cdfg_preprocess -model conv3x3_bn_act_DSPop.2 
Execute       rtl_gen_preprocess conv3x3_bn_act_DSPop.2 
INFO-FLOW: Preprocessing Module: max_pool2x2.2 ...
Execute       set_default_model max_pool2x2.2 
Execute       cdfg_preprocess -model max_pool2x2.2 
Execute       rtl_gen_preprocess max_pool2x2.2 
INFO-FLOW: Preprocessing Module: stream_in_row.2 ...
Execute       set_default_model stream_in_row.2 
Execute       cdfg_preprocess -model stream_in_row.2 
Execute       rtl_gen_preprocess stream_in_row.2 
INFO-FLOW: Preprocessing Module: stream_out_data.3 ...
Execute       set_default_model stream_out_data.3 
Execute       cdfg_preprocess -model stream_out_data.3 
Execute       rtl_gen_preprocess stream_out_data.3 
INFO-FLOW: Preprocessing Module: conv3padding714 ...
Execute       set_default_model conv3padding714 
Execute       cdfg_preprocess -model conv3padding714 
Execute       rtl_gen_preprocess conv3padding714 
INFO-FLOW: Preprocessing Module: convDSPOpt525 ...
Execute       set_default_model convDSPOpt525 
Execute       cdfg_preprocess -model convDSPOpt525 
Execute       rtl_gen_preprocess convDSPOpt525 
INFO-FLOW: Preprocessing Module: conv3x3_bn_act_DSPop.4 ...
Execute       set_default_model conv3x3_bn_act_DSPop.4 
Execute       cdfg_preprocess -model conv3x3_bn_act_DSPop.4 
Execute       rtl_gen_preprocess conv3x3_bn_act_DSPop.4 
INFO-FLOW: Preprocessing Module: stream_in_row.3 ...
Execute       set_default_model stream_in_row.3 
Execute       cdfg_preprocess -model stream_in_row.3 
Execute       rtl_gen_preprocess stream_in_row.3 
INFO-FLOW: Preprocessing Module: stream_out_data.4 ...
Execute       set_default_model stream_out_data.4 
Execute       cdfg_preprocess -model stream_out_data.4 
Execute       rtl_gen_preprocess stream_out_data.4 
INFO-FLOW: Preprocessing Module: conv3padding526715 ...
Execute       set_default_model conv3padding526715 
Execute       cdfg_preprocess -model conv3padding526715 
Execute       rtl_gen_preprocess conv3padding526715 
INFO-FLOW: Preprocessing Module: convDSPOpt.3 ...
Execute       set_default_model convDSPOpt.3 
Execute       cdfg_preprocess -model convDSPOpt.3 
Execute       rtl_gen_preprocess convDSPOpt.3 
INFO-FLOW: Preprocessing Module: conv3x3_bn_act_DSPop.6 ...
Execute       set_default_model conv3x3_bn_act_DSPop.6 
Execute       cdfg_preprocess -model conv3x3_bn_act_DSPop.6 
Execute       rtl_gen_preprocess conv3x3_bn_act_DSPop.6 
INFO-FLOW: Preprocessing Module: conv3padding527716 ...
Execute       set_default_model conv3padding527716 
Execute       cdfg_preprocess -model conv3padding527716 
Execute       rtl_gen_preprocess conv3padding527716 
INFO-FLOW: Preprocessing Module: convDSPOpt.2 ...
Execute       set_default_model convDSPOpt.2 
Execute       cdfg_preprocess -model convDSPOpt.2 
Execute       rtl_gen_preprocess convDSPOpt.2 
INFO-FLOW: Preprocessing Module: conv3x3_bn_act_DSPop.5 ...
Execute       set_default_model conv3x3_bn_act_DSPop.5 
Execute       cdfg_preprocess -model conv3x3_bn_act_DSPop.5 
Execute       rtl_gen_preprocess conv3x3_bn_act_DSPop.5 
INFO-FLOW: Preprocessing Module: conv3padding717 ...
Execute       set_default_model conv3padding717 
Execute       cdfg_preprocess -model conv3padding717 
Execute       rtl_gen_preprocess conv3padding717 
INFO-FLOW: Preprocessing Module: convDSPOpt.1 ...
Execute       set_default_model convDSPOpt.1 
Execute       cdfg_preprocess -model convDSPOpt.1 
Execute       rtl_gen_preprocess convDSPOpt.1 
INFO-FLOW: Preprocessing Module: conv3x3_bn_act_DSPop.3 ...
Execute       set_default_model conv3x3_bn_act_DSPop.3 
Execute       cdfg_preprocess -model conv3x3_bn_act_DSPop.3 
Execute       rtl_gen_preprocess conv3x3_bn_act_DSPop.3 
INFO-FLOW: Preprocessing Module: streamInOneRowTwoPix ...
Execute       set_default_model streamInOneRowTwoPix 
Execute       cdfg_preprocess -model streamInOneRowTwoPix 
Execute       rtl_gen_preprocess streamInOneRowTwoPix 
INFO-FLOW: Preprocessing Module: streamOutOneRowTwoPi ...
Execute       set_default_model streamOutOneRowTwoPi 
Execute       cdfg_preprocess -model streamOutOneRowTwoPi 
Execute       rtl_gen_preprocess streamOutOneRowTwoPi 
INFO-FLOW: Preprocessing Module: conv1x1convert718 ...
Execute       set_default_model conv1x1convert718 
Execute       cdfg_preprocess -model conv1x1convert718 
Execute       rtl_gen_preprocess conv1x1convert718 
INFO-FLOW: Preprocessing Module: simd_mac_DSP2 ...
Execute       set_default_model simd_mac_DSP2 
Execute       cdfg_preprocess -model simd_mac_DSP2 
Execute       rtl_gen_preprocess simd_mac_DSP2 
INFO-FLOW: Preprocessing Module: conv1x1DSP2 ...
Execute       set_default_model conv1x1DSP2 
Execute       cdfg_preprocess -model conv1x1DSP2 
Execute       rtl_gen_preprocess conv1x1DSP2 
INFO-FLOW: Preprocessing Module: conv1x1_DSPopt ...
Execute       set_default_model conv1x1_DSPopt 
Execute       cdfg_preprocess -model conv1x1_DSPopt 
Execute       rtl_gen_preprocess conv1x1_DSPopt 
INFO-FLOW: Preprocessing Module: AddLast<3600u> ...
Execute       set_default_model AddLast<3600u> 
Execute       cdfg_preprocess -model AddLast<3600u> 
Execute       rtl_gen_preprocess AddLast<3600u> 
INFO-FLOW: Preprocessing Module: do_compute2 ...
Execute       set_default_model do_compute2 
Execute       cdfg_preprocess -model do_compute2 
Execute       rtl_gen_preprocess do_compute2 
INFO-FLOW: Preprocessing Module: ultra_net ...
Execute       set_default_model ultra_net 
Execute       cdfg_preprocess -model ultra_net 
Execute       rtl_gen_preprocess ultra_net 
INFO-FLOW: Model list for synthesis: ExtractPixels StreamingDataWidthCo StreamingDataWidthCo.1 stream_to_mat Resize_opr_linear mat_to_stream resize resize_batch stream_in_row_l0 stream_out_data_l0 conv3padding_l0710 loadInReg9<8u> simd_mac9_DSP2 convDSPOpt_l0 bn_qurelu_fixed streamBnRelu_l0 conv3x3_l0_bn_act_DS {max2_PE<4u, 16u>} max_pool2x2.3 stream_in_row.4 stream_out_data conv3padding711 pack_weight_data.2 simd_MAC.2 convDSPOpt.5 conv3x3_bn_act_DSPop max_pool2x2 stream_in_row stream_out_data.1 conv3padding712 pack_weight_data simd_MAC bn_qurelu_fixed.1 convDSPOpt.4 conv3x3_bn_act_DSPop.1 max_pool2x2.1 stream_in_row.1 stream_out_data.2 conv3padding713 pack_weight_data.1 simd_MAC.1 convDSPOpt conv3x3_bn_act_DSPop.2 max_pool2x2.2 stream_in_row.2 stream_out_data.3 conv3padding714 convDSPOpt525 conv3x3_bn_act_DSPop.4 stream_in_row.3 stream_out_data.4 conv3padding526715 convDSPOpt.3 conv3x3_bn_act_DSPop.6 conv3padding527716 convDSPOpt.2 conv3x3_bn_act_DSPop.5 conv3padding717 convDSPOpt.1 conv3x3_bn_act_DSPop.3 streamInOneRowTwoPix streamOutOneRowTwoPi conv1x1convert718 simd_mac_DSP2 conv1x1DSP2 conv1x1_DSPopt AddLast<3600u> do_compute2 ultra_net
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ExtractPixels' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ExtractPixels 
Execute       schedule -model ExtractPixels 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 223.81 seconds; current allocated memory: 1.201 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ExtractPixels.verbose.sched.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ExtractPixels.sched.adb -f 
INFO-FLOW: Finish scheduling ExtractPixels.
Execute       set_default_model ExtractPixels 
Execute       bind -model ExtractPixels 
BIND OPTION: model=ExtractPixels
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.201 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ExtractPixels.verbose.bind.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ExtractPixels.bind.adb -f 
INFO-FLOW: Finish binding ExtractPixels.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataWidthCo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model StreamingDataWidthCo 
Execute       schedule -model StreamingDataWidthCo 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 1.201 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/StreamingDataWidthCo.verbose.sched.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/StreamingDataWidthCo.sched.adb -f 
INFO-FLOW: Finish scheduling StreamingDataWidthCo.
Execute       set_default_model StreamingDataWidthCo 
Execute       bind -model StreamingDataWidthCo 
BIND OPTION: model=StreamingDataWidthCo
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.201 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/StreamingDataWidthCo.verbose.bind.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/StreamingDataWidthCo.bind.adb -f 
INFO-FLOW: Finish binding StreamingDataWidthCo.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataWidthCo_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model StreamingDataWidthCo.1 
Execute       schedule -model StreamingDataWidthCo.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 1.201 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/StreamingDataWidthCo_1.verbose.sched.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/StreamingDataWidthCo_1.sched.adb -f 
INFO-FLOW: Finish scheduling StreamingDataWidthCo.1.
Execute       set_default_model StreamingDataWidthCo.1 
Execute       bind -model StreamingDataWidthCo.1 
BIND OPTION: model=StreamingDataWidthCo.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 1.202 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/StreamingDataWidthCo_1.verbose.bind.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/StreamingDataWidthCo_1.bind.adb -f 
INFO-FLOW: Finish binding StreamingDataWidthCo.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_to_mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model stream_to_mat 
Execute       schedule -model stream_to_mat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 1.202 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_to_mat.verbose.sched.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_to_mat.sched.adb -f 
INFO-FLOW: Finish scheduling stream_to_mat.
Execute       set_default_model stream_to_mat 
Execute       bind -model stream_to_mat 
BIND OPTION: model=stream_to_mat
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 1.202 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_to_mat.verbose.bind.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_to_mat.bind.adb -f 
INFO-FLOW: Finish binding stream_to_mat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Resize_opr_linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Resize_opr_linear 
Execute       schedule -model Resize_opr_linear 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.41 sec.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 1.203 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/Resize_opr_linear.verbose.sched.rpt 
Command       syn_report done; 0.23 sec.
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/Resize_opr_linear.sched.adb -f 
Command       db_write done; 0.18 sec.
INFO-FLOW: Finish scheduling Resize_opr_linear.
Execute       set_default_model Resize_opr_linear 
Execute       bind -model Resize_opr_linear 
BIND OPTION: model=Resize_opr_linear
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 1.205 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/Resize_opr_linear.verbose.bind.rpt 
Command       syn_report done; 0.32 sec.
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/Resize_opr_linear.bind.adb -f 
Command       db_write done; 0.18 sec.
INFO-FLOW: Finish binding Resize_opr_linear.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mat_to_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mat_to_stream 
Execute       schedule -model mat_to_stream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 1.205 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/mat_to_stream.verbose.sched.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/mat_to_stream.sched.adb -f 
INFO-FLOW: Finish scheduling mat_to_stream.
Execute       set_default_model mat_to_stream 
Execute       bind -model mat_to_stream 
BIND OPTION: model=mat_to_stream
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 1.205 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/mat_to_stream.verbose.bind.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/mat_to_stream.bind.adb -f 
INFO-FLOW: Finish binding mat_to_stream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resize 
Execute       schedule -model resize 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 1.205 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/resize.verbose.sched.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/resize.sched.adb -f 
INFO-FLOW: Finish scheduling resize.
Execute       set_default_model resize 
Execute       bind -model resize 
BIND OPTION: model=resize
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 1.205 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/resize.verbose.bind.rpt 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/resize.bind.adb -f 
INFO-FLOW: Finish binding resize.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resize_batch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model resize_batch 
Execute       schedule -model resize_batch 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 1.205 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/resize_batch.verbose.sched.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/resize_batch.sched.adb -f 
INFO-FLOW: Finish scheduling resize_batch.
Execute       set_default_model resize_batch 
Execute       bind -model resize_batch 
BIND OPTION: model=resize_batch
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 1.206 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/resize_batch.verbose.bind.rpt 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/resize_batch.bind.adb -f 
INFO-FLOW: Finish binding resize_batch.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_in_row_l0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model stream_in_row_l0 
Execute       schedule -model stream_in_row_l0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 1.206 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_l0.verbose.sched.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_l0.sched.adb -f 
INFO-FLOW: Finish scheduling stream_in_row_l0.
Execute       set_default_model stream_in_row_l0 
Execute       bind -model stream_in_row_l0 
BIND OPTION: model=stream_in_row_l0
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 1.206 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_l0.verbose.bind.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_l0.bind.adb -f 
INFO-FLOW: Finish binding stream_in_row_l0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_out_data_l0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model stream_out_data_l0 
Execute       schedule -model stream_out_data_l0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1.206 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_l0.verbose.sched.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_l0.sched.adb -f 
INFO-FLOW: Finish scheduling stream_out_data_l0.
Execute       set_default_model stream_out_data_l0 
Execute       bind -model stream_out_data_l0 
BIND OPTION: model=stream_out_data_l0
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.207 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_l0.verbose.bind.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_l0.bind.adb -f 
INFO-FLOW: Finish binding stream_out_data_l0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3padding_l0710' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv3padding_l0710 
Execute       schedule -model conv3padding_l0710 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 1.207 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding_l0710.verbose.sched.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding_l0710.sched.adb -f 
INFO-FLOW: Finish scheduling conv3padding_l0710.
Execute       set_default_model conv3padding_l0710 
Execute       bind -model conv3padding_l0710 
BIND OPTION: model=conv3padding_l0710
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 1.207 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding_l0710.verbose.bind.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding_l0710.bind.adb -f 
INFO-FLOW: Finish binding conv3padding_l0710.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'loadInReg9_8u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model loadInReg9<8u> 
Execute       schedule -model loadInReg9<8u> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'loadInReg9<8u>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1.207 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/loadInReg9_8u_s.verbose.sched.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/loadInReg9_8u_s.sched.adb -f 
INFO-FLOW: Finish scheduling loadInReg9<8u>.
Execute       set_default_model loadInReg9<8u> 
Execute       bind -model loadInReg9<8u> 
BIND OPTION: model=loadInReg9<8u>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 1.207 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/loadInReg9_8u_s.verbose.bind.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/loadInReg9_8u_s.bind.adb -f 
INFO-FLOW: Finish binding loadInReg9<8u>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'simd_mac9_DSP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model simd_mac9_DSP2 
Execute       schedule -model simd_mac9_DSP2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'simd_mac9_DSP2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.208 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_mac9_DSP2.verbose.sched.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_mac9_DSP2.sched.adb -f 
INFO-FLOW: Finish scheduling simd_mac9_DSP2.
Execute       set_default_model simd_mac9_DSP2 
Execute       bind -model simd_mac9_DSP2 
BIND OPTION: model=simd_mac9_DSP2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 1.208 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_mac9_DSP2.verbose.bind.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_mac9_DSP2.bind.adb -f 
INFO-FLOW: Finish binding simd_mac9_DSP2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convDSPOpt_l0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model convDSPOpt_l0 
Execute       schedule -model convDSPOpt_l0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 1.209 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_l0.verbose.sched.rpt 
Command       syn_report done; 0.28 sec.
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_l0.sched.adb -f 
Command       db_write done; 0.23 sec.
INFO-FLOW: Finish scheduling convDSPOpt_l0.
Execute       set_default_model convDSPOpt_l0 
Execute       bind -model convDSPOpt_l0 
BIND OPTION: model=convDSPOpt_l0
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 1.212 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_l0.verbose.bind.rpt 
Command       syn_report done; 0.56 sec.
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_l0.bind.adb -f 
Command       db_write done; 0.24 sec.
INFO-FLOW: Finish binding convDSPOpt_l0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bn_qurelu_fixed' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model bn_qurelu_fixed 
Execute       schedule -model bn_qurelu_fixed 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'bn_qurelu_fixed'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 1.212 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/bn_qurelu_fixed.verbose.sched.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/bn_qurelu_fixed.sched.adb -f 
INFO-FLOW: Finish scheduling bn_qurelu_fixed.
Execute       set_default_model bn_qurelu_fixed 
Execute       bind -model bn_qurelu_fixed 
BIND OPTION: model=bn_qurelu_fixed
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 1.212 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/bn_qurelu_fixed.verbose.bind.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/bn_qurelu_fixed.bind.adb -f 
INFO-FLOW: Finish binding bn_qurelu_fixed.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'streamBnRelu_l0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model streamBnRelu_l0 
Execute       schedule -model streamBnRelu_l0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1.213 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/streamBnRelu_l0.verbose.sched.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/streamBnRelu_l0.sched.adb -f 
INFO-FLOW: Finish scheduling streamBnRelu_l0.
Execute       set_default_model streamBnRelu_l0 
Execute       bind -model streamBnRelu_l0 
BIND OPTION: model=streamBnRelu_l0
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 1.214 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/streamBnRelu_l0.verbose.bind.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/streamBnRelu_l0.bind.adb -f 
INFO-FLOW: Finish binding streamBnRelu_l0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3x3_l0_bn_act_DS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv3x3_l0_bn_act_DS 
Execute       schedule -model conv3x3_l0_bn_act_DS 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 1.214 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_l0_bn_act_DS.verbose.sched.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_l0_bn_act_DS.sched.adb -f 
INFO-FLOW: Finish scheduling conv3x3_l0_bn_act_DS.
Execute       set_default_model conv3x3_l0_bn_act_DS 
Execute       bind -model conv3x3_l0_bn_act_DS 
BIND OPTION: model=conv3x3_l0_bn_act_DS
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.42 sec.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 1.214 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_l0_bn_act_DS.verbose.bind.rpt 
Command       syn_report done; 0.39 sec.
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_l0_bn_act_DS.bind.adb -f 
INFO-FLOW: Finish binding conv3x3_l0_bn_act_DS.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max2_PE_4u_16u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model max2_PE<4u, 16u> 
Execute       schedule -model max2_PE<4u, 16u> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'max2_PE<4u, 16u>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 1.215 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max2_PE_4u_16u_s.verbose.sched.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max2_PE_4u_16u_s.sched.adb -f 
INFO-FLOW: Finish scheduling max2_PE<4u, 16u>.
Execute       set_default_model max2_PE<4u, 16u> 
Execute       bind -model max2_PE<4u, 16u> 
BIND OPTION: model=max2_PE<4u, 16u>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.215 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max2_PE_4u_16u_s.verbose.bind.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max2_PE_4u_16u_s.bind.adb -f 
INFO-FLOW: Finish binding max2_PE<4u, 16u>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool2x2_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model max_pool2x2.3 
Execute       schedule -model max_pool2x2.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (4.178ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path in module 'max_pool2x2_3' consists of the following:
	'call' operation ('p_01_i', ./src/pool_reord.hpp:42->./src/ultranet.cpp:90) to 'max2_PE<4u, 16u>' [42]  (2.09 ns)
	'call' operation ('op2_V_assign_5_0_i', ./src/pool_reord.hpp:46->./src/ultranet.cpp:90) to 'max2_PE<4u, 16u>' [51]  (2.09 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 1.215 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max_pool2x2_3.verbose.sched.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max_pool2x2_3.sched.adb -f 
INFO-FLOW: Finish scheduling max_pool2x2.3.
Execute       set_default_model max_pool2x2.3 
Execute       bind -model max_pool2x2.3 
BIND OPTION: model=max_pool2x2.3
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.215 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max_pool2x2_3.verbose.bind.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max_pool2x2_3.bind.adb -f 
INFO-FLOW: Finish binding max_pool2x2.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_in_row_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model stream_in_row.4 
Execute       schedule -model stream_in_row.4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 1.216 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_4.verbose.sched.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_4.sched.adb -f 
INFO-FLOW: Finish scheduling stream_in_row.4.
Execute       set_default_model stream_in_row.4 
Execute       bind -model stream_in_row.4 
BIND OPTION: model=stream_in_row.4
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.216 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_4.verbose.bind.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_4.bind.adb -f 
INFO-FLOW: Finish binding stream_in_row.4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_out_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model stream_out_data 
Execute       schedule -model stream_out_data 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.216 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data.verbose.sched.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data.sched.adb -f 
INFO-FLOW: Finish scheduling stream_out_data.
Execute       set_default_model stream_out_data 
Execute       bind -model stream_out_data 
BIND OPTION: model=stream_out_data
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 1.216 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data.verbose.bind.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data.bind.adb -f 
INFO-FLOW: Finish binding stream_out_data.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3padding711' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv3padding711 
Execute       schedule -model conv3padding711 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 1.216 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding711.verbose.sched.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding711.sched.adb -f 
INFO-FLOW: Finish scheduling conv3padding711.
Execute       set_default_model conv3padding711 
Execute       bind -model conv3padding711 
BIND OPTION: model=conv3padding711
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 1.217 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding711.verbose.bind.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding711.bind.adb -f 
INFO-FLOW: Finish binding conv3padding711.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pack_weight_data_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pack_weight_data.2 
Execute       schedule -model pack_weight_data.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pack_weight_data.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1.217 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/pack_weight_data_2.verbose.sched.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/pack_weight_data_2.sched.adb -f 
INFO-FLOW: Finish scheduling pack_weight_data.2.
Execute       set_default_model pack_weight_data.2 
Execute       bind -model pack_weight_data.2 
BIND OPTION: model=pack_weight_data.2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 1.218 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/pack_weight_data_2.verbose.bind.rpt 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/pack_weight_data_2.bind.adb -f 
INFO-FLOW: Finish binding pack_weight_data.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'simd_MAC_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model simd_MAC.2 
Execute       schedule -model simd_MAC.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'simd_MAC.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 1.219 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_MAC_2.verbose.sched.rpt 
Command       syn_report done; 0.16 sec.
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_MAC_2.sched.adb -f 
Command       db_write done; 0.14 sec.
INFO-FLOW: Finish scheduling simd_MAC.2.
Execute       set_default_model simd_MAC.2 
Execute       bind -model simd_MAC.2 
BIND OPTION: model=simd_MAC.2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 1.220 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_MAC_2.verbose.bind.rpt 
Command       syn_report done; 0.22 sec.
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_MAC_2.bind.adb -f 
Command       db_write done; 0.14 sec.
INFO-FLOW: Finish binding simd_MAC.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convDSPOpt_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model convDSPOpt.5 
Execute       schedule -model convDSPOpt.5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.27 sec.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 1.221 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_5.verbose.sched.rpt 
Command       syn_report done; 0.29 sec.
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_5.sched.adb -f 
Command       db_write done; 0.26 sec.
INFO-FLOW: Finish scheduling convDSPOpt.5.
Execute       set_default_model convDSPOpt.5 
Execute       bind -model convDSPOpt.5 
BIND OPTION: model=convDSPOpt.5
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.27 sec.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 1.224 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_5.verbose.bind.rpt 
Command       syn_report done; 0.81 sec.
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_5.bind.adb -f 
Command       db_write done; 0.25 sec.
INFO-FLOW: Finish binding convDSPOpt.5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3x3_bn_act_DSPop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv3x3_bn_act_DSPop 
Execute       schedule -model conv3x3_bn_act_DSPop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.11 seconds; current allocated memory: 1.225 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop.verbose.sched.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop.sched.adb -f 
INFO-FLOW: Finish scheduling conv3x3_bn_act_DSPop.
Execute       set_default_model conv3x3_bn_act_DSPop 
Execute       bind -model conv3x3_bn_act_DSPop 
BIND OPTION: model=conv3x3_bn_act_DSPop
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.41 sec.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 1.225 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop.verbose.bind.rpt 
Command       syn_report done; 0.56 sec.
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop.bind.adb -f 
INFO-FLOW: Finish binding conv3x3_bn_act_DSPop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model max_pool2x2 
Execute       schedule -model max_pool2x2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 1.226 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max_pool2x2.verbose.sched.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max_pool2x2.sched.adb -f 
INFO-FLOW: Finish scheduling max_pool2x2.
Execute       set_default_model max_pool2x2 
Execute       bind -model max_pool2x2 
BIND OPTION: model=max_pool2x2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 1.226 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max_pool2x2.verbose.bind.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max_pool2x2.bind.adb -f 
INFO-FLOW: Finish binding max_pool2x2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_in_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model stream_in_row 
Execute       schedule -model stream_in_row 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 1.226 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row.verbose.sched.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row.sched.adb -f 
INFO-FLOW: Finish scheduling stream_in_row.
Execute       set_default_model stream_in_row 
Execute       bind -model stream_in_row 
BIND OPTION: model=stream_in_row
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.227 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row.verbose.bind.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row.bind.adb -f 
INFO-FLOW: Finish binding stream_in_row.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_out_data_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model stream_out_data.1 
Execute       schedule -model stream_out_data.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1.227 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_1.verbose.sched.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_1.sched.adb -f 
INFO-FLOW: Finish scheduling stream_out_data.1.
Execute       set_default_model stream_out_data.1 
Execute       bind -model stream_out_data.1 
BIND OPTION: model=stream_out_data.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.227 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_1.verbose.bind.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_1.bind.adb -f 
INFO-FLOW: Finish binding stream_out_data.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3padding712' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv3padding712 
Execute       schedule -model conv3padding712 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 1.227 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding712.verbose.sched.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding712.sched.adb -f 
INFO-FLOW: Finish scheduling conv3padding712.
Execute       set_default_model conv3padding712 
Execute       bind -model conv3padding712 
BIND OPTION: model=conv3padding712
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.228 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding712.verbose.bind.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding712.bind.adb -f 
INFO-FLOW: Finish binding conv3padding712.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pack_weight_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pack_weight_data 
Execute       schedule -model pack_weight_data 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pack_weight_data'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1.228 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/pack_weight_data.verbose.sched.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/pack_weight_data.sched.adb -f 
INFO-FLOW: Finish scheduling pack_weight_data.
Execute       set_default_model pack_weight_data 
Execute       bind -model pack_weight_data 
BIND OPTION: model=pack_weight_data
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1.228 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/pack_weight_data.verbose.bind.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/pack_weight_data.bind.adb -f 
INFO-FLOW: Finish binding pack_weight_data.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'simd_MAC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model simd_MAC 
Execute       schedule -model simd_MAC 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'simd_MAC'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 1.229 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_MAC.verbose.sched.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_MAC.sched.adb -f 
INFO-FLOW: Finish scheduling simd_MAC.
Execute       set_default_model simd_MAC 
Execute       bind -model simd_MAC 
BIND OPTION: model=simd_MAC
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 1.229 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_MAC.verbose.bind.rpt 
Command       syn_report done; 0.14 sec.
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_MAC.bind.adb -f 
INFO-FLOW: Finish binding simd_MAC.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bn_qurelu_fixed_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model bn_qurelu_fixed.1 
Execute       schedule -model bn_qurelu_fixed.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'bn_qurelu_fixed.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 1.229 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/bn_qurelu_fixed_1.verbose.sched.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/bn_qurelu_fixed_1.sched.adb -f 
INFO-FLOW: Finish scheduling bn_qurelu_fixed.1.
Execute       set_default_model bn_qurelu_fixed.1 
Execute       bind -model bn_qurelu_fixed.1 
BIND OPTION: model=bn_qurelu_fixed.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 1.229 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/bn_qurelu_fixed_1.verbose.bind.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/bn_qurelu_fixed_1.bind.adb -f 
INFO-FLOW: Finish binding bn_qurelu_fixed.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convDSPOpt_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model convDSPOpt.4 
Execute       schedule -model convDSPOpt.4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.31 sec.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 1.231 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_4.verbose.sched.rpt 
Command       syn_report done; 0.4 sec.
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_4.sched.adb -f 
Command       db_write done; 0.31 sec.
INFO-FLOW: Finish scheduling convDSPOpt.4.
Execute       set_default_model convDSPOpt.4 
Execute       bind -model convDSPOpt.4 
BIND OPTION: model=convDSPOpt.4
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.32 sec.
INFO: [HLS 200-111]  Elapsed time: 1.04 seconds; current allocated memory: 1.234 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_4.verbose.bind.rpt 
Command       syn_report done; 1 sec.
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_4.bind.adb -f 
Command       db_write done; 0.32 sec.
INFO-FLOW: Finish binding convDSPOpt.4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3x3_bn_act_DSPop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv3x3_bn_act_DSPop.1 
Execute       schedule -model conv3x3_bn_act_DSPop.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.38 seconds; current allocated memory: 1.235 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_1.verbose.sched.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_1.sched.adb -f 
INFO-FLOW: Finish scheduling conv3x3_bn_act_DSPop.1.
Execute       set_default_model conv3x3_bn_act_DSPop.1 
Execute       bind -model conv3x3_bn_act_DSPop.1 
BIND OPTION: model=conv3x3_bn_act_DSPop.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.51 sec.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 1.235 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_1.verbose.bind.rpt 
Command       syn_report done; 0.65 sec.
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_1.bind.adb -f 
INFO-FLOW: Finish binding conv3x3_bn_act_DSPop.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool2x2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model max_pool2x2.1 
Execute       schedule -model max_pool2x2.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 1.236 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max_pool2x2_1.verbose.sched.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max_pool2x2_1.sched.adb -f 
INFO-FLOW: Finish scheduling max_pool2x2.1.
Execute       set_default_model max_pool2x2.1 
Execute       bind -model max_pool2x2.1 
BIND OPTION: model=max_pool2x2.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 1.237 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max_pool2x2_1.verbose.bind.rpt 
Command       syn_report done; 0.11 sec.
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max_pool2x2_1.bind.adb -f 
INFO-FLOW: Finish binding max_pool2x2.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_in_row_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model stream_in_row.1 
Execute       schedule -model stream_in_row.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 1.237 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_1.verbose.sched.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_1.sched.adb -f 
INFO-FLOW: Finish scheduling stream_in_row.1.
Execute       set_default_model stream_in_row.1 
Execute       bind -model stream_in_row.1 
BIND OPTION: model=stream_in_row.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 1.237 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_1.verbose.bind.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_1.bind.adb -f 
INFO-FLOW: Finish binding stream_in_row.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_out_data_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model stream_out_data.2 
Execute       schedule -model stream_out_data.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 1.237 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_2.verbose.sched.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_2.sched.adb -f 
INFO-FLOW: Finish scheduling stream_out_data.2.
Execute       set_default_model stream_out_data.2 
Execute       bind -model stream_out_data.2 
BIND OPTION: model=stream_out_data.2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.238 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_2.verbose.bind.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_2.bind.adb -f 
INFO-FLOW: Finish binding stream_out_data.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3padding713' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv3padding713 
Execute       schedule -model conv3padding713 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 1.238 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding713.verbose.sched.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding713.sched.adb -f 
INFO-FLOW: Finish scheduling conv3padding713.
Execute       set_default_model conv3padding713 
Execute       bind -model conv3padding713 
BIND OPTION: model=conv3padding713
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.238 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding713.verbose.bind.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding713.bind.adb -f 
INFO-FLOW: Finish binding conv3padding713.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pack_weight_data_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pack_weight_data.1 
Execute       schedule -model pack_weight_data.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pack_weight_data.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 1.238 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/pack_weight_data_1.verbose.sched.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/pack_weight_data_1.sched.adb -f 
INFO-FLOW: Finish scheduling pack_weight_data.1.
Execute       set_default_model pack_weight_data.1 
Execute       bind -model pack_weight_data.1 
BIND OPTION: model=pack_weight_data.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1.239 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/pack_weight_data_1.verbose.bind.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/pack_weight_data_1.bind.adb -f 
INFO-FLOW: Finish binding pack_weight_data.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'simd_MAC_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model simd_MAC.1 
Execute       schedule -model simd_MAC.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'simd_MAC.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 1.239 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_MAC_1.verbose.sched.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_MAC_1.sched.adb -f 
INFO-FLOW: Finish scheduling simd_MAC.1.
Execute       set_default_model simd_MAC.1 
Execute       bind -model simd_MAC.1 
BIND OPTION: model=simd_MAC.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 1.240 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_MAC_1.verbose.bind.rpt 
Command       syn_report done; 0.11 sec.
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_MAC_1.bind.adb -f 
INFO-FLOW: Finish binding simd_MAC.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convDSPOpt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model convDSPOpt 
Execute       schedule -model convDSPOpt 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.25 sec.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 1.241 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt.verbose.sched.rpt 
Command       syn_report done; 0.33 sec.
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt.sched.adb -f 
Command       db_write done; 0.23 sec.
INFO-FLOW: Finish scheduling convDSPOpt.
Execute       set_default_model convDSPOpt 
Execute       bind -model convDSPOpt 
BIND OPTION: model=convDSPOpt
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.19 sec.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 1.243 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt.verbose.bind.rpt 
Command       syn_report done; 0.6 sec.
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt.bind.adb -f 
Command       db_write done; 0.23 sec.
INFO-FLOW: Finish binding convDSPOpt.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3x3_bn_act_DSPop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv3x3_bn_act_DSPop.2 
Execute       schedule -model conv3x3_bn_act_DSPop.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 1.244 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_2.verbose.sched.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_2.sched.adb -f 
INFO-FLOW: Finish scheduling conv3x3_bn_act_DSPop.2.
Execute       set_default_model conv3x3_bn_act_DSPop.2 
Execute       bind -model conv3x3_bn_act_DSPop.2 
BIND OPTION: model=conv3x3_bn_act_DSPop.2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.29 sec.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 1.244 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_2.verbose.bind.rpt 
Command       syn_report done; 0.36 sec.
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_2.bind.adb -f 
INFO-FLOW: Finish binding conv3x3_bn_act_DSPop.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool2x2_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model max_pool2x2.2 
Execute       schedule -model max_pool2x2.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 1.245 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max_pool2x2_2.verbose.sched.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max_pool2x2_2.sched.adb -f 
INFO-FLOW: Finish scheduling max_pool2x2.2.
Execute       set_default_model max_pool2x2.2 
Execute       bind -model max_pool2x2.2 
BIND OPTION: model=max_pool2x2.2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 1.245 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max_pool2x2_2.verbose.bind.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max_pool2x2_2.bind.adb -f 
INFO-FLOW: Finish binding max_pool2x2.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_in_row_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model stream_in_row.2 
Execute       schedule -model stream_in_row.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 1.245 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_2.verbose.sched.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_2.sched.adb -f 
INFO-FLOW: Finish scheduling stream_in_row.2.
Execute       set_default_model stream_in_row.2 
Execute       bind -model stream_in_row.2 
BIND OPTION: model=stream_in_row.2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 1.246 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_2.verbose.bind.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_2.bind.adb -f 
INFO-FLOW: Finish binding stream_in_row.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_out_data_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model stream_out_data.3 
Execute       schedule -model stream_out_data.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 1.246 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_3.verbose.sched.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_3.sched.adb -f 
INFO-FLOW: Finish scheduling stream_out_data.3.
Execute       set_default_model stream_out_data.3 
Execute       bind -model stream_out_data.3 
BIND OPTION: model=stream_out_data.3
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.246 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_3.verbose.bind.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_3.bind.adb -f 
INFO-FLOW: Finish binding stream_out_data.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3padding714' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv3padding714 
Execute       schedule -model conv3padding714 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 1.246 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding714.verbose.sched.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding714.sched.adb -f 
INFO-FLOW: Finish scheduling conv3padding714.
Execute       set_default_model conv3padding714 
Execute       bind -model conv3padding714 
BIND OPTION: model=conv3padding714
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.246 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding714.verbose.bind.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding714.bind.adb -f 
INFO-FLOW: Finish binding conv3padding714.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convDSPOpt525' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model convDSPOpt525 
Execute       schedule -model convDSPOpt525 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.23 sec.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 1.248 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt525.verbose.sched.rpt 
Command       syn_report done; 0.25 sec.
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt525.sched.adb -f 
Command       db_write done; 0.19 sec.
INFO-FLOW: Finish scheduling convDSPOpt525.
Execute       set_default_model convDSPOpt525 
Execute       bind -model convDSPOpt525 
BIND OPTION: model=convDSPOpt525
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 1.249 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt525.verbose.bind.rpt 
Command       syn_report done; 0.44 sec.
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt525.bind.adb -f 
Command       db_write done; 0.2 sec.
INFO-FLOW: Finish binding convDSPOpt525.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3x3_bn_act_DSPop_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv3x3_bn_act_DSPop.4 
Execute       schedule -model conv3x3_bn_act_DSPop.4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 1.250 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_4.verbose.sched.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_4.sched.adb -f 
INFO-FLOW: Finish scheduling conv3x3_bn_act_DSPop.4.
Execute       set_default_model conv3x3_bn_act_DSPop.4 
Execute       bind -model conv3x3_bn_act_DSPop.4 
BIND OPTION: model=conv3x3_bn_act_DSPop.4
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1.250 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_4.verbose.bind.rpt 
Command       syn_report done; 0.16 sec.
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_4.bind.adb -f 
INFO-FLOW: Finish binding conv3x3_bn_act_DSPop.4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_in_row_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model stream_in_row.3 
Execute       schedule -model stream_in_row.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 1.250 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_3.verbose.sched.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_3.sched.adb -f 
INFO-FLOW: Finish scheduling stream_in_row.3.
Execute       set_default_model stream_in_row.3 
Execute       bind -model stream_in_row.3 
BIND OPTION: model=stream_in_row.3
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 1.250 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_3.verbose.bind.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_3.bind.adb -f 
INFO-FLOW: Finish binding stream_in_row.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_out_data_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model stream_out_data.4 
Execute       schedule -model stream_out_data.4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 1.251 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_4.verbose.sched.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_4.sched.adb -f 
INFO-FLOW: Finish scheduling stream_out_data.4.
Execute       set_default_model stream_out_data.4 
Execute       bind -model stream_out_data.4 
BIND OPTION: model=stream_out_data.4
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1.251 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_4.verbose.bind.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_4.bind.adb -f 
INFO-FLOW: Finish binding stream_out_data.4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3padding526715' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv3padding526715 
Execute       schedule -model conv3padding526715 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 1.251 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding526715.verbose.sched.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding526715.sched.adb -f 
INFO-FLOW: Finish scheduling conv3padding526715.
Execute       set_default_model conv3padding526715 
Execute       bind -model conv3padding526715 
BIND OPTION: model=conv3padding526715
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 1.251 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding526715.verbose.bind.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding526715.bind.adb -f 
INFO-FLOW: Finish binding conv3padding526715.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convDSPOpt_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model convDSPOpt.3 
Execute       schedule -model convDSPOpt.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.23 sec.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 1.253 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_3.verbose.sched.rpt 
Command       syn_report done; 0.24 sec.
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_3.sched.adb -f 
Command       db_write done; 0.22 sec.
INFO-FLOW: Finish scheduling convDSPOpt.3.
Execute       set_default_model convDSPOpt.3 
Execute       bind -model convDSPOpt.3 
BIND OPTION: model=convDSPOpt.3
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 1.254 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_3.verbose.bind.rpt 
Command       syn_report done; 0.34 sec.
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_3.bind.adb -f 
Command       db_write done; 0.2 sec.
INFO-FLOW: Finish binding convDSPOpt.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3x3_bn_act_DSPop_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv3x3_bn_act_DSPop.6 
Execute       schedule -model conv3x3_bn_act_DSPop.6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_6.verbose.sched.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_6.sched.adb -f 
INFO-FLOW: Finish scheduling conv3x3_bn_act_DSPop.6.
Execute       set_default_model conv3x3_bn_act_DSPop.6 
Execute       bind -model conv3x3_bn_act_DSPop.6 
BIND OPTION: model=conv3x3_bn_act_DSPop.6
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_6.verbose.bind.rpt 
Command       syn_report done; 0.16 sec.
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_6.bind.adb -f 
INFO-FLOW: Finish binding conv3x3_bn_act_DSPop.6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3padding527716' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv3padding527716 
Execute       schedule -model conv3padding527716 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding527716.verbose.sched.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding527716.sched.adb -f 
INFO-FLOW: Finish scheduling conv3padding527716.
Execute       set_default_model conv3padding527716 
Execute       bind -model conv3padding527716 
BIND OPTION: model=conv3padding527716
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding527716.verbose.bind.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding527716.bind.adb -f 
INFO-FLOW: Finish binding conv3padding527716.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convDSPOpt_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model convDSPOpt.2 
Execute       schedule -model convDSPOpt.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.23 sec.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 1.257 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_2.verbose.sched.rpt 
Command       syn_report done; 0.33 sec.
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_2.sched.adb -f 
Command       db_write done; 0.24 sec.
INFO-FLOW: Finish scheduling convDSPOpt.2.
Execute       set_default_model convDSPOpt.2 
Execute       bind -model convDSPOpt.2 
BIND OPTION: model=convDSPOpt.2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 1.258 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_2.verbose.bind.rpt 
Command       syn_report done; 0.37 sec.
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_2.bind.adb -f 
Command       db_write done; 0.22 sec.
INFO-FLOW: Finish binding convDSPOpt.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3x3_bn_act_DSPop_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv3x3_bn_act_DSPop.5 
Execute       schedule -model conv3x3_bn_act_DSPop.5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 1.259 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_5.verbose.sched.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_5.sched.adb -f 
INFO-FLOW: Finish scheduling conv3x3_bn_act_DSPop.5.
Execute       set_default_model conv3x3_bn_act_DSPop.5 
Execute       bind -model conv3x3_bn_act_DSPop.5 
BIND OPTION: model=conv3x3_bn_act_DSPop.5
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 1.259 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_5.verbose.bind.rpt 
Command       syn_report done; 0.16 sec.
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_5.bind.adb -f 
INFO-FLOW: Finish binding conv3x3_bn_act_DSPop.5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3padding717' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv3padding717 
Execute       schedule -model conv3padding717 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 1.259 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding717.verbose.sched.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding717.sched.adb -f 
INFO-FLOW: Finish scheduling conv3padding717.
Execute       set_default_model conv3padding717 
Execute       bind -model conv3padding717 
BIND OPTION: model=conv3padding717
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.259 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding717.verbose.bind.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding717.bind.adb -f 
INFO-FLOW: Finish binding conv3padding717.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convDSPOpt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model convDSPOpt.1 
Execute       schedule -model convDSPOpt.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.22 sec.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 1.261 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_1.verbose.sched.rpt 
Command       syn_report done; 0.23 sec.
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_1.sched.adb -f 
Command       db_write done; 0.2 sec.
INFO-FLOW: Finish scheduling convDSPOpt.1.
Execute       set_default_model convDSPOpt.1 
Execute       bind -model convDSPOpt.1 
BIND OPTION: model=convDSPOpt.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 1.262 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_1.verbose.bind.rpt 
Command       syn_report done; 0.36 sec.
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_1.bind.adb -f 
Command       db_write done; 0.22 sec.
INFO-FLOW: Finish binding convDSPOpt.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3x3_bn_act_DSPop_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv3x3_bn_act_DSPop.3 
Execute       schedule -model conv3x3_bn_act_DSPop.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 1.263 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_3.verbose.sched.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_3.sched.adb -f 
INFO-FLOW: Finish scheduling conv3x3_bn_act_DSPop.3.
Execute       set_default_model conv3x3_bn_act_DSPop.3 
Execute       bind -model conv3x3_bn_act_DSPop.3 
BIND OPTION: model=conv3x3_bn_act_DSPop.3
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 1.263 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_3.verbose.bind.rpt 
Command       syn_report done; 0.17 sec.
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_3.bind.adb -f 
INFO-FLOW: Finish binding conv3x3_bn_act_DSPop.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'streamInOneRowTwoPix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model streamInOneRowTwoPix 
Execute       schedule -model streamInOneRowTwoPix 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('row_buffer_0_V_addr_1_write_ln37', ./src/conv1x1DSP2.hpp:37) of variable 'Part1.V', ./src/conv1x1DSP2.hpp:34 on array 'row_buffer_0_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'row_buffer_0_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 1.263 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/streamInOneRowTwoPix.verbose.sched.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/streamInOneRowTwoPix.sched.adb -f 
INFO-FLOW: Finish scheduling streamInOneRowTwoPix.
Execute       set_default_model streamInOneRowTwoPix 
Execute       bind -model streamInOneRowTwoPix 
BIND OPTION: model=streamInOneRowTwoPix
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 1.264 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/streamInOneRowTwoPix.verbose.bind.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/streamInOneRowTwoPix.bind.adb -f 
INFO-FLOW: Finish binding streamInOneRowTwoPix.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'streamOutOneRowTwoPi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model streamOutOneRowTwoPi 
Execute       schedule -model streamOutOneRowTwoPi 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 1.264 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/streamOutOneRowTwoPi.verbose.sched.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/streamOutOneRowTwoPi.sched.adb -f 
INFO-FLOW: Finish scheduling streamOutOneRowTwoPi.
Execute       set_default_model streamOutOneRowTwoPi 
Execute       bind -model streamOutOneRowTwoPi 
BIND OPTION: model=streamOutOneRowTwoPi
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.264 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/streamOutOneRowTwoPi.verbose.bind.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/streamOutOneRowTwoPi.bind.adb -f 
INFO-FLOW: Finish binding streamOutOneRowTwoPi.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1x1convert718' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv1x1convert718 
Execute       schedule -model conv1x1convert718 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 1.264 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv1x1convert718.verbose.sched.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv1x1convert718.sched.adb -f 
INFO-FLOW: Finish scheduling conv1x1convert718.
Execute       set_default_model conv1x1convert718 
Execute       bind -model conv1x1convert718 
BIND OPTION: model=conv1x1convert718
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.264 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv1x1convert718.verbose.bind.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv1x1convert718.bind.adb -f 
INFO-FLOW: Finish binding conv1x1convert718.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'simd_mac_DSP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model simd_mac_DSP2 
Execute       schedule -model simd_mac_DSP2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'simd_mac_DSP2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 1.265 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_mac_DSP2.verbose.sched.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_mac_DSP2.sched.adb -f 
INFO-FLOW: Finish scheduling simd_mac_DSP2.
Execute       set_default_model simd_mac_DSP2 
Execute       bind -model simd_mac_DSP2 
BIND OPTION: model=simd_mac_DSP2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 1.265 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_mac_DSP2.verbose.bind.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_mac_DSP2.bind.adb -f 
INFO-FLOW: Finish binding simd_mac_DSP2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1x1DSP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv1x1DSP2 
Execute       schedule -model conv1x1DSP2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 1.265 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv1x1DSP2.verbose.sched.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv1x1DSP2.sched.adb -f 
INFO-FLOW: Finish scheduling conv1x1DSP2.
Execute       set_default_model conv1x1DSP2 
Execute       bind -model conv1x1DSP2 
BIND OPTION: model=conv1x1DSP2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 1.266 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv1x1DSP2.verbose.bind.rpt 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv1x1DSP2.bind.adb -f 
INFO-FLOW: Finish binding conv1x1DSP2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1x1_DSPopt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv1x1_DSPopt 
Execute       schedule -model conv1x1_DSPopt 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 1.266 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv1x1_DSPopt.verbose.sched.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv1x1_DSPopt.sched.adb -f 
INFO-FLOW: Finish scheduling conv1x1_DSPopt.
Execute       set_default_model conv1x1_DSPopt 
Execute       bind -model conv1x1_DSPopt 
BIND OPTION: model=conv1x1_DSPopt
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 1.266 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv1x1_DSPopt.verbose.bind.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv1x1_DSPopt.bind.adb -f 
INFO-FLOW: Finish binding conv1x1_DSPopt.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddLast_3600u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AddLast<3600u> 
Execute       schedule -model AddLast<3600u> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 1.266 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/AddLast_3600u_s.verbose.sched.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/AddLast_3600u_s.sched.adb -f 
INFO-FLOW: Finish scheduling AddLast<3600u>.
Execute       set_default_model AddLast<3600u> 
Execute       bind -model AddLast<3600u> 
BIND OPTION: model=AddLast<3600u>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 1.266 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/AddLast_3600u_s.verbose.bind.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/AddLast_3600u_s.bind.adb -f 
INFO-FLOW: Finish binding AddLast<3600u>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'do_compute2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model do_compute2 
Execute       schedule -model do_compute2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 1.267 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/do_compute2.verbose.sched.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/do_compute2.sched.adb -f 
INFO-FLOW: Finish scheduling do_compute2.
Execute       set_default_model do_compute2 
Execute       bind -model do_compute2 
BIND OPTION: model=do_compute2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 7.2 sec.
INFO: [HLS 200-111]  Elapsed time: 7.36 seconds; current allocated memory: 1.275 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/do_compute2.verbose.bind.rpt 
Command       syn_report done; 3 sec.
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/do_compute2.bind.adb -f 
INFO-FLOW: Finish binding do_compute2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ultra_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ultra_net 
Execute       schedule -model ultra_net 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.13 seconds; current allocated memory: 1.279 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.verbose.sched.rpt 
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.sched.adb -f 
INFO-FLOW: Finish scheduling ultra_net.
Execute       set_default_model ultra_net 
Execute       bind -model ultra_net 
BIND OPTION: model=ultra_net
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.24 sec.
INFO: [HLS 200-111]  Elapsed time: 1.27 seconds; current allocated memory: 1.280 GB.
Execute       syn_report -verbosereport -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.verbose.bind.rpt 
Command       syn_report done; 2.96 sec.
Execute       db_write -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.bind.adb -f 
INFO-FLOW: Finish binding ultra_net.
Execute       get_model_list ultra_net -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess ExtractPixels 
Execute       rtl_gen_preprocess StreamingDataWidthCo 
Execute       rtl_gen_preprocess StreamingDataWidthCo.1 
Execute       rtl_gen_preprocess stream_to_mat 
Execute       rtl_gen_preprocess Resize_opr_linear 
Execute       rtl_gen_preprocess mat_to_stream 
Execute       rtl_gen_preprocess resize 
Execute       rtl_gen_preprocess resize_batch 
Execute       rtl_gen_preprocess stream_in_row_l0 
Execute       rtl_gen_preprocess stream_out_data_l0 
Execute       rtl_gen_preprocess conv3padding_l0710 
Execute       rtl_gen_preprocess loadInReg9<8u> 
Execute       rtl_gen_preprocess simd_mac9_DSP2 
Execute       rtl_gen_preprocess convDSPOpt_l0 
Execute       rtl_gen_preprocess bn_qurelu_fixed 
Execute       rtl_gen_preprocess streamBnRelu_l0 
Execute       rtl_gen_preprocess conv3x3_l0_bn_act_DS 
Execute       rtl_gen_preprocess max2_PE<4u, 16u> 
Execute       rtl_gen_preprocess max_pool2x2.3 
Execute       rtl_gen_preprocess stream_in_row.4 
Execute       rtl_gen_preprocess stream_out_data 
Execute       rtl_gen_preprocess conv3padding711 
Execute       rtl_gen_preprocess pack_weight_data.2 
Execute       rtl_gen_preprocess simd_MAC.2 
Execute       rtl_gen_preprocess convDSPOpt.5 
Execute       rtl_gen_preprocess conv3x3_bn_act_DSPop 
Execute       rtl_gen_preprocess max_pool2x2 
Execute       rtl_gen_preprocess stream_in_row 
Execute       rtl_gen_preprocess stream_out_data.1 
Execute       rtl_gen_preprocess conv3padding712 
Execute       rtl_gen_preprocess pack_weight_data 
Execute       rtl_gen_preprocess simd_MAC 
Execute       rtl_gen_preprocess bn_qurelu_fixed.1 
Execute       rtl_gen_preprocess convDSPOpt.4 
Execute       rtl_gen_preprocess conv3x3_bn_act_DSPop.1 
Execute       rtl_gen_preprocess max_pool2x2.1 
Execute       rtl_gen_preprocess stream_in_row.1 
Execute       rtl_gen_preprocess stream_out_data.2 
Execute       rtl_gen_preprocess conv3padding713 
Execute       rtl_gen_preprocess pack_weight_data.1 
Execute       rtl_gen_preprocess simd_MAC.1 
Execute       rtl_gen_preprocess convDSPOpt 
Execute       rtl_gen_preprocess conv3x3_bn_act_DSPop.2 
Execute       rtl_gen_preprocess max_pool2x2.2 
Execute       rtl_gen_preprocess stream_in_row.2 
Execute       rtl_gen_preprocess stream_out_data.3 
Execute       rtl_gen_preprocess conv3padding714 
Execute       rtl_gen_preprocess convDSPOpt525 
Execute       rtl_gen_preprocess conv3x3_bn_act_DSPop.4 
Execute       rtl_gen_preprocess stream_in_row.3 
Execute       rtl_gen_preprocess stream_out_data.4 
Execute       rtl_gen_preprocess conv3padding526715 
Execute       rtl_gen_preprocess convDSPOpt.3 
Execute       rtl_gen_preprocess conv3x3_bn_act_DSPop.6 
Execute       rtl_gen_preprocess conv3padding527716 
Execute       rtl_gen_preprocess convDSPOpt.2 
Execute       rtl_gen_preprocess conv3x3_bn_act_DSPop.5 
Execute       rtl_gen_preprocess conv3padding717 
Execute       rtl_gen_preprocess convDSPOpt.1 
Execute       rtl_gen_preprocess conv3x3_bn_act_DSPop.3 
Execute       rtl_gen_preprocess streamInOneRowTwoPix 
Execute       rtl_gen_preprocess streamOutOneRowTwoPi 
Execute       rtl_gen_preprocess conv1x1convert718 
Execute       rtl_gen_preprocess simd_mac_DSP2 
Execute       rtl_gen_preprocess conv1x1DSP2 
Execute       rtl_gen_preprocess conv1x1_DSPopt 
Execute       rtl_gen_preprocess AddLast<3600u> 
Execute       rtl_gen_preprocess do_compute2 
Execute       rtl_gen_preprocess ultra_net 
INFO-FLOW: Model list for RTL generation: ExtractPixels StreamingDataWidthCo StreamingDataWidthCo.1 stream_to_mat Resize_opr_linear mat_to_stream resize resize_batch stream_in_row_l0 stream_out_data_l0 conv3padding_l0710 loadInReg9<8u> simd_mac9_DSP2 convDSPOpt_l0 bn_qurelu_fixed streamBnRelu_l0 conv3x3_l0_bn_act_DS {max2_PE<4u, 16u>} max_pool2x2.3 stream_in_row.4 stream_out_data conv3padding711 pack_weight_data.2 simd_MAC.2 convDSPOpt.5 conv3x3_bn_act_DSPop max_pool2x2 stream_in_row stream_out_data.1 conv3padding712 pack_weight_data simd_MAC bn_qurelu_fixed.1 convDSPOpt.4 conv3x3_bn_act_DSPop.1 max_pool2x2.1 stream_in_row.1 stream_out_data.2 conv3padding713 pack_weight_data.1 simd_MAC.1 convDSPOpt conv3x3_bn_act_DSPop.2 max_pool2x2.2 stream_in_row.2 stream_out_data.3 conv3padding714 convDSPOpt525 conv3x3_bn_act_DSPop.4 stream_in_row.3 stream_out_data.4 conv3padding526715 convDSPOpt.3 conv3x3_bn_act_DSPop.6 conv3padding527716 convDSPOpt.2 conv3x3_bn_act_DSPop.5 conv3padding717 convDSPOpt.1 conv3x3_bn_act_DSPop.3 streamInOneRowTwoPix streamOutOneRowTwoPi conv1x1convert718 simd_mac_DSP2 conv1x1DSP2 conv1x1_DSPopt AddLast<3600u> do_compute2 ultra_net
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ExtractPixels' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ExtractPixels -vendor xilinx -mg_file /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ExtractPixels.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'ultra_net_mul_32s_18ns_32_2_1' to 'ultra_net_mul_32sbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_32sbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ExtractPixels'.
INFO: [HLS 200-111]  Elapsed time: 3.06 seconds; current allocated memory: 1.283 GB.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl ExtractPixels -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/systemc/ExtractPixels -synmodules ExtractPixels StreamingDataWidthCo StreamingDataWidthCo.1 stream_to_mat Resize_opr_linear mat_to_stream resize resize_batch stream_in_row_l0 stream_out_data_l0 conv3padding_l0710 loadInReg9<8u> simd_mac9_DSP2 convDSPOpt_l0 bn_qurelu_fixed streamBnRelu_l0 conv3x3_l0_bn_act_DS {max2_PE<4u, 16u>} max_pool2x2.3 stream_in_row.4 stream_out_data conv3padding711 pack_weight_data.2 simd_MAC.2 convDSPOpt.5 conv3x3_bn_act_DSPop max_pool2x2 stream_in_row stream_out_data.1 conv3padding712 pack_weight_data simd_MAC bn_qurelu_fixed.1 convDSPOpt.4 conv3x3_bn_act_DSPop.1 max_pool2x2.1 stream_in_row.1 stream_out_data.2 conv3padding713 pack_weight_data.1 simd_MAC.1 convDSPOpt conv3x3_bn_act_DSPop.2 max_pool2x2.2 stream_in_row.2 stream_out_data.3 conv3padding714 convDSPOpt525 conv3x3_bn_act_DSPop.4 stream_in_row.3 stream_out_data.4 conv3padding526715 convDSPOpt.3 conv3x3_bn_act_DSPop.6 conv3padding527716 convDSPOpt.2 conv3x3_bn_act_DSPop.5 conv3padding717 convDSPOpt.1 conv3x3_bn_act_DSPop.3 streamInOneRowTwoPix streamOutOneRowTwoPi conv1x1convert718 simd_mac_DSP2 conv1x1DSP2 conv1x1_DSPopt AddLast<3600u> do_compute2 ultra_net 
Execute       gen_rtl ExtractPixels -style xilinx -f -lang vhdl -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/vhdl/ExtractPixels 
Execute       gen_rtl ExtractPixels -style xilinx -f -lang vlog -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/verilog/ExtractPixels 
Execute       syn_report -csynth -model ExtractPixels -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/ExtractPixels_csynth.rpt 
Execute       syn_report -rtlxml -model ExtractPixels -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/ExtractPixels_csynth.xml 
Execute       syn_report -verbosereport -model ExtractPixels -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ExtractPixels.verbose.rpt 
Execute       db_write -model ExtractPixels -f -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ExtractPixels.adb 
Execute       gen_tb_info ExtractPixels -p /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ExtractPixels 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataWidthCo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model StreamingDataWidthCo -vendor xilinx -mg_file /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/StreamingDataWidthCo.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_32sbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataWidthCo'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.284 GB.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl StreamingDataWidthCo -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/systemc/StreamingDataWidthCo -synmodules ExtractPixels StreamingDataWidthCo StreamingDataWidthCo.1 stream_to_mat Resize_opr_linear mat_to_stream resize resize_batch stream_in_row_l0 stream_out_data_l0 conv3padding_l0710 loadInReg9<8u> simd_mac9_DSP2 convDSPOpt_l0 bn_qurelu_fixed streamBnRelu_l0 conv3x3_l0_bn_act_DS {max2_PE<4u, 16u>} max_pool2x2.3 stream_in_row.4 stream_out_data conv3padding711 pack_weight_data.2 simd_MAC.2 convDSPOpt.5 conv3x3_bn_act_DSPop max_pool2x2 stream_in_row stream_out_data.1 conv3padding712 pack_weight_data simd_MAC bn_qurelu_fixed.1 convDSPOpt.4 conv3x3_bn_act_DSPop.1 max_pool2x2.1 stream_in_row.1 stream_out_data.2 conv3padding713 pack_weight_data.1 simd_MAC.1 convDSPOpt conv3x3_bn_act_DSPop.2 max_pool2x2.2 stream_in_row.2 stream_out_data.3 conv3padding714 convDSPOpt525 conv3x3_bn_act_DSPop.4 stream_in_row.3 stream_out_data.4 conv3padding526715 convDSPOpt.3 conv3x3_bn_act_DSPop.6 conv3padding527716 convDSPOpt.2 conv3x3_bn_act_DSPop.5 conv3padding717 convDSPOpt.1 conv3x3_bn_act_DSPop.3 streamInOneRowTwoPix streamOutOneRowTwoPi conv1x1convert718 simd_mac_DSP2 conv1x1DSP2 conv1x1_DSPopt AddLast<3600u> do_compute2 ultra_net 
Execute       gen_rtl StreamingDataWidthCo -style xilinx -f -lang vhdl -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/vhdl/StreamingDataWidthCo 
Execute       gen_rtl StreamingDataWidthCo -style xilinx -f -lang vlog -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/verilog/StreamingDataWidthCo 
Execute       syn_report -csynth -model StreamingDataWidthCo -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/StreamingDataWidthCo_csynth.rpt 
Execute       syn_report -rtlxml -model StreamingDataWidthCo -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/StreamingDataWidthCo_csynth.xml 
Execute       syn_report -verbosereport -model StreamingDataWidthCo -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/StreamingDataWidthCo.verbose.rpt 
Execute       db_write -model StreamingDataWidthCo -f -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/StreamingDataWidthCo.adb 
Execute       gen_tb_info StreamingDataWidthCo -p /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/StreamingDataWidthCo 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataWidthCo_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model StreamingDataWidthCo.1 -vendor xilinx -mg_file /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/StreamingDataWidthCo_1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'ultra_net_mul_32s_19ns_32_2_1' to 'ultra_net_mul_32scud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_32scud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataWidthCo_1'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.285 GB.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl StreamingDataWidthCo.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/systemc/StreamingDataWidthCo_1 -synmodules ExtractPixels StreamingDataWidthCo StreamingDataWidthCo.1 stream_to_mat Resize_opr_linear mat_to_stream resize resize_batch stream_in_row_l0 stream_out_data_l0 conv3padding_l0710 loadInReg9<8u> simd_mac9_DSP2 convDSPOpt_l0 bn_qurelu_fixed streamBnRelu_l0 conv3x3_l0_bn_act_DS {max2_PE<4u, 16u>} max_pool2x2.3 stream_in_row.4 stream_out_data conv3padding711 pack_weight_data.2 simd_MAC.2 convDSPOpt.5 conv3x3_bn_act_DSPop max_pool2x2 stream_in_row stream_out_data.1 conv3padding712 pack_weight_data simd_MAC bn_qurelu_fixed.1 convDSPOpt.4 conv3x3_bn_act_DSPop.1 max_pool2x2.1 stream_in_row.1 stream_out_data.2 conv3padding713 pack_weight_data.1 simd_MAC.1 convDSPOpt conv3x3_bn_act_DSPop.2 max_pool2x2.2 stream_in_row.2 stream_out_data.3 conv3padding714 convDSPOpt525 conv3x3_bn_act_DSPop.4 stream_in_row.3 stream_out_data.4 conv3padding526715 convDSPOpt.3 conv3x3_bn_act_DSPop.6 conv3padding527716 convDSPOpt.2 conv3x3_bn_act_DSPop.5 conv3padding717 convDSPOpt.1 conv3x3_bn_act_DSPop.3 streamInOneRowTwoPix streamOutOneRowTwoPi conv1x1convert718 simd_mac_DSP2 conv1x1DSP2 conv1x1_DSPopt AddLast<3600u> do_compute2 ultra_net 
Execute       gen_rtl StreamingDataWidthCo.1 -style xilinx -f -lang vhdl -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/vhdl/StreamingDataWidthCo_1 
Execute       gen_rtl StreamingDataWidthCo.1 -style xilinx -f -lang vlog -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/verilog/StreamingDataWidthCo_1 
Execute       syn_report -csynth -model StreamingDataWidthCo.1 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/StreamingDataWidthCo_1_csynth.rpt 
Execute       syn_report -rtlxml -model StreamingDataWidthCo.1 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/StreamingDataWidthCo_1_csynth.xml 
Execute       syn_report -verbosereport -model StreamingDataWidthCo.1 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/StreamingDataWidthCo_1.verbose.rpt 
Execute       db_write -model StreamingDataWidthCo.1 -f -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/StreamingDataWidthCo_1.adb 
Execute       gen_tb_info StreamingDataWidthCo.1 -p /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/StreamingDataWidthCo_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_to_mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model stream_to_mat -vendor xilinx -mg_file /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_to_mat.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_to_mat'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.286 GB.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl stream_to_mat -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/systemc/stream_to_mat -synmodules ExtractPixels StreamingDataWidthCo StreamingDataWidthCo.1 stream_to_mat Resize_opr_linear mat_to_stream resize resize_batch stream_in_row_l0 stream_out_data_l0 conv3padding_l0710 loadInReg9<8u> simd_mac9_DSP2 convDSPOpt_l0 bn_qurelu_fixed streamBnRelu_l0 conv3x3_l0_bn_act_DS {max2_PE<4u, 16u>} max_pool2x2.3 stream_in_row.4 stream_out_data conv3padding711 pack_weight_data.2 simd_MAC.2 convDSPOpt.5 conv3x3_bn_act_DSPop max_pool2x2 stream_in_row stream_out_data.1 conv3padding712 pack_weight_data simd_MAC bn_qurelu_fixed.1 convDSPOpt.4 conv3x3_bn_act_DSPop.1 max_pool2x2.1 stream_in_row.1 stream_out_data.2 conv3padding713 pack_weight_data.1 simd_MAC.1 convDSPOpt conv3x3_bn_act_DSPop.2 max_pool2x2.2 stream_in_row.2 stream_out_data.3 conv3padding714 convDSPOpt525 conv3x3_bn_act_DSPop.4 stream_in_row.3 stream_out_data.4 conv3padding526715 convDSPOpt.3 conv3x3_bn_act_DSPop.6 conv3padding527716 convDSPOpt.2 conv3x3_bn_act_DSPop.5 conv3padding717 convDSPOpt.1 conv3x3_bn_act_DSPop.3 streamInOneRowTwoPix streamOutOneRowTwoPi conv1x1convert718 simd_mac_DSP2 conv1x1DSP2 conv1x1_DSPopt AddLast<3600u> do_compute2 ultra_net 
Execute       gen_rtl stream_to_mat -style xilinx -f -lang vhdl -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/vhdl/stream_to_mat 
Execute       gen_rtl stream_to_mat -style xilinx -f -lang vlog -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/verilog/stream_to_mat 
Execute       syn_report -csynth -model stream_to_mat -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/stream_to_mat_csynth.rpt 
Execute       syn_report -rtlxml -model stream_to_mat -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/stream_to_mat_csynth.xml 
Execute       syn_report -verbosereport -model stream_to_mat -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_to_mat.verbose.rpt 
Execute       db_write -model stream_to_mat -f -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_to_mat.adb 
Execute       gen_tb_info stream_to_mat -p /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_to_mat 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Resize_opr_linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Resize_opr_linear -vendor xilinx -mg_file /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/Resize_opr_linear.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_0_0' to 'Resize_opr_lineardEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_0_1' to 'Resize_opr_lineareOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_0_2' to 'Resize_opr_linearfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_1_0' to 'Resize_opr_linearg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_1_1' to 'Resize_opr_linearhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_1_2' to 'Resize_opr_linearibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ultra_net_mul_27ns_25ns_69_2_1' to 'ultra_net_mul_27njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ultra_net_mul_20s_28s_48_2_1' to 'ultra_net_mul_20skbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ultra_net_mul_mul_8ns_20s_28_1_1' to 'ultra_net_mul_mullbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_20skbM': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_27njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_mullbW': 12 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Resize_opr_linear'.
Command       create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 1.289 GB.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl Resize_opr_linear -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/systemc/Resize_opr_linear -synmodules ExtractPixels StreamingDataWidthCo StreamingDataWidthCo.1 stream_to_mat Resize_opr_linear mat_to_stream resize resize_batch stream_in_row_l0 stream_out_data_l0 conv3padding_l0710 loadInReg9<8u> simd_mac9_DSP2 convDSPOpt_l0 bn_qurelu_fixed streamBnRelu_l0 conv3x3_l0_bn_act_DS {max2_PE<4u, 16u>} max_pool2x2.3 stream_in_row.4 stream_out_data conv3padding711 pack_weight_data.2 simd_MAC.2 convDSPOpt.5 conv3x3_bn_act_DSPop max_pool2x2 stream_in_row stream_out_data.1 conv3padding712 pack_weight_data simd_MAC bn_qurelu_fixed.1 convDSPOpt.4 conv3x3_bn_act_DSPop.1 max_pool2x2.1 stream_in_row.1 stream_out_data.2 conv3padding713 pack_weight_data.1 simd_MAC.1 convDSPOpt conv3x3_bn_act_DSPop.2 max_pool2x2.2 stream_in_row.2 stream_out_data.3 conv3padding714 convDSPOpt525 conv3x3_bn_act_DSPop.4 stream_in_row.3 stream_out_data.4 conv3padding526715 convDSPOpt.3 conv3x3_bn_act_DSPop.6 conv3padding527716 convDSPOpt.2 conv3x3_bn_act_DSPop.5 conv3padding717 convDSPOpt.1 conv3x3_bn_act_DSPop.3 streamInOneRowTwoPix streamOutOneRowTwoPi conv1x1convert718 simd_mac_DSP2 conv1x1DSP2 conv1x1_DSPopt AddLast<3600u> do_compute2 ultra_net 
Execute       gen_rtl Resize_opr_linear -style xilinx -f -lang vhdl -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/vhdl/Resize_opr_linear 
Execute       gen_rtl Resize_opr_linear -style xilinx -f -lang vlog -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/verilog/Resize_opr_linear 
Execute       syn_report -csynth -model Resize_opr_linear -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/Resize_opr_linear_csynth.rpt 
Execute       syn_report -rtlxml -model Resize_opr_linear -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/Resize_opr_linear_csynth.xml 
Execute       syn_report -verbosereport -model Resize_opr_linear -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/Resize_opr_linear.verbose.rpt 
Command       syn_report done; 0.37 sec.
Execute       db_write -model Resize_opr_linear -f -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/Resize_opr_linear.adb 
Command       db_write done; 0.27 sec.
Execute       gen_tb_info Resize_opr_linear -p /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/Resize_opr_linear 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mat_to_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model mat_to_stream -vendor xilinx -mg_file /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/mat_to_stream.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'mat_to_stream'.
INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 1.295 GB.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl mat_to_stream -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/systemc/mat_to_stream -synmodules ExtractPixels StreamingDataWidthCo StreamingDataWidthCo.1 stream_to_mat Resize_opr_linear mat_to_stream resize resize_batch stream_in_row_l0 stream_out_data_l0 conv3padding_l0710 loadInReg9<8u> simd_mac9_DSP2 convDSPOpt_l0 bn_qurelu_fixed streamBnRelu_l0 conv3x3_l0_bn_act_DS {max2_PE<4u, 16u>} max_pool2x2.3 stream_in_row.4 stream_out_data conv3padding711 pack_weight_data.2 simd_MAC.2 convDSPOpt.5 conv3x3_bn_act_DSPop max_pool2x2 stream_in_row stream_out_data.1 conv3padding712 pack_weight_data simd_MAC bn_qurelu_fixed.1 convDSPOpt.4 conv3x3_bn_act_DSPop.1 max_pool2x2.1 stream_in_row.1 stream_out_data.2 conv3padding713 pack_weight_data.1 simd_MAC.1 convDSPOpt conv3x3_bn_act_DSPop.2 max_pool2x2.2 stream_in_row.2 stream_out_data.3 conv3padding714 convDSPOpt525 conv3x3_bn_act_DSPop.4 stream_in_row.3 stream_out_data.4 conv3padding526715 convDSPOpt.3 conv3x3_bn_act_DSPop.6 conv3padding527716 convDSPOpt.2 conv3x3_bn_act_DSPop.5 conv3padding717 convDSPOpt.1 conv3x3_bn_act_DSPop.3 streamInOneRowTwoPix streamOutOneRowTwoPi conv1x1convert718 simd_mac_DSP2 conv1x1DSP2 conv1x1_DSPopt AddLast<3600u> do_compute2 ultra_net 
Execute       gen_rtl mat_to_stream -style xilinx -f -lang vhdl -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/vhdl/mat_to_stream 
Execute       gen_rtl mat_to_stream -style xilinx -f -lang vlog -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/verilog/mat_to_stream 
Execute       syn_report -csynth -model mat_to_stream -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/mat_to_stream_csynth.rpt 
Execute       syn_report -rtlxml -model mat_to_stream -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/mat_to_stream_csynth.xml 
Execute       syn_report -verbosereport -model mat_to_stream -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/mat_to_stream.verbose.rpt 
Execute       db_write -model mat_to_stream -f -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/mat_to_stream.adb 
Execute       gen_tb_info mat_to_stream -p /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/mat_to_stream 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model resize -vendor xilinx -mg_file /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/resize.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'start_for_Resize_opr_linear_U0' to 'start_for_Resize_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_mat_to_stream_U0' to 'start_for_mat_to_ncg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'resize'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.296 GB.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl resize -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/systemc/resize -synmodules ExtractPixels StreamingDataWidthCo StreamingDataWidthCo.1 stream_to_mat Resize_opr_linear mat_to_stream resize resize_batch stream_in_row_l0 stream_out_data_l0 conv3padding_l0710 loadInReg9<8u> simd_mac9_DSP2 convDSPOpt_l0 bn_qurelu_fixed streamBnRelu_l0 conv3x3_l0_bn_act_DS {max2_PE<4u, 16u>} max_pool2x2.3 stream_in_row.4 stream_out_data conv3padding711 pack_weight_data.2 simd_MAC.2 convDSPOpt.5 conv3x3_bn_act_DSPop max_pool2x2 stream_in_row stream_out_data.1 conv3padding712 pack_weight_data simd_MAC bn_qurelu_fixed.1 convDSPOpt.4 conv3x3_bn_act_DSPop.1 max_pool2x2.1 stream_in_row.1 stream_out_data.2 conv3padding713 pack_weight_data.1 simd_MAC.1 convDSPOpt conv3x3_bn_act_DSPop.2 max_pool2x2.2 stream_in_row.2 stream_out_data.3 conv3padding714 convDSPOpt525 conv3x3_bn_act_DSPop.4 stream_in_row.3 stream_out_data.4 conv3padding526715 convDSPOpt.3 conv3x3_bn_act_DSPop.6 conv3padding527716 convDSPOpt.2 conv3x3_bn_act_DSPop.5 conv3padding717 convDSPOpt.1 conv3x3_bn_act_DSPop.3 streamInOneRowTwoPix streamOutOneRowTwoPi conv1x1convert718 simd_mac_DSP2 conv1x1DSP2 conv1x1_DSPopt AddLast<3600u> do_compute2 ultra_net 
Execute       gen_rtl resize -style xilinx -f -lang vhdl -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/vhdl/resize 
Execute       gen_rtl resize -style xilinx -f -lang vlog -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/verilog/resize 
Execute       syn_report -csynth -model resize -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/resize_csynth.rpt 
Execute       syn_report -rtlxml -model resize -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/resize_csynth.xml 
Execute       syn_report -verbosereport -model resize -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/resize.verbose.rpt 
Command       syn_report done; 0.15 sec.
Execute       db_write -model resize -f -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/resize.adb 
Execute       gen_tb_info resize -p /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/resize 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resize_batch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model resize_batch -vendor xilinx -mg_file /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/resize_batch.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'resize_batch'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 1.296 GB.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl resize_batch -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/systemc/resize_batch -synmodules ExtractPixels StreamingDataWidthCo StreamingDataWidthCo.1 stream_to_mat Resize_opr_linear mat_to_stream resize resize_batch stream_in_row_l0 stream_out_data_l0 conv3padding_l0710 loadInReg9<8u> simd_mac9_DSP2 convDSPOpt_l0 bn_qurelu_fixed streamBnRelu_l0 conv3x3_l0_bn_act_DS {max2_PE<4u, 16u>} max_pool2x2.3 stream_in_row.4 stream_out_data conv3padding711 pack_weight_data.2 simd_MAC.2 convDSPOpt.5 conv3x3_bn_act_DSPop max_pool2x2 stream_in_row stream_out_data.1 conv3padding712 pack_weight_data simd_MAC bn_qurelu_fixed.1 convDSPOpt.4 conv3x3_bn_act_DSPop.1 max_pool2x2.1 stream_in_row.1 stream_out_data.2 conv3padding713 pack_weight_data.1 simd_MAC.1 convDSPOpt conv3x3_bn_act_DSPop.2 max_pool2x2.2 stream_in_row.2 stream_out_data.3 conv3padding714 convDSPOpt525 conv3x3_bn_act_DSPop.4 stream_in_row.3 stream_out_data.4 conv3padding526715 convDSPOpt.3 conv3x3_bn_act_DSPop.6 conv3padding527716 convDSPOpt.2 conv3x3_bn_act_DSPop.5 conv3padding717 convDSPOpt.1 conv3x3_bn_act_DSPop.3 streamInOneRowTwoPix streamOutOneRowTwoPi conv1x1convert718 simd_mac_DSP2 conv1x1DSP2 conv1x1_DSPopt AddLast<3600u> do_compute2 ultra_net 
Execute       gen_rtl resize_batch -style xilinx -f -lang vhdl -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/vhdl/resize_batch 
Execute       gen_rtl resize_batch -style xilinx -f -lang vlog -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/verilog/resize_batch 
Execute       syn_report -csynth -model resize_batch -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/resize_batch_csynth.rpt 
Execute       syn_report -rtlxml -model resize_batch -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/resize_batch_csynth.xml 
Execute       syn_report -verbosereport -model resize_batch -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/resize_batch.verbose.rpt 
Command       syn_report done; 0.13 sec.
Execute       db_write -model resize_batch -f -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/resize_batch.adb 
Execute       gen_tb_info resize_batch -p /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/resize_batch 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_in_row_l0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model stream_in_row_l0 -vendor xilinx -mg_file /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_l0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_in_row_l0'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 1.297 GB.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl stream_in_row_l0 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/systemc/stream_in_row_l0 -synmodules ExtractPixels StreamingDataWidthCo StreamingDataWidthCo.1 stream_to_mat Resize_opr_linear mat_to_stream resize resize_batch stream_in_row_l0 stream_out_data_l0 conv3padding_l0710 loadInReg9<8u> simd_mac9_DSP2 convDSPOpt_l0 bn_qurelu_fixed streamBnRelu_l0 conv3x3_l0_bn_act_DS {max2_PE<4u, 16u>} max_pool2x2.3 stream_in_row.4 stream_out_data conv3padding711 pack_weight_data.2 simd_MAC.2 convDSPOpt.5 conv3x3_bn_act_DSPop max_pool2x2 stream_in_row stream_out_data.1 conv3padding712 pack_weight_data simd_MAC bn_qurelu_fixed.1 convDSPOpt.4 conv3x3_bn_act_DSPop.1 max_pool2x2.1 stream_in_row.1 stream_out_data.2 conv3padding713 pack_weight_data.1 simd_MAC.1 convDSPOpt conv3x3_bn_act_DSPop.2 max_pool2x2.2 stream_in_row.2 stream_out_data.3 conv3padding714 convDSPOpt525 conv3x3_bn_act_DSPop.4 stream_in_row.3 stream_out_data.4 conv3padding526715 convDSPOpt.3 conv3x3_bn_act_DSPop.6 conv3padding527716 convDSPOpt.2 conv3x3_bn_act_DSPop.5 conv3padding717 convDSPOpt.1 conv3x3_bn_act_DSPop.3 streamInOneRowTwoPix streamOutOneRowTwoPi conv1x1convert718 simd_mac_DSP2 conv1x1DSP2 conv1x1_DSPopt AddLast<3600u> do_compute2 ultra_net 
Execute       gen_rtl stream_in_row_l0 -style xilinx -f -lang vhdl -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/vhdl/stream_in_row_l0 
Execute       gen_rtl stream_in_row_l0 -style xilinx -f -lang vlog -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/verilog/stream_in_row_l0 
Execute       syn_report -csynth -model stream_in_row_l0 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/stream_in_row_l0_csynth.rpt 
Execute       syn_report -rtlxml -model stream_in_row_l0 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/stream_in_row_l0_csynth.xml 
Execute       syn_report -verbosereport -model stream_in_row_l0 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_l0.verbose.rpt 
Execute       db_write -model stream_in_row_l0 -f -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_l0.adb 
Execute       gen_tb_info stream_in_row_l0 -p /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_l0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_out_data_l0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model stream_out_data_l0 -vendor xilinx -mg_file /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_l0.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'ultra_net_mux_42_24_1_1' to 'ultra_net_mux_42_ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mux_42_ocq': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_out_data_l0'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 1.298 GB.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl stream_out_data_l0 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/systemc/stream_out_data_l0 -synmodules ExtractPixels StreamingDataWidthCo StreamingDataWidthCo.1 stream_to_mat Resize_opr_linear mat_to_stream resize resize_batch stream_in_row_l0 stream_out_data_l0 conv3padding_l0710 loadInReg9<8u> simd_mac9_DSP2 convDSPOpt_l0 bn_qurelu_fixed streamBnRelu_l0 conv3x3_l0_bn_act_DS {max2_PE<4u, 16u>} max_pool2x2.3 stream_in_row.4 stream_out_data conv3padding711 pack_weight_data.2 simd_MAC.2 convDSPOpt.5 conv3x3_bn_act_DSPop max_pool2x2 stream_in_row stream_out_data.1 conv3padding712 pack_weight_data simd_MAC bn_qurelu_fixed.1 convDSPOpt.4 conv3x3_bn_act_DSPop.1 max_pool2x2.1 stream_in_row.1 stream_out_data.2 conv3padding713 pack_weight_data.1 simd_MAC.1 convDSPOpt conv3x3_bn_act_DSPop.2 max_pool2x2.2 stream_in_row.2 stream_out_data.3 conv3padding714 convDSPOpt525 conv3x3_bn_act_DSPop.4 stream_in_row.3 stream_out_data.4 conv3padding526715 convDSPOpt.3 conv3x3_bn_act_DSPop.6 conv3padding527716 convDSPOpt.2 conv3x3_bn_act_DSPop.5 conv3padding717 convDSPOpt.1 conv3x3_bn_act_DSPop.3 streamInOneRowTwoPix streamOutOneRowTwoPi conv1x1convert718 simd_mac_DSP2 conv1x1DSP2 conv1x1_DSPopt AddLast<3600u> do_compute2 ultra_net 
Execute       gen_rtl stream_out_data_l0 -style xilinx -f -lang vhdl -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/vhdl/stream_out_data_l0 
Execute       gen_rtl stream_out_data_l0 -style xilinx -f -lang vlog -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/verilog/stream_out_data_l0 
Execute       syn_report -csynth -model stream_out_data_l0 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/stream_out_data_l0_csynth.rpt 
Execute       syn_report -rtlxml -model stream_out_data_l0 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/stream_out_data_l0_csynth.xml 
Execute       syn_report -verbosereport -model stream_out_data_l0 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_l0.verbose.rpt 
Execute       db_write -model stream_out_data_l0 -f -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_l0.adb 
Execute       gen_tb_info stream_out_data_l0 -p /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_l0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3padding_l0710' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model conv3padding_l0710 -vendor xilinx -mg_file /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding_l0710.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'conv3padding_l0710_row_buffer_0_V' to 'conv3padding_l071pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv3padding_l0710_row_buffer_1_V' to 'conv3padding_l071qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv3padding_l0710_row_buffer_2_V' to 'conv3padding_l071rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv3padding_l0710_row_buffer_3_V' to 'conv3padding_l071sc4' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3padding_l0710'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 1.300 GB.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv3padding_l0710 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/systemc/conv3padding_l0710 -synmodules ExtractPixels StreamingDataWidthCo StreamingDataWidthCo.1 stream_to_mat Resize_opr_linear mat_to_stream resize resize_batch stream_in_row_l0 stream_out_data_l0 conv3padding_l0710 loadInReg9<8u> simd_mac9_DSP2 convDSPOpt_l0 bn_qurelu_fixed streamBnRelu_l0 conv3x3_l0_bn_act_DS {max2_PE<4u, 16u>} max_pool2x2.3 stream_in_row.4 stream_out_data conv3padding711 pack_weight_data.2 simd_MAC.2 convDSPOpt.5 conv3x3_bn_act_DSPop max_pool2x2 stream_in_row stream_out_data.1 conv3padding712 pack_weight_data simd_MAC bn_qurelu_fixed.1 convDSPOpt.4 conv3x3_bn_act_DSPop.1 max_pool2x2.1 stream_in_row.1 stream_out_data.2 conv3padding713 pack_weight_data.1 simd_MAC.1 convDSPOpt conv3x3_bn_act_DSPop.2 max_pool2x2.2 stream_in_row.2 stream_out_data.3 conv3padding714 convDSPOpt525 conv3x3_bn_act_DSPop.4 stream_in_row.3 stream_out_data.4 conv3padding526715 convDSPOpt.3 conv3x3_bn_act_DSPop.6 conv3padding527716 convDSPOpt.2 conv3x3_bn_act_DSPop.5 conv3padding717 convDSPOpt.1 conv3x3_bn_act_DSPop.3 streamInOneRowTwoPix streamOutOneRowTwoPi conv1x1convert718 simd_mac_DSP2 conv1x1DSP2 conv1x1_DSPopt AddLast<3600u> do_compute2 ultra_net 
Execute       gen_rtl conv3padding_l0710 -style xilinx -f -lang vhdl -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/vhdl/conv3padding_l0710 
Execute       gen_rtl conv3padding_l0710 -style xilinx -f -lang vlog -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/verilog/conv3padding_l0710 
Execute       syn_report -csynth -model conv3padding_l0710 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/conv3padding_l0710_csynth.rpt 
Execute       syn_report -rtlxml -model conv3padding_l0710 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/conv3padding_l0710_csynth.xml 
Execute       syn_report -verbosereport -model conv3padding_l0710 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding_l0710.verbose.rpt 
Execute       db_write -model conv3padding_l0710 -f -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding_l0710.adb 
Execute       gen_tb_info conv3padding_l0710 -p /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding_l0710 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'loadInReg9_8u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model loadInReg9<8u> -vendor xilinx -mg_file /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/loadInReg9_8u_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'loadInReg9_8u_s'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 1.301 GB.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl loadInReg9<8u> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/systemc/loadInReg9_8u_s -synmodules ExtractPixels StreamingDataWidthCo StreamingDataWidthCo.1 stream_to_mat Resize_opr_linear mat_to_stream resize resize_batch stream_in_row_l0 stream_out_data_l0 conv3padding_l0710 loadInReg9<8u> simd_mac9_DSP2 convDSPOpt_l0 bn_qurelu_fixed streamBnRelu_l0 conv3x3_l0_bn_act_DS {max2_PE<4u, 16u>} max_pool2x2.3 stream_in_row.4 stream_out_data conv3padding711 pack_weight_data.2 simd_MAC.2 convDSPOpt.5 conv3x3_bn_act_DSPop max_pool2x2 stream_in_row stream_out_data.1 conv3padding712 pack_weight_data simd_MAC bn_qurelu_fixed.1 convDSPOpt.4 conv3x3_bn_act_DSPop.1 max_pool2x2.1 stream_in_row.1 stream_out_data.2 conv3padding713 pack_weight_data.1 simd_MAC.1 convDSPOpt conv3x3_bn_act_DSPop.2 max_pool2x2.2 stream_in_row.2 stream_out_data.3 conv3padding714 convDSPOpt525 conv3x3_bn_act_DSPop.4 stream_in_row.3 stream_out_data.4 conv3padding526715 convDSPOpt.3 conv3x3_bn_act_DSPop.6 conv3padding527716 convDSPOpt.2 conv3x3_bn_act_DSPop.5 conv3padding717 convDSPOpt.1 conv3x3_bn_act_DSPop.3 streamInOneRowTwoPix streamOutOneRowTwoPi conv1x1convert718 simd_mac_DSP2 conv1x1DSP2 conv1x1_DSPopt AddLast<3600u> do_compute2 ultra_net 
Execute       gen_rtl loadInReg9<8u> -style xilinx -f -lang vhdl -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/vhdl/loadInReg9_8u_s 
Execute       gen_rtl loadInReg9<8u> -style xilinx -f -lang vlog -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/verilog/loadInReg9_8u_s 
Execute       syn_report -csynth -model loadInReg9<8u> -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/loadInReg9_8u_s_csynth.rpt 
Execute       syn_report -rtlxml -model loadInReg9<8u> -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/loadInReg9_8u_s_csynth.xml 
Execute       syn_report -verbosereport -model loadInReg9<8u> -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/loadInReg9_8u_s.verbose.rpt 
Execute       db_write -model loadInReg9<8u> -f -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/loadInReg9_8u_s.adb 
Execute       gen_tb_info loadInReg9<8u> -p /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/loadInReg9_8u_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'simd_mac9_DSP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model simd_mac9_DSP2 -vendor xilinx -mg_file /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_mac9_DSP2.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'ultra_net_mul_mul_28s_8ns_36_1_0' to 'ultra_net_mul_multde' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_multde': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'simd_mac9_DSP2'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.303 GB.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl simd_mac9_DSP2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/systemc/simd_mac9_DSP2 -synmodules ExtractPixels StreamingDataWidthCo StreamingDataWidthCo.1 stream_to_mat Resize_opr_linear mat_to_stream resize resize_batch stream_in_row_l0 stream_out_data_l0 conv3padding_l0710 loadInReg9<8u> simd_mac9_DSP2 convDSPOpt_l0 bn_qurelu_fixed streamBnRelu_l0 conv3x3_l0_bn_act_DS {max2_PE<4u, 16u>} max_pool2x2.3 stream_in_row.4 stream_out_data conv3padding711 pack_weight_data.2 simd_MAC.2 convDSPOpt.5 conv3x3_bn_act_DSPop max_pool2x2 stream_in_row stream_out_data.1 conv3padding712 pack_weight_data simd_MAC bn_qurelu_fixed.1 convDSPOpt.4 conv3x3_bn_act_DSPop.1 max_pool2x2.1 stream_in_row.1 stream_out_data.2 conv3padding713 pack_weight_data.1 simd_MAC.1 convDSPOpt conv3x3_bn_act_DSPop.2 max_pool2x2.2 stream_in_row.2 stream_out_data.3 conv3padding714 convDSPOpt525 conv3x3_bn_act_DSPop.4 stream_in_row.3 stream_out_data.4 conv3padding526715 convDSPOpt.3 conv3x3_bn_act_DSPop.6 conv3padding527716 convDSPOpt.2 conv3x3_bn_act_DSPop.5 conv3padding717 convDSPOpt.1 conv3x3_bn_act_DSPop.3 streamInOneRowTwoPix streamOutOneRowTwoPi conv1x1convert718 simd_mac_DSP2 conv1x1DSP2 conv1x1_DSPopt AddLast<3600u> do_compute2 ultra_net 
Execute       gen_rtl simd_mac9_DSP2 -style xilinx -f -lang vhdl -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/vhdl/simd_mac9_DSP2 
Execute       gen_rtl simd_mac9_DSP2 -style xilinx -f -lang vlog -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/verilog/simd_mac9_DSP2 
Execute       syn_report -csynth -model simd_mac9_DSP2 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/simd_mac9_DSP2_csynth.rpt 
Execute       syn_report -rtlxml -model simd_mac9_DSP2 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/simd_mac9_DSP2_csynth.xml 
Execute       syn_report -verbosereport -model simd_mac9_DSP2 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_mac9_DSP2.verbose.rpt 
Execute       db_write -model simd_mac9_DSP2 -f -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_mac9_DSP2.adb 
Command       db_write done; 0.11 sec.
Execute       gen_tb_info simd_mac9_DSP2 -p /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_mac9_DSP2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convDSPOpt_l0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model convDSPOpt_l0 -vendor xilinx -mg_file /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_l0.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_0_0' to 'convDSPOpt_l0_conudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_0_1' to 'convDSPOpt_l0_convdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_0_2' to 'convDSPOpt_l0_conwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_1_0' to 'convDSPOpt_l0_conxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_1_1' to 'convDSPOpt_l0_conyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_1_2' to 'convDSPOpt_l0_conzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_2_0' to 'convDSPOpt_l0_conAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_2_1' to 'convDSPOpt_l0_conBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_2_2' to 'convDSPOpt_l0_conCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_3_0' to 'convDSPOpt_l0_conDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_3_1' to 'convDSPOpt_l0_conEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_3_2' to 'convDSPOpt_l0_conFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_4_0' to 'convDSPOpt_l0_conGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_4_1' to 'convDSPOpt_l0_conHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_4_2' to 'convDSPOpt_l0_conIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_5_0' to 'convDSPOpt_l0_conJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_5_1' to 'convDSPOpt_l0_conKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_5_2' to 'convDSPOpt_l0_conLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_6_0' to 'convDSPOpt_l0_conMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_6_1' to 'convDSPOpt_l0_conNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_6_2' to 'convDSPOpt_l0_conOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_7_0' to 'convDSPOpt_l0_conPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_7_1' to 'convDSPOpt_l0_conQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_7_2' to 'convDSPOpt_l0_conRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_8_0' to 'convDSPOpt_l0_conShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_8_1' to 'convDSPOpt_l0_conThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_8_2' to 'convDSPOpt_l0_conUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_9_0' to 'convDSPOpt_l0_conVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_9_1' to 'convDSPOpt_l0_conWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_9_2' to 'convDSPOpt_l0_conXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_10_0' to 'convDSPOpt_l0_conYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_10_1' to 'convDSPOpt_l0_conZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_10_2' to 'convDSPOpt_l0_con0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_11_0' to 'convDSPOpt_l0_con1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_11_1' to 'convDSPOpt_l0_con2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_11_2' to 'convDSPOpt_l0_con3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_12_0' to 'convDSPOpt_l0_con4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_12_1' to 'convDSPOpt_l0_con5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_12_2' to 'convDSPOpt_l0_con6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_13_0' to 'convDSPOpt_l0_con7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_13_1' to 'convDSPOpt_l0_con8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_13_2' to 'convDSPOpt_l0_con9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_14_0' to 'convDSPOpt_l0_conbak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_14_1' to 'convDSPOpt_l0_conbbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_14_2' to 'convDSPOpt_l0_conbck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_15_0' to 'convDSPOpt_l0_conbdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_15_1' to 'convDSPOpt_l0_conbek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_l0_conv_0_w_new_V_15_2' to 'convDSPOpt_l0_conbfk' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'convDSPOpt_l0'.
Command       create_rtl_model done; 1.2 sec.
INFO: [HLS 200-111]  Elapsed time: 1.49 seconds; current allocated memory: 1.309 GB.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl convDSPOpt_l0 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/systemc/convDSPOpt_l0 -synmodules ExtractPixels StreamingDataWidthCo StreamingDataWidthCo.1 stream_to_mat Resize_opr_linear mat_to_stream resize resize_batch stream_in_row_l0 stream_out_data_l0 conv3padding_l0710 loadInReg9<8u> simd_mac9_DSP2 convDSPOpt_l0 bn_qurelu_fixed streamBnRelu_l0 conv3x3_l0_bn_act_DS {max2_PE<4u, 16u>} max_pool2x2.3 stream_in_row.4 stream_out_data conv3padding711 pack_weight_data.2 simd_MAC.2 convDSPOpt.5 conv3x3_bn_act_DSPop max_pool2x2 stream_in_row stream_out_data.1 conv3padding712 pack_weight_data simd_MAC bn_qurelu_fixed.1 convDSPOpt.4 conv3x3_bn_act_DSPop.1 max_pool2x2.1 stream_in_row.1 stream_out_data.2 conv3padding713 pack_weight_data.1 simd_MAC.1 convDSPOpt conv3x3_bn_act_DSPop.2 max_pool2x2.2 stream_in_row.2 stream_out_data.3 conv3padding714 convDSPOpt525 conv3x3_bn_act_DSPop.4 stream_in_row.3 stream_out_data.4 conv3padding526715 convDSPOpt.3 conv3x3_bn_act_DSPop.6 conv3padding527716 convDSPOpt.2 conv3x3_bn_act_DSPop.5 conv3padding717 convDSPOpt.1 conv3x3_bn_act_DSPop.3 streamInOneRowTwoPix streamOutOneRowTwoPi conv1x1convert718 simd_mac_DSP2 conv1x1DSP2 conv1x1_DSPopt AddLast<3600u> do_compute2 ultra_net 
Execute       gen_rtl convDSPOpt_l0 -style xilinx -f -lang vhdl -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/vhdl/convDSPOpt_l0 
Execute       gen_rtl convDSPOpt_l0 -style xilinx -f -lang vlog -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/verilog/convDSPOpt_l0 
Execute       syn_report -csynth -model convDSPOpt_l0 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/convDSPOpt_l0_csynth.rpt 
Execute       syn_report -rtlxml -model convDSPOpt_l0 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/convDSPOpt_l0_csynth.xml 
Execute       syn_report -verbosereport -model convDSPOpt_l0 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_l0.verbose.rpt 
Command       syn_report done; 0.63 sec.
Execute       db_write -model convDSPOpt_l0 -f -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_l0.adb 
Command       db_write done; 0.36 sec.
Execute       gen_tb_info convDSPOpt_l0 -p /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_l0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bn_qurelu_fixed' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model bn_qurelu_fixed -vendor xilinx -mg_file /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/bn_qurelu_fixed.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'ultra_net_mac_muladd_15ns_26s_32s_40_1_0' to 'ultra_net_mac_mulbgk' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mac_mulbgk': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bn_qurelu_fixed'.
INFO: [HLS 200-111]  Elapsed time: 1.23 seconds; current allocated memory: 1.316 GB.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl bn_qurelu_fixed -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/systemc/bn_qurelu_fixed -synmodules ExtractPixels StreamingDataWidthCo StreamingDataWidthCo.1 stream_to_mat Resize_opr_linear mat_to_stream resize resize_batch stream_in_row_l0 stream_out_data_l0 conv3padding_l0710 loadInReg9<8u> simd_mac9_DSP2 convDSPOpt_l0 bn_qurelu_fixed streamBnRelu_l0 conv3x3_l0_bn_act_DS {max2_PE<4u, 16u>} max_pool2x2.3 stream_in_row.4 stream_out_data conv3padding711 pack_weight_data.2 simd_MAC.2 convDSPOpt.5 conv3x3_bn_act_DSPop max_pool2x2 stream_in_row stream_out_data.1 conv3padding712 pack_weight_data simd_MAC bn_qurelu_fixed.1 convDSPOpt.4 conv3x3_bn_act_DSPop.1 max_pool2x2.1 stream_in_row.1 stream_out_data.2 conv3padding713 pack_weight_data.1 simd_MAC.1 convDSPOpt conv3x3_bn_act_DSPop.2 max_pool2x2.2 stream_in_row.2 stream_out_data.3 conv3padding714 convDSPOpt525 conv3x3_bn_act_DSPop.4 stream_in_row.3 stream_out_data.4 conv3padding526715 convDSPOpt.3 conv3x3_bn_act_DSPop.6 conv3padding527716 convDSPOpt.2 conv3x3_bn_act_DSPop.5 conv3padding717 convDSPOpt.1 conv3x3_bn_act_DSPop.3 streamInOneRowTwoPix streamOutOneRowTwoPi conv1x1convert718 simd_mac_DSP2 conv1x1DSP2 conv1x1_DSPopt AddLast<3600u> do_compute2 ultra_net 
Execute       gen_rtl bn_qurelu_fixed -style xilinx -f -lang vhdl -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/vhdl/bn_qurelu_fixed 
Execute       gen_rtl bn_qurelu_fixed -style xilinx -f -lang vlog -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/verilog/bn_qurelu_fixed 
Execute       syn_report -csynth -model bn_qurelu_fixed -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/bn_qurelu_fixed_csynth.rpt 
Execute       syn_report -rtlxml -model bn_qurelu_fixed -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/bn_qurelu_fixed_csynth.xml 
Execute       syn_report -verbosereport -model bn_qurelu_fixed -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/bn_qurelu_fixed.verbose.rpt 
Execute       db_write -model bn_qurelu_fixed -f -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/bn_qurelu_fixed.adb 
Execute       gen_tb_info bn_qurelu_fixed -p /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/bn_qurelu_fixed 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'streamBnRelu_l0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model streamBnRelu_l0 -vendor xilinx -mg_file /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/streamBnRelu_l0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'streamBnRelu_l0'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 1.318 GB.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl streamBnRelu_l0 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/systemc/streamBnRelu_l0 -synmodules ExtractPixels StreamingDataWidthCo StreamingDataWidthCo.1 stream_to_mat Resize_opr_linear mat_to_stream resize resize_batch stream_in_row_l0 stream_out_data_l0 conv3padding_l0710 loadInReg9<8u> simd_mac9_DSP2 convDSPOpt_l0 bn_qurelu_fixed streamBnRelu_l0 conv3x3_l0_bn_act_DS {max2_PE<4u, 16u>} max_pool2x2.3 stream_in_row.4 stream_out_data conv3padding711 pack_weight_data.2 simd_MAC.2 convDSPOpt.5 conv3x3_bn_act_DSPop max_pool2x2 stream_in_row stream_out_data.1 conv3padding712 pack_weight_data simd_MAC bn_qurelu_fixed.1 convDSPOpt.4 conv3x3_bn_act_DSPop.1 max_pool2x2.1 stream_in_row.1 stream_out_data.2 conv3padding713 pack_weight_data.1 simd_MAC.1 convDSPOpt conv3x3_bn_act_DSPop.2 max_pool2x2.2 stream_in_row.2 stream_out_data.3 conv3padding714 convDSPOpt525 conv3x3_bn_act_DSPop.4 stream_in_row.3 stream_out_data.4 conv3padding526715 convDSPOpt.3 conv3x3_bn_act_DSPop.6 conv3padding527716 convDSPOpt.2 conv3x3_bn_act_DSPop.5 conv3padding717 convDSPOpt.1 conv3x3_bn_act_DSPop.3 streamInOneRowTwoPix streamOutOneRowTwoPi conv1x1convert718 simd_mac_DSP2 conv1x1DSP2 conv1x1_DSPopt AddLast<3600u> do_compute2 ultra_net 
Execute       gen_rtl streamBnRelu_l0 -style xilinx -f -lang vhdl -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/vhdl/streamBnRelu_l0 
Execute       gen_rtl streamBnRelu_l0 -style xilinx -f -lang vlog -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/verilog/streamBnRelu_l0 
Execute       syn_report -csynth -model streamBnRelu_l0 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/streamBnRelu_l0_csynth.rpt 
Execute       syn_report -rtlxml -model streamBnRelu_l0 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/streamBnRelu_l0_csynth.xml 
Execute       syn_report -verbosereport -model streamBnRelu_l0 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/streamBnRelu_l0.verbose.rpt 
Command       syn_report done; 0.11 sec.
Execute       db_write -model streamBnRelu_l0 -f -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/streamBnRelu_l0.adb 
Command       db_write done; 0.15 sec.
Execute       gen_tb_info streamBnRelu_l0 -p /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/streamBnRelu_l0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3x3_l0_bn_act_DS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model conv3x3_l0_bn_act_DS -vendor xilinx -mg_file /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_l0_bn_act_DS.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'start_for_convDSPOpt_l0_U0' to 'start_for_convDSPbhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_streamBnRelu_l0_U0' to 'start_for_streamBbil' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3x3_l0_bn_act_DS'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 1.320 GB.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv3x3_l0_bn_act_DS -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/systemc/conv3x3_l0_bn_act_DS -synmodules ExtractPixels StreamingDataWidthCo StreamingDataWidthCo.1 stream_to_mat Resize_opr_linear mat_to_stream resize resize_batch stream_in_row_l0 stream_out_data_l0 conv3padding_l0710 loadInReg9<8u> simd_mac9_DSP2 convDSPOpt_l0 bn_qurelu_fixed streamBnRelu_l0 conv3x3_l0_bn_act_DS {max2_PE<4u, 16u>} max_pool2x2.3 stream_in_row.4 stream_out_data conv3padding711 pack_weight_data.2 simd_MAC.2 convDSPOpt.5 conv3x3_bn_act_DSPop max_pool2x2 stream_in_row stream_out_data.1 conv3padding712 pack_weight_data simd_MAC bn_qurelu_fixed.1 convDSPOpt.4 conv3x3_bn_act_DSPop.1 max_pool2x2.1 stream_in_row.1 stream_out_data.2 conv3padding713 pack_weight_data.1 simd_MAC.1 convDSPOpt conv3x3_bn_act_DSPop.2 max_pool2x2.2 stream_in_row.2 stream_out_data.3 conv3padding714 convDSPOpt525 conv3x3_bn_act_DSPop.4 stream_in_row.3 stream_out_data.4 conv3padding526715 convDSPOpt.3 conv3x3_bn_act_DSPop.6 conv3padding527716 convDSPOpt.2 conv3x3_bn_act_DSPop.5 conv3padding717 convDSPOpt.1 conv3x3_bn_act_DSPop.3 streamInOneRowTwoPix streamOutOneRowTwoPi conv1x1convert718 simd_mac_DSP2 conv1x1DSP2 conv1x1_DSPopt AddLast<3600u> do_compute2 ultra_net 
Execute       gen_rtl conv3x3_l0_bn_act_DS -style xilinx -f -lang vhdl -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/vhdl/conv3x3_l0_bn_act_DS 
Execute       gen_rtl conv3x3_l0_bn_act_DS -style xilinx -f -lang vlog -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/verilog/conv3x3_l0_bn_act_DS 
Execute       syn_report -csynth -model conv3x3_l0_bn_act_DS -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/conv3x3_l0_bn_act_DS_csynth.rpt 
Execute       syn_report -rtlxml -model conv3x3_l0_bn_act_DS -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/conv3x3_l0_bn_act_DS_csynth.xml 
Execute       syn_report -verbosereport -model conv3x3_l0_bn_act_DS -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_l0_bn_act_DS.verbose.rpt 
Command       syn_report done; 0.4 sec.
Execute       db_write -model conv3x3_l0_bn_act_DS -f -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_l0_bn_act_DS.adb 
Command       db_write done; 0.12 sec.
Execute       gen_tb_info conv3x3_l0_bn_act_DS -p /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_l0_bn_act_DS 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max2_PE_4u_16u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model max2_PE<4u, 16u> -vendor xilinx -mg_file /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max2_PE_4u_16u_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'max2_PE_4u_16u_s'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 1.321 GB.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl max2_PE<4u, 16u> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/systemc/max2_PE_4u_16u_s -synmodules ExtractPixels StreamingDataWidthCo StreamingDataWidthCo.1 stream_to_mat Resize_opr_linear mat_to_stream resize resize_batch stream_in_row_l0 stream_out_data_l0 conv3padding_l0710 loadInReg9<8u> simd_mac9_DSP2 convDSPOpt_l0 bn_qurelu_fixed streamBnRelu_l0 conv3x3_l0_bn_act_DS {max2_PE<4u, 16u>} max_pool2x2.3 stream_in_row.4 stream_out_data conv3padding711 pack_weight_data.2 simd_MAC.2 convDSPOpt.5 conv3x3_bn_act_DSPop max_pool2x2 stream_in_row stream_out_data.1 conv3padding712 pack_weight_data simd_MAC bn_qurelu_fixed.1 convDSPOpt.4 conv3x3_bn_act_DSPop.1 max_pool2x2.1 stream_in_row.1 stream_out_data.2 conv3padding713 pack_weight_data.1 simd_MAC.1 convDSPOpt conv3x3_bn_act_DSPop.2 max_pool2x2.2 stream_in_row.2 stream_out_data.3 conv3padding714 convDSPOpt525 conv3x3_bn_act_DSPop.4 stream_in_row.3 stream_out_data.4 conv3padding526715 convDSPOpt.3 conv3x3_bn_act_DSPop.6 conv3padding527716 convDSPOpt.2 conv3x3_bn_act_DSPop.5 conv3padding717 convDSPOpt.1 conv3x3_bn_act_DSPop.3 streamInOneRowTwoPix streamOutOneRowTwoPi conv1x1convert718 simd_mac_DSP2 conv1x1DSP2 conv1x1_DSPopt AddLast<3600u> do_compute2 ultra_net 
Execute       gen_rtl max2_PE<4u, 16u> -style xilinx -f -lang vhdl -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/vhdl/max2_PE_4u_16u_s 
Execute       gen_rtl max2_PE<4u, 16u> -style xilinx -f -lang vlog -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/verilog/max2_PE_4u_16u_s 
Execute       syn_report -csynth -model max2_PE<4u, 16u> -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/max2_PE_4u_16u_s_csynth.rpt 
Execute       syn_report -rtlxml -model max2_PE<4u, 16u> -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/max2_PE_4u_16u_s_csynth.xml 
Execute       syn_report -verbosereport -model max2_PE<4u, 16u> -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max2_PE_4u_16u_s.verbose.rpt 
Execute       db_write -model max2_PE<4u, 16u> -f -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max2_PE_4u_16u_s.adb 
Command       db_write done; 0.15 sec.
Execute       gen_tb_info max2_PE<4u, 16u> -p /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max2_PE_4u_16u_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool2x2_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model max_pool2x2.3 -vendor xilinx -mg_file /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max_pool2x2_3.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'max_pool2x2_3_row_store_V' to 'max_pool2x2_3_rowbjl' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool2x2_3'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 1.323 GB.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl max_pool2x2.3 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/systemc/max_pool2x2_3 -synmodules ExtractPixels StreamingDataWidthCo StreamingDataWidthCo.1 stream_to_mat Resize_opr_linear mat_to_stream resize resize_batch stream_in_row_l0 stream_out_data_l0 conv3padding_l0710 loadInReg9<8u> simd_mac9_DSP2 convDSPOpt_l0 bn_qurelu_fixed streamBnRelu_l0 conv3x3_l0_bn_act_DS {max2_PE<4u, 16u>} max_pool2x2.3 stream_in_row.4 stream_out_data conv3padding711 pack_weight_data.2 simd_MAC.2 convDSPOpt.5 conv3x3_bn_act_DSPop max_pool2x2 stream_in_row stream_out_data.1 conv3padding712 pack_weight_data simd_MAC bn_qurelu_fixed.1 convDSPOpt.4 conv3x3_bn_act_DSPop.1 max_pool2x2.1 stream_in_row.1 stream_out_data.2 conv3padding713 pack_weight_data.1 simd_MAC.1 convDSPOpt conv3x3_bn_act_DSPop.2 max_pool2x2.2 stream_in_row.2 stream_out_data.3 conv3padding714 convDSPOpt525 conv3x3_bn_act_DSPop.4 stream_in_row.3 stream_out_data.4 conv3padding526715 convDSPOpt.3 conv3x3_bn_act_DSPop.6 conv3padding527716 convDSPOpt.2 conv3x3_bn_act_DSPop.5 conv3padding717 convDSPOpt.1 conv3x3_bn_act_DSPop.3 streamInOneRowTwoPix streamOutOneRowTwoPi conv1x1convert718 simd_mac_DSP2 conv1x1DSP2 conv1x1_DSPopt AddLast<3600u> do_compute2 ultra_net 
Execute       gen_rtl max_pool2x2.3 -style xilinx -f -lang vhdl -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/vhdl/max_pool2x2_3 
Execute       gen_rtl max_pool2x2.3 -style xilinx -f -lang vlog -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/verilog/max_pool2x2_3 
Execute       syn_report -csynth -model max_pool2x2.3 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/max_pool2x2_3_csynth.rpt 
Execute       syn_report -rtlxml -model max_pool2x2.3 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/max_pool2x2_3_csynth.xml 
Execute       syn_report -verbosereport -model max_pool2x2.3 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max_pool2x2_3.verbose.rpt 
Execute       db_write -model max_pool2x2.3 -f -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max_pool2x2_3.adb 
Command       db_write done; 0.14 sec.
Execute       gen_tb_info max_pool2x2.3 -p /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max_pool2x2_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_in_row_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model stream_in_row.4 -vendor xilinx -mg_file /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_4.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_in_row_4'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 1.325 GB.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl stream_in_row.4 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/systemc/stream_in_row_4 -synmodules ExtractPixels StreamingDataWidthCo StreamingDataWidthCo.1 stream_to_mat Resize_opr_linear mat_to_stream resize resize_batch stream_in_row_l0 stream_out_data_l0 conv3padding_l0710 loadInReg9<8u> simd_mac9_DSP2 convDSPOpt_l0 bn_qurelu_fixed streamBnRelu_l0 conv3x3_l0_bn_act_DS {max2_PE<4u, 16u>} max_pool2x2.3 stream_in_row.4 stream_out_data conv3padding711 pack_weight_data.2 simd_MAC.2 convDSPOpt.5 conv3x3_bn_act_DSPop max_pool2x2 stream_in_row stream_out_data.1 conv3padding712 pack_weight_data simd_MAC bn_qurelu_fixed.1 convDSPOpt.4 conv3x3_bn_act_DSPop.1 max_pool2x2.1 stream_in_row.1 stream_out_data.2 conv3padding713 pack_weight_data.1 simd_MAC.1 convDSPOpt conv3x3_bn_act_DSPop.2 max_pool2x2.2 stream_in_row.2 stream_out_data.3 conv3padding714 convDSPOpt525 conv3x3_bn_act_DSPop.4 stream_in_row.3 stream_out_data.4 conv3padding526715 convDSPOpt.3 conv3x3_bn_act_DSPop.6 conv3padding527716 convDSPOpt.2 conv3x3_bn_act_DSPop.5 conv3padding717 convDSPOpt.1 conv3x3_bn_act_DSPop.3 streamInOneRowTwoPix streamOutOneRowTwoPi conv1x1convert718 simd_mac_DSP2 conv1x1DSP2 conv1x1_DSPopt AddLast<3600u> do_compute2 ultra_net 
Execute       gen_rtl stream_in_row.4 -style xilinx -f -lang vhdl -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/vhdl/stream_in_row_4 
Execute       gen_rtl stream_in_row.4 -style xilinx -f -lang vlog -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/verilog/stream_in_row_4 
Execute       syn_report -csynth -model stream_in_row.4 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/stream_in_row_4_csynth.rpt 
Execute       syn_report -rtlxml -model stream_in_row.4 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/stream_in_row_4_csynth.xml 
Execute       syn_report -verbosereport -model stream_in_row.4 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_4.verbose.rpt 
Execute       db_write -model stream_in_row.4 -f -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_4.adb 
Command       db_write done; 0.12 sec.
Execute       gen_tb_info stream_in_row.4 -p /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_out_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model stream_out_data -vendor xilinx -mg_file /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'ultra_net_mac_muladd_8ns_2ns_8ns_9_1_1' to 'ultra_net_mac_mulbkl' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mac_mulbkl': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_out_data'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 1.326 GB.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl stream_out_data -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/systemc/stream_out_data -synmodules ExtractPixels StreamingDataWidthCo StreamingDataWidthCo.1 stream_to_mat Resize_opr_linear mat_to_stream resize resize_batch stream_in_row_l0 stream_out_data_l0 conv3padding_l0710 loadInReg9<8u> simd_mac9_DSP2 convDSPOpt_l0 bn_qurelu_fixed streamBnRelu_l0 conv3x3_l0_bn_act_DS {max2_PE<4u, 16u>} max_pool2x2.3 stream_in_row.4 stream_out_data conv3padding711 pack_weight_data.2 simd_MAC.2 convDSPOpt.5 conv3x3_bn_act_DSPop max_pool2x2 stream_in_row stream_out_data.1 conv3padding712 pack_weight_data simd_MAC bn_qurelu_fixed.1 convDSPOpt.4 conv3x3_bn_act_DSPop.1 max_pool2x2.1 stream_in_row.1 stream_out_data.2 conv3padding713 pack_weight_data.1 simd_MAC.1 convDSPOpt conv3x3_bn_act_DSPop.2 max_pool2x2.2 stream_in_row.2 stream_out_data.3 conv3padding714 convDSPOpt525 conv3x3_bn_act_DSPop.4 stream_in_row.3 stream_out_data.4 conv3padding526715 convDSPOpt.3 conv3x3_bn_act_DSPop.6 conv3padding527716 convDSPOpt.2 conv3x3_bn_act_DSPop.5 conv3padding717 convDSPOpt.1 conv3x3_bn_act_DSPop.3 streamInOneRowTwoPix streamOutOneRowTwoPi conv1x1convert718 simd_mac_DSP2 conv1x1DSP2 conv1x1_DSPopt AddLast<3600u> do_compute2 ultra_net 
Execute       gen_rtl stream_out_data -style xilinx -f -lang vhdl -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/vhdl/stream_out_data 
Execute       gen_rtl stream_out_data -style xilinx -f -lang vlog -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/verilog/stream_out_data 
Execute       syn_report -csynth -model stream_out_data -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/stream_out_data_csynth.rpt 
Execute       syn_report -rtlxml -model stream_out_data -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/stream_out_data_csynth.xml 
Execute       syn_report -verbosereport -model stream_out_data -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data.verbose.rpt 
Execute       db_write -model stream_out_data -f -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data.adb 
Command       db_write done; 0.13 sec.
Execute       gen_tb_info stream_out_data -p /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3padding711' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model conv3padding711 -vendor xilinx -mg_file /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding711.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'conv3padding711_row_buffer_0_V' to 'conv3padding711_rbll' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3padding711'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 1.327 GB.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv3padding711 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/systemc/conv3padding711 -synmodules ExtractPixels StreamingDataWidthCo StreamingDataWidthCo.1 stream_to_mat Resize_opr_linear mat_to_stream resize resize_batch stream_in_row_l0 stream_out_data_l0 conv3padding_l0710 loadInReg9<8u> simd_mac9_DSP2 convDSPOpt_l0 bn_qurelu_fixed streamBnRelu_l0 conv3x3_l0_bn_act_DS {max2_PE<4u, 16u>} max_pool2x2.3 stream_in_row.4 stream_out_data conv3padding711 pack_weight_data.2 simd_MAC.2 convDSPOpt.5 conv3x3_bn_act_DSPop max_pool2x2 stream_in_row stream_out_data.1 conv3padding712 pack_weight_data simd_MAC bn_qurelu_fixed.1 convDSPOpt.4 conv3x3_bn_act_DSPop.1 max_pool2x2.1 stream_in_row.1 stream_out_data.2 conv3padding713 pack_weight_data.1 simd_MAC.1 convDSPOpt conv3x3_bn_act_DSPop.2 max_pool2x2.2 stream_in_row.2 stream_out_data.3 conv3padding714 convDSPOpt525 conv3x3_bn_act_DSPop.4 stream_in_row.3 stream_out_data.4 conv3padding526715 convDSPOpt.3 conv3x3_bn_act_DSPop.6 conv3padding527716 convDSPOpt.2 conv3x3_bn_act_DSPop.5 conv3padding717 convDSPOpt.1 conv3x3_bn_act_DSPop.3 streamInOneRowTwoPix streamOutOneRowTwoPi conv1x1convert718 simd_mac_DSP2 conv1x1DSP2 conv1x1_DSPopt AddLast<3600u> do_compute2 ultra_net 
Execute       gen_rtl conv3padding711 -style xilinx -f -lang vhdl -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/vhdl/conv3padding711 
Execute       gen_rtl conv3padding711 -style xilinx -f -lang vlog -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/verilog/conv3padding711 
Execute       syn_report -csynth -model conv3padding711 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/conv3padding711_csynth.rpt 
Execute       syn_report -rtlxml -model conv3padding711 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/conv3padding711_csynth.xml 
Execute       syn_report -verbosereport -model conv3padding711 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding711.verbose.rpt 
Execute       db_write -model conv3padding711 -f -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding711.adb 
Command       db_write done; 0.14 sec.
Execute       gen_tb_info conv3padding711 -p /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding711 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pack_weight_data_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model pack_weight_data.2 -vendor xilinx -mg_file /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/pack_weight_data_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pack_weight_data_2'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 1.330 GB.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl pack_weight_data.2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/systemc/pack_weight_data_2 -synmodules ExtractPixels StreamingDataWidthCo StreamingDataWidthCo.1 stream_to_mat Resize_opr_linear mat_to_stream resize resize_batch stream_in_row_l0 stream_out_data_l0 conv3padding_l0710 loadInReg9<8u> simd_mac9_DSP2 convDSPOpt_l0 bn_qurelu_fixed streamBnRelu_l0 conv3x3_l0_bn_act_DS {max2_PE<4u, 16u>} max_pool2x2.3 stream_in_row.4 stream_out_data conv3padding711 pack_weight_data.2 simd_MAC.2 convDSPOpt.5 conv3x3_bn_act_DSPop max_pool2x2 stream_in_row stream_out_data.1 conv3padding712 pack_weight_data simd_MAC bn_qurelu_fixed.1 convDSPOpt.4 conv3x3_bn_act_DSPop.1 max_pool2x2.1 stream_in_row.1 stream_out_data.2 conv3padding713 pack_weight_data.1 simd_MAC.1 convDSPOpt conv3x3_bn_act_DSPop.2 max_pool2x2.2 stream_in_row.2 stream_out_data.3 conv3padding714 convDSPOpt525 conv3x3_bn_act_DSPop.4 stream_in_row.3 stream_out_data.4 conv3padding526715 convDSPOpt.3 conv3x3_bn_act_DSPop.6 conv3padding527716 convDSPOpt.2 conv3x3_bn_act_DSPop.5 conv3padding717 convDSPOpt.1 conv3x3_bn_act_DSPop.3 streamInOneRowTwoPix streamOutOneRowTwoPi conv1x1convert718 simd_mac_DSP2 conv1x1DSP2 conv1x1_DSPopt AddLast<3600u> do_compute2 ultra_net 
Execute       gen_rtl pack_weight_data.2 -style xilinx -f -lang vhdl -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/vhdl/pack_weight_data_2 
Execute       gen_rtl pack_weight_data.2 -style xilinx -f -lang vlog -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/verilog/pack_weight_data_2 
Execute       syn_report -csynth -model pack_weight_data.2 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/pack_weight_data_2_csynth.rpt 
Execute       syn_report -rtlxml -model pack_weight_data.2 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/pack_weight_data_2_csynth.xml 
Execute       syn_report -verbosereport -model pack_weight_data.2 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/pack_weight_data_2.verbose.rpt 
Command       syn_report done; 0.15 sec.
Execute       db_write -model pack_weight_data.2 -f -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/pack_weight_data_2.adb 
Command       db_write done; 0.22 sec.
Execute       gen_tb_info pack_weight_data.2 -p /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/pack_weight_data_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'simd_MAC_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model simd_MAC.2 -vendor xilinx -mg_file /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_MAC_2.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'ultra_net_mul_mul_26s_15ns_41_1_0' to 'ultra_net_mul_mulbml' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_mulbml': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'simd_MAC_2'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 1.334 GB.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl simd_MAC.2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/systemc/simd_MAC_2 -synmodules ExtractPixels StreamingDataWidthCo StreamingDataWidthCo.1 stream_to_mat Resize_opr_linear mat_to_stream resize resize_batch stream_in_row_l0 stream_out_data_l0 conv3padding_l0710 loadInReg9<8u> simd_mac9_DSP2 convDSPOpt_l0 bn_qurelu_fixed streamBnRelu_l0 conv3x3_l0_bn_act_DS {max2_PE<4u, 16u>} max_pool2x2.3 stream_in_row.4 stream_out_data conv3padding711 pack_weight_data.2 simd_MAC.2 convDSPOpt.5 conv3x3_bn_act_DSPop max_pool2x2 stream_in_row stream_out_data.1 conv3padding712 pack_weight_data simd_MAC bn_qurelu_fixed.1 convDSPOpt.4 conv3x3_bn_act_DSPop.1 max_pool2x2.1 stream_in_row.1 stream_out_data.2 conv3padding713 pack_weight_data.1 simd_MAC.1 convDSPOpt conv3x3_bn_act_DSPop.2 max_pool2x2.2 stream_in_row.2 stream_out_data.3 conv3padding714 convDSPOpt525 conv3x3_bn_act_DSPop.4 stream_in_row.3 stream_out_data.4 conv3padding526715 convDSPOpt.3 conv3x3_bn_act_DSPop.6 conv3padding527716 convDSPOpt.2 conv3x3_bn_act_DSPop.5 conv3padding717 convDSPOpt.1 conv3x3_bn_act_DSPop.3 streamInOneRowTwoPix streamOutOneRowTwoPi conv1x1convert718 simd_mac_DSP2 conv1x1DSP2 conv1x1_DSPopt AddLast<3600u> do_compute2 ultra_net 
Execute       gen_rtl simd_MAC.2 -style xilinx -f -lang vhdl -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/vhdl/simd_MAC_2 
Execute       gen_rtl simd_MAC.2 -style xilinx -f -lang vlog -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/verilog/simd_MAC_2 
Execute       syn_report -csynth -model simd_MAC.2 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/simd_MAC_2_csynth.rpt 
Execute       syn_report -rtlxml -model simd_MAC.2 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/simd_MAC_2_csynth.xml 
Execute       syn_report -verbosereport -model simd_MAC.2 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_MAC_2.verbose.rpt 
Command       syn_report done; 0.26 sec.
Execute       db_write -model simd_MAC.2 -f -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_MAC_2.adb 
Command       db_write done; 0.31 sec.
Execute       gen_tb_info simd_MAC.2 -p /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_MAC_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convDSPOpt_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model convDSPOpt.5 -vendor xilinx -mg_file /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_5.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_5_conv_1_inc_new_V_0' to 'convDSPOpt_5_convbnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_5_conv_1_bias_new_V_0' to 'convDSPOpt_5_convbom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_5_conv_1_inc_new_V_1' to 'convDSPOpt_5_convbpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_5_conv_1_bias_new_V_1' to 'convDSPOpt_5_convbqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_5_conv_1_inc_new_V_2' to 'convDSPOpt_5_convbrm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_5_conv_1_bias_new_V_2' to 'convDSPOpt_5_convbsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_5_conv_1_inc_new_V_3' to 'convDSPOpt_5_convbtn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_5_conv_1_bias_new_V_3' to 'convDSPOpt_5_convbun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_5_conv_1_w_new_V_0_2' to 'convDSPOpt_5_convbvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_5_conv_1_w_new_V_0_1' to 'convDSPOpt_5_convbwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_5_conv_1_w_new_V_0_0' to 'convDSPOpt_5_convbxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_5_conv_1_w_new_V_1_2' to 'convDSPOpt_5_convbyn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_5_conv_1_w_new_V_1_1' to 'convDSPOpt_5_convbzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_5_conv_1_w_new_V_1_0' to 'convDSPOpt_5_convbAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_5_conv_1_w_new_V_2_2' to 'convDSPOpt_5_convbBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_5_conv_1_w_new_V_2_1' to 'convDSPOpt_5_convbCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_5_conv_1_w_new_V_2_0' to 'convDSPOpt_5_convbDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_5_conv_1_w_new_V_3_2' to 'convDSPOpt_5_convbEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_5_conv_1_w_new_V_3_1' to 'convDSPOpt_5_convbFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_5_conv_1_w_new_V_3_0' to 'convDSPOpt_5_convbGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ultra_net_mul_12ns_32ns_43_2_1' to 'ultra_net_mul_12nbHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ultra_net_mul_mul_12ns_16s_28_1_1' to 'ultra_net_mul_mulbIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ultra_net_mul_mul_13ns_16s_29_1_1' to 'ultra_net_mul_mulbJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ultra_net_mul_mul_11ns_16s_27_1_1' to 'ultra_net_mul_mulbKp' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_12nbHp': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_mulbIp': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_mulbJp': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_mulbKp': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convDSPOpt_5'.
Command       create_rtl_model done; 0.86 sec.
INFO: [HLS 200-111]  Elapsed time: 1.58 seconds; current allocated memory: 1.344 GB.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl convDSPOpt.5 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/systemc/convDSPOpt_5 -synmodules ExtractPixels StreamingDataWidthCo StreamingDataWidthCo.1 stream_to_mat Resize_opr_linear mat_to_stream resize resize_batch stream_in_row_l0 stream_out_data_l0 conv3padding_l0710 loadInReg9<8u> simd_mac9_DSP2 convDSPOpt_l0 bn_qurelu_fixed streamBnRelu_l0 conv3x3_l0_bn_act_DS {max2_PE<4u, 16u>} max_pool2x2.3 stream_in_row.4 stream_out_data conv3padding711 pack_weight_data.2 simd_MAC.2 convDSPOpt.5 conv3x3_bn_act_DSPop max_pool2x2 stream_in_row stream_out_data.1 conv3padding712 pack_weight_data simd_MAC bn_qurelu_fixed.1 convDSPOpt.4 conv3x3_bn_act_DSPop.1 max_pool2x2.1 stream_in_row.1 stream_out_data.2 conv3padding713 pack_weight_data.1 simd_MAC.1 convDSPOpt conv3x3_bn_act_DSPop.2 max_pool2x2.2 stream_in_row.2 stream_out_data.3 conv3padding714 convDSPOpt525 conv3x3_bn_act_DSPop.4 stream_in_row.3 stream_out_data.4 conv3padding526715 convDSPOpt.3 conv3x3_bn_act_DSPop.6 conv3padding527716 convDSPOpt.2 conv3x3_bn_act_DSPop.5 conv3padding717 convDSPOpt.1 conv3x3_bn_act_DSPop.3 streamInOneRowTwoPix streamOutOneRowTwoPi conv1x1convert718 simd_mac_DSP2 conv1x1DSP2 conv1x1_DSPopt AddLast<3600u> do_compute2 ultra_net 
Execute       gen_rtl convDSPOpt.5 -style xilinx -f -lang vhdl -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/vhdl/convDSPOpt_5 
Execute       gen_rtl convDSPOpt.5 -style xilinx -f -lang vlog -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/verilog/convDSPOpt_5 
Execute       syn_report -csynth -model convDSPOpt.5 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/convDSPOpt_5_csynth.rpt 
Command       syn_report done; 0.14 sec.
Execute       syn_report -rtlxml -model convDSPOpt.5 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/convDSPOpt_5_csynth.xml 
Execute       syn_report -verbosereport -model convDSPOpt.5 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_5.verbose.rpt 
Command       syn_report done; 0.94 sec.
Execute       db_write -model convDSPOpt.5 -f -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_5.adb 
Command       db_write done; 0.51 sec.
Execute       gen_tb_info convDSPOpt.5 -p /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3x3_bn_act_DSPop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model conv3x3_bn_act_DSPop -vendor xilinx -mg_file /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_convDSPOpt_5_U0' to 'start_for_convDSPbLp' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3x3_bn_act_DSPop'.
INFO: [HLS 200-111]  Elapsed time: 1.76 seconds; current allocated memory: 1.353 GB.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv3x3_bn_act_DSPop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/systemc/conv3x3_bn_act_DSPop -synmodules ExtractPixels StreamingDataWidthCo StreamingDataWidthCo.1 stream_to_mat Resize_opr_linear mat_to_stream resize resize_batch stream_in_row_l0 stream_out_data_l0 conv3padding_l0710 loadInReg9<8u> simd_mac9_DSP2 convDSPOpt_l0 bn_qurelu_fixed streamBnRelu_l0 conv3x3_l0_bn_act_DS {max2_PE<4u, 16u>} max_pool2x2.3 stream_in_row.4 stream_out_data conv3padding711 pack_weight_data.2 simd_MAC.2 convDSPOpt.5 conv3x3_bn_act_DSPop max_pool2x2 stream_in_row stream_out_data.1 conv3padding712 pack_weight_data simd_MAC bn_qurelu_fixed.1 convDSPOpt.4 conv3x3_bn_act_DSPop.1 max_pool2x2.1 stream_in_row.1 stream_out_data.2 conv3padding713 pack_weight_data.1 simd_MAC.1 convDSPOpt conv3x3_bn_act_DSPop.2 max_pool2x2.2 stream_in_row.2 stream_out_data.3 conv3padding714 convDSPOpt525 conv3x3_bn_act_DSPop.4 stream_in_row.3 stream_out_data.4 conv3padding526715 convDSPOpt.3 conv3x3_bn_act_DSPop.6 conv3padding527716 convDSPOpt.2 conv3x3_bn_act_DSPop.5 conv3padding717 convDSPOpt.1 conv3x3_bn_act_DSPop.3 streamInOneRowTwoPix streamOutOneRowTwoPi conv1x1convert718 simd_mac_DSP2 conv1x1DSP2 conv1x1_DSPopt AddLast<3600u> do_compute2 ultra_net 
Execute       gen_rtl conv3x3_bn_act_DSPop -style xilinx -f -lang vhdl -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/vhdl/conv3x3_bn_act_DSPop 
Execute       gen_rtl conv3x3_bn_act_DSPop -style xilinx -f -lang vlog -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/verilog/conv3x3_bn_act_DSPop 
Execute       syn_report -csynth -model conv3x3_bn_act_DSPop -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/conv3x3_bn_act_DSPop_csynth.rpt 
Execute       syn_report -rtlxml -model conv3x3_bn_act_DSPop -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/conv3x3_bn_act_DSPop_csynth.xml 
Execute       syn_report -verbosereport -model conv3x3_bn_act_DSPop -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop.verbose.rpt 
Command       syn_report done; 0.57 sec.
Execute       db_write -model conv3x3_bn_act_DSPop -f -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop.adb 
Command       db_write done; 0.19 sec.
Execute       gen_tb_info conv3x3_bn_act_DSPop -p /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool2x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model max_pool2x2 -vendor xilinx -mg_file /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max_pool2x2.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'max_pool2x2_row_store_V' to 'max_pool2x2_row_sbMq' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool2x2'.
INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 1.355 GB.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl max_pool2x2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/systemc/max_pool2x2 -synmodules ExtractPixels StreamingDataWidthCo StreamingDataWidthCo.1 stream_to_mat Resize_opr_linear mat_to_stream resize resize_batch stream_in_row_l0 stream_out_data_l0 conv3padding_l0710 loadInReg9<8u> simd_mac9_DSP2 convDSPOpt_l0 bn_qurelu_fixed streamBnRelu_l0 conv3x3_l0_bn_act_DS {max2_PE<4u, 16u>} max_pool2x2.3 stream_in_row.4 stream_out_data conv3padding711 pack_weight_data.2 simd_MAC.2 convDSPOpt.5 conv3x3_bn_act_DSPop max_pool2x2 stream_in_row stream_out_data.1 conv3padding712 pack_weight_data simd_MAC bn_qurelu_fixed.1 convDSPOpt.4 conv3x3_bn_act_DSPop.1 max_pool2x2.1 stream_in_row.1 stream_out_data.2 conv3padding713 pack_weight_data.1 simd_MAC.1 convDSPOpt conv3x3_bn_act_DSPop.2 max_pool2x2.2 stream_in_row.2 stream_out_data.3 conv3padding714 convDSPOpt525 conv3x3_bn_act_DSPop.4 stream_in_row.3 stream_out_data.4 conv3padding526715 convDSPOpt.3 conv3x3_bn_act_DSPop.6 conv3padding527716 convDSPOpt.2 conv3x3_bn_act_DSPop.5 conv3padding717 convDSPOpt.1 conv3x3_bn_act_DSPop.3 streamInOneRowTwoPix streamOutOneRowTwoPi conv1x1convert718 simd_mac_DSP2 conv1x1DSP2 conv1x1_DSPopt AddLast<3600u> do_compute2 ultra_net 
Execute       gen_rtl max_pool2x2 -style xilinx -f -lang vhdl -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/vhdl/max_pool2x2 
Execute       gen_rtl max_pool2x2 -style xilinx -f -lang vlog -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/verilog/max_pool2x2 
Execute       syn_report -csynth -model max_pool2x2 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/max_pool2x2_csynth.rpt 
Execute       syn_report -rtlxml -model max_pool2x2 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/max_pool2x2_csynth.xml 
Execute       syn_report -verbosereport -model max_pool2x2 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max_pool2x2.verbose.rpt 
Execute       db_write -model max_pool2x2 -f -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max_pool2x2.adb 
Command       db_write done; 0.25 sec.
Execute       gen_tb_info max_pool2x2 -p /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max_pool2x2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_in_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model stream_in_row -vendor xilinx -mg_file /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_in_row'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 1.357 GB.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl stream_in_row -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/systemc/stream_in_row -synmodules ExtractPixels StreamingDataWidthCo StreamingDataWidthCo.1 stream_to_mat Resize_opr_linear mat_to_stream resize resize_batch stream_in_row_l0 stream_out_data_l0 conv3padding_l0710 loadInReg9<8u> simd_mac9_DSP2 convDSPOpt_l0 bn_qurelu_fixed streamBnRelu_l0 conv3x3_l0_bn_act_DS {max2_PE<4u, 16u>} max_pool2x2.3 stream_in_row.4 stream_out_data conv3padding711 pack_weight_data.2 simd_MAC.2 convDSPOpt.5 conv3x3_bn_act_DSPop max_pool2x2 stream_in_row stream_out_data.1 conv3padding712 pack_weight_data simd_MAC bn_qurelu_fixed.1 convDSPOpt.4 conv3x3_bn_act_DSPop.1 max_pool2x2.1 stream_in_row.1 stream_out_data.2 conv3padding713 pack_weight_data.1 simd_MAC.1 convDSPOpt conv3x3_bn_act_DSPop.2 max_pool2x2.2 stream_in_row.2 stream_out_data.3 conv3padding714 convDSPOpt525 conv3x3_bn_act_DSPop.4 stream_in_row.3 stream_out_data.4 conv3padding526715 convDSPOpt.3 conv3x3_bn_act_DSPop.6 conv3padding527716 convDSPOpt.2 conv3x3_bn_act_DSPop.5 conv3padding717 convDSPOpt.1 conv3x3_bn_act_DSPop.3 streamInOneRowTwoPix streamOutOneRowTwoPi conv1x1convert718 simd_mac_DSP2 conv1x1DSP2 conv1x1_DSPopt AddLast<3600u> do_compute2 ultra_net 
Execute       gen_rtl stream_in_row -style xilinx -f -lang vhdl -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/vhdl/stream_in_row 
Execute       gen_rtl stream_in_row -style xilinx -f -lang vlog -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/verilog/stream_in_row 
Execute       syn_report -csynth -model stream_in_row -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/stream_in_row_csynth.rpt 
Execute       syn_report -rtlxml -model stream_in_row -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/stream_in_row_csynth.xml 
Execute       syn_report -verbosereport -model stream_in_row -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row.verbose.rpt 
Execute       db_write -model stream_in_row -f -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row.adb 
Command       db_write done; 0.22 sec.
Execute       gen_tb_info stream_in_row -p /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_out_data_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model stream_out_data.1 -vendor xilinx -mg_file /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'ultra_net_mac_muladd_9ns_2ns_10ns_11_1_1' to 'ultra_net_mac_mulbNq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mac_mulbNq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_out_data_1'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 1.359 GB.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl stream_out_data.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/systemc/stream_out_data_1 -synmodules ExtractPixels StreamingDataWidthCo StreamingDataWidthCo.1 stream_to_mat Resize_opr_linear mat_to_stream resize resize_batch stream_in_row_l0 stream_out_data_l0 conv3padding_l0710 loadInReg9<8u> simd_mac9_DSP2 convDSPOpt_l0 bn_qurelu_fixed streamBnRelu_l0 conv3x3_l0_bn_act_DS {max2_PE<4u, 16u>} max_pool2x2.3 stream_in_row.4 stream_out_data conv3padding711 pack_weight_data.2 simd_MAC.2 convDSPOpt.5 conv3x3_bn_act_DSPop max_pool2x2 stream_in_row stream_out_data.1 conv3padding712 pack_weight_data simd_MAC bn_qurelu_fixed.1 convDSPOpt.4 conv3x3_bn_act_DSPop.1 max_pool2x2.1 stream_in_row.1 stream_out_data.2 conv3padding713 pack_weight_data.1 simd_MAC.1 convDSPOpt conv3x3_bn_act_DSPop.2 max_pool2x2.2 stream_in_row.2 stream_out_data.3 conv3padding714 convDSPOpt525 conv3x3_bn_act_DSPop.4 stream_in_row.3 stream_out_data.4 conv3padding526715 convDSPOpt.3 conv3x3_bn_act_DSPop.6 conv3padding527716 convDSPOpt.2 conv3x3_bn_act_DSPop.5 conv3padding717 convDSPOpt.1 conv3x3_bn_act_DSPop.3 streamInOneRowTwoPix streamOutOneRowTwoPi conv1x1convert718 simd_mac_DSP2 conv1x1DSP2 conv1x1_DSPopt AddLast<3600u> do_compute2 ultra_net 
Execute       gen_rtl stream_out_data.1 -style xilinx -f -lang vhdl -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/vhdl/stream_out_data_1 
Execute       gen_rtl stream_out_data.1 -style xilinx -f -lang vlog -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/verilog/stream_out_data_1 
Execute       syn_report -csynth -model stream_out_data.1 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/stream_out_data_1_csynth.rpt 
Execute       syn_report -rtlxml -model stream_out_data.1 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/stream_out_data_1_csynth.xml 
Execute       syn_report -verbosereport -model stream_out_data.1 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_1.verbose.rpt 
Execute       db_write -model stream_out_data.1 -f -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_1.adb 
Command       db_write done; 0.23 sec.
Execute       gen_tb_info stream_out_data.1 -p /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3padding712' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model conv3padding712 -vendor xilinx -mg_file /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding712.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'conv3padding712_row_buffer_0_V' to 'conv3padding712_rbOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv3padding712_row_buffer_1_V' to 'conv3padding712_rbPq' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3padding712'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 1.360 GB.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv3padding712 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/systemc/conv3padding712 -synmodules ExtractPixels StreamingDataWidthCo StreamingDataWidthCo.1 stream_to_mat Resize_opr_linear mat_to_stream resize resize_batch stream_in_row_l0 stream_out_data_l0 conv3padding_l0710 loadInReg9<8u> simd_mac9_DSP2 convDSPOpt_l0 bn_qurelu_fixed streamBnRelu_l0 conv3x3_l0_bn_act_DS {max2_PE<4u, 16u>} max_pool2x2.3 stream_in_row.4 stream_out_data conv3padding711 pack_weight_data.2 simd_MAC.2 convDSPOpt.5 conv3x3_bn_act_DSPop max_pool2x2 stream_in_row stream_out_data.1 conv3padding712 pack_weight_data simd_MAC bn_qurelu_fixed.1 convDSPOpt.4 conv3x3_bn_act_DSPop.1 max_pool2x2.1 stream_in_row.1 stream_out_data.2 conv3padding713 pack_weight_data.1 simd_MAC.1 convDSPOpt conv3x3_bn_act_DSPop.2 max_pool2x2.2 stream_in_row.2 stream_out_data.3 conv3padding714 convDSPOpt525 conv3x3_bn_act_DSPop.4 stream_in_row.3 stream_out_data.4 conv3padding526715 convDSPOpt.3 conv3x3_bn_act_DSPop.6 conv3padding527716 convDSPOpt.2 conv3x3_bn_act_DSPop.5 conv3padding717 convDSPOpt.1 conv3x3_bn_act_DSPop.3 streamInOneRowTwoPix streamOutOneRowTwoPi conv1x1convert718 simd_mac_DSP2 conv1x1DSP2 conv1x1_DSPopt AddLast<3600u> do_compute2 ultra_net 
Execute       gen_rtl conv3padding712 -style xilinx -f -lang vhdl -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/vhdl/conv3padding712 
Execute       gen_rtl conv3padding712 -style xilinx -f -lang vlog -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/verilog/conv3padding712 
Execute       syn_report -csynth -model conv3padding712 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/conv3padding712_csynth.rpt 
Execute       syn_report -rtlxml -model conv3padding712 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/conv3padding712_csynth.xml 
Execute       syn_report -verbosereport -model conv3padding712 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding712.verbose.rpt 
Execute       db_write -model conv3padding712 -f -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding712.adb 
Command       db_write done; 0.22 sec.
Execute       gen_tb_info conv3padding712 -p /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding712 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pack_weight_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model pack_weight_data -vendor xilinx -mg_file /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/pack_weight_data.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pack_weight_data'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 1.362 GB.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl pack_weight_data -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/systemc/pack_weight_data -synmodules ExtractPixels StreamingDataWidthCo StreamingDataWidthCo.1 stream_to_mat Resize_opr_linear mat_to_stream resize resize_batch stream_in_row_l0 stream_out_data_l0 conv3padding_l0710 loadInReg9<8u> simd_mac9_DSP2 convDSPOpt_l0 bn_qurelu_fixed streamBnRelu_l0 conv3x3_l0_bn_act_DS {max2_PE<4u, 16u>} max_pool2x2.3 stream_in_row.4 stream_out_data conv3padding711 pack_weight_data.2 simd_MAC.2 convDSPOpt.5 conv3x3_bn_act_DSPop max_pool2x2 stream_in_row stream_out_data.1 conv3padding712 pack_weight_data simd_MAC bn_qurelu_fixed.1 convDSPOpt.4 conv3x3_bn_act_DSPop.1 max_pool2x2.1 stream_in_row.1 stream_out_data.2 conv3padding713 pack_weight_data.1 simd_MAC.1 convDSPOpt conv3x3_bn_act_DSPop.2 max_pool2x2.2 stream_in_row.2 stream_out_data.3 conv3padding714 convDSPOpt525 conv3x3_bn_act_DSPop.4 stream_in_row.3 stream_out_data.4 conv3padding526715 convDSPOpt.3 conv3x3_bn_act_DSPop.6 conv3padding527716 convDSPOpt.2 conv3x3_bn_act_DSPop.5 conv3padding717 convDSPOpt.1 conv3x3_bn_act_DSPop.3 streamInOneRowTwoPix streamOutOneRowTwoPi conv1x1convert718 simd_mac_DSP2 conv1x1DSP2 conv1x1_DSPopt AddLast<3600u> do_compute2 ultra_net 
Execute       gen_rtl pack_weight_data -style xilinx -f -lang vhdl -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/vhdl/pack_weight_data 
Execute       gen_rtl pack_weight_data -style xilinx -f -lang vlog -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/verilog/pack_weight_data 
Execute       syn_report -csynth -model pack_weight_data -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/pack_weight_data_csynth.rpt 
Execute       syn_report -rtlxml -model pack_weight_data -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/pack_weight_data_csynth.xml 
Execute       syn_report -verbosereport -model pack_weight_data -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/pack_weight_data.verbose.rpt 
Execute       db_write -model pack_weight_data -f -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/pack_weight_data.adb 
Command       db_write done; 0.25 sec.
Execute       gen_tb_info pack_weight_data -p /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/pack_weight_data 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'simd_MAC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model simd_MAC -vendor xilinx -mg_file /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_MAC.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_mulbml': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'simd_MAC'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 1.364 GB.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl simd_MAC -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/systemc/simd_MAC -synmodules ExtractPixels StreamingDataWidthCo StreamingDataWidthCo.1 stream_to_mat Resize_opr_linear mat_to_stream resize resize_batch stream_in_row_l0 stream_out_data_l0 conv3padding_l0710 loadInReg9<8u> simd_mac9_DSP2 convDSPOpt_l0 bn_qurelu_fixed streamBnRelu_l0 conv3x3_l0_bn_act_DS {max2_PE<4u, 16u>} max_pool2x2.3 stream_in_row.4 stream_out_data conv3padding711 pack_weight_data.2 simd_MAC.2 convDSPOpt.5 conv3x3_bn_act_DSPop max_pool2x2 stream_in_row stream_out_data.1 conv3padding712 pack_weight_data simd_MAC bn_qurelu_fixed.1 convDSPOpt.4 conv3x3_bn_act_DSPop.1 max_pool2x2.1 stream_in_row.1 stream_out_data.2 conv3padding713 pack_weight_data.1 simd_MAC.1 convDSPOpt conv3x3_bn_act_DSPop.2 max_pool2x2.2 stream_in_row.2 stream_out_data.3 conv3padding714 convDSPOpt525 conv3x3_bn_act_DSPop.4 stream_in_row.3 stream_out_data.4 conv3padding526715 convDSPOpt.3 conv3x3_bn_act_DSPop.6 conv3padding527716 convDSPOpt.2 conv3x3_bn_act_DSPop.5 conv3padding717 convDSPOpt.1 conv3x3_bn_act_DSPop.3 streamInOneRowTwoPix streamOutOneRowTwoPi conv1x1convert718 simd_mac_DSP2 conv1x1DSP2 conv1x1_DSPopt AddLast<3600u> do_compute2 ultra_net 
Execute       gen_rtl simd_MAC -style xilinx -f -lang vhdl -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/vhdl/simd_MAC 
Execute       gen_rtl simd_MAC -style xilinx -f -lang vlog -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/verilog/simd_MAC 
Execute       syn_report -csynth -model simd_MAC -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/simd_MAC_csynth.rpt 
Execute       syn_report -rtlxml -model simd_MAC -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/simd_MAC_csynth.xml 
Execute       syn_report -verbosereport -model simd_MAC -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_MAC.verbose.rpt 
Command       syn_report done; 0.13 sec.
Execute       db_write -model simd_MAC -f -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_MAC.adb 
Command       db_write done; 0.36 sec.
Execute       gen_tb_info simd_MAC -p /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_MAC 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bn_qurelu_fixed_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model bn_qurelu_fixed.1 -vendor xilinx -mg_file /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/bn_qurelu_fixed_1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'ultra_net_mul_mul_12ns_17s_29_1_0' to 'ultra_net_mul_mulbQq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_mulbQq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bn_qurelu_fixed_1'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 1.367 GB.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl bn_qurelu_fixed.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/systemc/bn_qurelu_fixed_1 -synmodules ExtractPixels StreamingDataWidthCo StreamingDataWidthCo.1 stream_to_mat Resize_opr_linear mat_to_stream resize resize_batch stream_in_row_l0 stream_out_data_l0 conv3padding_l0710 loadInReg9<8u> simd_mac9_DSP2 convDSPOpt_l0 bn_qurelu_fixed streamBnRelu_l0 conv3x3_l0_bn_act_DS {max2_PE<4u, 16u>} max_pool2x2.3 stream_in_row.4 stream_out_data conv3padding711 pack_weight_data.2 simd_MAC.2 convDSPOpt.5 conv3x3_bn_act_DSPop max_pool2x2 stream_in_row stream_out_data.1 conv3padding712 pack_weight_data simd_MAC bn_qurelu_fixed.1 convDSPOpt.4 conv3x3_bn_act_DSPop.1 max_pool2x2.1 stream_in_row.1 stream_out_data.2 conv3padding713 pack_weight_data.1 simd_MAC.1 convDSPOpt conv3x3_bn_act_DSPop.2 max_pool2x2.2 stream_in_row.2 stream_out_data.3 conv3padding714 convDSPOpt525 conv3x3_bn_act_DSPop.4 stream_in_row.3 stream_out_data.4 conv3padding526715 convDSPOpt.3 conv3x3_bn_act_DSPop.6 conv3padding527716 convDSPOpt.2 conv3x3_bn_act_DSPop.5 conv3padding717 convDSPOpt.1 conv3x3_bn_act_DSPop.3 streamInOneRowTwoPix streamOutOneRowTwoPi conv1x1convert718 simd_mac_DSP2 conv1x1DSP2 conv1x1_DSPopt AddLast<3600u> do_compute2 ultra_net 
Execute       gen_rtl bn_qurelu_fixed.1 -style xilinx -f -lang vhdl -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/vhdl/bn_qurelu_fixed_1 
Execute       gen_rtl bn_qurelu_fixed.1 -style xilinx -f -lang vlog -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/verilog/bn_qurelu_fixed_1 
Execute       syn_report -csynth -model bn_qurelu_fixed.1 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/bn_qurelu_fixed_1_csynth.rpt 
Execute       syn_report -rtlxml -model bn_qurelu_fixed.1 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/bn_qurelu_fixed_1_csynth.xml 
Execute       syn_report -verbosereport -model bn_qurelu_fixed.1 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/bn_qurelu_fixed_1.verbose.rpt 
Execute       db_write -model bn_qurelu_fixed.1 -f -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/bn_qurelu_fixed_1.adb 
Command       db_write done; 0.23 sec.
Execute       gen_tb_info bn_qurelu_fixed.1 -p /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/bn_qurelu_fixed_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convDSPOpt_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model convDSPOpt.4 -vendor xilinx -mg_file /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_4.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_inc_new_V_0' to 'convDSPOpt_4_convbRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_bias_new_V_0' to 'convDSPOpt_4_convbSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_inc_new_V_1' to 'convDSPOpt_4_convbTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_bias_new_V_1' to 'convDSPOpt_4_convbUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_inc_new_V_2' to 'convDSPOpt_4_convbVr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_bias_new_V_2' to 'convDSPOpt_4_convbWr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_inc_new_V_3' to 'convDSPOpt_4_convbXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_bias_new_V_3' to 'convDSPOpt_4_convbYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_inc_new_V_4' to 'convDSPOpt_4_convbZs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_bias_new_V_4' to 'convDSPOpt_4_convb0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_inc_new_V_5' to 'convDSPOpt_4_convb1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_bias_new_V_5' to 'convDSPOpt_4_convb2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_inc_new_V_6' to 'convDSPOpt_4_convb3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_bias_new_V_6' to 'convDSPOpt_4_convb4t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_inc_new_V_7' to 'convDSPOpt_4_convb5t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_bias_new_V_7' to 'convDSPOpt_4_convb6t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_w_new_V_0_2' to 'convDSPOpt_4_convb7t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_w_new_V_0_1' to 'convDSPOpt_4_convb8t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_w_new_V_0_0' to 'convDSPOpt_4_convb9t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_w_new_V_1_2' to 'convDSPOpt_4_convcau' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_w_new_V_1_1' to 'convDSPOpt_4_convcbu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_w_new_V_1_0' to 'convDSPOpt_4_convccu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_w_new_V_2_2' to 'convDSPOpt_4_convcdu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_w_new_V_2_1' to 'convDSPOpt_4_convceu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_w_new_V_2_0' to 'convDSPOpt_4_convcfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_w_new_V_3_2' to 'convDSPOpt_4_convcgu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_w_new_V_3_1' to 'convDSPOpt_4_convchv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_w_new_V_3_0' to 'convDSPOpt_4_convciv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_w_new_V_4_2' to 'convDSPOpt_4_convcjv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_w_new_V_4_1' to 'convDSPOpt_4_convckv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_w_new_V_4_0' to 'convDSPOpt_4_convclv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_w_new_V_5_2' to 'convDSPOpt_4_convcmv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_w_new_V_5_1' to 'convDSPOpt_4_convcnw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_w_new_V_5_0' to 'convDSPOpt_4_convcow' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_w_new_V_6_2' to 'convDSPOpt_4_convcpw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_w_new_V_6_1' to 'convDSPOpt_4_convcqw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_w_new_V_6_0' to 'convDSPOpt_4_convcrw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_w_new_V_7_2' to 'convDSPOpt_4_convcsw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_w_new_V_7_1' to 'convDSPOpt_4_convctx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_4_conv_2_w_new_V_7_0' to 'convDSPOpt_4_convcux' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ultra_net_mul_13ns_32ns_44_2_1' to 'ultra_net_mul_13ncvx' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_13ncvx': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convDSPOpt_4'.
Command       create_rtl_model done; 2.57 sec.
INFO: [HLS 200-111]  Elapsed time: 2.87 seconds; current allocated memory: 1.373 GB.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl convDSPOpt.4 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/systemc/convDSPOpt_4 -synmodules ExtractPixels StreamingDataWidthCo StreamingDataWidthCo.1 stream_to_mat Resize_opr_linear mat_to_stream resize resize_batch stream_in_row_l0 stream_out_data_l0 conv3padding_l0710 loadInReg9<8u> simd_mac9_DSP2 convDSPOpt_l0 bn_qurelu_fixed streamBnRelu_l0 conv3x3_l0_bn_act_DS {max2_PE<4u, 16u>} max_pool2x2.3 stream_in_row.4 stream_out_data conv3padding711 pack_weight_data.2 simd_MAC.2 convDSPOpt.5 conv3x3_bn_act_DSPop max_pool2x2 stream_in_row stream_out_data.1 conv3padding712 pack_weight_data simd_MAC bn_qurelu_fixed.1 convDSPOpt.4 conv3x3_bn_act_DSPop.1 max_pool2x2.1 stream_in_row.1 stream_out_data.2 conv3padding713 pack_weight_data.1 simd_MAC.1 convDSPOpt conv3x3_bn_act_DSPop.2 max_pool2x2.2 stream_in_row.2 stream_out_data.3 conv3padding714 convDSPOpt525 conv3x3_bn_act_DSPop.4 stream_in_row.3 stream_out_data.4 conv3padding526715 convDSPOpt.3 conv3x3_bn_act_DSPop.6 conv3padding527716 convDSPOpt.2 conv3x3_bn_act_DSPop.5 conv3padding717 convDSPOpt.1 conv3x3_bn_act_DSPop.3 streamInOneRowTwoPix streamOutOneRowTwoPi conv1x1convert718 simd_mac_DSP2 conv1x1DSP2 conv1x1_DSPopt AddLast<3600u> do_compute2 ultra_net 
Execute       gen_rtl convDSPOpt.4 -style xilinx -f -lang vhdl -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/vhdl/convDSPOpt_4 
Execute       gen_rtl convDSPOpt.4 -style xilinx -f -lang vlog -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/verilog/convDSPOpt_4 
Execute       syn_report -csynth -model convDSPOpt.4 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/convDSPOpt_4_csynth.rpt 
Command       syn_report done; 0.16 sec.
Execute       syn_report -rtlxml -model convDSPOpt.4 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/convDSPOpt_4_csynth.xml 
Execute       syn_report -verbosereport -model convDSPOpt.4 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_4.verbose.rpt 
Command       syn_report done; 1.08 sec.
Execute       db_write -model convDSPOpt.4 -f -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_4.adb 
Command       db_write done; 0.68 sec.
Execute       gen_tb_info convDSPOpt.4 -p /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3x3_bn_act_DSPop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model conv3x3_bn_act_DSPop.1 -vendor xilinx -mg_file /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_1.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x0' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_convDSPOpt_4_U0' to 'start_for_convDSPcwx' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3x3_bn_act_DSPop_1'.
INFO: [HLS 200-111]  Elapsed time: 2.15 seconds; current allocated memory: 1.384 GB.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv3x3_bn_act_DSPop.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/systemc/conv3x3_bn_act_DSPop_1 -synmodules ExtractPixels StreamingDataWidthCo StreamingDataWidthCo.1 stream_to_mat Resize_opr_linear mat_to_stream resize resize_batch stream_in_row_l0 stream_out_data_l0 conv3padding_l0710 loadInReg9<8u> simd_mac9_DSP2 convDSPOpt_l0 bn_qurelu_fixed streamBnRelu_l0 conv3x3_l0_bn_act_DS {max2_PE<4u, 16u>} max_pool2x2.3 stream_in_row.4 stream_out_data conv3padding711 pack_weight_data.2 simd_MAC.2 convDSPOpt.5 conv3x3_bn_act_DSPop max_pool2x2 stream_in_row stream_out_data.1 conv3padding712 pack_weight_data simd_MAC bn_qurelu_fixed.1 convDSPOpt.4 conv3x3_bn_act_DSPop.1 max_pool2x2.1 stream_in_row.1 stream_out_data.2 conv3padding713 pack_weight_data.1 simd_MAC.1 convDSPOpt conv3x3_bn_act_DSPop.2 max_pool2x2.2 stream_in_row.2 stream_out_data.3 conv3padding714 convDSPOpt525 conv3x3_bn_act_DSPop.4 stream_in_row.3 stream_out_data.4 conv3padding526715 convDSPOpt.3 conv3x3_bn_act_DSPop.6 conv3padding527716 convDSPOpt.2 conv3x3_bn_act_DSPop.5 conv3padding717 convDSPOpt.1 conv3x3_bn_act_DSPop.3 streamInOneRowTwoPix streamOutOneRowTwoPi conv1x1convert718 simd_mac_DSP2 conv1x1DSP2 conv1x1_DSPopt AddLast<3600u> do_compute2 ultra_net 
Execute       gen_rtl conv3x3_bn_act_DSPop.1 -style xilinx -f -lang vhdl -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/vhdl/conv3x3_bn_act_DSPop_1 
Execute       gen_rtl conv3x3_bn_act_DSPop.1 -style xilinx -f -lang vlog -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/verilog/conv3x3_bn_act_DSPop_1 
Execute       syn_report -csynth -model conv3x3_bn_act_DSPop.1 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/conv3x3_bn_act_DSPop_1_csynth.rpt 
Execute       syn_report -rtlxml -model conv3x3_bn_act_DSPop.1 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/conv3x3_bn_act_DSPop_1_csynth.xml 
Execute       syn_report -verbosereport -model conv3x3_bn_act_DSPop.1 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_1.verbose.rpt 
Command       syn_report done; 0.68 sec.
Execute       db_write -model conv3x3_bn_act_DSPop.1 -f -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_1.adb 
Command       db_write done; 0.26 sec.
Execute       gen_tb_info conv3x3_bn_act_DSPop.1 -p /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool2x2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model max_pool2x2.1 -vendor xilinx -mg_file /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max_pool2x2_1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'max_pool2x2_1_row_store_V' to 'max_pool2x2_1_rowcxx' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool2x2_1'.
INFO: [HLS 200-111]  Elapsed time: 1.08 seconds; current allocated memory: 1.386 GB.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl max_pool2x2.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/systemc/max_pool2x2_1 -synmodules ExtractPixels StreamingDataWidthCo StreamingDataWidthCo.1 stream_to_mat Resize_opr_linear mat_to_stream resize resize_batch stream_in_row_l0 stream_out_data_l0 conv3padding_l0710 loadInReg9<8u> simd_mac9_DSP2 convDSPOpt_l0 bn_qurelu_fixed streamBnRelu_l0 conv3x3_l0_bn_act_DS {max2_PE<4u, 16u>} max_pool2x2.3 stream_in_row.4 stream_out_data conv3padding711 pack_weight_data.2 simd_MAC.2 convDSPOpt.5 conv3x3_bn_act_DSPop max_pool2x2 stream_in_row stream_out_data.1 conv3padding712 pack_weight_data simd_MAC bn_qurelu_fixed.1 convDSPOpt.4 conv3x3_bn_act_DSPop.1 max_pool2x2.1 stream_in_row.1 stream_out_data.2 conv3padding713 pack_weight_data.1 simd_MAC.1 convDSPOpt conv3x3_bn_act_DSPop.2 max_pool2x2.2 stream_in_row.2 stream_out_data.3 conv3padding714 convDSPOpt525 conv3x3_bn_act_DSPop.4 stream_in_row.3 stream_out_data.4 conv3padding526715 convDSPOpt.3 conv3x3_bn_act_DSPop.6 conv3padding527716 convDSPOpt.2 conv3x3_bn_act_DSPop.5 conv3padding717 convDSPOpt.1 conv3x3_bn_act_DSPop.3 streamInOneRowTwoPix streamOutOneRowTwoPi conv1x1convert718 simd_mac_DSP2 conv1x1DSP2 conv1x1_DSPopt AddLast<3600u> do_compute2 ultra_net 
Execute       gen_rtl max_pool2x2.1 -style xilinx -f -lang vhdl -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/vhdl/max_pool2x2_1 
Execute       gen_rtl max_pool2x2.1 -style xilinx -f -lang vlog -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/verilog/max_pool2x2_1 
Execute       syn_report -csynth -model max_pool2x2.1 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/max_pool2x2_1_csynth.rpt 
Execute       syn_report -rtlxml -model max_pool2x2.1 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/max_pool2x2_1_csynth.xml 
Execute       syn_report -verbosereport -model max_pool2x2.1 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max_pool2x2_1.verbose.rpt 
Command       syn_report done; 0.13 sec.
Execute       db_write -model max_pool2x2.1 -f -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max_pool2x2_1.adb 
Command       db_write done; 0.36 sec.
Execute       gen_tb_info max_pool2x2.1 -p /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max_pool2x2_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_in_row_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model stream_in_row.1 -vendor xilinx -mg_file /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_in_row_1'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 1.389 GB.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl stream_in_row.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/systemc/stream_in_row_1 -synmodules ExtractPixels StreamingDataWidthCo StreamingDataWidthCo.1 stream_to_mat Resize_opr_linear mat_to_stream resize resize_batch stream_in_row_l0 stream_out_data_l0 conv3padding_l0710 loadInReg9<8u> simd_mac9_DSP2 convDSPOpt_l0 bn_qurelu_fixed streamBnRelu_l0 conv3x3_l0_bn_act_DS {max2_PE<4u, 16u>} max_pool2x2.3 stream_in_row.4 stream_out_data conv3padding711 pack_weight_data.2 simd_MAC.2 convDSPOpt.5 conv3x3_bn_act_DSPop max_pool2x2 stream_in_row stream_out_data.1 conv3padding712 pack_weight_data simd_MAC bn_qurelu_fixed.1 convDSPOpt.4 conv3x3_bn_act_DSPop.1 max_pool2x2.1 stream_in_row.1 stream_out_data.2 conv3padding713 pack_weight_data.1 simd_MAC.1 convDSPOpt conv3x3_bn_act_DSPop.2 max_pool2x2.2 stream_in_row.2 stream_out_data.3 conv3padding714 convDSPOpt525 conv3x3_bn_act_DSPop.4 stream_in_row.3 stream_out_data.4 conv3padding526715 convDSPOpt.3 conv3x3_bn_act_DSPop.6 conv3padding527716 convDSPOpt.2 conv3x3_bn_act_DSPop.5 conv3padding717 convDSPOpt.1 conv3x3_bn_act_DSPop.3 streamInOneRowTwoPix streamOutOneRowTwoPi conv1x1convert718 simd_mac_DSP2 conv1x1DSP2 conv1x1_DSPopt AddLast<3600u> do_compute2 ultra_net 
Execute       gen_rtl stream_in_row.1 -style xilinx -f -lang vhdl -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/vhdl/stream_in_row_1 
Execute       gen_rtl stream_in_row.1 -style xilinx -f -lang vlog -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/verilog/stream_in_row_1 
Execute       syn_report -csynth -model stream_in_row.1 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/stream_in_row_1_csynth.rpt 
Execute       syn_report -rtlxml -model stream_in_row.1 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/stream_in_row_1_csynth.xml 
Execute       syn_report -verbosereport -model stream_in_row.1 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_1.verbose.rpt 
Execute       db_write -model stream_in_row.1 -f -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_1.adb 
Command       db_write done; 0.29 sec.
Execute       gen_tb_info stream_in_row.1 -p /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_out_data_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model stream_out_data.2 -vendor xilinx -mg_file /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_2.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'ultra_net_mac_muladd_9ns_2ns_11ns_11_1_1' to 'ultra_net_mac_mulcyx' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mac_mulcyx': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_out_data_2'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 1.390 GB.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl stream_out_data.2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/systemc/stream_out_data_2 -synmodules ExtractPixels StreamingDataWidthCo StreamingDataWidthCo.1 stream_to_mat Resize_opr_linear mat_to_stream resize resize_batch stream_in_row_l0 stream_out_data_l0 conv3padding_l0710 loadInReg9<8u> simd_mac9_DSP2 convDSPOpt_l0 bn_qurelu_fixed streamBnRelu_l0 conv3x3_l0_bn_act_DS {max2_PE<4u, 16u>} max_pool2x2.3 stream_in_row.4 stream_out_data conv3padding711 pack_weight_data.2 simd_MAC.2 convDSPOpt.5 conv3x3_bn_act_DSPop max_pool2x2 stream_in_row stream_out_data.1 conv3padding712 pack_weight_data simd_MAC bn_qurelu_fixed.1 convDSPOpt.4 conv3x3_bn_act_DSPop.1 max_pool2x2.1 stream_in_row.1 stream_out_data.2 conv3padding713 pack_weight_data.1 simd_MAC.1 convDSPOpt conv3x3_bn_act_DSPop.2 max_pool2x2.2 stream_in_row.2 stream_out_data.3 conv3padding714 convDSPOpt525 conv3x3_bn_act_DSPop.4 stream_in_row.3 stream_out_data.4 conv3padding526715 convDSPOpt.3 conv3x3_bn_act_DSPop.6 conv3padding527716 convDSPOpt.2 conv3x3_bn_act_DSPop.5 conv3padding717 convDSPOpt.1 conv3x3_bn_act_DSPop.3 streamInOneRowTwoPix streamOutOneRowTwoPi conv1x1convert718 simd_mac_DSP2 conv1x1DSP2 conv1x1_DSPopt AddLast<3600u> do_compute2 ultra_net 
Execute       gen_rtl stream_out_data.2 -style xilinx -f -lang vhdl -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/vhdl/stream_out_data_2 
Execute       gen_rtl stream_out_data.2 -style xilinx -f -lang vlog -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/verilog/stream_out_data_2 
Execute       syn_report -csynth -model stream_out_data.2 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/stream_out_data_2_csynth.rpt 
Execute       syn_report -rtlxml -model stream_out_data.2 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/stream_out_data_2_csynth.xml 
Execute       syn_report -verbosereport -model stream_out_data.2 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_2.verbose.rpt 
Execute       db_write -model stream_out_data.2 -f -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_2.adb 
Command       db_write done; 0.31 sec.
Execute       gen_tb_info stream_out_data.2 -p /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3padding713' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model conv3padding713 -vendor xilinx -mg_file /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding713.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'conv3padding713_row_buffer_0_V' to 'conv3padding713_rczy' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3padding713'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 1.391 GB.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv3padding713 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/systemc/conv3padding713 -synmodules ExtractPixels StreamingDataWidthCo StreamingDataWidthCo.1 stream_to_mat Resize_opr_linear mat_to_stream resize resize_batch stream_in_row_l0 stream_out_data_l0 conv3padding_l0710 loadInReg9<8u> simd_mac9_DSP2 convDSPOpt_l0 bn_qurelu_fixed streamBnRelu_l0 conv3x3_l0_bn_act_DS {max2_PE<4u, 16u>} max_pool2x2.3 stream_in_row.4 stream_out_data conv3padding711 pack_weight_data.2 simd_MAC.2 convDSPOpt.5 conv3x3_bn_act_DSPop max_pool2x2 stream_in_row stream_out_data.1 conv3padding712 pack_weight_data simd_MAC bn_qurelu_fixed.1 convDSPOpt.4 conv3x3_bn_act_DSPop.1 max_pool2x2.1 stream_in_row.1 stream_out_data.2 conv3padding713 pack_weight_data.1 simd_MAC.1 convDSPOpt conv3x3_bn_act_DSPop.2 max_pool2x2.2 stream_in_row.2 stream_out_data.3 conv3padding714 convDSPOpt525 conv3x3_bn_act_DSPop.4 stream_in_row.3 stream_out_data.4 conv3padding526715 convDSPOpt.3 conv3x3_bn_act_DSPop.6 conv3padding527716 convDSPOpt.2 conv3x3_bn_act_DSPop.5 conv3padding717 convDSPOpt.1 conv3x3_bn_act_DSPop.3 streamInOneRowTwoPix streamOutOneRowTwoPi conv1x1convert718 simd_mac_DSP2 conv1x1DSP2 conv1x1_DSPopt AddLast<3600u> do_compute2 ultra_net 
Execute       gen_rtl conv3padding713 -style xilinx -f -lang vhdl -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/vhdl/conv3padding713 
Execute       gen_rtl conv3padding713 -style xilinx -f -lang vlog -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/verilog/conv3padding713 
Execute       syn_report -csynth -model conv3padding713 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/conv3padding713_csynth.rpt 
Execute       syn_report -rtlxml -model conv3padding713 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/conv3padding713_csynth.xml 
Execute       syn_report -verbosereport -model conv3padding713 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding713.verbose.rpt 
Execute       db_write -model conv3padding713 -f -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding713.adb 
Command       db_write done; 0.28 sec.
Execute       gen_tb_info conv3padding713 -p /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding713 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pack_weight_data_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model pack_weight_data.1 -vendor xilinx -mg_file /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/pack_weight_data_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pack_weight_data_1'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 1.393 GB.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl pack_weight_data.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/systemc/pack_weight_data_1 -synmodules ExtractPixels StreamingDataWidthCo StreamingDataWidthCo.1 stream_to_mat Resize_opr_linear mat_to_stream resize resize_batch stream_in_row_l0 stream_out_data_l0 conv3padding_l0710 loadInReg9<8u> simd_mac9_DSP2 convDSPOpt_l0 bn_qurelu_fixed streamBnRelu_l0 conv3x3_l0_bn_act_DS {max2_PE<4u, 16u>} max_pool2x2.3 stream_in_row.4 stream_out_data conv3padding711 pack_weight_data.2 simd_MAC.2 convDSPOpt.5 conv3x3_bn_act_DSPop max_pool2x2 stream_in_row stream_out_data.1 conv3padding712 pack_weight_data simd_MAC bn_qurelu_fixed.1 convDSPOpt.4 conv3x3_bn_act_DSPop.1 max_pool2x2.1 stream_in_row.1 stream_out_data.2 conv3padding713 pack_weight_data.1 simd_MAC.1 convDSPOpt conv3x3_bn_act_DSPop.2 max_pool2x2.2 stream_in_row.2 stream_out_data.3 conv3padding714 convDSPOpt525 conv3x3_bn_act_DSPop.4 stream_in_row.3 stream_out_data.4 conv3padding526715 convDSPOpt.3 conv3x3_bn_act_DSPop.6 conv3padding527716 convDSPOpt.2 conv3x3_bn_act_DSPop.5 conv3padding717 convDSPOpt.1 conv3x3_bn_act_DSPop.3 streamInOneRowTwoPix streamOutOneRowTwoPi conv1x1convert718 simd_mac_DSP2 conv1x1DSP2 conv1x1_DSPopt AddLast<3600u> do_compute2 ultra_net 
Execute       gen_rtl pack_weight_data.1 -style xilinx -f -lang vhdl -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/vhdl/pack_weight_data_1 
Execute       gen_rtl pack_weight_data.1 -style xilinx -f -lang vlog -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/verilog/pack_weight_data_1 
Execute       syn_report -csynth -model pack_weight_data.1 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/pack_weight_data_1_csynth.rpt 
Execute       syn_report -rtlxml -model pack_weight_data.1 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/pack_weight_data_1_csynth.xml 
Execute       syn_report -verbosereport -model pack_weight_data.1 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/pack_weight_data_1.verbose.rpt 
Execute       db_write -model pack_weight_data.1 -f -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/pack_weight_data_1.adb 
Command       db_write done; 0.33 sec.
Execute       gen_tb_info pack_weight_data.1 -p /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/pack_weight_data_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'simd_MAC_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model simd_MAC.1 -vendor xilinx -mg_file /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_MAC_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_mulbml': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'simd_MAC_1'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 1.395 GB.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl simd_MAC.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/systemc/simd_MAC_1 -synmodules ExtractPixels StreamingDataWidthCo StreamingDataWidthCo.1 stream_to_mat Resize_opr_linear mat_to_stream resize resize_batch stream_in_row_l0 stream_out_data_l0 conv3padding_l0710 loadInReg9<8u> simd_mac9_DSP2 convDSPOpt_l0 bn_qurelu_fixed streamBnRelu_l0 conv3x3_l0_bn_act_DS {max2_PE<4u, 16u>} max_pool2x2.3 stream_in_row.4 stream_out_data conv3padding711 pack_weight_data.2 simd_MAC.2 convDSPOpt.5 conv3x3_bn_act_DSPop max_pool2x2 stream_in_row stream_out_data.1 conv3padding712 pack_weight_data simd_MAC bn_qurelu_fixed.1 convDSPOpt.4 conv3x3_bn_act_DSPop.1 max_pool2x2.1 stream_in_row.1 stream_out_data.2 conv3padding713 pack_weight_data.1 simd_MAC.1 convDSPOpt conv3x3_bn_act_DSPop.2 max_pool2x2.2 stream_in_row.2 stream_out_data.3 conv3padding714 convDSPOpt525 conv3x3_bn_act_DSPop.4 stream_in_row.3 stream_out_data.4 conv3padding526715 convDSPOpt.3 conv3x3_bn_act_DSPop.6 conv3padding527716 convDSPOpt.2 conv3x3_bn_act_DSPop.5 conv3padding717 convDSPOpt.1 conv3x3_bn_act_DSPop.3 streamInOneRowTwoPix streamOutOneRowTwoPi conv1x1convert718 simd_mac_DSP2 conv1x1DSP2 conv1x1_DSPopt AddLast<3600u> do_compute2 ultra_net 
Execute       gen_rtl simd_MAC.1 -style xilinx -f -lang vhdl -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/vhdl/simd_MAC_1 
Execute       gen_rtl simd_MAC.1 -style xilinx -f -lang vlog -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/verilog/simd_MAC_1 
Execute       syn_report -csynth -model simd_MAC.1 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/simd_MAC_1_csynth.rpt 
Execute       syn_report -rtlxml -model simd_MAC.1 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/simd_MAC_1_csynth.xml 
Execute       syn_report -verbosereport -model simd_MAC.1 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_MAC_1.verbose.rpt 
Command       syn_report done; 0.13 sec.
Execute       db_write -model simd_MAC.1 -f -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_MAC_1.adb 
Command       db_write done; 0.4 sec.
Execute       gen_tb_info simd_MAC.1 -p /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_MAC_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convDSPOpt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model convDSPOpt -vendor xilinx -mg_file /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_conv_3_inc_new_V_0' to 'convDSPOpt_conv_3cAy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_conv_3_bias_new_V_0' to 'convDSPOpt_conv_3cBy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_conv_3_inc_new_V_1' to 'convDSPOpt_conv_3cCy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_conv_3_bias_new_V_1' to 'convDSPOpt_conv_3cDy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_conv_3_inc_new_V_2' to 'convDSPOpt_conv_3cEy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_conv_3_bias_new_V_2' to 'convDSPOpt_conv_3cFz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_conv_3_inc_new_V_3' to 'convDSPOpt_conv_3cGz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_conv_3_bias_new_V_3' to 'convDSPOpt_conv_3cHz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_conv_3_w_new_V_0_2' to 'convDSPOpt_conv_3cIz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_conv_3_w_new_V_0_1' to 'convDSPOpt_conv_3cJz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_conv_3_w_new_V_0_0' to 'convDSPOpt_conv_3cKz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_conv_3_w_new_V_1_2' to 'convDSPOpt_conv_3cLz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_conv_3_w_new_V_1_1' to 'convDSPOpt_conv_3cMA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_conv_3_w_new_V_1_0' to 'convDSPOpt_conv_3cNA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_conv_3_w_new_V_2_2' to 'convDSPOpt_conv_3cOA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_conv_3_w_new_V_2_1' to 'convDSPOpt_conv_3cPA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_conv_3_w_new_V_2_0' to 'convDSPOpt_conv_3cQA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_conv_3_w_new_V_3_2' to 'convDSPOpt_conv_3cRA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_conv_3_w_new_V_3_1' to 'convDSPOpt_conv_3cSB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_conv_3_w_new_V_3_0' to 'convDSPOpt_conv_3cTB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ultra_net_mul_mul_10ns_18s_28_1_1' to 'ultra_net_mul_mulcUB' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_mulcUB': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convDSPOpt'.
Command       create_rtl_model done; 1.63 sec.
INFO: [HLS 200-111]  Elapsed time: 2.25 seconds; current allocated memory: 1.402 GB.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl convDSPOpt -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/systemc/convDSPOpt -synmodules ExtractPixels StreamingDataWidthCo StreamingDataWidthCo.1 stream_to_mat Resize_opr_linear mat_to_stream resize resize_batch stream_in_row_l0 stream_out_data_l0 conv3padding_l0710 loadInReg9<8u> simd_mac9_DSP2 convDSPOpt_l0 bn_qurelu_fixed streamBnRelu_l0 conv3x3_l0_bn_act_DS {max2_PE<4u, 16u>} max_pool2x2.3 stream_in_row.4 stream_out_data conv3padding711 pack_weight_data.2 simd_MAC.2 convDSPOpt.5 conv3x3_bn_act_DSPop max_pool2x2 stream_in_row stream_out_data.1 conv3padding712 pack_weight_data simd_MAC bn_qurelu_fixed.1 convDSPOpt.4 conv3x3_bn_act_DSPop.1 max_pool2x2.1 stream_in_row.1 stream_out_data.2 conv3padding713 pack_weight_data.1 simd_MAC.1 convDSPOpt conv3x3_bn_act_DSPop.2 max_pool2x2.2 stream_in_row.2 stream_out_data.3 conv3padding714 convDSPOpt525 conv3x3_bn_act_DSPop.4 stream_in_row.3 stream_out_data.4 conv3padding526715 convDSPOpt.3 conv3x3_bn_act_DSPop.6 conv3padding527716 convDSPOpt.2 conv3x3_bn_act_DSPop.5 conv3padding717 convDSPOpt.1 conv3x3_bn_act_DSPop.3 streamInOneRowTwoPix streamOutOneRowTwoPi conv1x1convert718 simd_mac_DSP2 conv1x1DSP2 conv1x1_DSPopt AddLast<3600u> do_compute2 ultra_net 
Execute       gen_rtl convDSPOpt -style xilinx -f -lang vhdl -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/vhdl/convDSPOpt 
Execute       gen_rtl convDSPOpt -style xilinx -f -lang vlog -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/verilog/convDSPOpt 
Execute       syn_report -csynth -model convDSPOpt -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/convDSPOpt_csynth.rpt 
Command       syn_report done; 0.13 sec.
Execute       syn_report -rtlxml -model convDSPOpt -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/convDSPOpt_csynth.xml 
Execute       syn_report -verbosereport -model convDSPOpt -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt.verbose.rpt 
Command       syn_report done; 0.68 sec.
Execute       db_write -model convDSPOpt -f -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt.adb 
Command       db_write done; 0.64 sec.
Execute       gen_tb_info convDSPOpt -p /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3x3_bn_act_DSPop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model conv3x3_bn_act_DSPop.2 -vendor xilinx -mg_file /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_2.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d2_A' is changed to 'fifo_w64_d2_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x1' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_convDSPOpt_U0' to 'start_for_convDSPcVB' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3x3_bn_act_DSPop_2'.
INFO: [HLS 200-111]  Elapsed time: 1.65 seconds; current allocated memory: 1.410 GB.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv3x3_bn_act_DSPop.2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/systemc/conv3x3_bn_act_DSPop_2 -synmodules ExtractPixels StreamingDataWidthCo StreamingDataWidthCo.1 stream_to_mat Resize_opr_linear mat_to_stream resize resize_batch stream_in_row_l0 stream_out_data_l0 conv3padding_l0710 loadInReg9<8u> simd_mac9_DSP2 convDSPOpt_l0 bn_qurelu_fixed streamBnRelu_l0 conv3x3_l0_bn_act_DS {max2_PE<4u, 16u>} max_pool2x2.3 stream_in_row.4 stream_out_data conv3padding711 pack_weight_data.2 simd_MAC.2 convDSPOpt.5 conv3x3_bn_act_DSPop max_pool2x2 stream_in_row stream_out_data.1 conv3padding712 pack_weight_data simd_MAC bn_qurelu_fixed.1 convDSPOpt.4 conv3x3_bn_act_DSPop.1 max_pool2x2.1 stream_in_row.1 stream_out_data.2 conv3padding713 pack_weight_data.1 simd_MAC.1 convDSPOpt conv3x3_bn_act_DSPop.2 max_pool2x2.2 stream_in_row.2 stream_out_data.3 conv3padding714 convDSPOpt525 conv3x3_bn_act_DSPop.4 stream_in_row.3 stream_out_data.4 conv3padding526715 convDSPOpt.3 conv3x3_bn_act_DSPop.6 conv3padding527716 convDSPOpt.2 conv3x3_bn_act_DSPop.5 conv3padding717 convDSPOpt.1 conv3x3_bn_act_DSPop.3 streamInOneRowTwoPix streamOutOneRowTwoPi conv1x1convert718 simd_mac_DSP2 conv1x1DSP2 conv1x1_DSPopt AddLast<3600u> do_compute2 ultra_net 
Execute       gen_rtl conv3x3_bn_act_DSPop.2 -style xilinx -f -lang vhdl -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/vhdl/conv3x3_bn_act_DSPop_2 
Execute       gen_rtl conv3x3_bn_act_DSPop.2 -style xilinx -f -lang vlog -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/verilog/conv3x3_bn_act_DSPop_2 
Execute       syn_report -csynth -model conv3x3_bn_act_DSPop.2 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/conv3x3_bn_act_DSPop_2_csynth.rpt 
Execute       syn_report -rtlxml -model conv3x3_bn_act_DSPop.2 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/conv3x3_bn_act_DSPop_2_csynth.xml 
Execute       syn_report -verbosereport -model conv3x3_bn_act_DSPop.2 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_2.verbose.rpt 
Command       syn_report done; 0.38 sec.
Execute       db_write -model conv3x3_bn_act_DSPop.2 -f -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_2.adb 
Command       db_write done; 0.33 sec.
Execute       gen_tb_info conv3x3_bn_act_DSPop.2 -p /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool2x2_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model max_pool2x2.2 -vendor xilinx -mg_file /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max_pool2x2_2.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'max_pool2x2_2_row_store_V' to 'max_pool2x2_2_rowcWB' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool2x2_2'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 1.412 GB.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl max_pool2x2.2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/systemc/max_pool2x2_2 -synmodules ExtractPixels StreamingDataWidthCo StreamingDataWidthCo.1 stream_to_mat Resize_opr_linear mat_to_stream resize resize_batch stream_in_row_l0 stream_out_data_l0 conv3padding_l0710 loadInReg9<8u> simd_mac9_DSP2 convDSPOpt_l0 bn_qurelu_fixed streamBnRelu_l0 conv3x3_l0_bn_act_DS {max2_PE<4u, 16u>} max_pool2x2.3 stream_in_row.4 stream_out_data conv3padding711 pack_weight_data.2 simd_MAC.2 convDSPOpt.5 conv3x3_bn_act_DSPop max_pool2x2 stream_in_row stream_out_data.1 conv3padding712 pack_weight_data simd_MAC bn_qurelu_fixed.1 convDSPOpt.4 conv3x3_bn_act_DSPop.1 max_pool2x2.1 stream_in_row.1 stream_out_data.2 conv3padding713 pack_weight_data.1 simd_MAC.1 convDSPOpt conv3x3_bn_act_DSPop.2 max_pool2x2.2 stream_in_row.2 stream_out_data.3 conv3padding714 convDSPOpt525 conv3x3_bn_act_DSPop.4 stream_in_row.3 stream_out_data.4 conv3padding526715 convDSPOpt.3 conv3x3_bn_act_DSPop.6 conv3padding527716 convDSPOpt.2 conv3x3_bn_act_DSPop.5 conv3padding717 convDSPOpt.1 conv3x3_bn_act_DSPop.3 streamInOneRowTwoPix streamOutOneRowTwoPi conv1x1convert718 simd_mac_DSP2 conv1x1DSP2 conv1x1_DSPopt AddLast<3600u> do_compute2 ultra_net 
Execute       gen_rtl max_pool2x2.2 -style xilinx -f -lang vhdl -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/vhdl/max_pool2x2_2 
Execute       gen_rtl max_pool2x2.2 -style xilinx -f -lang vlog -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/verilog/max_pool2x2_2 
Execute       syn_report -csynth -model max_pool2x2.2 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/max_pool2x2_2_csynth.rpt 
Execute       syn_report -rtlxml -model max_pool2x2.2 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/max_pool2x2_2_csynth.xml 
Execute       syn_report -verbosereport -model max_pool2x2.2 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max_pool2x2_2.verbose.rpt 
Command       syn_report done; 0.11 sec.
Execute       db_write -model max_pool2x2.2 -f -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max_pool2x2_2.adb 
Command       db_write done; 0.4 sec.
Execute       gen_tb_info max_pool2x2.2 -p /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max_pool2x2_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_in_row_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model stream_in_row.2 -vendor xilinx -mg_file /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_in_row_2'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 1.414 GB.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl stream_in_row.2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/systemc/stream_in_row_2 -synmodules ExtractPixels StreamingDataWidthCo StreamingDataWidthCo.1 stream_to_mat Resize_opr_linear mat_to_stream resize resize_batch stream_in_row_l0 stream_out_data_l0 conv3padding_l0710 loadInReg9<8u> simd_mac9_DSP2 convDSPOpt_l0 bn_qurelu_fixed streamBnRelu_l0 conv3x3_l0_bn_act_DS {max2_PE<4u, 16u>} max_pool2x2.3 stream_in_row.4 stream_out_data conv3padding711 pack_weight_data.2 simd_MAC.2 convDSPOpt.5 conv3x3_bn_act_DSPop max_pool2x2 stream_in_row stream_out_data.1 conv3padding712 pack_weight_data simd_MAC bn_qurelu_fixed.1 convDSPOpt.4 conv3x3_bn_act_DSPop.1 max_pool2x2.1 stream_in_row.1 stream_out_data.2 conv3padding713 pack_weight_data.1 simd_MAC.1 convDSPOpt conv3x3_bn_act_DSPop.2 max_pool2x2.2 stream_in_row.2 stream_out_data.3 conv3padding714 convDSPOpt525 conv3x3_bn_act_DSPop.4 stream_in_row.3 stream_out_data.4 conv3padding526715 convDSPOpt.3 conv3x3_bn_act_DSPop.6 conv3padding527716 convDSPOpt.2 conv3x3_bn_act_DSPop.5 conv3padding717 convDSPOpt.1 conv3x3_bn_act_DSPop.3 streamInOneRowTwoPix streamOutOneRowTwoPi conv1x1convert718 simd_mac_DSP2 conv1x1DSP2 conv1x1_DSPopt AddLast<3600u> do_compute2 ultra_net 
Execute       gen_rtl stream_in_row.2 -style xilinx -f -lang vhdl -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/vhdl/stream_in_row_2 
Execute       gen_rtl stream_in_row.2 -style xilinx -f -lang vlog -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/verilog/stream_in_row_2 
Execute       syn_report -csynth -model stream_in_row.2 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/stream_in_row_2_csynth.rpt 
Execute       syn_report -rtlxml -model stream_in_row.2 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/stream_in_row_2_csynth.xml 
Execute       syn_report -verbosereport -model stream_in_row.2 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_2.verbose.rpt 
Execute       db_write -model stream_in_row.2 -f -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_2.adb 
Command       db_write done; 0.35 sec.
Execute       gen_tb_info stream_in_row.2 -p /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_out_data_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model stream_out_data.3 -vendor xilinx -mg_file /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_3.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mac_mulcyx': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_out_data_3'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 1.415 GB.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl stream_out_data.3 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/systemc/stream_out_data_3 -synmodules ExtractPixels StreamingDataWidthCo StreamingDataWidthCo.1 stream_to_mat Resize_opr_linear mat_to_stream resize resize_batch stream_in_row_l0 stream_out_data_l0 conv3padding_l0710 loadInReg9<8u> simd_mac9_DSP2 convDSPOpt_l0 bn_qurelu_fixed streamBnRelu_l0 conv3x3_l0_bn_act_DS {max2_PE<4u, 16u>} max_pool2x2.3 stream_in_row.4 stream_out_data conv3padding711 pack_weight_data.2 simd_MAC.2 convDSPOpt.5 conv3x3_bn_act_DSPop max_pool2x2 stream_in_row stream_out_data.1 conv3padding712 pack_weight_data simd_MAC bn_qurelu_fixed.1 convDSPOpt.4 conv3x3_bn_act_DSPop.1 max_pool2x2.1 stream_in_row.1 stream_out_data.2 conv3padding713 pack_weight_data.1 simd_MAC.1 convDSPOpt conv3x3_bn_act_DSPop.2 max_pool2x2.2 stream_in_row.2 stream_out_data.3 conv3padding714 convDSPOpt525 conv3x3_bn_act_DSPop.4 stream_in_row.3 stream_out_data.4 conv3padding526715 convDSPOpt.3 conv3x3_bn_act_DSPop.6 conv3padding527716 convDSPOpt.2 conv3x3_bn_act_DSPop.5 conv3padding717 convDSPOpt.1 conv3x3_bn_act_DSPop.3 streamInOneRowTwoPix streamOutOneRowTwoPi conv1x1convert718 simd_mac_DSP2 conv1x1DSP2 conv1x1_DSPopt AddLast<3600u> do_compute2 ultra_net 
Execute       gen_rtl stream_out_data.3 -style xilinx -f -lang vhdl -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/vhdl/stream_out_data_3 
Execute       gen_rtl stream_out_data.3 -style xilinx -f -lang vlog -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/verilog/stream_out_data_3 
Execute       syn_report -csynth -model stream_out_data.3 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/stream_out_data_3_csynth.rpt 
Execute       syn_report -rtlxml -model stream_out_data.3 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/stream_out_data_3_csynth.xml 
Execute       syn_report -verbosereport -model stream_out_data.3 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_3.verbose.rpt 
Execute       db_write -model stream_out_data.3 -f -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_3.adb 
Command       db_write done; 0.36 sec.
Execute       gen_tb_info stream_out_data.3 -p /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3padding714' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model conv3padding714 -vendor xilinx -mg_file /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding714.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'conv3padding714_row_buffer_0_V' to 'conv3padding714_rcXB' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3padding714'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 1.417 GB.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv3padding714 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/systemc/conv3padding714 -synmodules ExtractPixels StreamingDataWidthCo StreamingDataWidthCo.1 stream_to_mat Resize_opr_linear mat_to_stream resize resize_batch stream_in_row_l0 stream_out_data_l0 conv3padding_l0710 loadInReg9<8u> simd_mac9_DSP2 convDSPOpt_l0 bn_qurelu_fixed streamBnRelu_l0 conv3x3_l0_bn_act_DS {max2_PE<4u, 16u>} max_pool2x2.3 stream_in_row.4 stream_out_data conv3padding711 pack_weight_data.2 simd_MAC.2 convDSPOpt.5 conv3x3_bn_act_DSPop max_pool2x2 stream_in_row stream_out_data.1 conv3padding712 pack_weight_data simd_MAC bn_qurelu_fixed.1 convDSPOpt.4 conv3x3_bn_act_DSPop.1 max_pool2x2.1 stream_in_row.1 stream_out_data.2 conv3padding713 pack_weight_data.1 simd_MAC.1 convDSPOpt conv3x3_bn_act_DSPop.2 max_pool2x2.2 stream_in_row.2 stream_out_data.3 conv3padding714 convDSPOpt525 conv3x3_bn_act_DSPop.4 stream_in_row.3 stream_out_data.4 conv3padding526715 convDSPOpt.3 conv3x3_bn_act_DSPop.6 conv3padding527716 convDSPOpt.2 conv3x3_bn_act_DSPop.5 conv3padding717 convDSPOpt.1 conv3x3_bn_act_DSPop.3 streamInOneRowTwoPix streamOutOneRowTwoPi conv1x1convert718 simd_mac_DSP2 conv1x1DSP2 conv1x1_DSPopt AddLast<3600u> do_compute2 ultra_net 
Execute       gen_rtl conv3padding714 -style xilinx -f -lang vhdl -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/vhdl/conv3padding714 
Execute       gen_rtl conv3padding714 -style xilinx -f -lang vlog -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/verilog/conv3padding714 
Execute       syn_report -csynth -model conv3padding714 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/conv3padding714_csynth.rpt 
Execute       syn_report -rtlxml -model conv3padding714 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/conv3padding714_csynth.xml 
Execute       syn_report -verbosereport -model conv3padding714 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding714.verbose.rpt 
Execute       db_write -model conv3padding714 -f -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding714.adb 
Command       db_write done; 0.36 sec.
Execute       gen_tb_info conv3padding714 -p /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding714 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convDSPOpt525' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model convDSPOpt525 -vendor xilinx -mg_file /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt525.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'convDSPOpt525_conv_4_inc_new_V_0' to 'convDSPOpt525_concYC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt525_conv_4_bias_new_V_0' to 'convDSPOpt525_concZC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt525_conv_4_inc_new_V_1' to 'convDSPOpt525_conc0C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt525_conv_4_bias_new_V_1' to 'convDSPOpt525_conc1C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt525_conv_4_w_new_V_0_2' to 'convDSPOpt525_conc2C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt525_conv_4_w_new_V_0_1' to 'convDSPOpt525_conc3C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt525_conv_4_w_new_V_0_0' to 'convDSPOpt525_conc4D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt525_conv_4_w_new_V_1_2' to 'convDSPOpt525_conc5D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt525_conv_4_w_new_V_1_1' to 'convDSPOpt525_conc6D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt525_conv_4_w_new_V_1_0' to 'convDSPOpt525_conc7D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ultra_net_mul_mul_11ns_18s_29_1_1' to 'ultra_net_mul_mulc8D' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_mulbml': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_mulc8D': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convDSPOpt525'.
Command       create_rtl_model done; 0.96 sec.
INFO: [HLS 200-111]  Elapsed time: 1.44 seconds; current allocated memory: 1.421 GB.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl convDSPOpt525 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/systemc/convDSPOpt525 -synmodules ExtractPixels StreamingDataWidthCo StreamingDataWidthCo.1 stream_to_mat Resize_opr_linear mat_to_stream resize resize_batch stream_in_row_l0 stream_out_data_l0 conv3padding_l0710 loadInReg9<8u> simd_mac9_DSP2 convDSPOpt_l0 bn_qurelu_fixed streamBnRelu_l0 conv3x3_l0_bn_act_DS {max2_PE<4u, 16u>} max_pool2x2.3 stream_in_row.4 stream_out_data conv3padding711 pack_weight_data.2 simd_MAC.2 convDSPOpt.5 conv3x3_bn_act_DSPop max_pool2x2 stream_in_row stream_out_data.1 conv3padding712 pack_weight_data simd_MAC bn_qurelu_fixed.1 convDSPOpt.4 conv3x3_bn_act_DSPop.1 max_pool2x2.1 stream_in_row.1 stream_out_data.2 conv3padding713 pack_weight_data.1 simd_MAC.1 convDSPOpt conv3x3_bn_act_DSPop.2 max_pool2x2.2 stream_in_row.2 stream_out_data.3 conv3padding714 convDSPOpt525 conv3x3_bn_act_DSPop.4 stream_in_row.3 stream_out_data.4 conv3padding526715 convDSPOpt.3 conv3x3_bn_act_DSPop.6 conv3padding527716 convDSPOpt.2 conv3x3_bn_act_DSPop.5 conv3padding717 convDSPOpt.1 conv3x3_bn_act_DSPop.3 streamInOneRowTwoPix streamOutOneRowTwoPi conv1x1convert718 simd_mac_DSP2 conv1x1DSP2 conv1x1_DSPopt AddLast<3600u> do_compute2 ultra_net 
Execute       gen_rtl convDSPOpt525 -style xilinx -f -lang vhdl -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/vhdl/convDSPOpt525 
Execute       gen_rtl convDSPOpt525 -style xilinx -f -lang vlog -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/verilog/convDSPOpt525 
Execute       syn_report -csynth -model convDSPOpt525 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/convDSPOpt525_csynth.rpt 
Command       syn_report done; 0.11 sec.
Execute       syn_report -rtlxml -model convDSPOpt525 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/convDSPOpt525_csynth.xml 
Execute       syn_report -verbosereport -model convDSPOpt525 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt525.verbose.rpt 
Command       syn_report done; 0.41 sec.
Execute       db_write -model convDSPOpt525 -f -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt525.adb 
Command       db_write done; 0.66 sec.
Execute       gen_tb_info convDSPOpt525 -p /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt525 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3x3_bn_act_DSPop_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model conv3x3_bn_act_DSPop.4 -vendor xilinx -mg_file /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_4.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x2' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_convDSPOpt525_U0' to 'start_for_convDSPc9D' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3x3_bn_act_DSPop_4'.
INFO: [HLS 200-111]  Elapsed time: 1.36 seconds; current allocated memory: 1.428 GB.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv3x3_bn_act_DSPop.4 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/systemc/conv3x3_bn_act_DSPop_4 -synmodules ExtractPixels StreamingDataWidthCo StreamingDataWidthCo.1 stream_to_mat Resize_opr_linear mat_to_stream resize resize_batch stream_in_row_l0 stream_out_data_l0 conv3padding_l0710 loadInReg9<8u> simd_mac9_DSP2 convDSPOpt_l0 bn_qurelu_fixed streamBnRelu_l0 conv3x3_l0_bn_act_DS {max2_PE<4u, 16u>} max_pool2x2.3 stream_in_row.4 stream_out_data conv3padding711 pack_weight_data.2 simd_MAC.2 convDSPOpt.5 conv3x3_bn_act_DSPop max_pool2x2 stream_in_row stream_out_data.1 conv3padding712 pack_weight_data simd_MAC bn_qurelu_fixed.1 convDSPOpt.4 conv3x3_bn_act_DSPop.1 max_pool2x2.1 stream_in_row.1 stream_out_data.2 conv3padding713 pack_weight_data.1 simd_MAC.1 convDSPOpt conv3x3_bn_act_DSPop.2 max_pool2x2.2 stream_in_row.2 stream_out_data.3 conv3padding714 convDSPOpt525 conv3x3_bn_act_DSPop.4 stream_in_row.3 stream_out_data.4 conv3padding526715 convDSPOpt.3 conv3x3_bn_act_DSPop.6 conv3padding527716 convDSPOpt.2 conv3x3_bn_act_DSPop.5 conv3padding717 convDSPOpt.1 conv3x3_bn_act_DSPop.3 streamInOneRowTwoPix streamOutOneRowTwoPi conv1x1convert718 simd_mac_DSP2 conv1x1DSP2 conv1x1_DSPopt AddLast<3600u> do_compute2 ultra_net 
Execute       gen_rtl conv3x3_bn_act_DSPop.4 -style xilinx -f -lang vhdl -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/vhdl/conv3x3_bn_act_DSPop_4 
Execute       gen_rtl conv3x3_bn_act_DSPop.4 -style xilinx -f -lang vlog -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/verilog/conv3x3_bn_act_DSPop_4 
Execute       syn_report -csynth -model conv3x3_bn_act_DSPop.4 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/conv3x3_bn_act_DSPop_4_csynth.rpt 
Execute       syn_report -rtlxml -model conv3x3_bn_act_DSPop.4 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/conv3x3_bn_act_DSPop_4_csynth.xml 
Execute       syn_report -verbosereport -model conv3x3_bn_act_DSPop.4 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_4.verbose.rpt 
Command       syn_report done; 0.16 sec.
Execute       db_write -model conv3x3_bn_act_DSPop.4 -f -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_4.adb 
Command       db_write done; 0.39 sec.
Execute       gen_tb_info conv3x3_bn_act_DSPop.4 -p /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_in_row_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model stream_in_row.3 -vendor xilinx -mg_file /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_in_row_3'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 1.429 GB.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl stream_in_row.3 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/systemc/stream_in_row_3 -synmodules ExtractPixels StreamingDataWidthCo StreamingDataWidthCo.1 stream_to_mat Resize_opr_linear mat_to_stream resize resize_batch stream_in_row_l0 stream_out_data_l0 conv3padding_l0710 loadInReg9<8u> simd_mac9_DSP2 convDSPOpt_l0 bn_qurelu_fixed streamBnRelu_l0 conv3x3_l0_bn_act_DS {max2_PE<4u, 16u>} max_pool2x2.3 stream_in_row.4 stream_out_data conv3padding711 pack_weight_data.2 simd_MAC.2 convDSPOpt.5 conv3x3_bn_act_DSPop max_pool2x2 stream_in_row stream_out_data.1 conv3padding712 pack_weight_data simd_MAC bn_qurelu_fixed.1 convDSPOpt.4 conv3x3_bn_act_DSPop.1 max_pool2x2.1 stream_in_row.1 stream_out_data.2 conv3padding713 pack_weight_data.1 simd_MAC.1 convDSPOpt conv3x3_bn_act_DSPop.2 max_pool2x2.2 stream_in_row.2 stream_out_data.3 conv3padding714 convDSPOpt525 conv3x3_bn_act_DSPop.4 stream_in_row.3 stream_out_data.4 conv3padding526715 convDSPOpt.3 conv3x3_bn_act_DSPop.6 conv3padding527716 convDSPOpt.2 conv3x3_bn_act_DSPop.5 conv3padding717 convDSPOpt.1 conv3x3_bn_act_DSPop.3 streamInOneRowTwoPix streamOutOneRowTwoPi conv1x1convert718 simd_mac_DSP2 conv1x1DSP2 conv1x1_DSPopt AddLast<3600u> do_compute2 ultra_net 
Execute       gen_rtl stream_in_row.3 -style xilinx -f -lang vhdl -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/vhdl/stream_in_row_3 
Execute       gen_rtl stream_in_row.3 -style xilinx -f -lang vlog -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/verilog/stream_in_row_3 
Execute       syn_report -csynth -model stream_in_row.3 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/stream_in_row_3_csynth.rpt 
Execute       syn_report -rtlxml -model stream_in_row.3 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/stream_in_row_3_csynth.xml 
Execute       syn_report -verbosereport -model stream_in_row.3 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_3.verbose.rpt 
Execute       db_write -model stream_in_row.3 -f -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_3.adb 
Command       db_write done; 0.4 sec.
Execute       gen_tb_info stream_in_row.3 -p /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_out_data_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model stream_out_data.4 -vendor xilinx -mg_file /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_4.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mac_mulcyx': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_out_data_4'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 1.430 GB.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl stream_out_data.4 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/systemc/stream_out_data_4 -synmodules ExtractPixels StreamingDataWidthCo StreamingDataWidthCo.1 stream_to_mat Resize_opr_linear mat_to_stream resize resize_batch stream_in_row_l0 stream_out_data_l0 conv3padding_l0710 loadInReg9<8u> simd_mac9_DSP2 convDSPOpt_l0 bn_qurelu_fixed streamBnRelu_l0 conv3x3_l0_bn_act_DS {max2_PE<4u, 16u>} max_pool2x2.3 stream_in_row.4 stream_out_data conv3padding711 pack_weight_data.2 simd_MAC.2 convDSPOpt.5 conv3x3_bn_act_DSPop max_pool2x2 stream_in_row stream_out_data.1 conv3padding712 pack_weight_data simd_MAC bn_qurelu_fixed.1 convDSPOpt.4 conv3x3_bn_act_DSPop.1 max_pool2x2.1 stream_in_row.1 stream_out_data.2 conv3padding713 pack_weight_data.1 simd_MAC.1 convDSPOpt conv3x3_bn_act_DSPop.2 max_pool2x2.2 stream_in_row.2 stream_out_data.3 conv3padding714 convDSPOpt525 conv3x3_bn_act_DSPop.4 stream_in_row.3 stream_out_data.4 conv3padding526715 convDSPOpt.3 conv3x3_bn_act_DSPop.6 conv3padding527716 convDSPOpt.2 conv3x3_bn_act_DSPop.5 conv3padding717 convDSPOpt.1 conv3x3_bn_act_DSPop.3 streamInOneRowTwoPix streamOutOneRowTwoPi conv1x1convert718 simd_mac_DSP2 conv1x1DSP2 conv1x1_DSPopt AddLast<3600u> do_compute2 ultra_net 
Execute       gen_rtl stream_out_data.4 -style xilinx -f -lang vhdl -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/vhdl/stream_out_data_4 
Execute       gen_rtl stream_out_data.4 -style xilinx -f -lang vlog -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/verilog/stream_out_data_4 
Execute       syn_report -csynth -model stream_out_data.4 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/stream_out_data_4_csynth.rpt 
Execute       syn_report -rtlxml -model stream_out_data.4 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/stream_out_data_4_csynth.xml 
Execute       syn_report -verbosereport -model stream_out_data.4 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_4.verbose.rpt 
Execute       db_write -model stream_out_data.4 -f -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_4.adb 
Command       db_write done; 0.42 sec.
Execute       gen_tb_info stream_out_data.4 -p /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3padding526715' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model conv3padding526715 -vendor xilinx -mg_file /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding526715.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'conv3padding526715_row_buffer_0_V' to 'conv3padding52671daE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv3padding526715_row_buffer_1_V' to 'conv3padding52671dbE' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3padding526715'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 1.432 GB.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv3padding526715 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/systemc/conv3padding526715 -synmodules ExtractPixels StreamingDataWidthCo StreamingDataWidthCo.1 stream_to_mat Resize_opr_linear mat_to_stream resize resize_batch stream_in_row_l0 stream_out_data_l0 conv3padding_l0710 loadInReg9<8u> simd_mac9_DSP2 convDSPOpt_l0 bn_qurelu_fixed streamBnRelu_l0 conv3x3_l0_bn_act_DS {max2_PE<4u, 16u>} max_pool2x2.3 stream_in_row.4 stream_out_data conv3padding711 pack_weight_data.2 simd_MAC.2 convDSPOpt.5 conv3x3_bn_act_DSPop max_pool2x2 stream_in_row stream_out_data.1 conv3padding712 pack_weight_data simd_MAC bn_qurelu_fixed.1 convDSPOpt.4 conv3x3_bn_act_DSPop.1 max_pool2x2.1 stream_in_row.1 stream_out_data.2 conv3padding713 pack_weight_data.1 simd_MAC.1 convDSPOpt conv3x3_bn_act_DSPop.2 max_pool2x2.2 stream_in_row.2 stream_out_data.3 conv3padding714 convDSPOpt525 conv3x3_bn_act_DSPop.4 stream_in_row.3 stream_out_data.4 conv3padding526715 convDSPOpt.3 conv3x3_bn_act_DSPop.6 conv3padding527716 convDSPOpt.2 conv3x3_bn_act_DSPop.5 conv3padding717 convDSPOpt.1 conv3x3_bn_act_DSPop.3 streamInOneRowTwoPix streamOutOneRowTwoPi conv1x1convert718 simd_mac_DSP2 conv1x1DSP2 conv1x1_DSPopt AddLast<3600u> do_compute2 ultra_net 
Execute       gen_rtl conv3padding526715 -style xilinx -f -lang vhdl -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/vhdl/conv3padding526715 
Execute       gen_rtl conv3padding526715 -style xilinx -f -lang vlog -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/verilog/conv3padding526715 
Execute       syn_report -csynth -model conv3padding526715 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/conv3padding526715_csynth.rpt 
Execute       syn_report -rtlxml -model conv3padding526715 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/conv3padding526715_csynth.xml 
Execute       syn_report -verbosereport -model conv3padding526715 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding526715.verbose.rpt 
Execute       db_write -model conv3padding526715 -f -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding526715.adb 
Command       db_write done; 0.4 sec.
Execute       gen_tb_info conv3padding526715 -p /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding526715 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convDSPOpt_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model convDSPOpt.3 -vendor xilinx -mg_file /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_3.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_3_conv_5_inc_new_V_0' to 'convDSPOpt_3_convdcE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_3_conv_5_bias_new_V_0' to 'convDSPOpt_3_convddE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_3_conv_5_inc_new_V_1' to 'convDSPOpt_3_convdeE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_3_conv_5_bias_new_V_1' to 'convDSPOpt_3_convdfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_3_conv_5_w_new_V_0_2' to 'convDSPOpt_3_convdgE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_3_conv_5_w_new_V_0_1' to 'convDSPOpt_3_convdhF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_3_conv_5_w_new_V_0_0' to 'convDSPOpt_3_convdiF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_3_conv_5_w_new_V_1_2' to 'convDSPOpt_3_convdjF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_3_conv_5_w_new_V_1_1' to 'convDSPOpt_3_convdkF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_3_conv_5_w_new_V_1_0' to 'convDSPOpt_3_convdlF' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_mulbml': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_mulcUB': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convDSPOpt_3'.
Command       create_rtl_model done; 0.98 sec.
INFO: [HLS 200-111]  Elapsed time: 1.5 seconds; current allocated memory: 1.436 GB.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl convDSPOpt.3 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/systemc/convDSPOpt_3 -synmodules ExtractPixels StreamingDataWidthCo StreamingDataWidthCo.1 stream_to_mat Resize_opr_linear mat_to_stream resize resize_batch stream_in_row_l0 stream_out_data_l0 conv3padding_l0710 loadInReg9<8u> simd_mac9_DSP2 convDSPOpt_l0 bn_qurelu_fixed streamBnRelu_l0 conv3x3_l0_bn_act_DS {max2_PE<4u, 16u>} max_pool2x2.3 stream_in_row.4 stream_out_data conv3padding711 pack_weight_data.2 simd_MAC.2 convDSPOpt.5 conv3x3_bn_act_DSPop max_pool2x2 stream_in_row stream_out_data.1 conv3padding712 pack_weight_data simd_MAC bn_qurelu_fixed.1 convDSPOpt.4 conv3x3_bn_act_DSPop.1 max_pool2x2.1 stream_in_row.1 stream_out_data.2 conv3padding713 pack_weight_data.1 simd_MAC.1 convDSPOpt conv3x3_bn_act_DSPop.2 max_pool2x2.2 stream_in_row.2 stream_out_data.3 conv3padding714 convDSPOpt525 conv3x3_bn_act_DSPop.4 stream_in_row.3 stream_out_data.4 conv3padding526715 convDSPOpt.3 conv3x3_bn_act_DSPop.6 conv3padding527716 convDSPOpt.2 conv3x3_bn_act_DSPop.5 conv3padding717 convDSPOpt.1 conv3x3_bn_act_DSPop.3 streamInOneRowTwoPix streamOutOneRowTwoPi conv1x1convert718 simd_mac_DSP2 conv1x1DSP2 conv1x1_DSPopt AddLast<3600u> do_compute2 ultra_net 
Execute       gen_rtl convDSPOpt.3 -style xilinx -f -lang vhdl -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/vhdl/convDSPOpt_3 
Execute       gen_rtl convDSPOpt.3 -style xilinx -f -lang vlog -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/verilog/convDSPOpt_3 
Execute       syn_report -csynth -model convDSPOpt.3 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/convDSPOpt_3_csynth.rpt 
Command       syn_report done; 0.11 sec.
Execute       syn_report -rtlxml -model convDSPOpt.3 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/convDSPOpt_3_csynth.xml 
Execute       syn_report -verbosereport -model convDSPOpt.3 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_3.verbose.rpt 
Command       syn_report done; 0.4 sec.
Execute       db_write -model convDSPOpt.3 -f -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_3.adb 
Command       db_write done; 0.66 sec.
Execute       gen_tb_info convDSPOpt.3 -p /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3x3_bn_act_DSPop_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model conv3x3_bn_act_DSPop.6 -vendor xilinx -mg_file /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_6.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x3' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_convDSPOpt_3_U0' to 'start_for_convDSPdmF' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3x3_bn_act_DSPop_6'.
INFO: [HLS 200-111]  Elapsed time: 1.32 seconds; current allocated memory: 1.443 GB.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv3x3_bn_act_DSPop.6 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/systemc/conv3x3_bn_act_DSPop_6 -synmodules ExtractPixels StreamingDataWidthCo StreamingDataWidthCo.1 stream_to_mat Resize_opr_linear mat_to_stream resize resize_batch stream_in_row_l0 stream_out_data_l0 conv3padding_l0710 loadInReg9<8u> simd_mac9_DSP2 convDSPOpt_l0 bn_qurelu_fixed streamBnRelu_l0 conv3x3_l0_bn_act_DS {max2_PE<4u, 16u>} max_pool2x2.3 stream_in_row.4 stream_out_data conv3padding711 pack_weight_data.2 simd_MAC.2 convDSPOpt.5 conv3x3_bn_act_DSPop max_pool2x2 stream_in_row stream_out_data.1 conv3padding712 pack_weight_data simd_MAC bn_qurelu_fixed.1 convDSPOpt.4 conv3x3_bn_act_DSPop.1 max_pool2x2.1 stream_in_row.1 stream_out_data.2 conv3padding713 pack_weight_data.1 simd_MAC.1 convDSPOpt conv3x3_bn_act_DSPop.2 max_pool2x2.2 stream_in_row.2 stream_out_data.3 conv3padding714 convDSPOpt525 conv3x3_bn_act_DSPop.4 stream_in_row.3 stream_out_data.4 conv3padding526715 convDSPOpt.3 conv3x3_bn_act_DSPop.6 conv3padding527716 convDSPOpt.2 conv3x3_bn_act_DSPop.5 conv3padding717 convDSPOpt.1 conv3x3_bn_act_DSPop.3 streamInOneRowTwoPix streamOutOneRowTwoPi conv1x1convert718 simd_mac_DSP2 conv1x1DSP2 conv1x1_DSPopt AddLast<3600u> do_compute2 ultra_net 
Execute       gen_rtl conv3x3_bn_act_DSPop.6 -style xilinx -f -lang vhdl -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/vhdl/conv3x3_bn_act_DSPop_6 
Execute       gen_rtl conv3x3_bn_act_DSPop.6 -style xilinx -f -lang vlog -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/verilog/conv3x3_bn_act_DSPop_6 
Execute       syn_report -csynth -model conv3x3_bn_act_DSPop.6 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/conv3x3_bn_act_DSPop_6_csynth.rpt 
Execute       syn_report -rtlxml -model conv3x3_bn_act_DSPop.6 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/conv3x3_bn_act_DSPop_6_csynth.xml 
Execute       syn_report -verbosereport -model conv3x3_bn_act_DSPop.6 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_6.verbose.rpt 
Command       syn_report done; 0.16 sec.
Execute       db_write -model conv3x3_bn_act_DSPop.6 -f -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_6.adb 
Command       db_write done; 0.42 sec.
Execute       gen_tb_info conv3x3_bn_act_DSPop.6 -p /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3padding527716' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model conv3padding527716 -vendor xilinx -mg_file /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding527716.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'conv3padding527716_row_buffer_0_V' to 'conv3padding52771dnG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv3padding527716_row_buffer_1_V' to 'conv3padding52771doG' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3padding527716'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 1.444 GB.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv3padding527716 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/systemc/conv3padding527716 -synmodules ExtractPixels StreamingDataWidthCo StreamingDataWidthCo.1 stream_to_mat Resize_opr_linear mat_to_stream resize resize_batch stream_in_row_l0 stream_out_data_l0 conv3padding_l0710 loadInReg9<8u> simd_mac9_DSP2 convDSPOpt_l0 bn_qurelu_fixed streamBnRelu_l0 conv3x3_l0_bn_act_DS {max2_PE<4u, 16u>} max_pool2x2.3 stream_in_row.4 stream_out_data conv3padding711 pack_weight_data.2 simd_MAC.2 convDSPOpt.5 conv3x3_bn_act_DSPop max_pool2x2 stream_in_row stream_out_data.1 conv3padding712 pack_weight_data simd_MAC bn_qurelu_fixed.1 convDSPOpt.4 conv3x3_bn_act_DSPop.1 max_pool2x2.1 stream_in_row.1 stream_out_data.2 conv3padding713 pack_weight_data.1 simd_MAC.1 convDSPOpt conv3x3_bn_act_DSPop.2 max_pool2x2.2 stream_in_row.2 stream_out_data.3 conv3padding714 convDSPOpt525 conv3x3_bn_act_DSPop.4 stream_in_row.3 stream_out_data.4 conv3padding526715 convDSPOpt.3 conv3x3_bn_act_DSPop.6 conv3padding527716 convDSPOpt.2 conv3x3_bn_act_DSPop.5 conv3padding717 convDSPOpt.1 conv3x3_bn_act_DSPop.3 streamInOneRowTwoPix streamOutOneRowTwoPi conv1x1convert718 simd_mac_DSP2 conv1x1DSP2 conv1x1_DSPopt AddLast<3600u> do_compute2 ultra_net 
Execute       gen_rtl conv3padding527716 -style xilinx -f -lang vhdl -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/vhdl/conv3padding527716 
Execute       gen_rtl conv3padding527716 -style xilinx -f -lang vlog -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/verilog/conv3padding527716 
Execute       syn_report -csynth -model conv3padding527716 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/conv3padding527716_csynth.rpt 
Execute       syn_report -rtlxml -model conv3padding527716 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/conv3padding527716_csynth.xml 
Execute       syn_report -verbosereport -model conv3padding527716 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding527716.verbose.rpt 
Execute       db_write -model conv3padding527716 -f -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding527716.adb 
Command       db_write done; 0.45 sec.
Execute       gen_tb_info conv3padding527716 -p /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding527716 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convDSPOpt_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model convDSPOpt.2 -vendor xilinx -mg_file /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_2.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_2_conv_6_inc_new_V_0' to 'convDSPOpt_2_convdpG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_2_conv_6_bias_new_V_0' to 'convDSPOpt_2_convdqG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_2_conv_6_inc_new_V_1' to 'convDSPOpt_2_convdrG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_2_conv_6_bias_new_V_1' to 'convDSPOpt_2_convdsG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_2_conv_6_w_new_V_0_2' to 'convDSPOpt_2_convdtH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_2_conv_6_w_new_V_0_1' to 'convDSPOpt_2_convduH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_2_conv_6_w_new_V_0_0' to 'convDSPOpt_2_convdvH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_2_conv_6_w_new_V_1_2' to 'convDSPOpt_2_convdwH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_2_conv_6_w_new_V_1_1' to 'convDSPOpt_2_convdxH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_2_conv_6_w_new_V_1_0' to 'convDSPOpt_2_convdyH' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_mulbml': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_mulc8D': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convDSPOpt_2'.
Command       create_rtl_model done; 0.97 sec.
INFO: [HLS 200-111]  Elapsed time: 1.54 seconds; current allocated memory: 1.448 GB.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl convDSPOpt.2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/systemc/convDSPOpt_2 -synmodules ExtractPixels StreamingDataWidthCo StreamingDataWidthCo.1 stream_to_mat Resize_opr_linear mat_to_stream resize resize_batch stream_in_row_l0 stream_out_data_l0 conv3padding_l0710 loadInReg9<8u> simd_mac9_DSP2 convDSPOpt_l0 bn_qurelu_fixed streamBnRelu_l0 conv3x3_l0_bn_act_DS {max2_PE<4u, 16u>} max_pool2x2.3 stream_in_row.4 stream_out_data conv3padding711 pack_weight_data.2 simd_MAC.2 convDSPOpt.5 conv3x3_bn_act_DSPop max_pool2x2 stream_in_row stream_out_data.1 conv3padding712 pack_weight_data simd_MAC bn_qurelu_fixed.1 convDSPOpt.4 conv3x3_bn_act_DSPop.1 max_pool2x2.1 stream_in_row.1 stream_out_data.2 conv3padding713 pack_weight_data.1 simd_MAC.1 convDSPOpt conv3x3_bn_act_DSPop.2 max_pool2x2.2 stream_in_row.2 stream_out_data.3 conv3padding714 convDSPOpt525 conv3x3_bn_act_DSPop.4 stream_in_row.3 stream_out_data.4 conv3padding526715 convDSPOpt.3 conv3x3_bn_act_DSPop.6 conv3padding527716 convDSPOpt.2 conv3x3_bn_act_DSPop.5 conv3padding717 convDSPOpt.1 conv3x3_bn_act_DSPop.3 streamInOneRowTwoPix streamOutOneRowTwoPi conv1x1convert718 simd_mac_DSP2 conv1x1DSP2 conv1x1_DSPopt AddLast<3600u> do_compute2 ultra_net 
Execute       gen_rtl convDSPOpt.2 -style xilinx -f -lang vhdl -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/vhdl/convDSPOpt_2 
Execute       gen_rtl convDSPOpt.2 -style xilinx -f -lang vlog -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/verilog/convDSPOpt_2 
Execute       syn_report -csynth -model convDSPOpt.2 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/convDSPOpt_2_csynth.rpt 
Execute       syn_report -rtlxml -model convDSPOpt.2 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/convDSPOpt_2_csynth.xml 
Execute       syn_report -verbosereport -model convDSPOpt.2 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_2.verbose.rpt 
Command       syn_report done; 0.46 sec.
Execute       db_write -model convDSPOpt.2 -f -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_2.adb 
Command       db_write done; 0.72 sec.
Execute       gen_tb_info convDSPOpt.2 -p /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3x3_bn_act_DSPop_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model conv3x3_bn_act_DSPop.5 -vendor xilinx -mg_file /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_5.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x4' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_convDSPOpt_2_U0' to 'start_for_convDSPdzI' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3x3_bn_act_DSPop_5'.
INFO: [HLS 200-111]  Elapsed time: 1.44 seconds; current allocated memory: 1.455 GB.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv3x3_bn_act_DSPop.5 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/systemc/conv3x3_bn_act_DSPop_5 -synmodules ExtractPixels StreamingDataWidthCo StreamingDataWidthCo.1 stream_to_mat Resize_opr_linear mat_to_stream resize resize_batch stream_in_row_l0 stream_out_data_l0 conv3padding_l0710 loadInReg9<8u> simd_mac9_DSP2 convDSPOpt_l0 bn_qurelu_fixed streamBnRelu_l0 conv3x3_l0_bn_act_DS {max2_PE<4u, 16u>} max_pool2x2.3 stream_in_row.4 stream_out_data conv3padding711 pack_weight_data.2 simd_MAC.2 convDSPOpt.5 conv3x3_bn_act_DSPop max_pool2x2 stream_in_row stream_out_data.1 conv3padding712 pack_weight_data simd_MAC bn_qurelu_fixed.1 convDSPOpt.4 conv3x3_bn_act_DSPop.1 max_pool2x2.1 stream_in_row.1 stream_out_data.2 conv3padding713 pack_weight_data.1 simd_MAC.1 convDSPOpt conv3x3_bn_act_DSPop.2 max_pool2x2.2 stream_in_row.2 stream_out_data.3 conv3padding714 convDSPOpt525 conv3x3_bn_act_DSPop.4 stream_in_row.3 stream_out_data.4 conv3padding526715 convDSPOpt.3 conv3x3_bn_act_DSPop.6 conv3padding527716 convDSPOpt.2 conv3x3_bn_act_DSPop.5 conv3padding717 convDSPOpt.1 conv3x3_bn_act_DSPop.3 streamInOneRowTwoPix streamOutOneRowTwoPi conv1x1convert718 simd_mac_DSP2 conv1x1DSP2 conv1x1_DSPopt AddLast<3600u> do_compute2 ultra_net 
Execute       gen_rtl conv3x3_bn_act_DSPop.5 -style xilinx -f -lang vhdl -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/vhdl/conv3x3_bn_act_DSPop_5 
Execute       gen_rtl conv3x3_bn_act_DSPop.5 -style xilinx -f -lang vlog -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/verilog/conv3x3_bn_act_DSPop_5 
Execute       syn_report -csynth -model conv3x3_bn_act_DSPop.5 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/conv3x3_bn_act_DSPop_5_csynth.rpt 
Execute       syn_report -rtlxml -model conv3x3_bn_act_DSPop.5 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/conv3x3_bn_act_DSPop_5_csynth.xml 
Execute       syn_report -verbosereport -model conv3x3_bn_act_DSPop.5 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_5.verbose.rpt 
Command       syn_report done; 0.17 sec.
Execute       db_write -model conv3x3_bn_act_DSPop.5 -f -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_5.adb 
Command       db_write done; 0.46 sec.
Execute       gen_tb_info conv3x3_bn_act_DSPop.5 -p /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3padding717' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model conv3padding717 -vendor xilinx -mg_file /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding717.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'conv3padding717_row_buffer_0_V' to 'conv3padding717_rdAI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv3padding717_row_buffer_1_V' to 'conv3padding717_rdBI' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3padding717'.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 1.456 GB.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv3padding717 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/systemc/conv3padding717 -synmodules ExtractPixels StreamingDataWidthCo StreamingDataWidthCo.1 stream_to_mat Resize_opr_linear mat_to_stream resize resize_batch stream_in_row_l0 stream_out_data_l0 conv3padding_l0710 loadInReg9<8u> simd_mac9_DSP2 convDSPOpt_l0 bn_qurelu_fixed streamBnRelu_l0 conv3x3_l0_bn_act_DS {max2_PE<4u, 16u>} max_pool2x2.3 stream_in_row.4 stream_out_data conv3padding711 pack_weight_data.2 simd_MAC.2 convDSPOpt.5 conv3x3_bn_act_DSPop max_pool2x2 stream_in_row stream_out_data.1 conv3padding712 pack_weight_data simd_MAC bn_qurelu_fixed.1 convDSPOpt.4 conv3x3_bn_act_DSPop.1 max_pool2x2.1 stream_in_row.1 stream_out_data.2 conv3padding713 pack_weight_data.1 simd_MAC.1 convDSPOpt conv3x3_bn_act_DSPop.2 max_pool2x2.2 stream_in_row.2 stream_out_data.3 conv3padding714 convDSPOpt525 conv3x3_bn_act_DSPop.4 stream_in_row.3 stream_out_data.4 conv3padding526715 convDSPOpt.3 conv3x3_bn_act_DSPop.6 conv3padding527716 convDSPOpt.2 conv3x3_bn_act_DSPop.5 conv3padding717 convDSPOpt.1 conv3x3_bn_act_DSPop.3 streamInOneRowTwoPix streamOutOneRowTwoPi conv1x1convert718 simd_mac_DSP2 conv1x1DSP2 conv1x1_DSPopt AddLast<3600u> do_compute2 ultra_net 
Execute       gen_rtl conv3padding717 -style xilinx -f -lang vhdl -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/vhdl/conv3padding717 
Execute       gen_rtl conv3padding717 -style xilinx -f -lang vlog -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/verilog/conv3padding717 
Execute       syn_report -csynth -model conv3padding717 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/conv3padding717_csynth.rpt 
Execute       syn_report -rtlxml -model conv3padding717 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/conv3padding717_csynth.xml 
Execute       syn_report -verbosereport -model conv3padding717 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding717.verbose.rpt 
Execute       db_write -model conv3padding717 -f -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding717.adb 
Command       db_write done; 0.5 sec.
Execute       gen_tb_info conv3padding717 -p /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding717 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convDSPOpt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model convDSPOpt.1 -vendor xilinx -mg_file /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_1_conv_7_inc_new_V_0' to 'convDSPOpt_1_convdCI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_1_conv_7_bias_new_V_0' to 'convDSPOpt_1_convdDI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_1_conv_7_inc_new_V_1' to 'convDSPOpt_1_convdEI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_1_conv_7_bias_new_V_1' to 'convDSPOpt_1_convdFJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_1_conv_7_w_new_V_0_2' to 'convDSPOpt_1_convdGJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_1_conv_7_w_new_V_0_1' to 'convDSPOpt_1_convdHJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_1_conv_7_w_new_V_0_0' to 'convDSPOpt_1_convdIJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_1_conv_7_w_new_V_1_2' to 'convDSPOpt_1_convdJJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_1_conv_7_w_new_V_1_1' to 'convDSPOpt_1_convdKJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convDSPOpt_1_conv_7_w_new_V_1_0' to 'convDSPOpt_1_convdLJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ultra_net_mul_mul_12ns_18s_30_1_1' to 'ultra_net_mul_muldMK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_mulbml': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_muldMK': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convDSPOpt_1'.
Command       create_rtl_model done; 1.06 sec.
INFO: [HLS 200-111]  Elapsed time: 1.7 seconds; current allocated memory: 1.460 GB.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl convDSPOpt.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/systemc/convDSPOpt_1 -synmodules ExtractPixels StreamingDataWidthCo StreamingDataWidthCo.1 stream_to_mat Resize_opr_linear mat_to_stream resize resize_batch stream_in_row_l0 stream_out_data_l0 conv3padding_l0710 loadInReg9<8u> simd_mac9_DSP2 convDSPOpt_l0 bn_qurelu_fixed streamBnRelu_l0 conv3x3_l0_bn_act_DS {max2_PE<4u, 16u>} max_pool2x2.3 stream_in_row.4 stream_out_data conv3padding711 pack_weight_data.2 simd_MAC.2 convDSPOpt.5 conv3x3_bn_act_DSPop max_pool2x2 stream_in_row stream_out_data.1 conv3padding712 pack_weight_data simd_MAC bn_qurelu_fixed.1 convDSPOpt.4 conv3x3_bn_act_DSPop.1 max_pool2x2.1 stream_in_row.1 stream_out_data.2 conv3padding713 pack_weight_data.1 simd_MAC.1 convDSPOpt conv3x3_bn_act_DSPop.2 max_pool2x2.2 stream_in_row.2 stream_out_data.3 conv3padding714 convDSPOpt525 conv3x3_bn_act_DSPop.4 stream_in_row.3 stream_out_data.4 conv3padding526715 convDSPOpt.3 conv3x3_bn_act_DSPop.6 conv3padding527716 convDSPOpt.2 conv3x3_bn_act_DSPop.5 conv3padding717 convDSPOpt.1 conv3x3_bn_act_DSPop.3 streamInOneRowTwoPix streamOutOneRowTwoPi conv1x1convert718 simd_mac_DSP2 conv1x1DSP2 conv1x1_DSPopt AddLast<3600u> do_compute2 ultra_net 
Execute       gen_rtl convDSPOpt.1 -style xilinx -f -lang vhdl -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/vhdl/convDSPOpt_1 
Execute       gen_rtl convDSPOpt.1 -style xilinx -f -lang vlog -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/verilog/convDSPOpt_1 
Execute       syn_report -csynth -model convDSPOpt.1 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/convDSPOpt_1_csynth.rpt 
Command       syn_report done; 0.11 sec.
Execute       syn_report -rtlxml -model convDSPOpt.1 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/convDSPOpt_1_csynth.xml 
Execute       syn_report -verbosereport -model convDSPOpt.1 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_1.verbose.rpt 
Command       syn_report done; 0.41 sec.
Execute       db_write -model convDSPOpt.1 -f -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_1.adb 
Command       db_write done; 0.76 sec.
Execute       gen_tb_info convDSPOpt.1 -p /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3x3_bn_act_DSPop_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model conv3x3_bn_act_DSPop.3 -vendor xilinx -mg_file /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_3.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x5' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_convDSPOpt_1_U0' to 'start_for_convDSPdNK' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3x3_bn_act_DSPop_3'.
INFO: [HLS 200-111]  Elapsed time: 1.43 seconds; current allocated memory: 1.467 GB.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv3x3_bn_act_DSPop.3 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/systemc/conv3x3_bn_act_DSPop_3 -synmodules ExtractPixels StreamingDataWidthCo StreamingDataWidthCo.1 stream_to_mat Resize_opr_linear mat_to_stream resize resize_batch stream_in_row_l0 stream_out_data_l0 conv3padding_l0710 loadInReg9<8u> simd_mac9_DSP2 convDSPOpt_l0 bn_qurelu_fixed streamBnRelu_l0 conv3x3_l0_bn_act_DS {max2_PE<4u, 16u>} max_pool2x2.3 stream_in_row.4 stream_out_data conv3padding711 pack_weight_data.2 simd_MAC.2 convDSPOpt.5 conv3x3_bn_act_DSPop max_pool2x2 stream_in_row stream_out_data.1 conv3padding712 pack_weight_data simd_MAC bn_qurelu_fixed.1 convDSPOpt.4 conv3x3_bn_act_DSPop.1 max_pool2x2.1 stream_in_row.1 stream_out_data.2 conv3padding713 pack_weight_data.1 simd_MAC.1 convDSPOpt conv3x3_bn_act_DSPop.2 max_pool2x2.2 stream_in_row.2 stream_out_data.3 conv3padding714 convDSPOpt525 conv3x3_bn_act_DSPop.4 stream_in_row.3 stream_out_data.4 conv3padding526715 convDSPOpt.3 conv3x3_bn_act_DSPop.6 conv3padding527716 convDSPOpt.2 conv3x3_bn_act_DSPop.5 conv3padding717 convDSPOpt.1 conv3x3_bn_act_DSPop.3 streamInOneRowTwoPix streamOutOneRowTwoPi conv1x1convert718 simd_mac_DSP2 conv1x1DSP2 conv1x1_DSPopt AddLast<3600u> do_compute2 ultra_net 
Execute       gen_rtl conv3x3_bn_act_DSPop.3 -style xilinx -f -lang vhdl -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/vhdl/conv3x3_bn_act_DSPop_3 
Execute       gen_rtl conv3x3_bn_act_DSPop.3 -style xilinx -f -lang vlog -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/verilog/conv3x3_bn_act_DSPop_3 
Execute       syn_report -csynth -model conv3x3_bn_act_DSPop.3 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/conv3x3_bn_act_DSPop_3_csynth.rpt 
Execute       syn_report -rtlxml -model conv3x3_bn_act_DSPop.3 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/conv3x3_bn_act_DSPop_3_csynth.xml 
Execute       syn_report -verbosereport -model conv3x3_bn_act_DSPop.3 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_3.verbose.rpt 
Command       syn_report done; 0.17 sec.
Execute       db_write -model conv3x3_bn_act_DSPop.3 -f -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_3.adb 
Command       db_write done; 0.5 sec.
Execute       gen_tb_info conv3x3_bn_act_DSPop.3 -p /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'streamInOneRowTwoPix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model streamInOneRowTwoPix -vendor xilinx -mg_file /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/streamInOneRowTwoPix.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'streamInOneRowTwoPix'.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 1.468 GB.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl streamInOneRowTwoPix -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/systemc/streamInOneRowTwoPix -synmodules ExtractPixels StreamingDataWidthCo StreamingDataWidthCo.1 stream_to_mat Resize_opr_linear mat_to_stream resize resize_batch stream_in_row_l0 stream_out_data_l0 conv3padding_l0710 loadInReg9<8u> simd_mac9_DSP2 convDSPOpt_l0 bn_qurelu_fixed streamBnRelu_l0 conv3x3_l0_bn_act_DS {max2_PE<4u, 16u>} max_pool2x2.3 stream_in_row.4 stream_out_data conv3padding711 pack_weight_data.2 simd_MAC.2 convDSPOpt.5 conv3x3_bn_act_DSPop max_pool2x2 stream_in_row stream_out_data.1 conv3padding712 pack_weight_data simd_MAC bn_qurelu_fixed.1 convDSPOpt.4 conv3x3_bn_act_DSPop.1 max_pool2x2.1 stream_in_row.1 stream_out_data.2 conv3padding713 pack_weight_data.1 simd_MAC.1 convDSPOpt conv3x3_bn_act_DSPop.2 max_pool2x2.2 stream_in_row.2 stream_out_data.3 conv3padding714 convDSPOpt525 conv3x3_bn_act_DSPop.4 stream_in_row.3 stream_out_data.4 conv3padding526715 convDSPOpt.3 conv3x3_bn_act_DSPop.6 conv3padding527716 convDSPOpt.2 conv3x3_bn_act_DSPop.5 conv3padding717 convDSPOpt.1 conv3x3_bn_act_DSPop.3 streamInOneRowTwoPix streamOutOneRowTwoPi conv1x1convert718 simd_mac_DSP2 conv1x1DSP2 conv1x1_DSPopt AddLast<3600u> do_compute2 ultra_net 
Execute       gen_rtl streamInOneRowTwoPix -style xilinx -f -lang vhdl -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/vhdl/streamInOneRowTwoPix 
Execute       gen_rtl streamInOneRowTwoPix -style xilinx -f -lang vlog -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/verilog/streamInOneRowTwoPix 
Execute       syn_report -csynth -model streamInOneRowTwoPix -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/streamInOneRowTwoPix_csynth.rpt 
Execute       syn_report -rtlxml -model streamInOneRowTwoPix -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/streamInOneRowTwoPix_csynth.xml 
Execute       syn_report -verbosereport -model streamInOneRowTwoPix -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/streamInOneRowTwoPix.verbose.rpt 
Execute       db_write -model streamInOneRowTwoPix -f -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/streamInOneRowTwoPix.adb 
Command       db_write done; 0.54 sec.
Execute       gen_tb_info streamInOneRowTwoPix -p /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/streamInOneRowTwoPix 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'streamOutOneRowTwoPi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model streamOutOneRowTwoPi -vendor xilinx -mg_file /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/streamOutOneRowTwoPi.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'streamOutOneRowTwoPi'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 1.469 GB.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl streamOutOneRowTwoPi -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/systemc/streamOutOneRowTwoPi -synmodules ExtractPixels StreamingDataWidthCo StreamingDataWidthCo.1 stream_to_mat Resize_opr_linear mat_to_stream resize resize_batch stream_in_row_l0 stream_out_data_l0 conv3padding_l0710 loadInReg9<8u> simd_mac9_DSP2 convDSPOpt_l0 bn_qurelu_fixed streamBnRelu_l0 conv3x3_l0_bn_act_DS {max2_PE<4u, 16u>} max_pool2x2.3 stream_in_row.4 stream_out_data conv3padding711 pack_weight_data.2 simd_MAC.2 convDSPOpt.5 conv3x3_bn_act_DSPop max_pool2x2 stream_in_row stream_out_data.1 conv3padding712 pack_weight_data simd_MAC bn_qurelu_fixed.1 convDSPOpt.4 conv3x3_bn_act_DSPop.1 max_pool2x2.1 stream_in_row.1 stream_out_data.2 conv3padding713 pack_weight_data.1 simd_MAC.1 convDSPOpt conv3x3_bn_act_DSPop.2 max_pool2x2.2 stream_in_row.2 stream_out_data.3 conv3padding714 convDSPOpt525 conv3x3_bn_act_DSPop.4 stream_in_row.3 stream_out_data.4 conv3padding526715 convDSPOpt.3 conv3x3_bn_act_DSPop.6 conv3padding527716 convDSPOpt.2 conv3x3_bn_act_DSPop.5 conv3padding717 convDSPOpt.1 conv3x3_bn_act_DSPop.3 streamInOneRowTwoPix streamOutOneRowTwoPi conv1x1convert718 simd_mac_DSP2 conv1x1DSP2 conv1x1_DSPopt AddLast<3600u> do_compute2 ultra_net 
Execute       gen_rtl streamOutOneRowTwoPi -style xilinx -f -lang vhdl -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/vhdl/streamOutOneRowTwoPi 
Execute       gen_rtl streamOutOneRowTwoPi -style xilinx -f -lang vlog -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/verilog/streamOutOneRowTwoPi 
Execute       syn_report -csynth -model streamOutOneRowTwoPi -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/streamOutOneRowTwoPi_csynth.rpt 
Execute       syn_report -rtlxml -model streamOutOneRowTwoPi -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/streamOutOneRowTwoPi_csynth.xml 
Execute       syn_report -verbosereport -model streamOutOneRowTwoPi -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/streamOutOneRowTwoPi.verbose.rpt 
Execute       db_write -model streamOutOneRowTwoPi -f -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/streamOutOneRowTwoPi.adb 
Command       db_write done; 0.54 sec.
Execute       gen_tb_info streamOutOneRowTwoPi -p /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/streamOutOneRowTwoPi 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1x1convert718' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model conv1x1convert718 -vendor xilinx -mg_file /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv1x1convert718.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'conv1x1convert718_row_buffer_0_V' to 'conv1x1convert718dOK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1x1convert718_row_buffer_1_V' to 'conv1x1convert718dPK' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1x1convert718'.
Command       create_rtl_model done; 0.21 sec.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 1.471 GB.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv1x1convert718 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/systemc/conv1x1convert718 -synmodules ExtractPixels StreamingDataWidthCo StreamingDataWidthCo.1 stream_to_mat Resize_opr_linear mat_to_stream resize resize_batch stream_in_row_l0 stream_out_data_l0 conv3padding_l0710 loadInReg9<8u> simd_mac9_DSP2 convDSPOpt_l0 bn_qurelu_fixed streamBnRelu_l0 conv3x3_l0_bn_act_DS {max2_PE<4u, 16u>} max_pool2x2.3 stream_in_row.4 stream_out_data conv3padding711 pack_weight_data.2 simd_MAC.2 convDSPOpt.5 conv3x3_bn_act_DSPop max_pool2x2 stream_in_row stream_out_data.1 conv3padding712 pack_weight_data simd_MAC bn_qurelu_fixed.1 convDSPOpt.4 conv3x3_bn_act_DSPop.1 max_pool2x2.1 stream_in_row.1 stream_out_data.2 conv3padding713 pack_weight_data.1 simd_MAC.1 convDSPOpt conv3x3_bn_act_DSPop.2 max_pool2x2.2 stream_in_row.2 stream_out_data.3 conv3padding714 convDSPOpt525 conv3x3_bn_act_DSPop.4 stream_in_row.3 stream_out_data.4 conv3padding526715 convDSPOpt.3 conv3x3_bn_act_DSPop.6 conv3padding527716 convDSPOpt.2 conv3x3_bn_act_DSPop.5 conv3padding717 convDSPOpt.1 conv3x3_bn_act_DSPop.3 streamInOneRowTwoPix streamOutOneRowTwoPi conv1x1convert718 simd_mac_DSP2 conv1x1DSP2 conv1x1_DSPopt AddLast<3600u> do_compute2 ultra_net 
Execute       gen_rtl conv1x1convert718 -style xilinx -f -lang vhdl -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/vhdl/conv1x1convert718 
Execute       gen_rtl conv1x1convert718 -style xilinx -f -lang vlog -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/verilog/conv1x1convert718 
Execute       syn_report -csynth -model conv1x1convert718 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/conv1x1convert718_csynth.rpt 
Execute       syn_report -rtlxml -model conv1x1convert718 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/conv1x1convert718_csynth.xml 
Execute       syn_report -verbosereport -model conv1x1convert718 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv1x1convert718.verbose.rpt 
Execute       db_write -model conv1x1convert718 -f -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv1x1convert718.adb 
Command       db_write done; 0.52 sec.
Execute       gen_tb_info conv1x1convert718 -p /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv1x1convert718 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'simd_mac_DSP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model simd_mac_DSP2 -vendor xilinx -mg_file /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_mac_DSP2.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'ultra_net_ama_addmuladd_22s_8s_4ns_27ns_27_1_0' to 'ultra_net_ama_adddQK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_ama_adddQK': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'simd_mac_DSP2'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 1.472 GB.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl simd_mac_DSP2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/systemc/simd_mac_DSP2 -synmodules ExtractPixels StreamingDataWidthCo StreamingDataWidthCo.1 stream_to_mat Resize_opr_linear mat_to_stream resize resize_batch stream_in_row_l0 stream_out_data_l0 conv3padding_l0710 loadInReg9<8u> simd_mac9_DSP2 convDSPOpt_l0 bn_qurelu_fixed streamBnRelu_l0 conv3x3_l0_bn_act_DS {max2_PE<4u, 16u>} max_pool2x2.3 stream_in_row.4 stream_out_data conv3padding711 pack_weight_data.2 simd_MAC.2 convDSPOpt.5 conv3x3_bn_act_DSPop max_pool2x2 stream_in_row stream_out_data.1 conv3padding712 pack_weight_data simd_MAC bn_qurelu_fixed.1 convDSPOpt.4 conv3x3_bn_act_DSPop.1 max_pool2x2.1 stream_in_row.1 stream_out_data.2 conv3padding713 pack_weight_data.1 simd_MAC.1 convDSPOpt conv3x3_bn_act_DSPop.2 max_pool2x2.2 stream_in_row.2 stream_out_data.3 conv3padding714 convDSPOpt525 conv3x3_bn_act_DSPop.4 stream_in_row.3 stream_out_data.4 conv3padding526715 convDSPOpt.3 conv3x3_bn_act_DSPop.6 conv3padding527716 convDSPOpt.2 conv3x3_bn_act_DSPop.5 conv3padding717 convDSPOpt.1 conv3x3_bn_act_DSPop.3 streamInOneRowTwoPix streamOutOneRowTwoPi conv1x1convert718 simd_mac_DSP2 conv1x1DSP2 conv1x1_DSPopt AddLast<3600u> do_compute2 ultra_net 
Execute       gen_rtl simd_mac_DSP2 -style xilinx -f -lang vhdl -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/vhdl/simd_mac_DSP2 
Execute       gen_rtl simd_mac_DSP2 -style xilinx -f -lang vlog -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/verilog/simd_mac_DSP2 
Execute       syn_report -csynth -model simd_mac_DSP2 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/simd_mac_DSP2_csynth.rpt 
Execute       syn_report -rtlxml -model simd_mac_DSP2 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/simd_mac_DSP2_csynth.xml 
Execute       syn_report -verbosereport -model simd_mac_DSP2 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_mac_DSP2.verbose.rpt 
Execute       db_write -model simd_mac_DSP2 -f -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_mac_DSP2.adb 
Command       db_write done; 0.53 sec.
Execute       gen_tb_info simd_mac_DSP2 -p /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_mac_DSP2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1x1DSP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model conv1x1DSP2 -vendor xilinx -mg_file /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv1x1DSP2.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'conv1x1DSP2_conv_8_bias_new_V_0' to 'conv1x1DSP2_conv_dRK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1x1DSP2_conv_8_bias_new_V_1' to 'conv1x1DSP2_conv_dSL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1x1DSP2_conv_8_w_new_V_0' to 'conv1x1DSP2_conv_dTL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv1x1DSP2_conv_8_w_new_V_1' to 'conv1x1DSP2_conv_dUL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ultra_net_mul_14ns_32ns_45_2_1' to 'ultra_net_mul_14ndVL' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_14ndVL': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1x1DSP2'.
Command       create_rtl_model done; 0.45 sec.
INFO: [HLS 200-111]  Elapsed time: 1.09 seconds; current allocated memory: 1.475 GB.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv1x1DSP2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/systemc/conv1x1DSP2 -synmodules ExtractPixels StreamingDataWidthCo StreamingDataWidthCo.1 stream_to_mat Resize_opr_linear mat_to_stream resize resize_batch stream_in_row_l0 stream_out_data_l0 conv3padding_l0710 loadInReg9<8u> simd_mac9_DSP2 convDSPOpt_l0 bn_qurelu_fixed streamBnRelu_l0 conv3x3_l0_bn_act_DS {max2_PE<4u, 16u>} max_pool2x2.3 stream_in_row.4 stream_out_data conv3padding711 pack_weight_data.2 simd_MAC.2 convDSPOpt.5 conv3x3_bn_act_DSPop max_pool2x2 stream_in_row stream_out_data.1 conv3padding712 pack_weight_data simd_MAC bn_qurelu_fixed.1 convDSPOpt.4 conv3x3_bn_act_DSPop.1 max_pool2x2.1 stream_in_row.1 stream_out_data.2 conv3padding713 pack_weight_data.1 simd_MAC.1 convDSPOpt conv3x3_bn_act_DSPop.2 max_pool2x2.2 stream_in_row.2 stream_out_data.3 conv3padding714 convDSPOpt525 conv3x3_bn_act_DSPop.4 stream_in_row.3 stream_out_data.4 conv3padding526715 convDSPOpt.3 conv3x3_bn_act_DSPop.6 conv3padding527716 convDSPOpt.2 conv3x3_bn_act_DSPop.5 conv3padding717 convDSPOpt.1 conv3x3_bn_act_DSPop.3 streamInOneRowTwoPix streamOutOneRowTwoPi conv1x1convert718 simd_mac_DSP2 conv1x1DSP2 conv1x1_DSPopt AddLast<3600u> do_compute2 ultra_net 
Execute       gen_rtl conv1x1DSP2 -style xilinx -f -lang vhdl -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/vhdl/conv1x1DSP2 
Execute       gen_rtl conv1x1DSP2 -style xilinx -f -lang vlog -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/verilog/conv1x1DSP2 
Execute       syn_report -csynth -model conv1x1DSP2 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/conv1x1DSP2_csynth.rpt 
Execute       syn_report -rtlxml -model conv1x1DSP2 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/conv1x1DSP2_csynth.xml 
Execute       syn_report -verbosereport -model conv1x1DSP2 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv1x1DSP2.verbose.rpt 
Command       syn_report done; 0.14 sec.
Execute       db_write -model conv1x1DSP2 -f -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv1x1DSP2.adb 
Command       db_write done; 0.6 sec.
Execute       gen_tb_info conv1x1DSP2 -p /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv1x1DSP2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1x1_DSPopt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model conv1x1_DSPopt -vendor xilinx -mg_file /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv1x1_DSPopt.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x6' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_conv1x1DSP2_U0' to 'start_for_conv1x1dWL' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1x1_DSPopt'.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 1.477 GB.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv1x1_DSPopt -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/systemc/conv1x1_DSPopt -synmodules ExtractPixels StreamingDataWidthCo StreamingDataWidthCo.1 stream_to_mat Resize_opr_linear mat_to_stream resize resize_batch stream_in_row_l0 stream_out_data_l0 conv3padding_l0710 loadInReg9<8u> simd_mac9_DSP2 convDSPOpt_l0 bn_qurelu_fixed streamBnRelu_l0 conv3x3_l0_bn_act_DS {max2_PE<4u, 16u>} max_pool2x2.3 stream_in_row.4 stream_out_data conv3padding711 pack_weight_data.2 simd_MAC.2 convDSPOpt.5 conv3x3_bn_act_DSPop max_pool2x2 stream_in_row stream_out_data.1 conv3padding712 pack_weight_data simd_MAC bn_qurelu_fixed.1 convDSPOpt.4 conv3x3_bn_act_DSPop.1 max_pool2x2.1 stream_in_row.1 stream_out_data.2 conv3padding713 pack_weight_data.1 simd_MAC.1 convDSPOpt conv3x3_bn_act_DSPop.2 max_pool2x2.2 stream_in_row.2 stream_out_data.3 conv3padding714 convDSPOpt525 conv3x3_bn_act_DSPop.4 stream_in_row.3 stream_out_data.4 conv3padding526715 convDSPOpt.3 conv3x3_bn_act_DSPop.6 conv3padding527716 convDSPOpt.2 conv3x3_bn_act_DSPop.5 conv3padding717 convDSPOpt.1 conv3x3_bn_act_DSPop.3 streamInOneRowTwoPix streamOutOneRowTwoPi conv1x1convert718 simd_mac_DSP2 conv1x1DSP2 conv1x1_DSPopt AddLast<3600u> do_compute2 ultra_net 
Execute       gen_rtl conv1x1_DSPopt -style xilinx -f -lang vhdl -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/vhdl/conv1x1_DSPopt 
Execute       gen_rtl conv1x1_DSPopt -style xilinx -f -lang vlog -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/verilog/conv1x1_DSPopt 
Execute       syn_report -csynth -model conv1x1_DSPopt -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/conv1x1_DSPopt_csynth.rpt 
Execute       syn_report -rtlxml -model conv1x1_DSPopt -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/conv1x1_DSPopt_csynth.xml 
Execute       syn_report -verbosereport -model conv1x1_DSPopt -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv1x1_DSPopt.verbose.rpt 
Command       syn_report done; 0.11 sec.
Execute       db_write -model conv1x1_DSPopt -f -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv1x1_DSPopt.adb 
Command       db_write done; 0.54 sec.
Execute       gen_tb_info conv1x1_DSPopt -p /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv1x1_DSPopt 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddLast_3600u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model AddLast<3600u> -vendor xilinx -mg_file /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/AddLast_3600u_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'ultra_net_mul_32s_13ns_32_2_1' to 'ultra_net_mul_32sdXL' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ultra_net_mul_32sdXL': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddLast_3600u_s'.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 1.478 GB.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl AddLast<3600u> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/systemc/AddLast_3600u_s -synmodules ExtractPixels StreamingDataWidthCo StreamingDataWidthCo.1 stream_to_mat Resize_opr_linear mat_to_stream resize resize_batch stream_in_row_l0 stream_out_data_l0 conv3padding_l0710 loadInReg9<8u> simd_mac9_DSP2 convDSPOpt_l0 bn_qurelu_fixed streamBnRelu_l0 conv3x3_l0_bn_act_DS {max2_PE<4u, 16u>} max_pool2x2.3 stream_in_row.4 stream_out_data conv3padding711 pack_weight_data.2 simd_MAC.2 convDSPOpt.5 conv3x3_bn_act_DSPop max_pool2x2 stream_in_row stream_out_data.1 conv3padding712 pack_weight_data simd_MAC bn_qurelu_fixed.1 convDSPOpt.4 conv3x3_bn_act_DSPop.1 max_pool2x2.1 stream_in_row.1 stream_out_data.2 conv3padding713 pack_weight_data.1 simd_MAC.1 convDSPOpt conv3x3_bn_act_DSPop.2 max_pool2x2.2 stream_in_row.2 stream_out_data.3 conv3padding714 convDSPOpt525 conv3x3_bn_act_DSPop.4 stream_in_row.3 stream_out_data.4 conv3padding526715 convDSPOpt.3 conv3x3_bn_act_DSPop.6 conv3padding527716 convDSPOpt.2 conv3x3_bn_act_DSPop.5 conv3padding717 convDSPOpt.1 conv3x3_bn_act_DSPop.3 streamInOneRowTwoPix streamOutOneRowTwoPi conv1x1convert718 simd_mac_DSP2 conv1x1DSP2 conv1x1_DSPopt AddLast<3600u> do_compute2 ultra_net 
Execute       gen_rtl AddLast<3600u> -style xilinx -f -lang vhdl -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/vhdl/AddLast_3600u_s 
Execute       gen_rtl AddLast<3600u> -style xilinx -f -lang vlog -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/verilog/AddLast_3600u_s 
Execute       syn_report -csynth -model AddLast<3600u> -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/AddLast_3600u_s_csynth.rpt 
Execute       syn_report -rtlxml -model AddLast<3600u> -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/AddLast_3600u_s_csynth.xml 
Execute       syn_report -verbosereport -model AddLast<3600u> -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/AddLast_3600u_s.verbose.rpt 
Execute       db_write -model AddLast<3600u> -f -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/AddLast_3600u_s.adb 
Command       db_write done; 0.53 sec.
Execute       gen_tb_info AddLast<3600u> -p /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/AddLast_3600u_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'do_compute2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model do_compute2 -vendor xilinx -mg_file /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/do_compute2.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_A' is changed to 'fifo_w32_d2_A_x7' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_StreamingDataWidthCo_U0' to 'start_for_StreamidYM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_StreamingDataWidthCo_1_U0' to 'start_for_StreamidZM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_resize_batch_U0' to 'start_for_resize_d0M' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conv3x3_l0_bn_act_DS_U0' to 'start_for_conv3x3d1M' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_max_pool2x2_3_U0' to 'start_for_max_pood2M' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conv3x3_bn_act_DSPop_U0' to 'start_for_conv3x3d3M' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_max_pool2x2_U0' to 'start_for_max_pood4N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conv3x3_bn_act_DSPop_1_U0' to 'start_for_conv3x3d5N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_max_pool2x2_1_U0' to 'start_for_max_pood6N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conv3x3_bn_act_DSPop_2_U0' to 'start_for_conv3x3d7N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_max_pool2x2_2_U0' to 'start_for_max_pood8N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conv3x3_bn_act_DSPop_4_U0' to 'start_for_conv3x3d9N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conv3x3_bn_act_DSPop_6_U0' to 'start_for_conv3x3eaO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conv3x3_bn_act_DSPop_5_U0' to 'start_for_conv3x3ebO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conv3x3_bn_act_DSPop_3_U0' to 'start_for_conv3x3ecO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_conv1x1_DSPopt_U0' to 'start_for_conv1x1edO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_AddLast_3600u_U0' to 'start_for_AddLasteeO' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'do_compute2'.
Command       create_rtl_model done; 0.2 sec.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 1.481 GB.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl do_compute2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/systemc/do_compute2 -synmodules ExtractPixels StreamingDataWidthCo StreamingDataWidthCo.1 stream_to_mat Resize_opr_linear mat_to_stream resize resize_batch stream_in_row_l0 stream_out_data_l0 conv3padding_l0710 loadInReg9<8u> simd_mac9_DSP2 convDSPOpt_l0 bn_qurelu_fixed streamBnRelu_l0 conv3x3_l0_bn_act_DS {max2_PE<4u, 16u>} max_pool2x2.3 stream_in_row.4 stream_out_data conv3padding711 pack_weight_data.2 simd_MAC.2 convDSPOpt.5 conv3x3_bn_act_DSPop max_pool2x2 stream_in_row stream_out_data.1 conv3padding712 pack_weight_data simd_MAC bn_qurelu_fixed.1 convDSPOpt.4 conv3x3_bn_act_DSPop.1 max_pool2x2.1 stream_in_row.1 stream_out_data.2 conv3padding713 pack_weight_data.1 simd_MAC.1 convDSPOpt conv3x3_bn_act_DSPop.2 max_pool2x2.2 stream_in_row.2 stream_out_data.3 conv3padding714 convDSPOpt525 conv3x3_bn_act_DSPop.4 stream_in_row.3 stream_out_data.4 conv3padding526715 convDSPOpt.3 conv3x3_bn_act_DSPop.6 conv3padding527716 convDSPOpt.2 conv3x3_bn_act_DSPop.5 conv3padding717 convDSPOpt.1 conv3x3_bn_act_DSPop.3 streamInOneRowTwoPix streamOutOneRowTwoPi conv1x1convert718 simd_mac_DSP2 conv1x1DSP2 conv1x1_DSPopt AddLast<3600u> do_compute2 ultra_net 
Execute       gen_rtl do_compute2 -style xilinx -f -lang vhdl -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/vhdl/do_compute2 
Execute       gen_rtl do_compute2 -style xilinx -f -lang vlog -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/verilog/do_compute2 
Execute       syn_report -csynth -model do_compute2 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/do_compute2_csynth.rpt 
Execute       syn_report -rtlxml -model do_compute2 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/do_compute2_csynth.xml 
Execute       syn_report -verbosereport -model do_compute2 -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/do_compute2.verbose.rpt 
Command       syn_report done; 2.97 sec.
Execute       db_write -model do_compute2 -f -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/do_compute2.adb 
Command       db_write done; 0.62 sec.
Execute       gen_tb_info do_compute2 -p /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/do_compute2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ultra_net' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ultra_net -vendor xilinx -mg_file /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'ultra_net/in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ultra_net/in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ultra_net/in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ultra_net/out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ultra_net/out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ultra_net/out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'ultra_net/reps' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ultra_net' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'reps' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ultra_net'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 3.84 seconds; current allocated memory: 1.488 GB.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute       gen_rtl ultra_net -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/systemc/ultra_net -synmodules ExtractPixels StreamingDataWidthCo StreamingDataWidthCo.1 stream_to_mat Resize_opr_linear mat_to_stream resize resize_batch stream_in_row_l0 stream_out_data_l0 conv3padding_l0710 loadInReg9<8u> simd_mac9_DSP2 convDSPOpt_l0 bn_qurelu_fixed streamBnRelu_l0 conv3x3_l0_bn_act_DS {max2_PE<4u, 16u>} max_pool2x2.3 stream_in_row.4 stream_out_data conv3padding711 pack_weight_data.2 simd_MAC.2 convDSPOpt.5 conv3x3_bn_act_DSPop max_pool2x2 stream_in_row stream_out_data.1 conv3padding712 pack_weight_data simd_MAC bn_qurelu_fixed.1 convDSPOpt.4 conv3x3_bn_act_DSPop.1 max_pool2x2.1 stream_in_row.1 stream_out_data.2 conv3padding713 pack_weight_data.1 simd_MAC.1 convDSPOpt conv3x3_bn_act_DSPop.2 max_pool2x2.2 stream_in_row.2 stream_out_data.3 conv3padding714 convDSPOpt525 conv3x3_bn_act_DSPop.4 stream_in_row.3 stream_out_data.4 conv3padding526715 convDSPOpt.3 conv3x3_bn_act_DSPop.6 conv3padding527716 convDSPOpt.2 conv3x3_bn_act_DSPop.5 conv3padding717 convDSPOpt.1 conv3x3_bn_act_DSPop.3 streamInOneRowTwoPix streamOutOneRowTwoPi conv1x1convert718 simd_mac_DSP2 conv1x1DSP2 conv1x1_DSPopt AddLast<3600u> do_compute2 ultra_net 
Execute       gen_rtl ultra_net -istop -style xilinx -f -lang vhdl -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/vhdl/ultra_net 
Execute       gen_rtl ultra_net -istop -style xilinx -f -lang vlog -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/verilog/ultra_net 
Execute       syn_report -csynth -model ultra_net -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/ultra_net_csynth.rpt 
Execute       syn_report -rtlxml -model ultra_net -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/syn/report/ultra_net_csynth.xml 
Execute       syn_report -verbosereport -model ultra_net -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.verbose.rpt 
Command       syn_report done; 2.95 sec.
Execute       db_write -model ultra_net -f -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.adb 
Command       db_write done; 0.53 sec.
Execute       gen_tb_info ultra_net -p /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net 
Execute       export_constraint_db -f -tool general -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.constraint.tcl 
Execute       syn_report -designview -model ultra_net -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.design.xml 
Command       syn_report done; 1.75 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model ultra_net -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model ultra_net -o /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks ultra_net 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain ultra_net 
INFO-FLOW: Model list for RTL component generation: ExtractPixels StreamingDataWidthCo StreamingDataWidthCo.1 stream_to_mat Resize_opr_linear mat_to_stream resize resize_batch stream_in_row_l0 stream_out_data_l0 conv3padding_l0710 loadInReg9<8u> simd_mac9_DSP2 convDSPOpt_l0 bn_qurelu_fixed streamBnRelu_l0 conv3x3_l0_bn_act_DS {max2_PE<4u, 16u>} max_pool2x2.3 stream_in_row.4 stream_out_data conv3padding711 pack_weight_data.2 simd_MAC.2 convDSPOpt.5 conv3x3_bn_act_DSPop max_pool2x2 stream_in_row stream_out_data.1 conv3padding712 pack_weight_data simd_MAC bn_qurelu_fixed.1 convDSPOpt.4 conv3x3_bn_act_DSPop.1 max_pool2x2.1 stream_in_row.1 stream_out_data.2 conv3padding713 pack_weight_data.1 simd_MAC.1 convDSPOpt conv3x3_bn_act_DSPop.2 max_pool2x2.2 stream_in_row.2 stream_out_data.3 conv3padding714 convDSPOpt525 conv3x3_bn_act_DSPop.4 stream_in_row.3 stream_out_data.4 conv3padding526715 convDSPOpt.3 conv3x3_bn_act_DSPop.6 conv3padding527716 convDSPOpt.2 conv3x3_bn_act_DSPop.5 conv3padding717 convDSPOpt.1 conv3x3_bn_act_DSPop.3 streamInOneRowTwoPix streamOutOneRowTwoPi conv1x1convert718 simd_mac_DSP2 conv1x1DSP2 conv1x1_DSPopt AddLast<3600u> do_compute2 ultra_net
INFO-FLOW: Handling components in module [ExtractPixels] ... 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ExtractPixels.compgen.tcl 
INFO-FLOW: Found component ultra_net_mul_32sbkb.
INFO-FLOW: Append model ultra_net_mul_32sbkb
INFO-FLOW: Handling components in module [StreamingDataWidthCo] ... 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/StreamingDataWidthCo.compgen.tcl 
INFO-FLOW: Handling components in module [StreamingDataWidthCo_1] ... 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/StreamingDataWidthCo_1.compgen.tcl 
INFO-FLOW: Found component ultra_net_mul_32scud.
INFO-FLOW: Append model ultra_net_mul_32scud
INFO-FLOW: Handling components in module [stream_to_mat] ... 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_to_mat.compgen.tcl 
INFO-FLOW: Handling components in module [Resize_opr_linear] ... 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/Resize_opr_linear.compgen.tcl 
INFO-FLOW: Found component ultra_net_mul_27njbC.
INFO-FLOW: Append model ultra_net_mul_27njbC
INFO-FLOW: Found component ultra_net_mul_20skbM.
INFO-FLOW: Append model ultra_net_mul_20skbM
INFO-FLOW: Found component ultra_net_mul_mullbW.
INFO-FLOW: Append model ultra_net_mul_mullbW
INFO-FLOW: Found component Resize_opr_lineardEe.
INFO-FLOW: Append model Resize_opr_lineardEe
INFO-FLOW: Found component Resize_opr_linearg8j.
INFO-FLOW: Append model Resize_opr_linearg8j
INFO-FLOW: Handling components in module [mat_to_stream] ... 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/mat_to_stream.compgen.tcl 
INFO-FLOW: Handling components in module [resize] ... 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/resize.compgen.tcl 
INFO-FLOW: Found component fifo_w8_d1024_A.
INFO-FLOW: Append model fifo_w8_d1024_A
INFO-FLOW: Found component fifo_w8_d1024_A.
INFO-FLOW: Append model fifo_w8_d1024_A
INFO-FLOW: Found component fifo_w8_d1024_A.
INFO-FLOW: Append model fifo_w8_d1024_A
INFO-FLOW: Found component fifo_w8_d1024_A.
INFO-FLOW: Append model fifo_w8_d1024_A
INFO-FLOW: Found component fifo_w8_d1024_A.
INFO-FLOW: Append model fifo_w8_d1024_A
INFO-FLOW: Found component fifo_w8_d1024_A.
INFO-FLOW: Append model fifo_w8_d1024_A
INFO-FLOW: Found component start_for_Resize_mb6.
INFO-FLOW: Append model start_for_Resize_mb6
INFO-FLOW: Found component start_for_mat_to_ncg.
INFO-FLOW: Append model start_for_mat_to_ncg
INFO-FLOW: Handling components in module [resize_batch] ... 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/resize_batch.compgen.tcl 
INFO-FLOW: Handling components in module [stream_in_row_l0] ... 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_l0.compgen.tcl 
INFO-FLOW: Handling components in module [stream_out_data_l0] ... 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_l0.compgen.tcl 
INFO-FLOW: Found component ultra_net_mux_42_ocq.
INFO-FLOW: Append model ultra_net_mux_42_ocq
INFO-FLOW: Handling components in module [conv3padding_l0710] ... 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding_l0710.compgen.tcl 
INFO-FLOW: Found component conv3padding_l071pcA.
INFO-FLOW: Append model conv3padding_l071pcA
INFO-FLOW: Handling components in module [loadInReg9_8u_s] ... 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/loadInReg9_8u_s.compgen.tcl 
INFO-FLOW: Handling components in module [simd_mac9_DSP2] ... 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_mac9_DSP2.compgen.tcl 
INFO-FLOW: Found component ultra_net_mul_multde.
INFO-FLOW: Append model ultra_net_mul_multde
INFO-FLOW: Handling components in module [convDSPOpt_l0] ... 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_l0.compgen.tcl 
INFO-FLOW: Found component convDSPOpt_l0_conudo.
INFO-FLOW: Append model convDSPOpt_l0_conudo
INFO-FLOW: Found component convDSPOpt_l0_convdy.
INFO-FLOW: Append model convDSPOpt_l0_convdy
INFO-FLOW: Found component convDSPOpt_l0_conwdI.
INFO-FLOW: Append model convDSPOpt_l0_conwdI
INFO-FLOW: Found component convDSPOpt_l0_conxdS.
INFO-FLOW: Append model convDSPOpt_l0_conxdS
INFO-FLOW: Found component convDSPOpt_l0_conyd2.
INFO-FLOW: Append model convDSPOpt_l0_conyd2
INFO-FLOW: Found component convDSPOpt_l0_conzec.
INFO-FLOW: Append model convDSPOpt_l0_conzec
INFO-FLOW: Found component convDSPOpt_l0_conAem.
INFO-FLOW: Append model convDSPOpt_l0_conAem
INFO-FLOW: Found component convDSPOpt_l0_conBew.
INFO-FLOW: Append model convDSPOpt_l0_conBew
INFO-FLOW: Found component convDSPOpt_l0_conCeG.
INFO-FLOW: Append model convDSPOpt_l0_conCeG
INFO-FLOW: Found component convDSPOpt_l0_conDeQ.
INFO-FLOW: Append model convDSPOpt_l0_conDeQ
INFO-FLOW: Found component convDSPOpt_l0_conEe0.
INFO-FLOW: Append model convDSPOpt_l0_conEe0
INFO-FLOW: Found component convDSPOpt_l0_conFfa.
INFO-FLOW: Append model convDSPOpt_l0_conFfa
INFO-FLOW: Found component convDSPOpt_l0_conGfk.
INFO-FLOW: Append model convDSPOpt_l0_conGfk
INFO-FLOW: Found component convDSPOpt_l0_conHfu.
INFO-FLOW: Append model convDSPOpt_l0_conHfu
INFO-FLOW: Found component convDSPOpt_l0_conIfE.
INFO-FLOW: Append model convDSPOpt_l0_conIfE
INFO-FLOW: Found component convDSPOpt_l0_conJfO.
INFO-FLOW: Append model convDSPOpt_l0_conJfO
INFO-FLOW: Found component convDSPOpt_l0_conKfY.
INFO-FLOW: Append model convDSPOpt_l0_conKfY
INFO-FLOW: Found component convDSPOpt_l0_conLf8.
INFO-FLOW: Append model convDSPOpt_l0_conLf8
INFO-FLOW: Found component convDSPOpt_l0_conMgi.
INFO-FLOW: Append model convDSPOpt_l0_conMgi
INFO-FLOW: Found component convDSPOpt_l0_conNgs.
INFO-FLOW: Append model convDSPOpt_l0_conNgs
INFO-FLOW: Found component convDSPOpt_l0_conOgC.
INFO-FLOW: Append model convDSPOpt_l0_conOgC
INFO-FLOW: Found component convDSPOpt_l0_conPgM.
INFO-FLOW: Append model convDSPOpt_l0_conPgM
INFO-FLOW: Found component convDSPOpt_l0_conQgW.
INFO-FLOW: Append model convDSPOpt_l0_conQgW
INFO-FLOW: Found component convDSPOpt_l0_conRg6.
INFO-FLOW: Append model convDSPOpt_l0_conRg6
INFO-FLOW: Found component convDSPOpt_l0_conShg.
INFO-FLOW: Append model convDSPOpt_l0_conShg
INFO-FLOW: Found component convDSPOpt_l0_conThq.
INFO-FLOW: Append model convDSPOpt_l0_conThq
INFO-FLOW: Found component convDSPOpt_l0_conUhA.
INFO-FLOW: Append model convDSPOpt_l0_conUhA
INFO-FLOW: Found component convDSPOpt_l0_conVhK.
INFO-FLOW: Append model convDSPOpt_l0_conVhK
INFO-FLOW: Found component convDSPOpt_l0_conWhU.
INFO-FLOW: Append model convDSPOpt_l0_conWhU
INFO-FLOW: Found component convDSPOpt_l0_conXh4.
INFO-FLOW: Append model convDSPOpt_l0_conXh4
INFO-FLOW: Found component convDSPOpt_l0_conYie.
INFO-FLOW: Append model convDSPOpt_l0_conYie
INFO-FLOW: Found component convDSPOpt_l0_conZio.
INFO-FLOW: Append model convDSPOpt_l0_conZio
INFO-FLOW: Found component convDSPOpt_l0_con0iy.
INFO-FLOW: Append model convDSPOpt_l0_con0iy
INFO-FLOW: Found component convDSPOpt_l0_con1iI.
INFO-FLOW: Append model convDSPOpt_l0_con1iI
INFO-FLOW: Found component convDSPOpt_l0_con2iS.
INFO-FLOW: Append model convDSPOpt_l0_con2iS
INFO-FLOW: Found component convDSPOpt_l0_con3i2.
INFO-FLOW: Append model convDSPOpt_l0_con3i2
INFO-FLOW: Found component convDSPOpt_l0_con4jc.
INFO-FLOW: Append model convDSPOpt_l0_con4jc
INFO-FLOW: Found component convDSPOpt_l0_con5jm.
INFO-FLOW: Append model convDSPOpt_l0_con5jm
INFO-FLOW: Found component convDSPOpt_l0_con6jw.
INFO-FLOW: Append model convDSPOpt_l0_con6jw
INFO-FLOW: Found component convDSPOpt_l0_con7jG.
INFO-FLOW: Append model convDSPOpt_l0_con7jG
INFO-FLOW: Found component convDSPOpt_l0_con8jQ.
INFO-FLOW: Append model convDSPOpt_l0_con8jQ
INFO-FLOW: Found component convDSPOpt_l0_con9j0.
INFO-FLOW: Append model convDSPOpt_l0_con9j0
INFO-FLOW: Found component convDSPOpt_l0_conbak.
INFO-FLOW: Append model convDSPOpt_l0_conbak
INFO-FLOW: Found component convDSPOpt_l0_conbbk.
INFO-FLOW: Append model convDSPOpt_l0_conbbk
INFO-FLOW: Found component convDSPOpt_l0_conbck.
INFO-FLOW: Append model convDSPOpt_l0_conbck
INFO-FLOW: Found component convDSPOpt_l0_conbdk.
INFO-FLOW: Append model convDSPOpt_l0_conbdk
INFO-FLOW: Found component convDSPOpt_l0_conbek.
INFO-FLOW: Append model convDSPOpt_l0_conbek
INFO-FLOW: Found component convDSPOpt_l0_conbfk.
INFO-FLOW: Append model convDSPOpt_l0_conbfk
INFO-FLOW: Handling components in module [bn_qurelu_fixed] ... 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/bn_qurelu_fixed.compgen.tcl 
INFO-FLOW: Found component ultra_net_mac_mulbgk.
INFO-FLOW: Append model ultra_net_mac_mulbgk
INFO-FLOW: Handling components in module [streamBnRelu_l0] ... 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/streamBnRelu_l0.compgen.tcl 
INFO-FLOW: Handling components in module [conv3x3_l0_bn_act_DS] ... 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_l0_bn_act_DS.compgen.tcl 
INFO-FLOW: Found component fifo_w72_d2_A.
INFO-FLOW: Append model fifo_w72_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w416_d2_A.
INFO-FLOW: Append model fifo_w416_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component start_for_convDSPbhl.
INFO-FLOW: Append model start_for_convDSPbhl
INFO-FLOW: Found component start_for_streamBbil.
INFO-FLOW: Append model start_for_streamBbil
INFO-FLOW: Handling components in module [max2_PE_4u_16u_s] ... 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max2_PE_4u_16u_s.compgen.tcl 
INFO-FLOW: Handling components in module [max_pool2x2_3] ... 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max_pool2x2_3.compgen.tcl 
INFO-FLOW: Found component max_pool2x2_3_rowbjl.
INFO-FLOW: Append model max_pool2x2_3_rowbjl
INFO-FLOW: Handling components in module [stream_in_row_4] ... 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_4.compgen.tcl 
INFO-FLOW: Handling components in module [stream_out_data] ... 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data.compgen.tcl 
INFO-FLOW: Found component ultra_net_mac_mulbkl.
INFO-FLOW: Append model ultra_net_mac_mulbkl
INFO-FLOW: Handling components in module [conv3padding711] ... 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding711.compgen.tcl 
INFO-FLOW: Found component conv3padding711_rbll.
INFO-FLOW: Append model conv3padding711_rbll
INFO-FLOW: Handling components in module [pack_weight_data_2] ... 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/pack_weight_data_2.compgen.tcl 
INFO-FLOW: Handling components in module [simd_MAC_2] ... 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_MAC_2.compgen.tcl 
INFO-FLOW: Found component ultra_net_mul_mulbml.
INFO-FLOW: Append model ultra_net_mul_mulbml
INFO-FLOW: Handling components in module [convDSPOpt_5] ... 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_5.compgen.tcl 
INFO-FLOW: Found component ultra_net_mul_12nbHp.
INFO-FLOW: Append model ultra_net_mul_12nbHp
INFO-FLOW: Found component ultra_net_mul_mulbIp.
INFO-FLOW: Append model ultra_net_mul_mulbIp
INFO-FLOW: Found component ultra_net_mul_mulbJp.
INFO-FLOW: Append model ultra_net_mul_mulbJp
INFO-FLOW: Found component ultra_net_mul_mulbKp.
INFO-FLOW: Append model ultra_net_mul_mulbKp
INFO-FLOW: Found component convDSPOpt_5_convbnm.
INFO-FLOW: Append model convDSPOpt_5_convbnm
INFO-FLOW: Found component convDSPOpt_5_convbom.
INFO-FLOW: Append model convDSPOpt_5_convbom
INFO-FLOW: Found component convDSPOpt_5_convbpm.
INFO-FLOW: Append model convDSPOpt_5_convbpm
INFO-FLOW: Found component convDSPOpt_5_convbqm.
INFO-FLOW: Append model convDSPOpt_5_convbqm
INFO-FLOW: Found component convDSPOpt_5_convbrm.
INFO-FLOW: Append model convDSPOpt_5_convbrm
INFO-FLOW: Found component convDSPOpt_5_convbsm.
INFO-FLOW: Append model convDSPOpt_5_convbsm
INFO-FLOW: Found component convDSPOpt_5_convbtn.
INFO-FLOW: Append model convDSPOpt_5_convbtn
INFO-FLOW: Found component convDSPOpt_5_convbun.
INFO-FLOW: Append model convDSPOpt_5_convbun
INFO-FLOW: Found component convDSPOpt_5_convbvn.
INFO-FLOW: Append model convDSPOpt_5_convbvn
INFO-FLOW: Found component convDSPOpt_5_convbwn.
INFO-FLOW: Append model convDSPOpt_5_convbwn
INFO-FLOW: Found component convDSPOpt_5_convbxn.
INFO-FLOW: Append model convDSPOpt_5_convbxn
INFO-FLOW: Found component convDSPOpt_5_convbyn.
INFO-FLOW: Append model convDSPOpt_5_convbyn
INFO-FLOW: Found component convDSPOpt_5_convbzo.
INFO-FLOW: Append model convDSPOpt_5_convbzo
INFO-FLOW: Found component convDSPOpt_5_convbAo.
INFO-FLOW: Append model convDSPOpt_5_convbAo
INFO-FLOW: Found component convDSPOpt_5_convbBo.
INFO-FLOW: Append model convDSPOpt_5_convbBo
INFO-FLOW: Found component convDSPOpt_5_convbCo.
INFO-FLOW: Append model convDSPOpt_5_convbCo
INFO-FLOW: Found component convDSPOpt_5_convbDo.
INFO-FLOW: Append model convDSPOpt_5_convbDo
INFO-FLOW: Found component convDSPOpt_5_convbEo.
INFO-FLOW: Append model convDSPOpt_5_convbEo
INFO-FLOW: Found component convDSPOpt_5_convbFp.
INFO-FLOW: Append model convDSPOpt_5_convbFp
INFO-FLOW: Found component convDSPOpt_5_convbGp.
INFO-FLOW: Append model convDSPOpt_5_convbGp
INFO-FLOW: Handling components in module [conv3x3_bn_act_DSPop] ... 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop.compgen.tcl 
INFO-FLOW: Found component fifo_w128_d2_A.
INFO-FLOW: Append model fifo_w128_d2_A
INFO-FLOW: Found component fifo_w32_d2_A_x.
INFO-FLOW: Append model fifo_w32_d2_A_x
INFO-FLOW: Found component start_for_convDSPbLp.
INFO-FLOW: Append model start_for_convDSPbLp
INFO-FLOW: Handling components in module [max_pool2x2] ... 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max_pool2x2.compgen.tcl 
INFO-FLOW: Found component max_pool2x2_row_sbMq.
INFO-FLOW: Append model max_pool2x2_row_sbMq
INFO-FLOW: Handling components in module [stream_in_row] ... 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row.compgen.tcl 
INFO-FLOW: Handling components in module [stream_out_data_1] ... 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_1.compgen.tcl 
INFO-FLOW: Found component ultra_net_mac_mulbNq.
INFO-FLOW: Append model ultra_net_mac_mulbNq
INFO-FLOW: Handling components in module [conv3padding712] ... 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding712.compgen.tcl 
INFO-FLOW: Found component conv3padding712_rbOq.
INFO-FLOW: Append model conv3padding712_rbOq
INFO-FLOW: Handling components in module [pack_weight_data] ... 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/pack_weight_data.compgen.tcl 
INFO-FLOW: Handling components in module [simd_MAC] ... 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_MAC.compgen.tcl 
INFO-FLOW: Handling components in module [bn_qurelu_fixed_1] ... 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/bn_qurelu_fixed_1.compgen.tcl 
INFO-FLOW: Found component ultra_net_mul_mulbQq.
INFO-FLOW: Append model ultra_net_mul_mulbQq
INFO-FLOW: Handling components in module [convDSPOpt_4] ... 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_4.compgen.tcl 
INFO-FLOW: Found component ultra_net_mul_13ncvx.
INFO-FLOW: Append model ultra_net_mul_13ncvx
INFO-FLOW: Found component convDSPOpt_4_convbRq.
INFO-FLOW: Append model convDSPOpt_4_convbRq
INFO-FLOW: Found component convDSPOpt_4_convbSr.
INFO-FLOW: Append model convDSPOpt_4_convbSr
INFO-FLOW: Found component convDSPOpt_4_convbTr.
INFO-FLOW: Append model convDSPOpt_4_convbTr
INFO-FLOW: Found component convDSPOpt_4_convbUr.
INFO-FLOW: Append model convDSPOpt_4_convbUr
INFO-FLOW: Found component convDSPOpt_4_convbVr.
INFO-FLOW: Append model convDSPOpt_4_convbVr
INFO-FLOW: Found component convDSPOpt_4_convbWr.
INFO-FLOW: Append model convDSPOpt_4_convbWr
INFO-FLOW: Found component convDSPOpt_4_convbXr.
INFO-FLOW: Append model convDSPOpt_4_convbXr
INFO-FLOW: Found component convDSPOpt_4_convbYs.
INFO-FLOW: Append model convDSPOpt_4_convbYs
INFO-FLOW: Found component convDSPOpt_4_convbZs.
INFO-FLOW: Append model convDSPOpt_4_convbZs
INFO-FLOW: Found component convDSPOpt_4_convb0s.
INFO-FLOW: Append model convDSPOpt_4_convb0s
INFO-FLOW: Found component convDSPOpt_4_convb1s.
INFO-FLOW: Append model convDSPOpt_4_convb1s
INFO-FLOW: Found component convDSPOpt_4_convb2s.
INFO-FLOW: Append model convDSPOpt_4_convb2s
INFO-FLOW: Found component convDSPOpt_4_convb3s.
INFO-FLOW: Append model convDSPOpt_4_convb3s
INFO-FLOW: Found component convDSPOpt_4_convb4t.
INFO-FLOW: Append model convDSPOpt_4_convb4t
INFO-FLOW: Found component convDSPOpt_4_convb5t.
INFO-FLOW: Append model convDSPOpt_4_convb5t
INFO-FLOW: Found component convDSPOpt_4_convb6t.
INFO-FLOW: Append model convDSPOpt_4_convb6t
INFO-FLOW: Found component convDSPOpt_4_convb7t.
INFO-FLOW: Append model convDSPOpt_4_convb7t
INFO-FLOW: Found component convDSPOpt_4_convb8t.
INFO-FLOW: Append model convDSPOpt_4_convb8t
INFO-FLOW: Found component convDSPOpt_4_convb9t.
INFO-FLOW: Append model convDSPOpt_4_convb9t
INFO-FLOW: Found component convDSPOpt_4_convcau.
INFO-FLOW: Append model convDSPOpt_4_convcau
INFO-FLOW: Found component convDSPOpt_4_convcbu.
INFO-FLOW: Append model convDSPOpt_4_convcbu
INFO-FLOW: Found component convDSPOpt_4_convccu.
INFO-FLOW: Append model convDSPOpt_4_convccu
INFO-FLOW: Found component convDSPOpt_4_convcdu.
INFO-FLOW: Append model convDSPOpt_4_convcdu
INFO-FLOW: Found component convDSPOpt_4_convceu.
INFO-FLOW: Append model convDSPOpt_4_convceu
INFO-FLOW: Found component convDSPOpt_4_convcfu.
INFO-FLOW: Append model convDSPOpt_4_convcfu
INFO-FLOW: Found component convDSPOpt_4_convcgu.
INFO-FLOW: Append model convDSPOpt_4_convcgu
INFO-FLOW: Found component convDSPOpt_4_convchv.
INFO-FLOW: Append model convDSPOpt_4_convchv
INFO-FLOW: Found component convDSPOpt_4_convciv.
INFO-FLOW: Append model convDSPOpt_4_convciv
INFO-FLOW: Found component convDSPOpt_4_convcjv.
INFO-FLOW: Append model convDSPOpt_4_convcjv
INFO-FLOW: Found component convDSPOpt_4_convckv.
INFO-FLOW: Append model convDSPOpt_4_convckv
INFO-FLOW: Found component convDSPOpt_4_convclv.
INFO-FLOW: Append model convDSPOpt_4_convclv
INFO-FLOW: Found component convDSPOpt_4_convcmv.
INFO-FLOW: Append model convDSPOpt_4_convcmv
INFO-FLOW: Found component convDSPOpt_4_convcnw.
INFO-FLOW: Append model convDSPOpt_4_convcnw
INFO-FLOW: Found component convDSPOpt_4_convcow.
INFO-FLOW: Append model convDSPOpt_4_convcow
INFO-FLOW: Found component convDSPOpt_4_convcpw.
INFO-FLOW: Append model convDSPOpt_4_convcpw
INFO-FLOW: Found component convDSPOpt_4_convcqw.
INFO-FLOW: Append model convDSPOpt_4_convcqw
INFO-FLOW: Found component convDSPOpt_4_convcrw.
INFO-FLOW: Append model convDSPOpt_4_convcrw
INFO-FLOW: Found component convDSPOpt_4_convcsw.
INFO-FLOW: Append model convDSPOpt_4_convcsw
INFO-FLOW: Found component convDSPOpt_4_convctx.
INFO-FLOW: Append model convDSPOpt_4_convctx
INFO-FLOW: Found component convDSPOpt_4_convcux.
INFO-FLOW: Append model convDSPOpt_4_convcux
INFO-FLOW: Handling components in module [conv3x3_bn_act_DSPop_1] ... 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_1.compgen.tcl 
INFO-FLOW: Found component fifo_w64_d2_A.
INFO-FLOW: Append model fifo_w64_d2_A
INFO-FLOW: Found component fifo_w32_d2_A_x0.
INFO-FLOW: Append model fifo_w32_d2_A_x0
INFO-FLOW: Found component start_for_convDSPcwx.
INFO-FLOW: Append model start_for_convDSPcwx
INFO-FLOW: Handling components in module [max_pool2x2_1] ... 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max_pool2x2_1.compgen.tcl 
INFO-FLOW: Found component max_pool2x2_1_rowcxx.
INFO-FLOW: Append model max_pool2x2_1_rowcxx
INFO-FLOW: Handling components in module [stream_in_row_1] ... 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_1.compgen.tcl 
INFO-FLOW: Handling components in module [stream_out_data_2] ... 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_2.compgen.tcl 
INFO-FLOW: Found component ultra_net_mac_mulcyx.
INFO-FLOW: Append model ultra_net_mac_mulcyx
INFO-FLOW: Handling components in module [conv3padding713] ... 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding713.compgen.tcl 
INFO-FLOW: Found component conv3padding713_rczy.
INFO-FLOW: Append model conv3padding713_rczy
INFO-FLOW: Handling components in module [pack_weight_data_1] ... 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/pack_weight_data_1.compgen.tcl 
INFO-FLOW: Handling components in module [simd_MAC_1] ... 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_MAC_1.compgen.tcl 
INFO-FLOW: Handling components in module [convDSPOpt] ... 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt.compgen.tcl 
INFO-FLOW: Found component ultra_net_mul_mulcUB.
INFO-FLOW: Append model ultra_net_mul_mulcUB
INFO-FLOW: Found component convDSPOpt_conv_3cAy.
INFO-FLOW: Append model convDSPOpt_conv_3cAy
INFO-FLOW: Found component convDSPOpt_conv_3cBy.
INFO-FLOW: Append model convDSPOpt_conv_3cBy
INFO-FLOW: Found component convDSPOpt_conv_3cCy.
INFO-FLOW: Append model convDSPOpt_conv_3cCy
INFO-FLOW: Found component convDSPOpt_conv_3cDy.
INFO-FLOW: Append model convDSPOpt_conv_3cDy
INFO-FLOW: Found component convDSPOpt_conv_3cEy.
INFO-FLOW: Append model convDSPOpt_conv_3cEy
INFO-FLOW: Found component convDSPOpt_conv_3cFz.
INFO-FLOW: Append model convDSPOpt_conv_3cFz
INFO-FLOW: Found component convDSPOpt_conv_3cGz.
INFO-FLOW: Append model convDSPOpt_conv_3cGz
INFO-FLOW: Found component convDSPOpt_conv_3cHz.
INFO-FLOW: Append model convDSPOpt_conv_3cHz
INFO-FLOW: Found component convDSPOpt_conv_3cIz.
INFO-FLOW: Append model convDSPOpt_conv_3cIz
INFO-FLOW: Found component convDSPOpt_conv_3cJz.
INFO-FLOW: Append model convDSPOpt_conv_3cJz
INFO-FLOW: Found component convDSPOpt_conv_3cKz.
INFO-FLOW: Append model convDSPOpt_conv_3cKz
INFO-FLOW: Found component convDSPOpt_conv_3cLz.
INFO-FLOW: Append model convDSPOpt_conv_3cLz
INFO-FLOW: Found component convDSPOpt_conv_3cMA.
INFO-FLOW: Append model convDSPOpt_conv_3cMA
INFO-FLOW: Found component convDSPOpt_conv_3cNA.
INFO-FLOW: Append model convDSPOpt_conv_3cNA
INFO-FLOW: Found component convDSPOpt_conv_3cOA.
INFO-FLOW: Append model convDSPOpt_conv_3cOA
INFO-FLOW: Found component convDSPOpt_conv_3cPA.
INFO-FLOW: Append model convDSPOpt_conv_3cPA
INFO-FLOW: Found component convDSPOpt_conv_3cQA.
INFO-FLOW: Append model convDSPOpt_conv_3cQA
INFO-FLOW: Found component convDSPOpt_conv_3cRA.
INFO-FLOW: Append model convDSPOpt_conv_3cRA
INFO-FLOW: Found component convDSPOpt_conv_3cSB.
INFO-FLOW: Append model convDSPOpt_conv_3cSB
INFO-FLOW: Found component convDSPOpt_conv_3cTB.
INFO-FLOW: Append model convDSPOpt_conv_3cTB
INFO-FLOW: Handling components in module [conv3x3_bn_act_DSPop_2] ... 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_2.compgen.tcl 
INFO-FLOW: Found component fifo_w64_d2_A_x.
INFO-FLOW: Append model fifo_w64_d2_A_x
INFO-FLOW: Found component fifo_w32_d2_A_x1.
INFO-FLOW: Append model fifo_w32_d2_A_x1
INFO-FLOW: Found component start_for_convDSPcVB.
INFO-FLOW: Append model start_for_convDSPcVB
INFO-FLOW: Handling components in module [max_pool2x2_2] ... 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max_pool2x2_2.compgen.tcl 
INFO-FLOW: Found component max_pool2x2_2_rowcWB.
INFO-FLOW: Append model max_pool2x2_2_rowcWB
INFO-FLOW: Handling components in module [stream_in_row_2] ... 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_2.compgen.tcl 
INFO-FLOW: Handling components in module [stream_out_data_3] ... 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_3.compgen.tcl 
INFO-FLOW: Handling components in module [conv3padding714] ... 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding714.compgen.tcl 
INFO-FLOW: Found component conv3padding714_rcXB.
INFO-FLOW: Append model conv3padding714_rcXB
INFO-FLOW: Handling components in module [convDSPOpt525] ... 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt525.compgen.tcl 
INFO-FLOW: Found component ultra_net_mul_mulc8D.
INFO-FLOW: Append model ultra_net_mul_mulc8D
INFO-FLOW: Found component convDSPOpt525_concYC.
INFO-FLOW: Append model convDSPOpt525_concYC
INFO-FLOW: Found component convDSPOpt525_concZC.
INFO-FLOW: Append model convDSPOpt525_concZC
INFO-FLOW: Found component convDSPOpt525_conc0C.
INFO-FLOW: Append model convDSPOpt525_conc0C
INFO-FLOW: Found component convDSPOpt525_conc1C.
INFO-FLOW: Append model convDSPOpt525_conc1C
INFO-FLOW: Found component convDSPOpt525_conc2C.
INFO-FLOW: Append model convDSPOpt525_conc2C
INFO-FLOW: Found component convDSPOpt525_conc3C.
INFO-FLOW: Append model convDSPOpt525_conc3C
INFO-FLOW: Found component convDSPOpt525_conc4D.
INFO-FLOW: Append model convDSPOpt525_conc4D
INFO-FLOW: Found component convDSPOpt525_conc5D.
INFO-FLOW: Append model convDSPOpt525_conc5D
INFO-FLOW: Found component convDSPOpt525_conc6D.
INFO-FLOW: Append model convDSPOpt525_conc6D
INFO-FLOW: Found component convDSPOpt525_conc7D.
INFO-FLOW: Append model convDSPOpt525_conc7D
INFO-FLOW: Handling components in module [conv3x3_bn_act_DSPop_4] ... 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_4.compgen.tcl 
INFO-FLOW: Found component fifo_w32_d2_A_x2.
INFO-FLOW: Append model fifo_w32_d2_A_x2
INFO-FLOW: Found component fifo_w32_d2_A_x2.
INFO-FLOW: Append model fifo_w32_d2_A_x2
INFO-FLOW: Found component start_for_convDSPc9D.
INFO-FLOW: Append model start_for_convDSPc9D
INFO-FLOW: Handling components in module [stream_in_row_3] ... 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_3.compgen.tcl 
INFO-FLOW: Handling components in module [stream_out_data_4] ... 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_4.compgen.tcl 
INFO-FLOW: Handling components in module [conv3padding526715] ... 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding526715.compgen.tcl 
INFO-FLOW: Found component conv3padding52671daE.
INFO-FLOW: Append model conv3padding52671daE
INFO-FLOW: Handling components in module [convDSPOpt_3] ... 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_3.compgen.tcl 
INFO-FLOW: Found component convDSPOpt_3_convdcE.
INFO-FLOW: Append model convDSPOpt_3_convdcE
INFO-FLOW: Found component convDSPOpt_3_convddE.
INFO-FLOW: Append model convDSPOpt_3_convddE
INFO-FLOW: Found component convDSPOpt_3_convdeE.
INFO-FLOW: Append model convDSPOpt_3_convdeE
INFO-FLOW: Found component convDSPOpt_3_convdfE.
INFO-FLOW: Append model convDSPOpt_3_convdfE
INFO-FLOW: Found component convDSPOpt_3_convdgE.
INFO-FLOW: Append model convDSPOpt_3_convdgE
INFO-FLOW: Found component convDSPOpt_3_convdhF.
INFO-FLOW: Append model convDSPOpt_3_convdhF
INFO-FLOW: Found component convDSPOpt_3_convdiF.
INFO-FLOW: Append model convDSPOpt_3_convdiF
INFO-FLOW: Found component convDSPOpt_3_convdjF.
INFO-FLOW: Append model convDSPOpt_3_convdjF
INFO-FLOW: Found component convDSPOpt_3_convdkF.
INFO-FLOW: Append model convDSPOpt_3_convdkF
INFO-FLOW: Found component convDSPOpt_3_convdlF.
INFO-FLOW: Append model convDSPOpt_3_convdlF
INFO-FLOW: Handling components in module [conv3x3_bn_act_DSPop_6] ... 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_6.compgen.tcl 
INFO-FLOW: Found component fifo_w32_d2_A_x3.
INFO-FLOW: Append model fifo_w32_d2_A_x3
INFO-FLOW: Found component fifo_w32_d2_A_x3.
INFO-FLOW: Append model fifo_w32_d2_A_x3
INFO-FLOW: Found component start_for_convDSPdmF.
INFO-FLOW: Append model start_for_convDSPdmF
INFO-FLOW: Handling components in module [conv3padding527716] ... 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding527716.compgen.tcl 
INFO-FLOW: Handling components in module [convDSPOpt_2] ... 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_2.compgen.tcl 
INFO-FLOW: Found component convDSPOpt_2_convdpG.
INFO-FLOW: Append model convDSPOpt_2_convdpG
INFO-FLOW: Found component convDSPOpt_2_convdqG.
INFO-FLOW: Append model convDSPOpt_2_convdqG
INFO-FLOW: Found component convDSPOpt_2_convdrG.
INFO-FLOW: Append model convDSPOpt_2_convdrG
INFO-FLOW: Found component convDSPOpt_2_convdsG.
INFO-FLOW: Append model convDSPOpt_2_convdsG
INFO-FLOW: Found component convDSPOpt_2_convdtH.
INFO-FLOW: Append model convDSPOpt_2_convdtH
INFO-FLOW: Found component convDSPOpt_2_convduH.
INFO-FLOW: Append model convDSPOpt_2_convduH
INFO-FLOW: Found component convDSPOpt_2_convdvH.
INFO-FLOW: Append model convDSPOpt_2_convdvH
INFO-FLOW: Found component convDSPOpt_2_convdwH.
INFO-FLOW: Append model convDSPOpt_2_convdwH
INFO-FLOW: Found component convDSPOpt_2_convdxH.
INFO-FLOW: Append model convDSPOpt_2_convdxH
INFO-FLOW: Found component convDSPOpt_2_convdyH.
INFO-FLOW: Append model convDSPOpt_2_convdyH
INFO-FLOW: Handling components in module [conv3x3_bn_act_DSPop_5] ... 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_5.compgen.tcl 
INFO-FLOW: Found component fifo_w32_d2_A_x4.
INFO-FLOW: Append model fifo_w32_d2_A_x4
INFO-FLOW: Found component fifo_w32_d2_A_x4.
INFO-FLOW: Append model fifo_w32_d2_A_x4
INFO-FLOW: Found component start_for_convDSPdzI.
INFO-FLOW: Append model start_for_convDSPdzI
INFO-FLOW: Handling components in module [conv3padding717] ... 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding717.compgen.tcl 
INFO-FLOW: Handling components in module [convDSPOpt_1] ... 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_1.compgen.tcl 
INFO-FLOW: Found component ultra_net_mul_muldMK.
INFO-FLOW: Append model ultra_net_mul_muldMK
INFO-FLOW: Found component convDSPOpt_1_convdCI.
INFO-FLOW: Append model convDSPOpt_1_convdCI
INFO-FLOW: Found component convDSPOpt_1_convdDI.
INFO-FLOW: Append model convDSPOpt_1_convdDI
INFO-FLOW: Found component convDSPOpt_1_convdEI.
INFO-FLOW: Append model convDSPOpt_1_convdEI
INFO-FLOW: Found component convDSPOpt_1_convdFJ.
INFO-FLOW: Append model convDSPOpt_1_convdFJ
INFO-FLOW: Found component convDSPOpt_1_convdGJ.
INFO-FLOW: Append model convDSPOpt_1_convdGJ
INFO-FLOW: Found component convDSPOpt_1_convdHJ.
INFO-FLOW: Append model convDSPOpt_1_convdHJ
INFO-FLOW: Found component convDSPOpt_1_convdIJ.
INFO-FLOW: Append model convDSPOpt_1_convdIJ
INFO-FLOW: Found component convDSPOpt_1_convdJJ.
INFO-FLOW: Append model convDSPOpt_1_convdJJ
INFO-FLOW: Found component convDSPOpt_1_convdKJ.
INFO-FLOW: Append model convDSPOpt_1_convdKJ
INFO-FLOW: Found component convDSPOpt_1_convdLJ.
INFO-FLOW: Append model convDSPOpt_1_convdLJ
INFO-FLOW: Handling components in module [conv3x3_bn_act_DSPop_3] ... 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_3.compgen.tcl 
INFO-FLOW: Found component fifo_w32_d2_A_x5.
INFO-FLOW: Append model fifo_w32_d2_A_x5
INFO-FLOW: Found component fifo_w32_d2_A_x5.
INFO-FLOW: Append model fifo_w32_d2_A_x5
INFO-FLOW: Found component start_for_convDSPdNK.
INFO-FLOW: Append model start_for_convDSPdNK
INFO-FLOW: Handling components in module [streamInOneRowTwoPix] ... 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/streamInOneRowTwoPix.compgen.tcl 
INFO-FLOW: Handling components in module [streamOutOneRowTwoPi] ... 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/streamOutOneRowTwoPi.compgen.tcl 
INFO-FLOW: Handling components in module [conv1x1convert718] ... 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv1x1convert718.compgen.tcl 
INFO-FLOW: Found component conv1x1convert718dOK.
INFO-FLOW: Append model conv1x1convert718dOK
INFO-FLOW: Handling components in module [simd_mac_DSP2] ... 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_mac_DSP2.compgen.tcl 
INFO-FLOW: Found component ultra_net_ama_adddQK.
INFO-FLOW: Append model ultra_net_ama_adddQK
INFO-FLOW: Handling components in module [conv1x1DSP2] ... 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv1x1DSP2.compgen.tcl 
INFO-FLOW: Found component ultra_net_mul_14ndVL.
INFO-FLOW: Append model ultra_net_mul_14ndVL
INFO-FLOW: Found component conv1x1DSP2_conv_dRK.
INFO-FLOW: Append model conv1x1DSP2_conv_dRK
INFO-FLOW: Found component conv1x1DSP2_conv_dSL.
INFO-FLOW: Append model conv1x1DSP2_conv_dSL
INFO-FLOW: Found component conv1x1DSP2_conv_dTL.
INFO-FLOW: Append model conv1x1DSP2_conv_dTL
INFO-FLOW: Found component conv1x1DSP2_conv_dUL.
INFO-FLOW: Append model conv1x1DSP2_conv_dUL
INFO-FLOW: Handling components in module [conv1x1_DSPopt] ... 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv1x1_DSPopt.compgen.tcl 
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w32_d2_A_x6.
INFO-FLOW: Append model fifo_w32_d2_A_x6
INFO-FLOW: Found component start_for_conv1x1dWL.
INFO-FLOW: Append model start_for_conv1x1dWL
INFO-FLOW: Handling components in module [AddLast_3600u_s] ... 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/AddLast_3600u_s.compgen.tcl 
INFO-FLOW: Found component ultra_net_mul_32sdXL.
INFO-FLOW: Append model ultra_net_mul_32sdXL
INFO-FLOW: Handling components in module [do_compute2] ... 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/do_compute2.compgen.tcl 
INFO-FLOW: Found component fifo_w64_d1024_A.
INFO-FLOW: Append model fifo_w64_d1024_A
INFO-FLOW: Found component fifo_w32_d2_A_x7.
INFO-FLOW: Append model fifo_w32_d2_A_x7
INFO-FLOW: Found component fifo_w192_d1024_A.
INFO-FLOW: Append model fifo_w192_d1024_A
INFO-FLOW: Found component fifo_w32_d2_A_x7.
INFO-FLOW: Append model fifo_w32_d2_A_x7
INFO-FLOW: Found component fifo_w24_d16_A.
INFO-FLOW: Append model fifo_w24_d16_A
INFO-FLOW: Found component fifo_w32_d2_A_x7.
INFO-FLOW: Append model fifo_w32_d2_A_x7
INFO-FLOW: Found component fifo_w24_d16_A.
INFO-FLOW: Append model fifo_w24_d16_A
INFO-FLOW: Found component fifo_w32_d2_A_x7.
INFO-FLOW: Append model fifo_w32_d2_A_x7
INFO-FLOW: Found component fifo_w128_d128_A.
INFO-FLOW: Append model fifo_w128_d128_A
INFO-FLOW: Found component fifo_w32_d2_A_x7.
INFO-FLOW: Append model fifo_w32_d2_A_x7
INFO-FLOW: Found component fifo_w128_d128_A.
INFO-FLOW: Append model fifo_w128_d128_A
INFO-FLOW: Found component fifo_w32_d2_A_x7.
INFO-FLOW: Append model fifo_w32_d2_A_x7
INFO-FLOW: Found component fifo_w32_d128_A.
INFO-FLOW: Append model fifo_w32_d128_A
INFO-FLOW: Found component fifo_w32_d2_A_x7.
INFO-FLOW: Append model fifo_w32_d2_A_x7
INFO-FLOW: Found component fifo_w32_d128_A.
INFO-FLOW: Append model fifo_w32_d128_A
INFO-FLOW: Found component fifo_w32_d2_A_x7.
INFO-FLOW: Append model fifo_w32_d2_A_x7
INFO-FLOW: Found component fifo_w64_d128_A.
INFO-FLOW: Append model fifo_w64_d128_A
INFO-FLOW: Found component fifo_w32_d2_A_x7.
INFO-FLOW: Append model fifo_w32_d2_A_x7
INFO-FLOW: Found component fifo_w64_d128_A.
INFO-FLOW: Append model fifo_w64_d128_A
INFO-FLOW: Found component fifo_w32_d2_A_x7.
INFO-FLOW: Append model fifo_w32_d2_A_x7
INFO-FLOW: Found component fifo_w32_d128_A.
INFO-FLOW: Append model fifo_w32_d128_A
INFO-FLOW: Found component fifo_w32_d2_A_x7.
INFO-FLOW: Append model fifo_w32_d2_A_x7
INFO-FLOW: Found component fifo_w32_d128_A.
INFO-FLOW: Append model fifo_w32_d128_A
INFO-FLOW: Found component fifo_w32_d2_A_x7.
INFO-FLOW: Append model fifo_w32_d2_A_x7
INFO-FLOW: Found component fifo_w16_d128_A.
INFO-FLOW: Append model fifo_w16_d128_A
INFO-FLOW: Found component fifo_w32_d2_A_x7.
INFO-FLOW: Append model fifo_w32_d2_A_x7
INFO-FLOW: Found component fifo_w16_d128_A.
INFO-FLOW: Append model fifo_w16_d128_A
INFO-FLOW: Found component fifo_w32_d2_A_x7.
INFO-FLOW: Append model fifo_w32_d2_A_x7
INFO-FLOW: Found component fifo_w16_d128_A.
INFO-FLOW: Append model fifo_w16_d128_A
INFO-FLOW: Found component fifo_w32_d2_A_x7.
INFO-FLOW: Append model fifo_w32_d2_A_x7
INFO-FLOW: Found component fifo_w16_d128_A.
INFO-FLOW: Append model fifo_w16_d128_A
INFO-FLOW: Found component fifo_w32_d2_A_x7.
INFO-FLOW: Append model fifo_w32_d2_A_x7
INFO-FLOW: Found component fifo_w64_d64_A.
INFO-FLOW: Append model fifo_w64_d64_A
INFO-FLOW: Found component fifo_w32_d2_A_x7.
INFO-FLOW: Append model fifo_w32_d2_A_x7
INFO-FLOW: Found component start_for_StreamidYM.
INFO-FLOW: Append model start_for_StreamidYM
INFO-FLOW: Found component start_for_StreamidZM.
INFO-FLOW: Append model start_for_StreamidZM
INFO-FLOW: Found component start_for_resize_d0M.
INFO-FLOW: Append model start_for_resize_d0M
INFO-FLOW: Found component start_for_conv3x3d1M.
INFO-FLOW: Append model start_for_conv3x3d1M
INFO-FLOW: Found component start_for_max_pood2M.
INFO-FLOW: Append model start_for_max_pood2M
INFO-FLOW: Found component start_for_conv3x3d3M.
INFO-FLOW: Append model start_for_conv3x3d3M
INFO-FLOW: Found component start_for_max_pood4N.
INFO-FLOW: Append model start_for_max_pood4N
INFO-FLOW: Found component start_for_conv3x3d5N.
INFO-FLOW: Append model start_for_conv3x3d5N
INFO-FLOW: Found component start_for_max_pood6N.
INFO-FLOW: Append model start_for_max_pood6N
INFO-FLOW: Found component start_for_conv3x3d7N.
INFO-FLOW: Append model start_for_conv3x3d7N
INFO-FLOW: Found component start_for_max_pood8N.
INFO-FLOW: Append model start_for_max_pood8N
INFO-FLOW: Found component start_for_conv3x3d9N.
INFO-FLOW: Append model start_for_conv3x3d9N
INFO-FLOW: Found component start_for_conv3x3eaO.
INFO-FLOW: Append model start_for_conv3x3eaO
INFO-FLOW: Found component start_for_conv3x3ebO.
INFO-FLOW: Append model start_for_conv3x3ebO
INFO-FLOW: Found component start_for_conv3x3ecO.
INFO-FLOW: Append model start_for_conv3x3ecO
INFO-FLOW: Found component start_for_conv1x1edO.
INFO-FLOW: Append model start_for_conv1x1edO
INFO-FLOW: Found component start_for_AddLasteeO.
INFO-FLOW: Append model start_for_AddLasteeO
INFO-FLOW: Handling components in module [ultra_net] ... 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.compgen.tcl 
INFO-FLOW: Found component ultra_net_control_s_axi.
INFO-FLOW: Append model ultra_net_control_s_axi
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Append model ExtractPixels
INFO-FLOW: Append model StreamingDataWidthCo
INFO-FLOW: Append model StreamingDataWidthCo_1
INFO-FLOW: Append model stream_to_mat
INFO-FLOW: Append model Resize_opr_linear
INFO-FLOW: Append model mat_to_stream
INFO-FLOW: Append model resize
INFO-FLOW: Append model resize_batch
INFO-FLOW: Append model stream_in_row_l0
INFO-FLOW: Append model stream_out_data_l0
INFO-FLOW: Append model conv3padding_l0710
INFO-FLOW: Append model loadInReg9_8u_s
INFO-FLOW: Append model simd_mac9_DSP2
INFO-FLOW: Append model convDSPOpt_l0
INFO-FLOW: Append model bn_qurelu_fixed
INFO-FLOW: Append model streamBnRelu_l0
INFO-FLOW: Append model conv3x3_l0_bn_act_DS
INFO-FLOW: Append model max2_PE_4u_16u_s
INFO-FLOW: Append model max_pool2x2_3
INFO-FLOW: Append model stream_in_row_4
INFO-FLOW: Append model stream_out_data
INFO-FLOW: Append model conv3padding711
INFO-FLOW: Append model pack_weight_data_2
INFO-FLOW: Append model simd_MAC_2
INFO-FLOW: Append model convDSPOpt_5
INFO-FLOW: Append model conv3x3_bn_act_DSPop
INFO-FLOW: Append model max_pool2x2
INFO-FLOW: Append model stream_in_row
INFO-FLOW: Append model stream_out_data_1
INFO-FLOW: Append model conv3padding712
INFO-FLOW: Append model pack_weight_data
INFO-FLOW: Append model simd_MAC
INFO-FLOW: Append model bn_qurelu_fixed_1
INFO-FLOW: Append model convDSPOpt_4
INFO-FLOW: Append model conv3x3_bn_act_DSPop_1
INFO-FLOW: Append model max_pool2x2_1
INFO-FLOW: Append model stream_in_row_1
INFO-FLOW: Append model stream_out_data_2
INFO-FLOW: Append model conv3padding713
INFO-FLOW: Append model pack_weight_data_1
INFO-FLOW: Append model simd_MAC_1
INFO-FLOW: Append model convDSPOpt
INFO-FLOW: Append model conv3x3_bn_act_DSPop_2
INFO-FLOW: Append model max_pool2x2_2
INFO-FLOW: Append model stream_in_row_2
INFO-FLOW: Append model stream_out_data_3
INFO-FLOW: Append model conv3padding714
INFO-FLOW: Append model convDSPOpt525
INFO-FLOW: Append model conv3x3_bn_act_DSPop_4
INFO-FLOW: Append model stream_in_row_3
INFO-FLOW: Append model stream_out_data_4
INFO-FLOW: Append model conv3padding526715
INFO-FLOW: Append model convDSPOpt_3
INFO-FLOW: Append model conv3x3_bn_act_DSPop_6
INFO-FLOW: Append model conv3padding527716
INFO-FLOW: Append model convDSPOpt_2
INFO-FLOW: Append model conv3x3_bn_act_DSPop_5
INFO-FLOW: Append model conv3padding717
INFO-FLOW: Append model convDSPOpt_1
INFO-FLOW: Append model conv3x3_bn_act_DSPop_3
INFO-FLOW: Append model streamInOneRowTwoPix
INFO-FLOW: Append model streamOutOneRowTwoPi
INFO-FLOW: Append model conv1x1convert718
INFO-FLOW: Append model simd_mac_DSP2
INFO-FLOW: Append model conv1x1DSP2
INFO-FLOW: Append model conv1x1_DSPopt
INFO-FLOW: Append model AddLast_3600u_s
INFO-FLOW: Append model do_compute2
INFO-FLOW: Append model ultra_net
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: ultra_net_mul_32sbkb ultra_net_mul_32scud ultra_net_mul_27njbC ultra_net_mul_20skbM ultra_net_mul_mullbW Resize_opr_lineardEe Resize_opr_linearg8j fifo_w8_d1024_A fifo_w8_d1024_A fifo_w8_d1024_A fifo_w8_d1024_A fifo_w8_d1024_A fifo_w8_d1024_A start_for_Resize_mb6 start_for_mat_to_ncg ultra_net_mux_42_ocq conv3padding_l071pcA ultra_net_mul_multde convDSPOpt_l0_conudo convDSPOpt_l0_convdy convDSPOpt_l0_conwdI convDSPOpt_l0_conxdS convDSPOpt_l0_conyd2 convDSPOpt_l0_conzec convDSPOpt_l0_conAem convDSPOpt_l0_conBew convDSPOpt_l0_conCeG convDSPOpt_l0_conDeQ convDSPOpt_l0_conEe0 convDSPOpt_l0_conFfa convDSPOpt_l0_conGfk convDSPOpt_l0_conHfu convDSPOpt_l0_conIfE convDSPOpt_l0_conJfO convDSPOpt_l0_conKfY convDSPOpt_l0_conLf8 convDSPOpt_l0_conMgi convDSPOpt_l0_conNgs convDSPOpt_l0_conOgC convDSPOpt_l0_conPgM convDSPOpt_l0_conQgW convDSPOpt_l0_conRg6 convDSPOpt_l0_conShg convDSPOpt_l0_conThq convDSPOpt_l0_conUhA convDSPOpt_l0_conVhK convDSPOpt_l0_conWhU convDSPOpt_l0_conXh4 convDSPOpt_l0_conYie convDSPOpt_l0_conZio convDSPOpt_l0_con0iy convDSPOpt_l0_con1iI convDSPOpt_l0_con2iS convDSPOpt_l0_con3i2 convDSPOpt_l0_con4jc convDSPOpt_l0_con5jm convDSPOpt_l0_con6jw convDSPOpt_l0_con7jG convDSPOpt_l0_con8jQ convDSPOpt_l0_con9j0 convDSPOpt_l0_conbak convDSPOpt_l0_conbbk convDSPOpt_l0_conbck convDSPOpt_l0_conbdk convDSPOpt_l0_conbek convDSPOpt_l0_conbfk ultra_net_mac_mulbgk fifo_w72_d2_A fifo_w32_d2_A fifo_w416_d2_A fifo_w32_d2_A start_for_convDSPbhl start_for_streamBbil max_pool2x2_3_rowbjl ultra_net_mac_mulbkl conv3padding711_rbll ultra_net_mul_mulbml ultra_net_mul_12nbHp ultra_net_mul_mulbIp ultra_net_mul_mulbJp ultra_net_mul_mulbKp convDSPOpt_5_convbnm convDSPOpt_5_convbom convDSPOpt_5_convbpm convDSPOpt_5_convbqm convDSPOpt_5_convbrm convDSPOpt_5_convbsm convDSPOpt_5_convbtn convDSPOpt_5_convbun convDSPOpt_5_convbvn convDSPOpt_5_convbwn convDSPOpt_5_convbxn convDSPOpt_5_convbyn convDSPOpt_5_convbzo convDSPOpt_5_convbAo convDSPOpt_5_convbBo convDSPOpt_5_convbCo convDSPOpt_5_convbDo convDSPOpt_5_convbEo convDSPOpt_5_convbFp convDSPOpt_5_convbGp fifo_w128_d2_A fifo_w32_d2_A_x start_for_convDSPbLp max_pool2x2_row_sbMq ultra_net_mac_mulbNq conv3padding712_rbOq ultra_net_mul_mulbQq ultra_net_mul_13ncvx convDSPOpt_4_convbRq convDSPOpt_4_convbSr convDSPOpt_4_convbTr convDSPOpt_4_convbUr convDSPOpt_4_convbVr convDSPOpt_4_convbWr convDSPOpt_4_convbXr convDSPOpt_4_convbYs convDSPOpt_4_convbZs convDSPOpt_4_convb0s convDSPOpt_4_convb1s convDSPOpt_4_convb2s convDSPOpt_4_convb3s convDSPOpt_4_convb4t convDSPOpt_4_convb5t convDSPOpt_4_convb6t convDSPOpt_4_convb7t convDSPOpt_4_convb8t convDSPOpt_4_convb9t convDSPOpt_4_convcau convDSPOpt_4_convcbu convDSPOpt_4_convccu convDSPOpt_4_convcdu convDSPOpt_4_convceu convDSPOpt_4_convcfu convDSPOpt_4_convcgu convDSPOpt_4_convchv convDSPOpt_4_convciv convDSPOpt_4_convcjv convDSPOpt_4_convckv convDSPOpt_4_convclv convDSPOpt_4_convcmv convDSPOpt_4_convcnw convDSPOpt_4_convcow convDSPOpt_4_convcpw convDSPOpt_4_convcqw convDSPOpt_4_convcrw convDSPOpt_4_convcsw convDSPOpt_4_convctx convDSPOpt_4_convcux fifo_w64_d2_A fifo_w32_d2_A_x0 start_for_convDSPcwx max_pool2x2_1_rowcxx ultra_net_mac_mulcyx conv3padding713_rczy ultra_net_mul_mulcUB convDSPOpt_conv_3cAy convDSPOpt_conv_3cBy convDSPOpt_conv_3cCy convDSPOpt_conv_3cDy convDSPOpt_conv_3cEy convDSPOpt_conv_3cFz convDSPOpt_conv_3cGz convDSPOpt_conv_3cHz convDSPOpt_conv_3cIz convDSPOpt_conv_3cJz convDSPOpt_conv_3cKz convDSPOpt_conv_3cLz convDSPOpt_conv_3cMA convDSPOpt_conv_3cNA convDSPOpt_conv_3cOA convDSPOpt_conv_3cPA convDSPOpt_conv_3cQA convDSPOpt_conv_3cRA convDSPOpt_conv_3cSB convDSPOpt_conv_3cTB fifo_w64_d2_A_x fifo_w32_d2_A_x1 start_for_convDSPcVB max_pool2x2_2_rowcWB conv3padding714_rcXB ultra_net_mul_mulc8D convDSPOpt525_concYC convDSPOpt525_concZC convDSPOpt525_conc0C convDSPOpt525_conc1C convDSPOpt525_conc2C convDSPOpt525_conc3C convDSPOpt525_conc4D convDSPOpt525_conc5D convDSPOpt525_conc6D convDSPOpt525_conc7D fifo_w32_d2_A_x2 fifo_w32_d2_A_x2 start_for_convDSPc9D conv3padding52671daE convDSPOpt_3_convdcE convDSPOpt_3_convddE convDSPOpt_3_convdeE convDSPOpt_3_convdfE convDSPOpt_3_convdgE convDSPOpt_3_convdhF convDSPOpt_3_convdiF convDSPOpt_3_convdjF convDSPOpt_3_convdkF convDSPOpt_3_convdlF fifo_w32_d2_A_x3 fifo_w32_d2_A_x3 start_for_convDSPdmF convDSPOpt_2_convdpG convDSPOpt_2_convdqG convDSPOpt_2_convdrG convDSPOpt_2_convdsG convDSPOpt_2_convdtH convDSPOpt_2_convduH convDSPOpt_2_convdvH convDSPOpt_2_convdwH convDSPOpt_2_convdxH convDSPOpt_2_convdyH fifo_w32_d2_A_x4 fifo_w32_d2_A_x4 start_for_convDSPdzI ultra_net_mul_muldMK convDSPOpt_1_convdCI convDSPOpt_1_convdDI convDSPOpt_1_convdEI convDSPOpt_1_convdFJ convDSPOpt_1_convdGJ convDSPOpt_1_convdHJ convDSPOpt_1_convdIJ convDSPOpt_1_convdJJ convDSPOpt_1_convdKJ convDSPOpt_1_convdLJ fifo_w32_d2_A_x5 fifo_w32_d2_A_x5 start_for_convDSPdNK conv1x1convert718dOK ultra_net_ama_adddQK ultra_net_mul_14ndVL conv1x1DSP2_conv_dRK conv1x1DSP2_conv_dSL conv1x1DSP2_conv_dTL conv1x1DSP2_conv_dUL fifo_w16_d2_A fifo_w32_d2_A_x6 start_for_conv1x1dWL ultra_net_mul_32sdXL fifo_w64_d1024_A fifo_w32_d2_A_x7 fifo_w192_d1024_A fifo_w32_d2_A_x7 fifo_w24_d16_A fifo_w32_d2_A_x7 fifo_w24_d16_A fifo_w32_d2_A_x7 fifo_w128_d128_A fifo_w32_d2_A_x7 fifo_w128_d128_A fifo_w32_d2_A_x7 fifo_w32_d128_A fifo_w32_d2_A_x7 fifo_w32_d128_A fifo_w32_d2_A_x7 fifo_w64_d128_A fifo_w32_d2_A_x7 fifo_w64_d128_A fifo_w32_d2_A_x7 fifo_w32_d128_A fifo_w32_d2_A_x7 fifo_w32_d128_A fifo_w32_d2_A_x7 fifo_w16_d128_A fifo_w32_d2_A_x7 fifo_w16_d128_A fifo_w32_d2_A_x7 fifo_w16_d128_A fifo_w32_d2_A_x7 fifo_w16_d128_A fifo_w32_d2_A_x7 fifo_w64_d64_A fifo_w32_d2_A_x7 start_for_StreamidYM start_for_StreamidZM start_for_resize_d0M start_for_conv3x3d1M start_for_max_pood2M start_for_conv3x3d3M start_for_max_pood4N start_for_conv3x3d5N start_for_max_pood6N start_for_conv3x3d7N start_for_max_pood8N start_for_conv3x3d9N start_for_conv3x3eaO start_for_conv3x3ebO start_for_conv3x3ecO start_for_conv1x1edO start_for_AddLasteeO ultra_net_control_s_axi regslice_core ExtractPixels StreamingDataWidthCo StreamingDataWidthCo_1 stream_to_mat Resize_opr_linear mat_to_stream resize resize_batch stream_in_row_l0 stream_out_data_l0 conv3padding_l0710 loadInReg9_8u_s simd_mac9_DSP2 convDSPOpt_l0 bn_qurelu_fixed streamBnRelu_l0 conv3x3_l0_bn_act_DS max2_PE_4u_16u_s max_pool2x2_3 stream_in_row_4 stream_out_data conv3padding711 pack_weight_data_2 simd_MAC_2 convDSPOpt_5 conv3x3_bn_act_DSPop max_pool2x2 stream_in_row stream_out_data_1 conv3padding712 pack_weight_data simd_MAC bn_qurelu_fixed_1 convDSPOpt_4 conv3x3_bn_act_DSPop_1 max_pool2x2_1 stream_in_row_1 stream_out_data_2 conv3padding713 pack_weight_data_1 simd_MAC_1 convDSPOpt conv3x3_bn_act_DSPop_2 max_pool2x2_2 stream_in_row_2 stream_out_data_3 conv3padding714 convDSPOpt525 conv3x3_bn_act_DSPop_4 stream_in_row_3 stream_out_data_4 conv3padding526715 convDSPOpt_3 conv3x3_bn_act_DSPop_6 conv3padding527716 convDSPOpt_2 conv3x3_bn_act_DSPop_5 conv3padding717 convDSPOpt_1 conv3x3_bn_act_DSPop_3 streamInOneRowTwoPix streamOutOneRowTwoPi conv1x1convert718 simd_mac_DSP2 conv1x1DSP2 conv1x1_DSPopt AddLast_3600u_s do_compute2 ultra_net
INFO-FLOW: To file: write model ultra_net_mul_32sbkb
INFO-FLOW: To file: write model ultra_net_mul_32scud
INFO-FLOW: To file: write model ultra_net_mul_27njbC
INFO-FLOW: To file: write model ultra_net_mul_20skbM
INFO-FLOW: To file: write model ultra_net_mul_mullbW
INFO-FLOW: To file: write model Resize_opr_lineardEe
INFO-FLOW: To file: write model Resize_opr_linearg8j
INFO-FLOW: To file: write model fifo_w8_d1024_A
INFO-FLOW: To file: write model fifo_w8_d1024_A
INFO-FLOW: To file: write model fifo_w8_d1024_A
INFO-FLOW: To file: write model fifo_w8_d1024_A
INFO-FLOW: To file: write model fifo_w8_d1024_A
INFO-FLOW: To file: write model fifo_w8_d1024_A
INFO-FLOW: To file: write model start_for_Resize_mb6
INFO-FLOW: To file: write model start_for_mat_to_ncg
INFO-FLOW: To file: write model ultra_net_mux_42_ocq
INFO-FLOW: To file: write model conv3padding_l071pcA
INFO-FLOW: To file: write model ultra_net_mul_multde
INFO-FLOW: To file: write model convDSPOpt_l0_conudo
INFO-FLOW: To file: write model convDSPOpt_l0_convdy
INFO-FLOW: To file: write model convDSPOpt_l0_conwdI
INFO-FLOW: To file: write model convDSPOpt_l0_conxdS
INFO-FLOW: To file: write model convDSPOpt_l0_conyd2
INFO-FLOW: To file: write model convDSPOpt_l0_conzec
INFO-FLOW: To file: write model convDSPOpt_l0_conAem
INFO-FLOW: To file: write model convDSPOpt_l0_conBew
INFO-FLOW: To file: write model convDSPOpt_l0_conCeG
INFO-FLOW: To file: write model convDSPOpt_l0_conDeQ
INFO-FLOW: To file: write model convDSPOpt_l0_conEe0
INFO-FLOW: To file: write model convDSPOpt_l0_conFfa
INFO-FLOW: To file: write model convDSPOpt_l0_conGfk
INFO-FLOW: To file: write model convDSPOpt_l0_conHfu
INFO-FLOW: To file: write model convDSPOpt_l0_conIfE
INFO-FLOW: To file: write model convDSPOpt_l0_conJfO
INFO-FLOW: To file: write model convDSPOpt_l0_conKfY
INFO-FLOW: To file: write model convDSPOpt_l0_conLf8
INFO-FLOW: To file: write model convDSPOpt_l0_conMgi
INFO-FLOW: To file: write model convDSPOpt_l0_conNgs
INFO-FLOW: To file: write model convDSPOpt_l0_conOgC
INFO-FLOW: To file: write model convDSPOpt_l0_conPgM
INFO-FLOW: To file: write model convDSPOpt_l0_conQgW
INFO-FLOW: To file: write model convDSPOpt_l0_conRg6
INFO-FLOW: To file: write model convDSPOpt_l0_conShg
INFO-FLOW: To file: write model convDSPOpt_l0_conThq
INFO-FLOW: To file: write model convDSPOpt_l0_conUhA
INFO-FLOW: To file: write model convDSPOpt_l0_conVhK
INFO-FLOW: To file: write model convDSPOpt_l0_conWhU
INFO-FLOW: To file: write model convDSPOpt_l0_conXh4
INFO-FLOW: To file: write model convDSPOpt_l0_conYie
INFO-FLOW: To file: write model convDSPOpt_l0_conZio
INFO-FLOW: To file: write model convDSPOpt_l0_con0iy
INFO-FLOW: To file: write model convDSPOpt_l0_con1iI
INFO-FLOW: To file: write model convDSPOpt_l0_con2iS
INFO-FLOW: To file: write model convDSPOpt_l0_con3i2
INFO-FLOW: To file: write model convDSPOpt_l0_con4jc
INFO-FLOW: To file: write model convDSPOpt_l0_con5jm
INFO-FLOW: To file: write model convDSPOpt_l0_con6jw
INFO-FLOW: To file: write model convDSPOpt_l0_con7jG
INFO-FLOW: To file: write model convDSPOpt_l0_con8jQ
INFO-FLOW: To file: write model convDSPOpt_l0_con9j0
INFO-FLOW: To file: write model convDSPOpt_l0_conbak
INFO-FLOW: To file: write model convDSPOpt_l0_conbbk
INFO-FLOW: To file: write model convDSPOpt_l0_conbck
INFO-FLOW: To file: write model convDSPOpt_l0_conbdk
INFO-FLOW: To file: write model convDSPOpt_l0_conbek
INFO-FLOW: To file: write model convDSPOpt_l0_conbfk
INFO-FLOW: To file: write model ultra_net_mac_mulbgk
INFO-FLOW: To file: write model fifo_w72_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w416_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model start_for_convDSPbhl
INFO-FLOW: To file: write model start_for_streamBbil
INFO-FLOW: To file: write model max_pool2x2_3_rowbjl
INFO-FLOW: To file: write model ultra_net_mac_mulbkl
INFO-FLOW: To file: write model conv3padding711_rbll
INFO-FLOW: To file: write model ultra_net_mul_mulbml
INFO-FLOW: To file: write model ultra_net_mul_12nbHp
INFO-FLOW: To file: write model ultra_net_mul_mulbIp
INFO-FLOW: To file: write model ultra_net_mul_mulbJp
INFO-FLOW: To file: write model ultra_net_mul_mulbKp
INFO-FLOW: To file: write model convDSPOpt_5_convbnm
INFO-FLOW: To file: write model convDSPOpt_5_convbom
INFO-FLOW: To file: write model convDSPOpt_5_convbpm
INFO-FLOW: To file: write model convDSPOpt_5_convbqm
INFO-FLOW: To file: write model convDSPOpt_5_convbrm
INFO-FLOW: To file: write model convDSPOpt_5_convbsm
INFO-FLOW: To file: write model convDSPOpt_5_convbtn
INFO-FLOW: To file: write model convDSPOpt_5_convbun
INFO-FLOW: To file: write model convDSPOpt_5_convbvn
INFO-FLOW: To file: write model convDSPOpt_5_convbwn
INFO-FLOW: To file: write model convDSPOpt_5_convbxn
INFO-FLOW: To file: write model convDSPOpt_5_convbyn
INFO-FLOW: To file: write model convDSPOpt_5_convbzo
INFO-FLOW: To file: write model convDSPOpt_5_convbAo
INFO-FLOW: To file: write model convDSPOpt_5_convbBo
INFO-FLOW: To file: write model convDSPOpt_5_convbCo
INFO-FLOW: To file: write model convDSPOpt_5_convbDo
INFO-FLOW: To file: write model convDSPOpt_5_convbEo
INFO-FLOW: To file: write model convDSPOpt_5_convbFp
INFO-FLOW: To file: write model convDSPOpt_5_convbGp
INFO-FLOW: To file: write model fifo_w128_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A_x
INFO-FLOW: To file: write model start_for_convDSPbLp
INFO-FLOW: To file: write model max_pool2x2_row_sbMq
INFO-FLOW: To file: write model ultra_net_mac_mulbNq
INFO-FLOW: To file: write model conv3padding712_rbOq
INFO-FLOW: To file: write model ultra_net_mul_mulbQq
INFO-FLOW: To file: write model ultra_net_mul_13ncvx
INFO-FLOW: To file: write model convDSPOpt_4_convbRq
INFO-FLOW: To file: write model convDSPOpt_4_convbSr
INFO-FLOW: To file: write model convDSPOpt_4_convbTr
INFO-FLOW: To file: write model convDSPOpt_4_convbUr
INFO-FLOW: To file: write model convDSPOpt_4_convbVr
INFO-FLOW: To file: write model convDSPOpt_4_convbWr
INFO-FLOW: To file: write model convDSPOpt_4_convbXr
INFO-FLOW: To file: write model convDSPOpt_4_convbYs
INFO-FLOW: To file: write model convDSPOpt_4_convbZs
INFO-FLOW: To file: write model convDSPOpt_4_convb0s
INFO-FLOW: To file: write model convDSPOpt_4_convb1s
INFO-FLOW: To file: write model convDSPOpt_4_convb2s
INFO-FLOW: To file: write model convDSPOpt_4_convb3s
INFO-FLOW: To file: write model convDSPOpt_4_convb4t
INFO-FLOW: To file: write model convDSPOpt_4_convb5t
INFO-FLOW: To file: write model convDSPOpt_4_convb6t
INFO-FLOW: To file: write model convDSPOpt_4_convb7t
INFO-FLOW: To file: write model convDSPOpt_4_convb8t
INFO-FLOW: To file: write model convDSPOpt_4_convb9t
INFO-FLOW: To file: write model convDSPOpt_4_convcau
INFO-FLOW: To file: write model convDSPOpt_4_convcbu
INFO-FLOW: To file: write model convDSPOpt_4_convccu
INFO-FLOW: To file: write model convDSPOpt_4_convcdu
INFO-FLOW: To file: write model convDSPOpt_4_convceu
INFO-FLOW: To file: write model convDSPOpt_4_convcfu
INFO-FLOW: To file: write model convDSPOpt_4_convcgu
INFO-FLOW: To file: write model convDSPOpt_4_convchv
INFO-FLOW: To file: write model convDSPOpt_4_convciv
INFO-FLOW: To file: write model convDSPOpt_4_convcjv
INFO-FLOW: To file: write model convDSPOpt_4_convckv
INFO-FLOW: To file: write model convDSPOpt_4_convclv
INFO-FLOW: To file: write model convDSPOpt_4_convcmv
INFO-FLOW: To file: write model convDSPOpt_4_convcnw
INFO-FLOW: To file: write model convDSPOpt_4_convcow
INFO-FLOW: To file: write model convDSPOpt_4_convcpw
INFO-FLOW: To file: write model convDSPOpt_4_convcqw
INFO-FLOW: To file: write model convDSPOpt_4_convcrw
INFO-FLOW: To file: write model convDSPOpt_4_convcsw
INFO-FLOW: To file: write model convDSPOpt_4_convctx
INFO-FLOW: To file: write model convDSPOpt_4_convcux
INFO-FLOW: To file: write model fifo_w64_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A_x0
INFO-FLOW: To file: write model start_for_convDSPcwx
INFO-FLOW: To file: write model max_pool2x2_1_rowcxx
INFO-FLOW: To file: write model ultra_net_mac_mulcyx
INFO-FLOW: To file: write model conv3padding713_rczy
INFO-FLOW: To file: write model ultra_net_mul_mulcUB
INFO-FLOW: To file: write model convDSPOpt_conv_3cAy
INFO-FLOW: To file: write model convDSPOpt_conv_3cBy
INFO-FLOW: To file: write model convDSPOpt_conv_3cCy
INFO-FLOW: To file: write model convDSPOpt_conv_3cDy
INFO-FLOW: To file: write model convDSPOpt_conv_3cEy
INFO-FLOW: To file: write model convDSPOpt_conv_3cFz
INFO-FLOW: To file: write model convDSPOpt_conv_3cGz
INFO-FLOW: To file: write model convDSPOpt_conv_3cHz
INFO-FLOW: To file: write model convDSPOpt_conv_3cIz
INFO-FLOW: To file: write model convDSPOpt_conv_3cJz
INFO-FLOW: To file: write model convDSPOpt_conv_3cKz
INFO-FLOW: To file: write model convDSPOpt_conv_3cLz
INFO-FLOW: To file: write model convDSPOpt_conv_3cMA
INFO-FLOW: To file: write model convDSPOpt_conv_3cNA
INFO-FLOW: To file: write model convDSPOpt_conv_3cOA
INFO-FLOW: To file: write model convDSPOpt_conv_3cPA
INFO-FLOW: To file: write model convDSPOpt_conv_3cQA
INFO-FLOW: To file: write model convDSPOpt_conv_3cRA
INFO-FLOW: To file: write model convDSPOpt_conv_3cSB
INFO-FLOW: To file: write model convDSPOpt_conv_3cTB
INFO-FLOW: To file: write model fifo_w64_d2_A_x
INFO-FLOW: To file: write model fifo_w32_d2_A_x1
INFO-FLOW: To file: write model start_for_convDSPcVB
INFO-FLOW: To file: write model max_pool2x2_2_rowcWB
INFO-FLOW: To file: write model conv3padding714_rcXB
INFO-FLOW: To file: write model ultra_net_mul_mulc8D
INFO-FLOW: To file: write model convDSPOpt525_concYC
INFO-FLOW: To file: write model convDSPOpt525_concZC
INFO-FLOW: To file: write model convDSPOpt525_conc0C
INFO-FLOW: To file: write model convDSPOpt525_conc1C
INFO-FLOW: To file: write model convDSPOpt525_conc2C
INFO-FLOW: To file: write model convDSPOpt525_conc3C
INFO-FLOW: To file: write model convDSPOpt525_conc4D
INFO-FLOW: To file: write model convDSPOpt525_conc5D
INFO-FLOW: To file: write model convDSPOpt525_conc6D
INFO-FLOW: To file: write model convDSPOpt525_conc7D
INFO-FLOW: To file: write model fifo_w32_d2_A_x2
INFO-FLOW: To file: write model fifo_w32_d2_A_x2
INFO-FLOW: To file: write model start_for_convDSPc9D
INFO-FLOW: To file: write model conv3padding52671daE
INFO-FLOW: To file: write model convDSPOpt_3_convdcE
INFO-FLOW: To file: write model convDSPOpt_3_convddE
INFO-FLOW: To file: write model convDSPOpt_3_convdeE
INFO-FLOW: To file: write model convDSPOpt_3_convdfE
INFO-FLOW: To file: write model convDSPOpt_3_convdgE
INFO-FLOW: To file: write model convDSPOpt_3_convdhF
INFO-FLOW: To file: write model convDSPOpt_3_convdiF
INFO-FLOW: To file: write model convDSPOpt_3_convdjF
INFO-FLOW: To file: write model convDSPOpt_3_convdkF
INFO-FLOW: To file: write model convDSPOpt_3_convdlF
INFO-FLOW: To file: write model fifo_w32_d2_A_x3
INFO-FLOW: To file: write model fifo_w32_d2_A_x3
INFO-FLOW: To file: write model start_for_convDSPdmF
INFO-FLOW: To file: write model convDSPOpt_2_convdpG
INFO-FLOW: To file: write model convDSPOpt_2_convdqG
INFO-FLOW: To file: write model convDSPOpt_2_convdrG
INFO-FLOW: To file: write model convDSPOpt_2_convdsG
INFO-FLOW: To file: write model convDSPOpt_2_convdtH
INFO-FLOW: To file: write model convDSPOpt_2_convduH
INFO-FLOW: To file: write model convDSPOpt_2_convdvH
INFO-FLOW: To file: write model convDSPOpt_2_convdwH
INFO-FLOW: To file: write model convDSPOpt_2_convdxH
INFO-FLOW: To file: write model convDSPOpt_2_convdyH
INFO-FLOW: To file: write model fifo_w32_d2_A_x4
INFO-FLOW: To file: write model fifo_w32_d2_A_x4
INFO-FLOW: To file: write model start_for_convDSPdzI
INFO-FLOW: To file: write model ultra_net_mul_muldMK
INFO-FLOW: To file: write model convDSPOpt_1_convdCI
INFO-FLOW: To file: write model convDSPOpt_1_convdDI
INFO-FLOW: To file: write model convDSPOpt_1_convdEI
INFO-FLOW: To file: write model convDSPOpt_1_convdFJ
INFO-FLOW: To file: write model convDSPOpt_1_convdGJ
INFO-FLOW: To file: write model convDSPOpt_1_convdHJ
INFO-FLOW: To file: write model convDSPOpt_1_convdIJ
INFO-FLOW: To file: write model convDSPOpt_1_convdJJ
INFO-FLOW: To file: write model convDSPOpt_1_convdKJ
INFO-FLOW: To file: write model convDSPOpt_1_convdLJ
INFO-FLOW: To file: write model fifo_w32_d2_A_x5
INFO-FLOW: To file: write model fifo_w32_d2_A_x5
INFO-FLOW: To file: write model start_for_convDSPdNK
INFO-FLOW: To file: write model conv1x1convert718dOK
INFO-FLOW: To file: write model ultra_net_ama_adddQK
INFO-FLOW: To file: write model ultra_net_mul_14ndVL
INFO-FLOW: To file: write model conv1x1DSP2_conv_dRK
INFO-FLOW: To file: write model conv1x1DSP2_conv_dSL
INFO-FLOW: To file: write model conv1x1DSP2_conv_dTL
INFO-FLOW: To file: write model conv1x1DSP2_conv_dUL
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A_x6
INFO-FLOW: To file: write model start_for_conv1x1dWL
INFO-FLOW: To file: write model ultra_net_mul_32sdXL
INFO-FLOW: To file: write model fifo_w64_d1024_A
INFO-FLOW: To file: write model fifo_w32_d2_A_x7
INFO-FLOW: To file: write model fifo_w192_d1024_A
INFO-FLOW: To file: write model fifo_w32_d2_A_x7
INFO-FLOW: To file: write model fifo_w24_d16_A
INFO-FLOW: To file: write model fifo_w32_d2_A_x7
INFO-FLOW: To file: write model fifo_w24_d16_A
INFO-FLOW: To file: write model fifo_w32_d2_A_x7
INFO-FLOW: To file: write model fifo_w128_d128_A
INFO-FLOW: To file: write model fifo_w32_d2_A_x7
INFO-FLOW: To file: write model fifo_w128_d128_A
INFO-FLOW: To file: write model fifo_w32_d2_A_x7
INFO-FLOW: To file: write model fifo_w32_d128_A
INFO-FLOW: To file: write model fifo_w32_d2_A_x7
INFO-FLOW: To file: write model fifo_w32_d128_A
INFO-FLOW: To file: write model fifo_w32_d2_A_x7
INFO-FLOW: To file: write model fifo_w64_d128_A
INFO-FLOW: To file: write model fifo_w32_d2_A_x7
INFO-FLOW: To file: write model fifo_w64_d128_A
INFO-FLOW: To file: write model fifo_w32_d2_A_x7
INFO-FLOW: To file: write model fifo_w32_d128_A
INFO-FLOW: To file: write model fifo_w32_d2_A_x7
INFO-FLOW: To file: write model fifo_w32_d128_A
INFO-FLOW: To file: write model fifo_w32_d2_A_x7
INFO-FLOW: To file: write model fifo_w16_d128_A
INFO-FLOW: To file: write model fifo_w32_d2_A_x7
INFO-FLOW: To file: write model fifo_w16_d128_A
INFO-FLOW: To file: write model fifo_w32_d2_A_x7
INFO-FLOW: To file: write model fifo_w16_d128_A
INFO-FLOW: To file: write model fifo_w32_d2_A_x7
INFO-FLOW: To file: write model fifo_w16_d128_A
INFO-FLOW: To file: write model fifo_w32_d2_A_x7
INFO-FLOW: To file: write model fifo_w64_d64_A
INFO-FLOW: To file: write model fifo_w32_d2_A_x7
INFO-FLOW: To file: write model start_for_StreamidYM
INFO-FLOW: To file: write model start_for_StreamidZM
INFO-FLOW: To file: write model start_for_resize_d0M
INFO-FLOW: To file: write model start_for_conv3x3d1M
INFO-FLOW: To file: write model start_for_max_pood2M
INFO-FLOW: To file: write model start_for_conv3x3d3M
INFO-FLOW: To file: write model start_for_max_pood4N
INFO-FLOW: To file: write model start_for_conv3x3d5N
INFO-FLOW: To file: write model start_for_max_pood6N
INFO-FLOW: To file: write model start_for_conv3x3d7N
INFO-FLOW: To file: write model start_for_max_pood8N
INFO-FLOW: To file: write model start_for_conv3x3d9N
INFO-FLOW: To file: write model start_for_conv3x3eaO
INFO-FLOW: To file: write model start_for_conv3x3ebO
INFO-FLOW: To file: write model start_for_conv3x3ecO
INFO-FLOW: To file: write model start_for_conv1x1edO
INFO-FLOW: To file: write model start_for_AddLasteeO
INFO-FLOW: To file: write model ultra_net_control_s_axi
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model ExtractPixels
INFO-FLOW: To file: write model StreamingDataWidthCo
INFO-FLOW: To file: write model StreamingDataWidthCo_1
INFO-FLOW: To file: write model stream_to_mat
INFO-FLOW: To file: write model Resize_opr_linear
INFO-FLOW: To file: write model mat_to_stream
INFO-FLOW: To file: write model resize
INFO-FLOW: To file: write model resize_batch
INFO-FLOW: To file: write model stream_in_row_l0
INFO-FLOW: To file: write model stream_out_data_l0
INFO-FLOW: To file: write model conv3padding_l0710
INFO-FLOW: To file: write model loadInReg9_8u_s
INFO-FLOW: To file: write model simd_mac9_DSP2
INFO-FLOW: To file: write model convDSPOpt_l0
INFO-FLOW: To file: write model bn_qurelu_fixed
INFO-FLOW: To file: write model streamBnRelu_l0
INFO-FLOW: To file: write model conv3x3_l0_bn_act_DS
INFO-FLOW: To file: write model max2_PE_4u_16u_s
INFO-FLOW: To file: write model max_pool2x2_3
INFO-FLOW: To file: write model stream_in_row_4
INFO-FLOW: To file: write model stream_out_data
INFO-FLOW: To file: write model conv3padding711
INFO-FLOW: To file: write model pack_weight_data_2
INFO-FLOW: To file: write model simd_MAC_2
INFO-FLOW: To file: write model convDSPOpt_5
INFO-FLOW: To file: write model conv3x3_bn_act_DSPop
INFO-FLOW: To file: write model max_pool2x2
INFO-FLOW: To file: write model stream_in_row
INFO-FLOW: To file: write model stream_out_data_1
INFO-FLOW: To file: write model conv3padding712
INFO-FLOW: To file: write model pack_weight_data
INFO-FLOW: To file: write model simd_MAC
INFO-FLOW: To file: write model bn_qurelu_fixed_1
INFO-FLOW: To file: write model convDSPOpt_4
INFO-FLOW: To file: write model conv3x3_bn_act_DSPop_1
INFO-FLOW: To file: write model max_pool2x2_1
INFO-FLOW: To file: write model stream_in_row_1
INFO-FLOW: To file: write model stream_out_data_2
INFO-FLOW: To file: write model conv3padding713
INFO-FLOW: To file: write model pack_weight_data_1
INFO-FLOW: To file: write model simd_MAC_1
INFO-FLOW: To file: write model convDSPOpt
INFO-FLOW: To file: write model conv3x3_bn_act_DSPop_2
INFO-FLOW: To file: write model max_pool2x2_2
INFO-FLOW: To file: write model stream_in_row_2
INFO-FLOW: To file: write model stream_out_data_3
INFO-FLOW: To file: write model conv3padding714
INFO-FLOW: To file: write model convDSPOpt525
INFO-FLOW: To file: write model conv3x3_bn_act_DSPop_4
INFO-FLOW: To file: write model stream_in_row_3
INFO-FLOW: To file: write model stream_out_data_4
INFO-FLOW: To file: write model conv3padding526715
INFO-FLOW: To file: write model convDSPOpt_3
INFO-FLOW: To file: write model conv3x3_bn_act_DSPop_6
INFO-FLOW: To file: write model conv3padding527716
INFO-FLOW: To file: write model convDSPOpt_2
INFO-FLOW: To file: write model conv3x3_bn_act_DSPop_5
INFO-FLOW: To file: write model conv3padding717
INFO-FLOW: To file: write model convDSPOpt_1
INFO-FLOW: To file: write model conv3x3_bn_act_DSPop_3
INFO-FLOW: To file: write model streamInOneRowTwoPix
INFO-FLOW: To file: write model streamOutOneRowTwoPi
INFO-FLOW: To file: write model conv1x1convert718
INFO-FLOW: To file: write model simd_mac_DSP2
INFO-FLOW: To file: write model conv1x1DSP2
INFO-FLOW: To file: write model conv1x1_DSPopt
INFO-FLOW: To file: write model AddLast_3600u_s
INFO-FLOW: To file: write model do_compute2
INFO-FLOW: To file: write model ultra_net
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       syn_report -model ultra_net -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 239.35 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=4.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/global.setting.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/global.setting.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ExtractPixels.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'ultra_net_mul_32sbkb_MulnS_0'
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/StreamingDataWidthCo.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/StreamingDataWidthCo_1.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'ultra_net_mul_32scud_MulnS_1'
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_to_mat.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/Resize_opr_linear.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'ultra_net_mul_27njbC_MulnS_2'
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'ultra_net_mul_20skbM_MulnS_3'
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Resize_opr_lineardEe_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Resize_opr_linearg8j_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Command       ap_source done; 0.12 sec.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/mat_to_stream.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/resize.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'raw_img_data_stream_s_U(fifo_w8_d1024_A)' using Block RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'raw_img_data_stream_1_U(fifo_w8_d1024_A)' using Block RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'raw_img_data_stream_2_U(fifo_w8_d1024_A)' using Block RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'resize_img_data_stre_U(fifo_w8_d1024_A)' using Block RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'resize_img_data_stre_1_U(fifo_w8_d1024_A)' using Block RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'resize_img_data_stre_2_U(fifo_w8_d1024_A)' using Block RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Resize_mb6_U(start_for_Resize_mb6)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_mat_to_ncg_U(start_for_mat_to_ncg)' using Shift Registers.
Command       ap_source done; 0.17 sec.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/resize_batch.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_l0.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_l0.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding_l0710.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'conv3padding_l071pcA_ram (RAM_S2P_BRAM)' using block RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/loadInReg9_8u_s.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_mac9_DSP2.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_l0.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conudo_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_convdy_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conwdI_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conxdS_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conyd2_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conzec_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conAem_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conBew_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conCeG_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conDeQ_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conEe0_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conFfa_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conGfk_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conHfu_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conIfE_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conJfO_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conKfY_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conLf8_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conMgi_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conNgs_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conOgC_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conPgM_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conQgW_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conRg6_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conShg_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conThq_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conUhA_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conVhK_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conWhU_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conXh4_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conYie_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conZio_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_con0iy_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_con1iI_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_con2iS_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_con3i2_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_con4jc_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_con5jm_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_con6jw_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_con7jG_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_con8jQ_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_con9j0_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conbak_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conbbk_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conbck_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conbdk_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conbek_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_l0_conbfk_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Command       ap_source done; 1.76 sec.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/bn_qurelu_fixed.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/streamBnRelu_l0.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_l0_bn_act_DS.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'padding_out_V_V_U(fifo_w72_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'reps_c_i_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'conv_l0_out_V_V_U(fifo_w416_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'reps_c1_i_U(fifo_w32_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_convDSPbhl_U(start_for_convDSPbhl)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_streamBbil_U(start_for_streamBbil)' using Shift Registers.
Command       ap_source done; 0.13 sec.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max2_PE_4u_16u_s.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max_pool2x2_3.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'max_pool2x2_3_rowbjl_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_4.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding711.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'conv3padding711_rbll_ram (RAM_S2P_BRAM)' using block RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/pack_weight_data_2.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_MAC_2.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_5.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'ultra_net_mul_12nbHp_MulnS_4'
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_5_convbnm_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_5_convbom_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_5_convbpm_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_5_convbqm_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_5_convbrm_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_5_convbsm_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_5_convbtn_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_5_convbun_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_5_convbvn_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_5_convbwn_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_5_convbxn_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_5_convbyn_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_5_convbzo_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_5_convbAo_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_5_convbBo_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_5_convbCo_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_5_convbDo_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_5_convbEo_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_5_convbFp_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_5_convbGp_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Command       ap_source done; 0.88 sec.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'padding_out_V_V_U(fifo_w128_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'reps_c_i_U(fifo_w32_d2_A_x)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_convDSPbLp_U(start_for_convDSPbLp)' using Shift Registers.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max_pool2x2.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'max_pool2x2_row_sbMq_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_1.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding712.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'conv3padding712_rbOq_ram (RAM_S2P_BRAM)' using block RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/pack_weight_data.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_MAC.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/bn_qurelu_fixed_1.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_4.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'ultra_net_mul_13ncvx_MulnS_5'
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convbRq_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convbSr_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convbTr_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convbUr_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convbVr_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convbWr_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convbXr_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convbYs_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convbZs_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convb0s_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convb1s_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convb2s_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convb3s_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convb4t_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convb5t_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convb6t_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convb7t_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convb8t_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convb9t_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convcau_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convcbu_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convccu_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convcdu_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convceu_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convcfu_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convcgu_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convchv_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convciv_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convcjv_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convckv_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convclv_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convcmv_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convcnw_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convcow_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convcpw_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convcqw_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convcrw_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convcsw_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convctx_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_4_convcux_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Command       ap_source done; 1.8 sec.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_1.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'padding_out_V_V_U(fifo_w64_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'reps_c_i_U(fifo_w32_d2_A_x0)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_convDSPcwx_U(start_for_convDSPcwx)' using Shift Registers.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max_pool2x2_1.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'max_pool2x2_1_rowcxx_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_1.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_2.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding713.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'conv3padding713_rczy_ram (RAM_S2P_BRAM)' using block RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/pack_weight_data_1.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_MAC_1.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_conv_3cAy_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_conv_3cBy_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_conv_3cCy_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_conv_3cDy_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_conv_3cEy_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_conv_3cFz_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_conv_3cGz_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_conv_3cHz_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_conv_3cIz_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_conv_3cJz_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_conv_3cKz_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_conv_3cLz_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_conv_3cMA_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_conv_3cNA_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_conv_3cOA_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_conv_3cPA_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_conv_3cQA_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_conv_3cRA_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_conv_3cSB_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_conv_3cTB_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Command       ap_source done; 1.06 sec.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_2.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'padding_out_V_V_U(fifo_w64_d2_A_x)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'reps_c_i_U(fifo_w32_d2_A_x1)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_convDSPcVB_U(start_for_convDSPcVB)' using Shift Registers.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max_pool2x2_2.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'max_pool2x2_2_rowcWB_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_2.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_3.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding714.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'conv3padding714_rcXB_ram (RAM_S2P_BRAM)' using block RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt525.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt525_concYC_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt525_concZC_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt525_conc0C_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt525_conc1C_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt525_conc2C_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt525_conc3C_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt525_conc4D_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt525_conc5D_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt525_conc6D_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt525_conc7D_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Command       ap_source done; 0.68 sec.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_4.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'padding_out_V_V_U(fifo_w32_d2_A_x2)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'reps_c_i_U(fifo_w32_d2_A_x2)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_convDSPc9D_U(start_for_convDSPc9D)' using Shift Registers.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_3.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_4.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding526715.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'conv3padding52671daE_ram (RAM_S2P_BRAM)' using block RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_3.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_3_convdcE_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_3_convddE_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_3_convdeE_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_3_convdfE_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_3_convdgE_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_3_convdhF_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_3_convdiF_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_3_convdjF_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_3_convdkF_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_3_convdlF_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Command       ap_source done; 0.66 sec.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_6.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'padding_out_V_V_U(fifo_w32_d2_A_x3)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'reps_c_i_U(fifo_w32_d2_A_x3)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_convDSPdmF_U(start_for_convDSPdmF)' using Shift Registers.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding527716.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_2.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_2_convdpG_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_2_convdqG_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_2_convdrG_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_2_convdsG_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_2_convdtH_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_2_convduH_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_2_convdvH_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_2_convdwH_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_2_convdxH_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_2_convdyH_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Command       ap_source done; 0.71 sec.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_5.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'padding_out_V_V_U(fifo_w32_d2_A_x4)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'reps_c_i_U(fifo_w32_d2_A_x4)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_convDSPdzI_U(start_for_convDSPdzI)' using Shift Registers.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding717.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_1.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_1_convdCI_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_1_convdDI_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_1_convdEI_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_1_convdFJ_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_1_convdGJ_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_1_convdHJ_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_1_convdIJ_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_1_convdJJ_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_1_convdKJ_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convDSPOpt_1_convdLJ_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Command       ap_source done; 0.73 sec.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_3.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'padding_out_V_V_U(fifo_w32_d2_A_x5)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'reps_c_i_U(fifo_w32_d2_A_x5)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_convDSPdNK_U(start_for_convDSPdNK)' using Shift Registers.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/streamInOneRowTwoPix.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/streamOutOneRowTwoPi.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv1x1convert718.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'conv1x1convert718dOK_ram (RAM_S2P_BRAM)' using block RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_mac_DSP2.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv1x1DSP2.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'ultra_net_mul_14ndVL_MulnS_6'
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv1x1DSP2_conv_dRK_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv1x1DSP2_conv_dSL_rom' using distributed ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv1x1DSP2_conv_dTL_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv1x1DSP2_conv_dUL_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Command       ap_source done; 0.24 sec.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv1x1_DSPopt.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'conv1in_V_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'reps_c_i_U(fifo_w32_d2_A_x6)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv1x1dWL_U(start_for_conv1x1dWL)' using Shift Registers.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/AddLast_3600u_s.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'ultra_net_mul_32sdXL_MulnS_7'
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/do_compute2.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_stream_extract_V_s_U(fifo_w64_d1024_A)' using Block RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'reps_c_U(fifo_w32_d2_A_x7)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_stream0_V_V_U(fifo_w192_d1024_A)' using Block RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'reps_c1_U(fifo_w32_d2_A_x7)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_V_V_U(fifo_w24_d16_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'reps_c2_U(fifo_w32_d2_A_x7)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_V_V_U(fifo_w24_d16_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'reps_c3_U(fifo_w32_d2_A_x7)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'conv_0_out_V_V_U(fifo_w128_d128_A)' using Block RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'reps_c4_U(fifo_w32_d2_A_x7)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'pool_0_out_V_V_U(fifo_w128_d128_A)' using Block RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'reps_c5_U(fifo_w32_d2_A_x7)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'conv_1_out_V_V_U(fifo_w32_d128_A)' using Block RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'reps_c6_U(fifo_w32_d2_A_x7)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'pool_1_out_V_V_U(fifo_w32_d128_A)' using Block RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'reps_c7_U(fifo_w32_d2_A_x7)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'conv_2_out_V_V_U(fifo_w64_d128_A)' using Block RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'reps_c8_U(fifo_w32_d2_A_x7)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'pool_2_out_V_V_U(fifo_w64_d128_A)' using Block RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'reps_c9_U(fifo_w32_d2_A_x7)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'conv_3_out_V_V_U(fifo_w32_d128_A)' using Block RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'reps_c10_U(fifo_w32_d2_A_x7)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'pool_3_out_V_V_U(fifo_w32_d128_A)' using Block RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'reps_c11_U(fifo_w32_d2_A_x7)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'conv_4_out_V_V_U(fifo_w16_d128_A)' using Block RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'reps_c12_U(fifo_w32_d2_A_x7)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'conv_5_out_V_V_U(fifo_w16_d128_A)' using Block RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'reps_c13_U(fifo_w32_d2_A_x7)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'conv_6_out_V_V_U(fifo_w16_d128_A)' using Block RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'reps_c14_U(fifo_w32_d2_A_x7)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'conv_7_out_V_V_U(fifo_w16_d128_A)' using Block RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'reps_c15_U(fifo_w32_d2_A_x7)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'conv_8_out_V_V_U(fifo_w64_d64_A)' using Block RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'reps_c16_U(fifo_w32_d2_A_x7)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_StreamidYM_U(start_for_StreamidYM)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_StreamidZM_U(start_for_StreamidZM)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_resize_d0M_U(start_for_resize_d0M)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv3x3d1M_U(start_for_conv3x3d1M)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_max_pood2M_U(start_for_max_pood2M)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv3x3d3M_U(start_for_conv3x3d3M)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_max_pood4N_U(start_for_max_pood4N)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv3x3d5N_U(start_for_conv3x3d5N)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_max_pood6N_U(start_for_max_pood6N)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv3x3d7N_U(start_for_conv3x3d7N)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_max_pood8N_U(start_for_max_pood8N)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv3x3d9N_U(start_for_conv3x3d9N)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv3x3eaO_U(start_for_conv3x3eaO)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv3x3ebO_U(start_for_conv3x3ebO)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv3x3ecO_U(start_for_conv3x3ecO)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv1x1edO_U(start_for_conv1x1edO)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_AddLasteeO_U(start_for_AddLasteeO)' using Shift Registers.
Command       ap_source done; 1.34 sec.
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.compgen.tcl 
Execute         source ./control.slave.tcl 
Execute         is_m_axi_addr64 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=ultra_net xml_exists=0
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.tbgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/global.setting.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ExtractPixels.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/StreamingDataWidthCo.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/StreamingDataWidthCo_1.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_to_mat.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/Resize_opr_linear.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/mat_to_stream.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/resize.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/resize_batch.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_l0.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_l0.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding_l0710.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/loadInReg9_8u_s.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_mac9_DSP2.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_l0.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/bn_qurelu_fixed.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/streamBnRelu_l0.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_l0_bn_act_DS.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max2_PE_4u_16u_s.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max_pool2x2_3.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_4.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding711.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/pack_weight_data_2.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_MAC_2.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_5.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max_pool2x2.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_1.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding712.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/pack_weight_data.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_MAC.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/bn_qurelu_fixed_1.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_4.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_1.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max_pool2x2_1.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_1.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_2.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding713.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/pack_weight_data_1.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_MAC_1.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_2.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max_pool2x2_2.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_2.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_3.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding714.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt525.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_4.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_3.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_4.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding526715.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_3.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_6.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding527716.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_2.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_5.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding717.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_1.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_3.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/streamInOneRowTwoPix.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/streamOutOneRowTwoPi.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv1x1convert718.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_mac_DSP2.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv1x1DSP2.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv1x1_DSPopt.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/AddLast_3600u_s.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/do_compute2.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/global.setting.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ExtractPixels.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/StreamingDataWidthCo.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/StreamingDataWidthCo_1.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_to_mat.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/Resize_opr_linear.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/mat_to_stream.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/resize.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/resize_batch.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_l0.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_l0.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding_l0710.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/loadInReg9_8u_s.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_mac9_DSP2.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_l0.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/bn_qurelu_fixed.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/streamBnRelu_l0.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_l0_bn_act_DS.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max2_PE_4u_16u_s.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max_pool2x2_3.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_4.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding711.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/pack_weight_data_2.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_MAC_2.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_5.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max_pool2x2.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_1.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding712.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/pack_weight_data.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_MAC.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/bn_qurelu_fixed_1.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_4.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_1.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max_pool2x2_1.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_1.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_2.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding713.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/pack_weight_data_1.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_MAC_1.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_2.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max_pool2x2_2.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_2.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_3.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding714.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt525.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_4.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_3.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_4.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding526715.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_3.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_6.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding527716.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_2.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_5.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding717.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_1.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_3.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/streamInOneRowTwoPix.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/streamOutOneRowTwoPi.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv1x1convert718.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_mac_DSP2.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv1x1DSP2.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv1x1_DSPopt.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/AddLast_3600u_s.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/do_compute2.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/global.setting.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ExtractPixels.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/StreamingDataWidthCo.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/StreamingDataWidthCo_1.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_to_mat.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/Resize_opr_linear.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/mat_to_stream.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/resize.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/resize_batch.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_l0.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_l0.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding_l0710.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/loadInReg9_8u_s.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_mac9_DSP2.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_l0.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/bn_qurelu_fixed.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/streamBnRelu_l0.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_l0_bn_act_DS.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max2_PE_4u_16u_s.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max_pool2x2_3.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_4.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding711.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/pack_weight_data_2.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_MAC_2.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_5.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max_pool2x2.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_1.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding712.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/pack_weight_data.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_MAC.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/bn_qurelu_fixed_1.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_4.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_1.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max_pool2x2_1.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_1.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_2.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding713.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/pack_weight_data_1.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_MAC_1.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_2.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max_pool2x2_2.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_2.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_3.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding714.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt525.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_4.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_3.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_4.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding526715.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_3.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_6.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding527716.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_2.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_5.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding717.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_1.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_3.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/streamInOneRowTwoPix.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/streamOutOneRowTwoPi.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv1x1convert718.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_mac_DSP2.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv1x1DSP2.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv1x1_DSPopt.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/AddLast_3600u_s.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/do_compute2.compgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.compgen.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.constraint.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=12
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=7
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=369 #gSsdmPorts=12
Execute       source /tools/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/global.setting.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.tbgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.compgen.dataonly.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.compgen.dataonly.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.tbgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.tbgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.tbgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.compgen.dataonly.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.constraint.tcl 
Execute       sc_get_clocks ultra_net 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ExtractPixels.tbgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/StreamingDataWidthCo.tbgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/StreamingDataWidthCo_1.tbgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_to_mat.tbgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/Resize_opr_linear.tbgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/mat_to_stream.tbgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/resize.tbgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/resize_batch.tbgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_l0.tbgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_l0.tbgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding_l0710.tbgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/loadInReg9_8u_s.tbgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_mac9_DSP2.tbgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_l0.tbgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/bn_qurelu_fixed.tbgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/streamBnRelu_l0.tbgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_l0_bn_act_DS.tbgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max2_PE_4u_16u_s.tbgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max_pool2x2_3.tbgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_4.tbgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data.tbgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding711.tbgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/pack_weight_data_2.tbgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_MAC_2.tbgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_5.tbgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop.tbgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max_pool2x2.tbgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row.tbgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_1.tbgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding712.tbgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/pack_weight_data.tbgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_MAC.tbgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/bn_qurelu_fixed_1.tbgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_4.tbgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_1.tbgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max_pool2x2_1.tbgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_1.tbgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_2.tbgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding713.tbgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/pack_weight_data_1.tbgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_MAC_1.tbgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt.tbgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_2.tbgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max_pool2x2_2.tbgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_2.tbgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_3.tbgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding714.tbgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt525.tbgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_4.tbgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_3.tbgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_4.tbgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding526715.tbgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_3.tbgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_6.tbgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding527716.tbgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_2.tbgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_5.tbgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding717.tbgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_1.tbgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_3.tbgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/streamInOneRowTwoPix.tbgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/streamOutOneRowTwoPi.tbgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv1x1convert718.tbgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_mac_DSP2.tbgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv1x1DSP2.tbgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv1x1_DSPopt.tbgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/AddLast_3600u_s.tbgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/do_compute2.tbgen.tcl 
Execute       source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:05:33 ; elapsed = 00:05:52 . Memory (MB): peak = 2431.867 ; gain = 2025.938 ; free physical = 13901 ; free virtual = 25563
INFO: [VHDL 208-304] Generating VHDL RTL for ultra_net.
INFO: [VLOG 209-307] Generating Verilog RTL for ultra_net.
Command     autosyn done; 128.95 sec.
Command   csynth_design done; 350.7 sec.
Command ap_source done; 352.21 sec.
Execute cleanup_all 
Command cleanup_all done; 0.21 sec.
INFO-FLOW: Workspace /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125 opened at Tue May 10 21:23:59 CDT 2022
Execute     config_clock -quiet -name default -period 4 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu3eg-sbva484-1-e 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data single -quiet 
Command       ap_part_info done; 1.19 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.26 sec.
Execute     ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Command   open_solution done; 1.36 sec.
Execute   export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -acc 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -kernel_drc 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sdaccel 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_sdx -target 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_sdx -target 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=4.000 (was NA)
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=ultra_net xml_exists=1
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.tbgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/global.setting.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ExtractPixels.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/StreamingDataWidthCo.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/StreamingDataWidthCo_1.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_to_mat.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/Resize_opr_linear.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/mat_to_stream.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/resize.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/resize_batch.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_l0.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_l0.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding_l0710.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/loadInReg9_8u_s.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_mac9_DSP2.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_l0.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/bn_qurelu_fixed.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/streamBnRelu_l0.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_l0_bn_act_DS.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max2_PE_4u_16u_s.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max_pool2x2_3.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_4.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding711.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/pack_weight_data_2.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_MAC_2.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_5.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max_pool2x2.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_1.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding712.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/pack_weight_data.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_MAC.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/bn_qurelu_fixed_1.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_4.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_1.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max_pool2x2_1.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_1.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_2.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding713.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/pack_weight_data_1.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_MAC_1.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_2.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max_pool2x2_2.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_2.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_3.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding714.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt525.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_4.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_3.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_4.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding526715.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_3.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_6.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding527716.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_2.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_5.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding717.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_1.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_3.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/streamInOneRowTwoPix.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/streamOutOneRowTwoPi.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv1x1convert718.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_mac_DSP2.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv1x1DSP2.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv1x1_DSPopt.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/AddLast_3600u_s.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/do_compute2.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/global.setting.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ExtractPixels.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/StreamingDataWidthCo.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/StreamingDataWidthCo_1.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_to_mat.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/Resize_opr_linear.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/mat_to_stream.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/resize.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/resize_batch.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_l0.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_l0.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding_l0710.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/loadInReg9_8u_s.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_mac9_DSP2.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_l0.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/bn_qurelu_fixed.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/streamBnRelu_l0.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_l0_bn_act_DS.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max2_PE_4u_16u_s.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max_pool2x2_3.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_4.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding711.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/pack_weight_data_2.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_MAC_2.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_5.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max_pool2x2.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_1.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding712.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/pack_weight_data.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_MAC.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/bn_qurelu_fixed_1.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_4.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_1.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max_pool2x2_1.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_1.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_2.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding713.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/pack_weight_data_1.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_MAC_1.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_2.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max_pool2x2_2.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_2.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_3.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding714.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt525.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_4.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_3.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_4.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding526715.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_3.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_6.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding527716.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_2.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_5.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding717.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_1.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_3.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/streamInOneRowTwoPix.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/streamOutOneRowTwoPi.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv1x1convert718.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_mac_DSP2.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv1x1DSP2.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv1x1_DSPopt.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/AddLast_3600u_s.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/do_compute2.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.compgen.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/global.setting.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ExtractPixels.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/StreamingDataWidthCo.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/StreamingDataWidthCo_1.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_to_mat.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/Resize_opr_linear.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/mat_to_stream.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/resize.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/resize_batch.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_l0.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_l0.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding_l0710.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/loadInReg9_8u_s.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_mac9_DSP2.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_l0.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/bn_qurelu_fixed.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/streamBnRelu_l0.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_l0_bn_act_DS.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max2_PE_4u_16u_s.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max_pool2x2_3.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_4.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding711.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/pack_weight_data_2.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_MAC_2.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_5.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max_pool2x2.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_1.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding712.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/pack_weight_data.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_MAC.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/bn_qurelu_fixed_1.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_4.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_1.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max_pool2x2_1.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_1.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_2.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding713.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/pack_weight_data_1.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_MAC_1.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_2.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max_pool2x2_2.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_2.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_3.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding714.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt525.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_4.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_3.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_4.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding526715.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_3.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_6.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding527716.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_2.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_5.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding717.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_1.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_3.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/streamInOneRowTwoPix.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/streamOutOneRowTwoPi.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv1x1convert718.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_mac_DSP2.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv1x1DSP2.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv1x1_DSPopt.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/AddLast_3600u_s.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/do_compute2.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.compgen.tcl 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.constraint.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=12
INFO-FLOW: DBG:CMD:       copying IP vlog from /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/impl/vhdl
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_0 /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/driver
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=12
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.compgen.dataonly.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.compgen.dataonly.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.tbgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.tbgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.tbgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=ultra_net
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.tbgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.tbgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=ultra_net
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.tbgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.tbgen.tcl 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.tbgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/global.setting.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.constraint.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:CMD:     exec /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/impl/ip/pack.sh
Command   export_design done; 12.34 sec.
Command ap_source done; 13.7 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125 opened at Tue May 10 21:49:33 CDT 2022
Execute     config_clock -quiet -name default -period 4 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu3eg-sbva484-1-e 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data single -quiet 
Command       ap_part_info done; 1.22 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.31 sec.
Execute     ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.43 sec.
Execute   export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -acc 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -kernel_drc 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sdaccel 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_sdx -target 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_sdx -target 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=4.000 (was NA)
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=ultra_net xml_exists=1
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.tbgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/global.setting.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ExtractPixels.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/StreamingDataWidthCo.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/StreamingDataWidthCo_1.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_to_mat.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/Resize_opr_linear.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/mat_to_stream.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/resize.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/resize_batch.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_l0.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_l0.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding_l0710.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/loadInReg9_8u_s.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_mac9_DSP2.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_l0.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/bn_qurelu_fixed.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/streamBnRelu_l0.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_l0_bn_act_DS.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max2_PE_4u_16u_s.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max_pool2x2_3.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_4.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding711.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/pack_weight_data_2.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_MAC_2.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_5.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max_pool2x2.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_1.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding712.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/pack_weight_data.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_MAC.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/bn_qurelu_fixed_1.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_4.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_1.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max_pool2x2_1.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_1.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_2.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding713.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/pack_weight_data_1.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_MAC_1.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_2.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max_pool2x2_2.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_2.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_3.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding714.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt525.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_4.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_3.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_4.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding526715.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_3.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_6.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding527716.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_2.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_5.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding717.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_1.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_3.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/streamInOneRowTwoPix.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/streamOutOneRowTwoPi.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv1x1convert718.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_mac_DSP2.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv1x1DSP2.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv1x1_DSPopt.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/AddLast_3600u_s.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/do_compute2.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/global.setting.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ExtractPixels.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/StreamingDataWidthCo.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/StreamingDataWidthCo_1.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_to_mat.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/Resize_opr_linear.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/mat_to_stream.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/resize.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/resize_batch.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_l0.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_l0.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding_l0710.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/loadInReg9_8u_s.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_mac9_DSP2.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_l0.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/bn_qurelu_fixed.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/streamBnRelu_l0.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_l0_bn_act_DS.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max2_PE_4u_16u_s.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max_pool2x2_3.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_4.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding711.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/pack_weight_data_2.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_MAC_2.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_5.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max_pool2x2.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_1.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding712.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/pack_weight_data.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_MAC.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/bn_qurelu_fixed_1.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_4.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_1.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max_pool2x2_1.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_1.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_2.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding713.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/pack_weight_data_1.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_MAC_1.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_2.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max_pool2x2_2.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_2.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_3.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding714.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt525.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_4.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_3.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_4.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding526715.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_3.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_6.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding527716.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_2.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_5.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding717.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_1.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_3.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/streamInOneRowTwoPix.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/streamOutOneRowTwoPi.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv1x1convert718.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_mac_DSP2.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv1x1DSP2.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv1x1_DSPopt.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/AddLast_3600u_s.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/do_compute2.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.compgen.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/global.setting.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ExtractPixels.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/StreamingDataWidthCo.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/StreamingDataWidthCo_1.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_to_mat.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/Resize_opr_linear.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/mat_to_stream.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/resize.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/resize_batch.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_l0.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_l0.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding_l0710.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/loadInReg9_8u_s.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_mac9_DSP2.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_l0.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/bn_qurelu_fixed.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/streamBnRelu_l0.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_l0_bn_act_DS.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max2_PE_4u_16u_s.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max_pool2x2_3.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_4.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding711.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/pack_weight_data_2.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_MAC_2.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_5.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max_pool2x2.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_1.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding712.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/pack_weight_data.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_MAC.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/bn_qurelu_fixed_1.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_4.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_1.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max_pool2x2_1.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_1.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_2.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding713.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/pack_weight_data_1.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_MAC_1.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_2.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/max_pool2x2_2.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_2.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_3.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding714.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt525.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_4.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_in_row_3.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/stream_out_data_4.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding526715.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_3.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_6.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding527716.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_2.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_5.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3padding717.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/convDSPOpt_1.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv3x3_bn_act_DSPop_3.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/streamInOneRowTwoPix.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/streamOutOneRowTwoPi.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv1x1convert718.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/simd_mac_DSP2.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv1x1DSP2.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/conv1x1_DSPopt.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/AddLast_3600u_s.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/do_compute2.compgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.compgen.tcl 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.constraint.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=12
INFO-FLOW: DBG:CMD:       copying IP vlog from /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/impl/vhdl
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_0 /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/driver
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=12
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.compgen.dataonly.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.compgen.dataonly.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.tbgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.tbgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.tbgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=ultra_net
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.tbgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.tbgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=ultra_net
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.rtl_wrap.cfg.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.tbgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.tbgen.tcl 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.tbgen.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/global.setting.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.constraint.tcl 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/ultra_net.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /tools/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:CMD:     exec /mnt/delta/Descartes/Git/DACSDC2021/ultra_core/ultracore_125/impl/ip/pack.sh
Command   export_design done; 12.59 sec.
Command ap_source done; 14.02 sec.
Execute cleanup_all 
