Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Mar 18 23:39:37 2025
| Host         : DESKTOP-88C58FM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file VGA_To_HDMI_timing_summary_routed.rpt -pb VGA_To_HDMI_timing_summary_routed.pb -rpx VGA_To_HDMI_timing_summary_routed.rpx -warn_on_violation
| Design       : VGA_To_HDMI
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       123         
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
LUTAR-1    Warning           LUT drives async reset alert                                      1           
TIMING-16  Warning           Large setup violation                                             6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (123)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (300)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (123)
--------------------------
 There are 21 register/latch pins with no clock driven by root clock pin: clk_100MHz (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: M1/BG/clk_60fps_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: M1/WARIO/clk_60fps_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: M1/clk_60fps_reg/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: V1/VS_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: button_clock/clk_temp_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (300)
--------------------------------------------------
 There are 300 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.743      -13.530                     13                  880        0.042        0.000                      0                  880        3.000        0.000                       0                   760  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
C1/inst/clk_in1       {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}       40.000          25.000          
  clk_out2_clk_wiz_0  {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
C1/inst/clk_in1                                                                                                                                                         3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       -1.743      -13.530                     13                  880        0.042        0.000                      0                  880       19.020        0.000                       0                   746  
  clk_out2_clk_wiz_0                                                                                                                                                    5.845        0.000                       0                    10  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clk_out2_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  C1/inst/clk_in1
  To Clock:  C1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         C1/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { C1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  C1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  C1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  C1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  C1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  C1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  C1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           13  Failing Endpoints,  Worst Slack       -1.743ns,  Total Violation      -13.530ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.743ns  (required time - arrival time)
  Source:                 V1/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/WARIO/BRAM00/data_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        41.689ns  (logic 18.241ns (43.755%)  route 23.448ns (56.245%))
  Logic Levels:           47  (CARRY4=23 DSP48E1=1 LUT1=1 LUT2=2 LUT3=3 LUT4=1 LUT5=5 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.767ns = ( 37.233 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.226ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.728    -2.227    V1/clk_out1
    SLICE_X54Y116        FDRE                                         r  V1/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y116        FDRE (Prop_fdre_C_Q)         0.518    -1.709 r  V1/vcounter_reg[1]/Q
                         net (fo=101, routed)         0.543    -1.165    M1/WARIO/Q[1]
    SLICE_X54Y116        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.702    -0.463 f  M1/WARIO/b2_inferred__0/i__carry/O[2]
                         net (fo=15, routed)          0.709     0.246    M1/WARIO/b2_inferred__0/i__carry_n_5
    SLICE_X54Y120        LUT1 (Prop_lut1_I0_O)        0.301     0.547 r  M1/WARIO/i__carry_i_12__0/O
                         net (fo=1, routed)           0.000     0.547    M1/WARIO/i__carry_i_12__0_n_0
    SLICE_X54Y120        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     1.190 r  M1/WARIO/i__carry_i_8__0/O[3]
                         net (fo=4, routed)           0.445     1.635    M1/WARIO/i__carry_i_8__0_n_4
    SLICE_X57Y120        LUT3 (Prop_lut3_I2_O)        0.307     1.942 r  M1/WARIO/i__carry_i_1__1/O
                         net (fo=16, routed)          0.682     2.624    M1/WARIO/i__carry_i_1__1_n_0
    SLICE_X55Y121        LUT6 (Prop_lut6_I2_O)        0.124     2.748 r  M1/WARIO/i__carry__0_i_2__0/O
                         net (fo=4, routed)           0.761     3.509    M1/WARIO/i__carry__0_i_2__0_n_0
    SLICE_X54Y125        LUT6 (Prop_lut6_I0_O)        0.124     3.633 r  M1/WARIO/i___35_carry__0_i_2/O
                         net (fo=1, routed)           0.000     3.633    M1/WARIO/i___35_carry__0_i_2_n_0
    SLICE_X54Y125        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.013 r  M1/WARIO/b0_inferred__0/i___35_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.013    M1/WARIO/b0_inferred__0/i___35_carry__0_n_0
    SLICE_X54Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.232 r  M1/WARIO/b0_inferred__0/i___35_carry__1/O[0]
                         net (fo=2, routed)           0.782     5.014    M1/WARIO/b0_inferred__0/i___35_carry__1_n_7
    SLICE_X53Y124        LUT5 (Prop_lut5_I3_O)        0.295     5.309 r  M1/WARIO/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.843     6.153    M1/WARIO/i___92_carry__1_i_10_n_0
    SLICE_X50Y125        LUT5 (Prop_lut5_I4_O)        0.124     6.277 r  M1/WARIO/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.511     6.788    M1/WARIO/i___92_carry__1_i_3_n_0
    SLICE_X52Y125        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.308 r  M1/WARIO/b0_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.308    M1/WARIO/b0_inferred__0/i___92_carry__1_n_0
    SLICE_X52Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.631 r  M1/WARIO/b0_inferred__0/i___92_carry__2/O[1]
                         net (fo=8, routed)           0.751     8.382    M1/WARIO/i___92_carry__2_i_8_0[2]
    SLICE_X51Y126        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.719     9.101 r  M1/WARIO/b0_inferred__0/i___153_carry__0/O[2]
                         net (fo=3, routed)           0.538     9.639    M1/WARIO/b0_inferred__0/i___153_carry__0_n_5
    SLICE_X50Y126        LUT4 (Prop_lut4_I0_O)        0.302     9.941 r  M1/WARIO/i___198_carry__0_i_1/O
                         net (fo=1, routed)           0.768    10.708    M1/WARIO/i___198_carry__0_i_1_n_0
    SLICE_X49Y126        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.093 r  M1/WARIO/b0_inferred__0/i___198_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.093    M1/WARIO/b0_inferred__0/i___198_carry__0_n_0
    SLICE_X49Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.207 r  M1/WARIO/b0_inferred__0/i___198_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.207    M1/WARIO/b0_inferred__0/i___198_carry__1_n_0
    SLICE_X49Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.321 r  M1/WARIO/b0_inferred__0/i___198_carry__2/CO[3]
                         net (fo=27, routed)          0.975    12.296    V1/addr_signal0_12[0]
    SLICE_X48Y125        LUT6 (Prop_lut6_I1_O)        0.124    12.420 r  V1/addr_signal0_i_34/O
                         net (fo=1, routed)           0.768    13.189    V1/addr_signal0_i_34_n_0
    SLICE_X49Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    13.845 r  V1/addr_signal0_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.845    V1/addr_signal0_i_18_n_0
    SLICE_X49Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.067 r  V1/addr_signal0_i_15/O[0]
                         net (fo=2, routed)           0.510    14.577    V1/addr_signal0_i_15_n_7
    SLICE_X48Y120        LUT5 (Prop_lut5_I4_O)        0.299    14.876 r  V1/i__carry_i_11/O
                         net (fo=1, routed)           0.584    15.460    V1/M1/b__0[5]
    SLICE_X48Y121        LUT6 (Prop_lut6_I5_O)        0.124    15.584 r  V1/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    15.584    M1/WARIO/min_val1_inferred__0/i__carry__0_1[2]
    SLICE_X48Y121        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.982 r  M1/WARIO/min_val1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    15.982    M1/WARIO/min_val1_inferred__0/i__carry_n_0
    SLICE_X48Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.096 r  M1/WARIO/min_val1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.096    M1/WARIO/min_val1_inferred__0/i__carry__0_n_0
    SLICE_X48Y123        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.367 f  M1/WARIO/min_val1_inferred__0/i__carry__1/CO[0]
                         net (fo=5, routed)           0.797    17.164    V1/addr_signal0_14[0]
    SLICE_X32Y121        LUT3 (Prop_lut3_I2_O)        0.373    17.537 r  V1/addr_signal0_i_19/O
                         net (fo=2, routed)           0.173    17.710    V1/addr_signal0_i_19_n_0
    SLICE_X32Y121        LUT6 (Prop_lut6_I0_O)        0.124    17.834 r  V1/addr_signal0_i_3/O
                         net (fo=1, routed)           1.071    18.904    M1/WARIO/A[3]
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[3]_P[7])
                                                      3.841    22.745 r  M1/WARIO/addr_signal0/P[7]
                         net (fo=6, routed)           1.008    23.753    V1/P[7]
    SLICE_X20Y124        LUT2 (Prop_lut2_I1_O)        0.124    23.877 r  V1/g2_b6_i_50/O
                         net (fo=6, routed)           1.124    25.002    V1/M1/WARIO/addr[7]
    SLICE_X21Y125        LUT6 (Prop_lut6_I0_O)        0.124    25.126 r  V1/g2_b6_i_92/O
                         net (fo=1, routed)           0.000    25.126    V1_n_589
    SLICE_X21Y125        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.524 r  WARIO/BRAM00/g2_b6_i_73/CO[3]
                         net (fo=1, routed)           0.000    25.524    WARIO/BRAM00/g2_b6_i_73_n_0
    SLICE_X21Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.638 r  WARIO/BRAM00/g2_b6_i_55/CO[3]
                         net (fo=1, routed)           0.000    25.638    V1/WARIO/BRAM00/g2_b6_i_18[0]
    SLICE_X21Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.972 r  V1/WARIO/BRAM00/g2_b6_i_37/O[1]
                         net (fo=8, routed)           0.668    26.640    V1_n_597
    SLICE_X21Y131        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    27.475 r  WARIO/BRAM00/g2_b6_i_18/CO[3]
                         net (fo=1, routed)           0.000    27.475    WARIO/BRAM00/g2_b6_i_18_n_0
    SLICE_X21Y132        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.697 r  WARIO/BRAM00/g2_b6_i_51/O[0]
                         net (fo=1, routed)           0.681    28.378    V1/WARIO/BRAM00/g2_b6_i_26[0]
    SLICE_X23Y129        LUT2 (Prop_lut2_I1_O)        0.299    28.677 r  V1/g2_b6_i_33/O
                         net (fo=1, routed)           0.000    28.677    V1_n_605
    SLICE_X23Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.075 r  WARIO/BRAM00/g2_b6_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.075    WARIO/BRAM00/g2_b6_i_16_n_0
    SLICE_X23Y130        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.388 r  WARIO/BRAM00/g2_b6_i_26/O[3]
                         net (fo=56, routed)          0.712    30.100    M1/WARIO/BRAM00/data_out[7]_i_116_0[3]
    SLICE_X24Y132        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.876    30.976 r  M1/WARIO/BRAM00/g2_b6_i_15/CO[2]
                         net (fo=221, routed)         1.273    32.249    M1/WARIO/BRAM00/g2_b6_i_15_n_1
    SLICE_X30Y128        LUT3 (Prop_lut3_I1_O)        0.313    32.562 r  M1/WARIO/BRAM00/g1_b9__0_i_3/O
                         net (fo=126, routed)         1.891    34.453    M1/WARIO/BRAM00/g1_b9__0_i_3_n_0
    SLICE_X41Y132        LUT6 (Prop_lut6_I4_O)        0.124    34.577 r  M1/WARIO/BRAM00/g11_b7__2/O
                         net (fo=1, routed)           1.004    35.581    M1/WARIO/BRAM00/g11_b7__2_n_0
    SLICE_X42Y126        LUT6 (Prop_lut6_I0_O)        0.124    35.705 r  M1/WARIO/BRAM00/data_out[7]_i_134/O
                         net (fo=2, routed)           1.008    36.713    M1/WARIO/BRAM00/data_out[7]_i_134_n_0
    SLICE_X48Y132        LUT6 (Prop_lut6_I1_O)        0.124    36.837 r  M1/WARIO/BRAM00/data_out[7]_i_64/O
                         net (fo=1, routed)           0.000    36.837    M1/WARIO/BRAM00/data_out[7]_i_64_n_0
    SLICE_X48Y132        MUXF7 (Prop_muxf7_I0_O)      0.212    37.049 r  M1/WARIO/BRAM00/data_out_reg[7]_i_24/O
                         net (fo=1, routed)           0.495    37.545    M1/WARIO/BRAM00/data_out_reg[7]_i_24_n_0
    SLICE_X48Y133        LUT6 (Prop_lut6_I1_O)        0.299    37.844 r  M1/WARIO/BRAM00/data_out[7]_i_9/O
                         net (fo=1, routed)           0.806    38.650    M1/WARIO/BRAM00/data_out[7]_i_9_n_0
    SLICE_X47Y135        LUT5 (Prop_lut5_I4_O)        0.124    38.774 r  M1/WARIO/BRAM00/data_out[7]_i_3/O
                         net (fo=1, routed)           0.565    39.338    M1/WARIO/BRAM00/data_out[7]_i_3_n_0
    SLICE_X42Y135        LUT5 (Prop_lut5_I2_O)        0.124    39.462 r  M1/WARIO/BRAM00/data_out[7]_i_1/O
                         net (fo=1, routed)           0.000    39.462    M1/WARIO/BRAM00/data_out[7]_i_1_n_0
    SLICE_X42Y135        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    F14                  IBUF                         0.000    40.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          1.162    41.162    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    33.954 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.541    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.632 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.601    37.233    M1/WARIO/BRAM00/clk_out1
    SLICE_X42Y135        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[7]/C
                         clock pessimism              0.501    37.735    
                         clock uncertainty           -0.095    37.640    
    SLICE_X42Y135        FDRE (Setup_fdre_C_D)        0.079    37.719    M1/WARIO/BRAM00/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         37.719    
                         arrival time                         -39.462    
  -------------------------------------------------------------------
                         slack                                 -1.743    

Slack (VIOLATED) :        -1.450ns  (required time - arrival time)
  Source:                 V1/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/WARIO/BRAM00/data_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        41.278ns  (logic 18.504ns (44.828%)  route 22.774ns (55.172%))
  Logic Levels:           47  (CARRY4=23 DSP48E1=1 LUT1=1 LUT2=2 LUT3=3 LUT4=1 LUT5=4 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.763ns = ( 37.237 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.226ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.728    -2.227    V1/clk_out1
    SLICE_X54Y116        FDRE                                         r  V1/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y116        FDRE (Prop_fdre_C_Q)         0.518    -1.709 r  V1/vcounter_reg[1]/Q
                         net (fo=101, routed)         0.543    -1.165    M1/WARIO/Q[1]
    SLICE_X54Y116        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.702    -0.463 f  M1/WARIO/b2_inferred__0/i__carry/O[2]
                         net (fo=15, routed)          0.709     0.246    M1/WARIO/b2_inferred__0/i__carry_n_5
    SLICE_X54Y120        LUT1 (Prop_lut1_I0_O)        0.301     0.547 r  M1/WARIO/i__carry_i_12__0/O
                         net (fo=1, routed)           0.000     0.547    M1/WARIO/i__carry_i_12__0_n_0
    SLICE_X54Y120        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     1.190 r  M1/WARIO/i__carry_i_8__0/O[3]
                         net (fo=4, routed)           0.445     1.635    M1/WARIO/i__carry_i_8__0_n_4
    SLICE_X57Y120        LUT3 (Prop_lut3_I2_O)        0.307     1.942 r  M1/WARIO/i__carry_i_1__1/O
                         net (fo=16, routed)          0.682     2.624    M1/WARIO/i__carry_i_1__1_n_0
    SLICE_X55Y121        LUT6 (Prop_lut6_I2_O)        0.124     2.748 r  M1/WARIO/i__carry__0_i_2__0/O
                         net (fo=4, routed)           0.761     3.509    M1/WARIO/i__carry__0_i_2__0_n_0
    SLICE_X54Y125        LUT6 (Prop_lut6_I0_O)        0.124     3.633 r  M1/WARIO/i___35_carry__0_i_2/O
                         net (fo=1, routed)           0.000     3.633    M1/WARIO/i___35_carry__0_i_2_n_0
    SLICE_X54Y125        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.013 r  M1/WARIO/b0_inferred__0/i___35_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.013    M1/WARIO/b0_inferred__0/i___35_carry__0_n_0
    SLICE_X54Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.232 r  M1/WARIO/b0_inferred__0/i___35_carry__1/O[0]
                         net (fo=2, routed)           0.782     5.014    M1/WARIO/b0_inferred__0/i___35_carry__1_n_7
    SLICE_X53Y124        LUT5 (Prop_lut5_I3_O)        0.295     5.309 r  M1/WARIO/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.843     6.153    M1/WARIO/i___92_carry__1_i_10_n_0
    SLICE_X50Y125        LUT5 (Prop_lut5_I4_O)        0.124     6.277 r  M1/WARIO/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.511     6.788    M1/WARIO/i___92_carry__1_i_3_n_0
    SLICE_X52Y125        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.308 r  M1/WARIO/b0_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.308    M1/WARIO/b0_inferred__0/i___92_carry__1_n_0
    SLICE_X52Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.631 r  M1/WARIO/b0_inferred__0/i___92_carry__2/O[1]
                         net (fo=8, routed)           0.751     8.382    M1/WARIO/i___92_carry__2_i_8_0[2]
    SLICE_X51Y126        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.719     9.101 r  M1/WARIO/b0_inferred__0/i___153_carry__0/O[2]
                         net (fo=3, routed)           0.538     9.639    M1/WARIO/b0_inferred__0/i___153_carry__0_n_5
    SLICE_X50Y126        LUT4 (Prop_lut4_I0_O)        0.302     9.941 r  M1/WARIO/i___198_carry__0_i_1/O
                         net (fo=1, routed)           0.768    10.708    M1/WARIO/i___198_carry__0_i_1_n_0
    SLICE_X49Y126        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.093 r  M1/WARIO/b0_inferred__0/i___198_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.093    M1/WARIO/b0_inferred__0/i___198_carry__0_n_0
    SLICE_X49Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.207 r  M1/WARIO/b0_inferred__0/i___198_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.207    M1/WARIO/b0_inferred__0/i___198_carry__1_n_0
    SLICE_X49Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.321 r  M1/WARIO/b0_inferred__0/i___198_carry__2/CO[3]
                         net (fo=27, routed)          0.975    12.296    V1/addr_signal0_12[0]
    SLICE_X48Y125        LUT6 (Prop_lut6_I1_O)        0.124    12.420 r  V1/addr_signal0_i_34/O
                         net (fo=1, routed)           0.768    13.189    V1/addr_signal0_i_34_n_0
    SLICE_X49Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    13.845 r  V1/addr_signal0_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.845    V1/addr_signal0_i_18_n_0
    SLICE_X49Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.067 r  V1/addr_signal0_i_15/O[0]
                         net (fo=2, routed)           0.510    14.577    V1/addr_signal0_i_15_n_7
    SLICE_X48Y120        LUT5 (Prop_lut5_I4_O)        0.299    14.876 r  V1/i__carry_i_11/O
                         net (fo=1, routed)           0.584    15.460    V1/M1/b__0[5]
    SLICE_X48Y121        LUT6 (Prop_lut6_I5_O)        0.124    15.584 r  V1/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    15.584    M1/WARIO/min_val1_inferred__0/i__carry__0_1[2]
    SLICE_X48Y121        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.982 r  M1/WARIO/min_val1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    15.982    M1/WARIO/min_val1_inferred__0/i__carry_n_0
    SLICE_X48Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.096 r  M1/WARIO/min_val1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.096    M1/WARIO/min_val1_inferred__0/i__carry__0_n_0
    SLICE_X48Y123        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.367 f  M1/WARIO/min_val1_inferred__0/i__carry__1/CO[0]
                         net (fo=5, routed)           0.797    17.164    V1/addr_signal0_14[0]
    SLICE_X32Y121        LUT3 (Prop_lut3_I2_O)        0.373    17.537 r  V1/addr_signal0_i_19/O
                         net (fo=2, routed)           0.173    17.710    V1/addr_signal0_i_19_n_0
    SLICE_X32Y121        LUT6 (Prop_lut6_I0_O)        0.124    17.834 r  V1/addr_signal0_i_3/O
                         net (fo=1, routed)           1.071    18.904    M1/WARIO/A[3]
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[3]_P[7])
                                                      3.841    22.745 r  M1/WARIO/addr_signal0/P[7]
                         net (fo=6, routed)           1.008    23.753    V1/P[7]
    SLICE_X20Y124        LUT2 (Prop_lut2_I1_O)        0.124    23.877 r  V1/g2_b6_i_50/O
                         net (fo=6, routed)           1.124    25.002    V1/M1/WARIO/addr[7]
    SLICE_X21Y125        LUT6 (Prop_lut6_I0_O)        0.124    25.126 r  V1/g2_b6_i_92/O
                         net (fo=1, routed)           0.000    25.126    V1_n_589
    SLICE_X21Y125        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.524 r  WARIO/BRAM00/g2_b6_i_73/CO[3]
                         net (fo=1, routed)           0.000    25.524    WARIO/BRAM00/g2_b6_i_73_n_0
    SLICE_X21Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.638 r  WARIO/BRAM00/g2_b6_i_55/CO[3]
                         net (fo=1, routed)           0.000    25.638    V1/WARIO/BRAM00/g2_b6_i_18[0]
    SLICE_X21Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.972 r  V1/WARIO/BRAM00/g2_b6_i_37/O[1]
                         net (fo=8, routed)           0.668    26.640    V1_n_597
    SLICE_X21Y131        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    27.475 r  WARIO/BRAM00/g2_b6_i_18/CO[3]
                         net (fo=1, routed)           0.000    27.475    WARIO/BRAM00/g2_b6_i_18_n_0
    SLICE_X21Y132        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.697 r  WARIO/BRAM00/g2_b6_i_51/O[0]
                         net (fo=1, routed)           0.681    28.378    V1/WARIO/BRAM00/g2_b6_i_26[0]
    SLICE_X23Y129        LUT2 (Prop_lut2_I1_O)        0.299    28.677 r  V1/g2_b6_i_33/O
                         net (fo=1, routed)           0.000    28.677    V1_n_605
    SLICE_X23Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.075 r  WARIO/BRAM00/g2_b6_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.075    WARIO/BRAM00/g2_b6_i_16_n_0
    SLICE_X23Y130        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.388 r  WARIO/BRAM00/g2_b6_i_26/O[3]
                         net (fo=56, routed)          0.712    30.100    M1/WARIO/BRAM00/data_out[7]_i_116_0[3]
    SLICE_X24Y132        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.876    30.976 r  M1/WARIO/BRAM00/g2_b6_i_15/CO[2]
                         net (fo=221, routed)         1.273    32.249    M1/WARIO/BRAM00/g2_b6_i_15_n_1
    SLICE_X30Y128        LUT3 (Prop_lut3_I1_O)        0.313    32.562 r  M1/WARIO/BRAM00/g1_b9__0_i_3/O
                         net (fo=126, routed)         1.891    34.453    M1/WARIO/BRAM00/g1_b9__0_i_3_n_0
    SLICE_X41Y132        LUT6 (Prop_lut6_I4_O)        0.124    34.577 r  M1/WARIO/BRAM00/g11_b7__2/O
                         net (fo=1, routed)           1.004    35.581    M1/WARIO/BRAM00/g11_b7__2_n_0
    SLICE_X42Y126        LUT6 (Prop_lut6_I0_O)        0.124    35.705 r  M1/WARIO/BRAM00/data_out[7]_i_134/O
                         net (fo=2, routed)           0.585    36.290    M1/WARIO/BRAM00/data_out[7]_i_134_n_0
    SLICE_X43Y127        LUT6 (Prop_lut6_I1_O)        0.124    36.414 r  M1/WARIO/BRAM00/data_out[1]_i_59/O
                         net (fo=1, routed)           0.000    36.414    M1/WARIO/BRAM00/data_out[1]_i_59_n_0
    SLICE_X43Y127        MUXF7 (Prop_muxf7_I0_O)      0.212    36.626 r  M1/WARIO/BRAM00/data_out_reg[1]_i_21/O
                         net (fo=1, routed)           1.159    37.786    M1/WARIO/BRAM00/data_out_reg[1]_i_21_n_0
    SLICE_X28Y138        LUT6 (Prop_lut6_I1_O)        0.299    38.085 r  M1/WARIO/BRAM00/data_out[1]_i_7/O
                         net (fo=1, routed)           0.000    38.085    M1/WARIO/BRAM00/data_out[1]_i_7_n_0
    SLICE_X28Y138        MUXF7 (Prop_muxf7_I0_O)      0.212    38.297 r  M1/WARIO/BRAM00/data_out_reg[1]_i_3/O
                         net (fo=1, routed)           0.455    38.752    M1/WARIO/BRAM00/data_out_reg[1]_i_3_n_0
    SLICE_X26Y137        LUT5 (Prop_lut5_I2_O)        0.299    39.051 r  M1/WARIO/BRAM00/data_out[1]_i_1/O
                         net (fo=1, routed)           0.000    39.051    M1/WARIO/BRAM00/data_out[1]_i_1_n_0
    SLICE_X26Y137        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    F14                  IBUF                         0.000    40.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          1.162    41.162    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    33.954 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.541    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.632 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.605    37.237    M1/WARIO/BRAM00/clk_out1
    SLICE_X26Y137        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[1]/C
                         clock pessimism              0.430    37.667    
                         clock uncertainty           -0.095    37.573    
    SLICE_X26Y137        FDRE (Setup_fdre_C_D)        0.029    37.602    M1/WARIO/BRAM00/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         37.602    
                         arrival time                         -39.051    
  -------------------------------------------------------------------
                         slack                                 -1.450    

Slack (VIOLATED) :        -1.292ns  (required time - arrival time)
  Source:                 V1/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/WARIO/BRAM00/data_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        41.126ns  (logic 18.236ns (44.342%)  route 22.889ns (55.658%))
  Logic Levels:           47  (CARRY4=23 DSP48E1=1 LUT1=1 LUT2=2 LUT3=3 LUT4=1 LUT5=5 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.758ns = ( 37.242 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.226ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.728    -2.227    V1/clk_out1
    SLICE_X54Y116        FDRE                                         r  V1/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y116        FDRE (Prop_fdre_C_Q)         0.518    -1.709 r  V1/vcounter_reg[1]/Q
                         net (fo=101, routed)         0.543    -1.165    M1/WARIO/Q[1]
    SLICE_X54Y116        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.702    -0.463 f  M1/WARIO/b2_inferred__0/i__carry/O[2]
                         net (fo=15, routed)          0.709     0.246    M1/WARIO/b2_inferred__0/i__carry_n_5
    SLICE_X54Y120        LUT1 (Prop_lut1_I0_O)        0.301     0.547 r  M1/WARIO/i__carry_i_12__0/O
                         net (fo=1, routed)           0.000     0.547    M1/WARIO/i__carry_i_12__0_n_0
    SLICE_X54Y120        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     1.190 r  M1/WARIO/i__carry_i_8__0/O[3]
                         net (fo=4, routed)           0.445     1.635    M1/WARIO/i__carry_i_8__0_n_4
    SLICE_X57Y120        LUT3 (Prop_lut3_I2_O)        0.307     1.942 r  M1/WARIO/i__carry_i_1__1/O
                         net (fo=16, routed)          0.682     2.624    M1/WARIO/i__carry_i_1__1_n_0
    SLICE_X55Y121        LUT6 (Prop_lut6_I2_O)        0.124     2.748 r  M1/WARIO/i__carry__0_i_2__0/O
                         net (fo=4, routed)           0.761     3.509    M1/WARIO/i__carry__0_i_2__0_n_0
    SLICE_X54Y125        LUT6 (Prop_lut6_I0_O)        0.124     3.633 r  M1/WARIO/i___35_carry__0_i_2/O
                         net (fo=1, routed)           0.000     3.633    M1/WARIO/i___35_carry__0_i_2_n_0
    SLICE_X54Y125        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.013 r  M1/WARIO/b0_inferred__0/i___35_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.013    M1/WARIO/b0_inferred__0/i___35_carry__0_n_0
    SLICE_X54Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.232 r  M1/WARIO/b0_inferred__0/i___35_carry__1/O[0]
                         net (fo=2, routed)           0.782     5.014    M1/WARIO/b0_inferred__0/i___35_carry__1_n_7
    SLICE_X53Y124        LUT5 (Prop_lut5_I3_O)        0.295     5.309 r  M1/WARIO/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.843     6.153    M1/WARIO/i___92_carry__1_i_10_n_0
    SLICE_X50Y125        LUT5 (Prop_lut5_I4_O)        0.124     6.277 r  M1/WARIO/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.511     6.788    M1/WARIO/i___92_carry__1_i_3_n_0
    SLICE_X52Y125        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.308 r  M1/WARIO/b0_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.308    M1/WARIO/b0_inferred__0/i___92_carry__1_n_0
    SLICE_X52Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.631 r  M1/WARIO/b0_inferred__0/i___92_carry__2/O[1]
                         net (fo=8, routed)           0.751     8.382    M1/WARIO/i___92_carry__2_i_8_0[2]
    SLICE_X51Y126        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.719     9.101 r  M1/WARIO/b0_inferred__0/i___153_carry__0/O[2]
                         net (fo=3, routed)           0.538     9.639    M1/WARIO/b0_inferred__0/i___153_carry__0_n_5
    SLICE_X50Y126        LUT4 (Prop_lut4_I0_O)        0.302     9.941 r  M1/WARIO/i___198_carry__0_i_1/O
                         net (fo=1, routed)           0.768    10.708    M1/WARIO/i___198_carry__0_i_1_n_0
    SLICE_X49Y126        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.093 r  M1/WARIO/b0_inferred__0/i___198_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.093    M1/WARIO/b0_inferred__0/i___198_carry__0_n_0
    SLICE_X49Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.207 r  M1/WARIO/b0_inferred__0/i___198_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.207    M1/WARIO/b0_inferred__0/i___198_carry__1_n_0
    SLICE_X49Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.321 r  M1/WARIO/b0_inferred__0/i___198_carry__2/CO[3]
                         net (fo=27, routed)          0.975    12.296    V1/addr_signal0_12[0]
    SLICE_X48Y125        LUT6 (Prop_lut6_I1_O)        0.124    12.420 r  V1/addr_signal0_i_34/O
                         net (fo=1, routed)           0.768    13.189    V1/addr_signal0_i_34_n_0
    SLICE_X49Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    13.845 r  V1/addr_signal0_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.845    V1/addr_signal0_i_18_n_0
    SLICE_X49Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.067 r  V1/addr_signal0_i_15/O[0]
                         net (fo=2, routed)           0.510    14.577    V1/addr_signal0_i_15_n_7
    SLICE_X48Y120        LUT5 (Prop_lut5_I4_O)        0.299    14.876 r  V1/i__carry_i_11/O
                         net (fo=1, routed)           0.584    15.460    V1/M1/b__0[5]
    SLICE_X48Y121        LUT6 (Prop_lut6_I5_O)        0.124    15.584 r  V1/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    15.584    M1/WARIO/min_val1_inferred__0/i__carry__0_1[2]
    SLICE_X48Y121        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.982 r  M1/WARIO/min_val1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    15.982    M1/WARIO/min_val1_inferred__0/i__carry_n_0
    SLICE_X48Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.096 r  M1/WARIO/min_val1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.096    M1/WARIO/min_val1_inferred__0/i__carry__0_n_0
    SLICE_X48Y123        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.367 f  M1/WARIO/min_val1_inferred__0/i__carry__1/CO[0]
                         net (fo=5, routed)           0.797    17.164    V1/addr_signal0_14[0]
    SLICE_X32Y121        LUT3 (Prop_lut3_I2_O)        0.373    17.537 r  V1/addr_signal0_i_19/O
                         net (fo=2, routed)           0.173    17.710    V1/addr_signal0_i_19_n_0
    SLICE_X32Y121        LUT6 (Prop_lut6_I0_O)        0.124    17.834 r  V1/addr_signal0_i_3/O
                         net (fo=1, routed)           1.071    18.904    M1/WARIO/A[3]
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[3]_P[7])
                                                      3.841    22.745 r  M1/WARIO/addr_signal0/P[7]
                         net (fo=6, routed)           1.008    23.753    V1/P[7]
    SLICE_X20Y124        LUT2 (Prop_lut2_I1_O)        0.124    23.877 r  V1/g2_b6_i_50/O
                         net (fo=6, routed)           1.124    25.002    V1/M1/WARIO/addr[7]
    SLICE_X21Y125        LUT6 (Prop_lut6_I0_O)        0.124    25.126 r  V1/g2_b6_i_92/O
                         net (fo=1, routed)           0.000    25.126    V1_n_589
    SLICE_X21Y125        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.524 r  WARIO/BRAM00/g2_b6_i_73/CO[3]
                         net (fo=1, routed)           0.000    25.524    WARIO/BRAM00/g2_b6_i_73_n_0
    SLICE_X21Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.638 r  WARIO/BRAM00/g2_b6_i_55/CO[3]
                         net (fo=1, routed)           0.000    25.638    V1/WARIO/BRAM00/g2_b6_i_18[0]
    SLICE_X21Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.972 r  V1/WARIO/BRAM00/g2_b6_i_37/O[1]
                         net (fo=8, routed)           0.668    26.640    V1_n_597
    SLICE_X21Y131        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    27.475 r  WARIO/BRAM00/g2_b6_i_18/CO[3]
                         net (fo=1, routed)           0.000    27.475    WARIO/BRAM00/g2_b6_i_18_n_0
    SLICE_X21Y132        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.697 r  WARIO/BRAM00/g2_b6_i_51/O[0]
                         net (fo=1, routed)           0.681    28.378    V1/WARIO/BRAM00/g2_b6_i_26[0]
    SLICE_X23Y129        LUT2 (Prop_lut2_I1_O)        0.299    28.677 r  V1/g2_b6_i_33/O
                         net (fo=1, routed)           0.000    28.677    V1_n_605
    SLICE_X23Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.075 r  WARIO/BRAM00/g2_b6_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.075    WARIO/BRAM00/g2_b6_i_16_n_0
    SLICE_X23Y130        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.388 r  WARIO/BRAM00/g2_b6_i_26/O[3]
                         net (fo=56, routed)          0.712    30.100    M1/WARIO/BRAM00/data_out[7]_i_116_0[3]
    SLICE_X24Y132        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.876    30.976 r  M1/WARIO/BRAM00/g2_b6_i_15/CO[2]
                         net (fo=221, routed)         1.273    32.249    M1/WARIO/BRAM00/g2_b6_i_15_n_1
    SLICE_X30Y128        LUT3 (Prop_lut3_I1_O)        0.313    32.562 r  M1/WARIO/BRAM00/g1_b9__0_i_3/O
                         net (fo=126, routed)         1.418    33.980    M1/WARIO/BRAM00/g1_b9__0_i_3_n_0
    SLICE_X37Y126        LUT6 (Prop_lut6_I4_O)        0.124    34.104 r  M1/WARIO/BRAM00/g11_b5__3/O
                         net (fo=1, routed)           0.817    34.920    M1/WARIO/BRAM00/g11_b5__3_n_0
    SLICE_X41Y126        LUT6 (Prop_lut6_I0_O)        0.124    35.044 r  M1/WARIO/BRAM00/data_out[5]_i_146/O
                         net (fo=1, routed)           0.984    36.028    M1/WARIO/BRAM00/data_out[5]_i_146_n_0
    SLICE_X38Y130        LUT6 (Prop_lut6_I1_O)        0.124    36.152 r  M1/WARIO/BRAM00/data_out[5]_i_74/O
                         net (fo=1, routed)           0.000    36.152    M1/WARIO/BRAM00/data_out[5]_i_74_n_0
    SLICE_X38Y130        MUXF7 (Prop_muxf7_I0_O)      0.209    36.361 r  M1/WARIO/BRAM00/data_out_reg[5]_i_30/O
                         net (fo=1, routed)           0.451    36.812    M1/WARIO/BRAM00/data_out_reg[5]_i_30_n_0
    SLICE_X37Y133        LUT6 (Prop_lut6_I1_O)        0.297    37.109 r  M1/WARIO/BRAM00/data_out[5]_i_10/O
                         net (fo=1, routed)           0.998    38.107    M1/WARIO/BRAM00/data_out[5]_i_10_n_0
    SLICE_X29Y146        LUT5 (Prop_lut5_I4_O)        0.124    38.231 r  M1/WARIO/BRAM00/data_out[5]_i_3/O
                         net (fo=1, routed)           0.544    38.775    M1/WARIO/BRAM00/data_out[5]_i_3_n_0
    SLICE_X27Y147        LUT5 (Prop_lut5_I2_O)        0.124    38.899 r  M1/WARIO/BRAM00/data_out[5]_i_1/O
                         net (fo=1, routed)           0.000    38.899    M1/WARIO/BRAM00/data_out[5]_i_1_n_0
    SLICE_X27Y147        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    F14                  IBUF                         0.000    40.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          1.162    41.162    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    33.954 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.541    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.632 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.610    37.242    M1/WARIO/BRAM00/clk_out1
    SLICE_X27Y147        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[5]/C
                         clock pessimism              0.430    37.672    
                         clock uncertainty           -0.095    37.578    
    SLICE_X27Y147        FDRE (Setup_fdre_C_D)        0.029    37.607    M1/WARIO/BRAM00/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         37.607    
                         arrival time                         -38.899    
  -------------------------------------------------------------------
                         slack                                 -1.292    

Slack (VIOLATED) :        -1.134ns  (required time - arrival time)
  Source:                 V1/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/WARIO/BRAM00/data_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        40.964ns  (logic 18.514ns (45.196%)  route 22.450ns (54.804%))
  Logic Levels:           47  (CARRY4=23 DSP48E1=1 LUT1=1 LUT2=2 LUT3=3 LUT4=1 LUT5=6 LUT6=8 MUXF7=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.763ns = ( 37.237 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.226ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.728    -2.227    V1/clk_out1
    SLICE_X54Y116        FDRE                                         r  V1/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y116        FDRE (Prop_fdre_C_Q)         0.518    -1.709 r  V1/vcounter_reg[1]/Q
                         net (fo=101, routed)         0.543    -1.165    M1/WARIO/Q[1]
    SLICE_X54Y116        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.702    -0.463 f  M1/WARIO/b2_inferred__0/i__carry/O[2]
                         net (fo=15, routed)          0.709     0.246    M1/WARIO/b2_inferred__0/i__carry_n_5
    SLICE_X54Y120        LUT1 (Prop_lut1_I0_O)        0.301     0.547 r  M1/WARIO/i__carry_i_12__0/O
                         net (fo=1, routed)           0.000     0.547    M1/WARIO/i__carry_i_12__0_n_0
    SLICE_X54Y120        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     1.190 r  M1/WARIO/i__carry_i_8__0/O[3]
                         net (fo=4, routed)           0.445     1.635    M1/WARIO/i__carry_i_8__0_n_4
    SLICE_X57Y120        LUT3 (Prop_lut3_I2_O)        0.307     1.942 r  M1/WARIO/i__carry_i_1__1/O
                         net (fo=16, routed)          0.682     2.624    M1/WARIO/i__carry_i_1__1_n_0
    SLICE_X55Y121        LUT6 (Prop_lut6_I2_O)        0.124     2.748 r  M1/WARIO/i__carry__0_i_2__0/O
                         net (fo=4, routed)           0.761     3.509    M1/WARIO/i__carry__0_i_2__0_n_0
    SLICE_X54Y125        LUT6 (Prop_lut6_I0_O)        0.124     3.633 r  M1/WARIO/i___35_carry__0_i_2/O
                         net (fo=1, routed)           0.000     3.633    M1/WARIO/i___35_carry__0_i_2_n_0
    SLICE_X54Y125        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.013 r  M1/WARIO/b0_inferred__0/i___35_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.013    M1/WARIO/b0_inferred__0/i___35_carry__0_n_0
    SLICE_X54Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.232 r  M1/WARIO/b0_inferred__0/i___35_carry__1/O[0]
                         net (fo=2, routed)           0.782     5.014    M1/WARIO/b0_inferred__0/i___35_carry__1_n_7
    SLICE_X53Y124        LUT5 (Prop_lut5_I3_O)        0.295     5.309 r  M1/WARIO/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.843     6.153    M1/WARIO/i___92_carry__1_i_10_n_0
    SLICE_X50Y125        LUT5 (Prop_lut5_I4_O)        0.124     6.277 r  M1/WARIO/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.511     6.788    M1/WARIO/i___92_carry__1_i_3_n_0
    SLICE_X52Y125        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.308 r  M1/WARIO/b0_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.308    M1/WARIO/b0_inferred__0/i___92_carry__1_n_0
    SLICE_X52Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.631 r  M1/WARIO/b0_inferred__0/i___92_carry__2/O[1]
                         net (fo=8, routed)           0.751     8.382    M1/WARIO/i___92_carry__2_i_8_0[2]
    SLICE_X51Y126        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.719     9.101 r  M1/WARIO/b0_inferred__0/i___153_carry__0/O[2]
                         net (fo=3, routed)           0.538     9.639    M1/WARIO/b0_inferred__0/i___153_carry__0_n_5
    SLICE_X50Y126        LUT4 (Prop_lut4_I0_O)        0.302     9.941 r  M1/WARIO/i___198_carry__0_i_1/O
                         net (fo=1, routed)           0.768    10.708    M1/WARIO/i___198_carry__0_i_1_n_0
    SLICE_X49Y126        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.093 r  M1/WARIO/b0_inferred__0/i___198_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.093    M1/WARIO/b0_inferred__0/i___198_carry__0_n_0
    SLICE_X49Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.207 r  M1/WARIO/b0_inferred__0/i___198_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.207    M1/WARIO/b0_inferred__0/i___198_carry__1_n_0
    SLICE_X49Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.321 r  M1/WARIO/b0_inferred__0/i___198_carry__2/CO[3]
                         net (fo=27, routed)          0.975    12.296    V1/addr_signal0_12[0]
    SLICE_X48Y125        LUT6 (Prop_lut6_I1_O)        0.124    12.420 r  V1/addr_signal0_i_34/O
                         net (fo=1, routed)           0.768    13.189    V1/addr_signal0_i_34_n_0
    SLICE_X49Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    13.845 r  V1/addr_signal0_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.845    V1/addr_signal0_i_18_n_0
    SLICE_X49Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.067 r  V1/addr_signal0_i_15/O[0]
                         net (fo=2, routed)           0.510    14.577    V1/addr_signal0_i_15_n_7
    SLICE_X48Y120        LUT5 (Prop_lut5_I4_O)        0.299    14.876 r  V1/i__carry_i_11/O
                         net (fo=1, routed)           0.584    15.460    V1/M1/b__0[5]
    SLICE_X48Y121        LUT6 (Prop_lut6_I5_O)        0.124    15.584 r  V1/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    15.584    M1/WARIO/min_val1_inferred__0/i__carry__0_1[2]
    SLICE_X48Y121        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.982 r  M1/WARIO/min_val1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    15.982    M1/WARIO/min_val1_inferred__0/i__carry_n_0
    SLICE_X48Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.096 r  M1/WARIO/min_val1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.096    M1/WARIO/min_val1_inferred__0/i__carry__0_n_0
    SLICE_X48Y123        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.367 f  M1/WARIO/min_val1_inferred__0/i__carry__1/CO[0]
                         net (fo=5, routed)           0.797    17.164    V1/addr_signal0_14[0]
    SLICE_X32Y121        LUT3 (Prop_lut3_I2_O)        0.373    17.537 r  V1/addr_signal0_i_19/O
                         net (fo=2, routed)           0.173    17.710    V1/addr_signal0_i_19_n_0
    SLICE_X32Y121        LUT6 (Prop_lut6_I0_O)        0.124    17.834 r  V1/addr_signal0_i_3/O
                         net (fo=1, routed)           1.071    18.904    M1/WARIO/A[3]
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[3]_P[7])
                                                      3.841    22.745 r  M1/WARIO/addr_signal0/P[7]
                         net (fo=6, routed)           1.008    23.753    V1/P[7]
    SLICE_X20Y124        LUT2 (Prop_lut2_I1_O)        0.124    23.877 r  V1/g2_b6_i_50/O
                         net (fo=6, routed)           1.124    25.002    V1/M1/WARIO/addr[7]
    SLICE_X21Y125        LUT6 (Prop_lut6_I0_O)        0.124    25.126 r  V1/g2_b6_i_92/O
                         net (fo=1, routed)           0.000    25.126    V1_n_589
    SLICE_X21Y125        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.524 r  WARIO/BRAM00/g2_b6_i_73/CO[3]
                         net (fo=1, routed)           0.000    25.524    WARIO/BRAM00/g2_b6_i_73_n_0
    SLICE_X21Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.638 r  WARIO/BRAM00/g2_b6_i_55/CO[3]
                         net (fo=1, routed)           0.000    25.638    V1/WARIO/BRAM00/g2_b6_i_18[0]
    SLICE_X21Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.972 r  V1/WARIO/BRAM00/g2_b6_i_37/O[1]
                         net (fo=8, routed)           0.668    26.640    V1_n_597
    SLICE_X21Y131        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    27.475 r  WARIO/BRAM00/g2_b6_i_18/CO[3]
                         net (fo=1, routed)           0.000    27.475    WARIO/BRAM00/g2_b6_i_18_n_0
    SLICE_X21Y132        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.697 r  WARIO/BRAM00/g2_b6_i_51/O[0]
                         net (fo=1, routed)           0.681    28.378    V1/WARIO/BRAM00/g2_b6_i_26[0]
    SLICE_X23Y129        LUT2 (Prop_lut2_I1_O)        0.299    28.677 r  V1/g2_b6_i_33/O
                         net (fo=1, routed)           0.000    28.677    V1_n_605
    SLICE_X23Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.075 r  WARIO/BRAM00/g2_b6_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.075    WARIO/BRAM00/g2_b6_i_16_n_0
    SLICE_X23Y130        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.388 r  WARIO/BRAM00/g2_b6_i_26/O[3]
                         net (fo=56, routed)          0.712    30.100    M1/WARIO/BRAM00/data_out[7]_i_116_0[3]
    SLICE_X24Y132        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.876    30.976 r  M1/WARIO/BRAM00/g2_b6_i_15/CO[2]
                         net (fo=221, routed)         1.118    32.094    M1/WARIO/BRAM00/g2_b6_i_15_n_1
    SLICE_X25Y127        LUT3 (Prop_lut3_I1_O)        0.313    32.407 f  M1/WARIO/BRAM00/data_out[6]_i_242/O
                         net (fo=108, routed)         1.596    34.002    M1/WARIO/BRAM00/data_out[6]_i_242_n_0
    SLICE_X9Y130         LUT5 (Prop_lut5_I1_O)        0.124    34.126 r  M1/WARIO/BRAM00/data_out[6]_i_258/O
                         net (fo=2, routed)           0.811    34.937    M1/WARIO/BRAM00/data_out[6]_i_258_n_0
    SLICE_X11Y129        LUT6 (Prop_lut6_I0_O)        0.124    35.061 r  M1/WARIO/BRAM00/data_out[6]_i_184/O
                         net (fo=1, routed)           0.000    35.061    M1/WARIO/BRAM00/data_out[6]_i_184_n_0
    SLICE_X11Y129        MUXF7 (Prop_muxf7_I1_O)      0.217    35.278 r  M1/WARIO/BRAM00/data_out_reg[6]_i_94/O
                         net (fo=1, routed)           0.918    36.196    M1/WARIO/BRAM00/data_out_reg[6]_i_94_n_0
    SLICE_X12Y133        LUT6 (Prop_lut6_I1_O)        0.299    36.495 r  M1/WARIO/BRAM00/data_out[6]_i_36/O
                         net (fo=1, routed)           0.964    37.460    M1/WARIO/BRAM00/data_out[6]_i_36_n_0
    SLICE_X23Y138        LUT5 (Prop_lut5_I4_O)        0.124    37.584 r  M1/WARIO/BRAM00/data_out[6]_i_12/O
                         net (fo=1, routed)           0.000    37.584    M1/WARIO/BRAM00/data_out[6]_i_12_n_0
    SLICE_X23Y138        MUXF7 (Prop_muxf7_I1_O)      0.217    37.801 r  M1/WARIO/BRAM00/data_out_reg[6]_i_4/O
                         net (fo=1, routed)           0.638    38.438    M1/WARIO/BRAM00/data_out_reg[6]_i_4_n_0
    SLICE_X29Y138        LUT5 (Prop_lut5_I4_O)        0.299    38.737 r  M1/WARIO/BRAM00/data_out[6]_i_1/O
                         net (fo=1, routed)           0.000    38.737    M1/WARIO/BRAM00/data_out[6]_i_1_n_0
    SLICE_X29Y138        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    F14                  IBUF                         0.000    40.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          1.162    41.162    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    33.954 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.541    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.632 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.605    37.237    M1/WARIO/BRAM00/clk_out1
    SLICE_X29Y138        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[6]/C
                         clock pessimism              0.430    37.667    
                         clock uncertainty           -0.095    37.573    
    SLICE_X29Y138        FDRE (Setup_fdre_C_D)        0.031    37.604    M1/WARIO/BRAM00/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         37.604    
                         arrival time                         -38.737    
  -------------------------------------------------------------------
                         slack                                 -1.134    

Slack (VIOLATED) :        -1.101ns  (required time - arrival time)
  Source:                 V1/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/WARIO/BRAM00/data_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        40.959ns  (logic 18.066ns (44.108%)  route 22.893ns (55.892%))
  Logic Levels:           47  (CARRY4=23 DSP48E1=1 LUT1=1 LUT2=2 LUT3=3 LUT4=1 LUT5=3 LUT6=12 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.768ns = ( 37.232 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.226ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.728    -2.227    V1/clk_out1
    SLICE_X54Y116        FDRE                                         r  V1/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y116        FDRE (Prop_fdre_C_Q)         0.518    -1.709 r  V1/vcounter_reg[1]/Q
                         net (fo=101, routed)         0.543    -1.165    M1/WARIO/Q[1]
    SLICE_X54Y116        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.702    -0.463 f  M1/WARIO/b2_inferred__0/i__carry/O[2]
                         net (fo=15, routed)          0.709     0.246    M1/WARIO/b2_inferred__0/i__carry_n_5
    SLICE_X54Y120        LUT1 (Prop_lut1_I0_O)        0.301     0.547 r  M1/WARIO/i__carry_i_12__0/O
                         net (fo=1, routed)           0.000     0.547    M1/WARIO/i__carry_i_12__0_n_0
    SLICE_X54Y120        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     1.190 r  M1/WARIO/i__carry_i_8__0/O[3]
                         net (fo=4, routed)           0.445     1.635    M1/WARIO/i__carry_i_8__0_n_4
    SLICE_X57Y120        LUT3 (Prop_lut3_I2_O)        0.307     1.942 r  M1/WARIO/i__carry_i_1__1/O
                         net (fo=16, routed)          0.682     2.624    M1/WARIO/i__carry_i_1__1_n_0
    SLICE_X55Y121        LUT6 (Prop_lut6_I2_O)        0.124     2.748 r  M1/WARIO/i__carry__0_i_2__0/O
                         net (fo=4, routed)           0.761     3.509    M1/WARIO/i__carry__0_i_2__0_n_0
    SLICE_X54Y125        LUT6 (Prop_lut6_I0_O)        0.124     3.633 r  M1/WARIO/i___35_carry__0_i_2/O
                         net (fo=1, routed)           0.000     3.633    M1/WARIO/i___35_carry__0_i_2_n_0
    SLICE_X54Y125        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.013 r  M1/WARIO/b0_inferred__0/i___35_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.013    M1/WARIO/b0_inferred__0/i___35_carry__0_n_0
    SLICE_X54Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.232 r  M1/WARIO/b0_inferred__0/i___35_carry__1/O[0]
                         net (fo=2, routed)           0.782     5.014    M1/WARIO/b0_inferred__0/i___35_carry__1_n_7
    SLICE_X53Y124        LUT5 (Prop_lut5_I3_O)        0.295     5.309 r  M1/WARIO/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.843     6.153    M1/WARIO/i___92_carry__1_i_10_n_0
    SLICE_X50Y125        LUT5 (Prop_lut5_I4_O)        0.124     6.277 r  M1/WARIO/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.511     6.788    M1/WARIO/i___92_carry__1_i_3_n_0
    SLICE_X52Y125        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.308 r  M1/WARIO/b0_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.308    M1/WARIO/b0_inferred__0/i___92_carry__1_n_0
    SLICE_X52Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.631 r  M1/WARIO/b0_inferred__0/i___92_carry__2/O[1]
                         net (fo=8, routed)           0.751     8.382    M1/WARIO/i___92_carry__2_i_8_0[2]
    SLICE_X51Y126        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.719     9.101 r  M1/WARIO/b0_inferred__0/i___153_carry__0/O[2]
                         net (fo=3, routed)           0.538     9.639    M1/WARIO/b0_inferred__0/i___153_carry__0_n_5
    SLICE_X50Y126        LUT4 (Prop_lut4_I0_O)        0.302     9.941 r  M1/WARIO/i___198_carry__0_i_1/O
                         net (fo=1, routed)           0.768    10.708    M1/WARIO/i___198_carry__0_i_1_n_0
    SLICE_X49Y126        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.093 r  M1/WARIO/b0_inferred__0/i___198_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.093    M1/WARIO/b0_inferred__0/i___198_carry__0_n_0
    SLICE_X49Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.207 r  M1/WARIO/b0_inferred__0/i___198_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.207    M1/WARIO/b0_inferred__0/i___198_carry__1_n_0
    SLICE_X49Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.321 r  M1/WARIO/b0_inferred__0/i___198_carry__2/CO[3]
                         net (fo=27, routed)          0.975    12.296    V1/addr_signal0_12[0]
    SLICE_X48Y125        LUT6 (Prop_lut6_I1_O)        0.124    12.420 r  V1/addr_signal0_i_34/O
                         net (fo=1, routed)           0.768    13.189    V1/addr_signal0_i_34_n_0
    SLICE_X49Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    13.845 r  V1/addr_signal0_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.845    V1/addr_signal0_i_18_n_0
    SLICE_X49Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.067 r  V1/addr_signal0_i_15/O[0]
                         net (fo=2, routed)           0.510    14.577    V1/addr_signal0_i_15_n_7
    SLICE_X48Y120        LUT5 (Prop_lut5_I4_O)        0.299    14.876 r  V1/i__carry_i_11/O
                         net (fo=1, routed)           0.584    15.460    V1/M1/b__0[5]
    SLICE_X48Y121        LUT6 (Prop_lut6_I5_O)        0.124    15.584 r  V1/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    15.584    M1/WARIO/min_val1_inferred__0/i__carry__0_1[2]
    SLICE_X48Y121        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.982 r  M1/WARIO/min_val1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    15.982    M1/WARIO/min_val1_inferred__0/i__carry_n_0
    SLICE_X48Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.096 r  M1/WARIO/min_val1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.096    M1/WARIO/min_val1_inferred__0/i__carry__0_n_0
    SLICE_X48Y123        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.367 f  M1/WARIO/min_val1_inferred__0/i__carry__1/CO[0]
                         net (fo=5, routed)           0.797    17.164    V1/addr_signal0_14[0]
    SLICE_X32Y121        LUT3 (Prop_lut3_I2_O)        0.373    17.537 r  V1/addr_signal0_i_19/O
                         net (fo=2, routed)           0.173    17.710    V1/addr_signal0_i_19_n_0
    SLICE_X32Y121        LUT6 (Prop_lut6_I0_O)        0.124    17.834 r  V1/addr_signal0_i_3/O
                         net (fo=1, routed)           1.071    18.904    M1/WARIO/A[3]
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[3]_P[7])
                                                      3.841    22.745 r  M1/WARIO/addr_signal0/P[7]
                         net (fo=6, routed)           1.008    23.753    V1/P[7]
    SLICE_X20Y124        LUT2 (Prop_lut2_I1_O)        0.124    23.877 r  V1/g2_b6_i_50/O
                         net (fo=6, routed)           1.124    25.002    V1/M1/WARIO/addr[7]
    SLICE_X21Y125        LUT6 (Prop_lut6_I0_O)        0.124    25.126 r  V1/g2_b6_i_92/O
                         net (fo=1, routed)           0.000    25.126    V1_n_589
    SLICE_X21Y125        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.524 r  WARIO/BRAM00/g2_b6_i_73/CO[3]
                         net (fo=1, routed)           0.000    25.524    WARIO/BRAM00/g2_b6_i_73_n_0
    SLICE_X21Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.638 r  WARIO/BRAM00/g2_b6_i_55/CO[3]
                         net (fo=1, routed)           0.000    25.638    V1/WARIO/BRAM00/g2_b6_i_18[0]
    SLICE_X21Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.972 r  V1/WARIO/BRAM00/g2_b6_i_37/O[1]
                         net (fo=8, routed)           0.668    26.640    V1_n_597
    SLICE_X21Y131        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    27.475 r  WARIO/BRAM00/g2_b6_i_18/CO[3]
                         net (fo=1, routed)           0.000    27.475    WARIO/BRAM00/g2_b6_i_18_n_0
    SLICE_X21Y132        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.697 r  WARIO/BRAM00/g2_b6_i_51/O[0]
                         net (fo=1, routed)           0.681    28.378    V1/WARIO/BRAM00/g2_b6_i_26[0]
    SLICE_X23Y129        LUT2 (Prop_lut2_I1_O)        0.299    28.677 r  V1/g2_b6_i_33/O
                         net (fo=1, routed)           0.000    28.677    V1_n_605
    SLICE_X23Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.075 r  WARIO/BRAM00/g2_b6_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.075    WARIO/BRAM00/g2_b6_i_16_n_0
    SLICE_X23Y130        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.388 r  WARIO/BRAM00/g2_b6_i_26/O[3]
                         net (fo=56, routed)          0.712    30.100    M1/WARIO/BRAM00/data_out[7]_i_116_0[3]
    SLICE_X24Y132        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.876    30.976 r  M1/WARIO/BRAM00/g2_b6_i_15/CO[2]
                         net (fo=221, routed)         0.766    31.742    M1/WARIO/BRAM00/g2_b6_i_15_n_1
    SLICE_X25Y133        LUT3 (Prop_lut3_I1_O)        0.313    32.055 r  M1/WARIO/BRAM00/g4_b8_i_1/O
                         net (fo=118, routed)         1.860    33.915    M1/WARIO/BRAM00/g4_b8_i_1_n_0
    SLICE_X7Y138         LUT6 (Prop_lut6_I2_O)        0.124    34.039 r  M1/WARIO/BRAM00/g7_b9/O
                         net (fo=1, routed)           0.982    35.021    M1/WARIO/BRAM00/g7_b9_n_0
    SLICE_X7Y142         LUT6 (Prop_lut6_I0_O)        0.124    35.145 r  M1/WARIO/BRAM00/data_out[9]_i_120/O
                         net (fo=1, routed)           0.533    35.679    M1/WARIO/BRAM00/data_out[9]_i_120_n_0
    SLICE_X9Y143         LUT6 (Prop_lut6_I0_O)        0.124    35.803 r  M1/WARIO/BRAM00/data_out[9]_i_52/O
                         net (fo=1, routed)           0.652    36.455    M1/WARIO/BRAM00/data_out[9]_i_52_n_0
    SLICE_X12Y138        LUT6 (Prop_lut6_I5_O)        0.124    36.579 r  M1/WARIO/BRAM00/data_out[9]_i_19__0/O
                         net (fo=1, routed)           0.829    37.407    M1/WARIO/BRAM00/data_out[9]_i_19__0_n_0
    SLICE_X14Y133        LUT6 (Prop_lut6_I5_O)        0.124    37.531 r  M1/WARIO/BRAM00/data_out[9]_i_7/O
                         net (fo=1, routed)           0.865    38.396    M1/WARIO/BRAM00/data_out[9]_i_7_n_0
    SLICE_X20Y131        LUT6 (Prop_lut6_I5_O)        0.124    38.520 r  M1/WARIO/BRAM00/data_out[9]_i_2/O
                         net (fo=1, routed)           0.000    38.520    M1/WARIO/BRAM00/data_out[9]_i_2_n_0
    SLICE_X20Y131        MUXF7 (Prop_muxf7_I0_O)      0.212    38.732 r  M1/WARIO/BRAM00/data_out_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    38.732    M1/WARIO/BRAM00/data_out_reg[9]_i_1_n_0
    SLICE_X20Y131        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    F14                  IBUF                         0.000    40.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          1.162    41.162    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    33.954 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.541    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.632 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.600    37.232    M1/WARIO/BRAM00/clk_out1
    SLICE_X20Y131        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[9]/C
                         clock pessimism              0.430    37.662    
                         clock uncertainty           -0.095    37.568    
    SLICE_X20Y131        FDRE (Setup_fdre_C_D)        0.064    37.632    M1/WARIO/BRAM00/data_out_reg[9]
  -------------------------------------------------------------------
                         required time                         37.632    
                         arrival time                         -38.732    
  -------------------------------------------------------------------
                         slack                                 -1.101    

Slack (VIOLATED) :        -1.035ns  (required time - arrival time)
  Source:                 V1/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/WARIO/BRAM00/data_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        40.931ns  (logic 18.122ns (44.274%)  route 22.809ns (55.726%))
  Logic Levels:           46  (CARRY4=23 DSP48E1=1 LUT1=1 LUT2=2 LUT3=3 LUT4=1 LUT5=5 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.766ns = ( 37.234 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.226ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.728    -2.227    V1/clk_out1
    SLICE_X54Y116        FDRE                                         r  V1/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y116        FDRE (Prop_fdre_C_Q)         0.518    -1.709 r  V1/vcounter_reg[1]/Q
                         net (fo=101, routed)         0.543    -1.165    M1/WARIO/Q[1]
    SLICE_X54Y116        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.702    -0.463 f  M1/WARIO/b2_inferred__0/i__carry/O[2]
                         net (fo=15, routed)          0.709     0.246    M1/WARIO/b2_inferred__0/i__carry_n_5
    SLICE_X54Y120        LUT1 (Prop_lut1_I0_O)        0.301     0.547 r  M1/WARIO/i__carry_i_12__0/O
                         net (fo=1, routed)           0.000     0.547    M1/WARIO/i__carry_i_12__0_n_0
    SLICE_X54Y120        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     1.190 r  M1/WARIO/i__carry_i_8__0/O[3]
                         net (fo=4, routed)           0.445     1.635    M1/WARIO/i__carry_i_8__0_n_4
    SLICE_X57Y120        LUT3 (Prop_lut3_I2_O)        0.307     1.942 r  M1/WARIO/i__carry_i_1__1/O
                         net (fo=16, routed)          0.682     2.624    M1/WARIO/i__carry_i_1__1_n_0
    SLICE_X55Y121        LUT6 (Prop_lut6_I2_O)        0.124     2.748 r  M1/WARIO/i__carry__0_i_2__0/O
                         net (fo=4, routed)           0.761     3.509    M1/WARIO/i__carry__0_i_2__0_n_0
    SLICE_X54Y125        LUT6 (Prop_lut6_I0_O)        0.124     3.633 r  M1/WARIO/i___35_carry__0_i_2/O
                         net (fo=1, routed)           0.000     3.633    M1/WARIO/i___35_carry__0_i_2_n_0
    SLICE_X54Y125        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.013 r  M1/WARIO/b0_inferred__0/i___35_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.013    M1/WARIO/b0_inferred__0/i___35_carry__0_n_0
    SLICE_X54Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.232 r  M1/WARIO/b0_inferred__0/i___35_carry__1/O[0]
                         net (fo=2, routed)           0.782     5.014    M1/WARIO/b0_inferred__0/i___35_carry__1_n_7
    SLICE_X53Y124        LUT5 (Prop_lut5_I3_O)        0.295     5.309 r  M1/WARIO/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.843     6.153    M1/WARIO/i___92_carry__1_i_10_n_0
    SLICE_X50Y125        LUT5 (Prop_lut5_I4_O)        0.124     6.277 r  M1/WARIO/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.511     6.788    M1/WARIO/i___92_carry__1_i_3_n_0
    SLICE_X52Y125        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.308 r  M1/WARIO/b0_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.308    M1/WARIO/b0_inferred__0/i___92_carry__1_n_0
    SLICE_X52Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.631 r  M1/WARIO/b0_inferred__0/i___92_carry__2/O[1]
                         net (fo=8, routed)           0.751     8.382    M1/WARIO/i___92_carry__2_i_8_0[2]
    SLICE_X51Y126        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.719     9.101 r  M1/WARIO/b0_inferred__0/i___153_carry__0/O[2]
                         net (fo=3, routed)           0.538     9.639    M1/WARIO/b0_inferred__0/i___153_carry__0_n_5
    SLICE_X50Y126        LUT4 (Prop_lut4_I0_O)        0.302     9.941 r  M1/WARIO/i___198_carry__0_i_1/O
                         net (fo=1, routed)           0.768    10.708    M1/WARIO/i___198_carry__0_i_1_n_0
    SLICE_X49Y126        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.093 r  M1/WARIO/b0_inferred__0/i___198_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.093    M1/WARIO/b0_inferred__0/i___198_carry__0_n_0
    SLICE_X49Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.207 r  M1/WARIO/b0_inferred__0/i___198_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.207    M1/WARIO/b0_inferred__0/i___198_carry__1_n_0
    SLICE_X49Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.321 r  M1/WARIO/b0_inferred__0/i___198_carry__2/CO[3]
                         net (fo=27, routed)          0.975    12.296    V1/addr_signal0_12[0]
    SLICE_X48Y125        LUT6 (Prop_lut6_I1_O)        0.124    12.420 r  V1/addr_signal0_i_34/O
                         net (fo=1, routed)           0.768    13.189    V1/addr_signal0_i_34_n_0
    SLICE_X49Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    13.845 r  V1/addr_signal0_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.845    V1/addr_signal0_i_18_n_0
    SLICE_X49Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.067 r  V1/addr_signal0_i_15/O[0]
                         net (fo=2, routed)           0.510    14.577    V1/addr_signal0_i_15_n_7
    SLICE_X48Y120        LUT5 (Prop_lut5_I4_O)        0.299    14.876 r  V1/i__carry_i_11/O
                         net (fo=1, routed)           0.584    15.460    V1/M1/b__0[5]
    SLICE_X48Y121        LUT6 (Prop_lut6_I5_O)        0.124    15.584 r  V1/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    15.584    M1/WARIO/min_val1_inferred__0/i__carry__0_1[2]
    SLICE_X48Y121        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.982 r  M1/WARIO/min_val1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    15.982    M1/WARIO/min_val1_inferred__0/i__carry_n_0
    SLICE_X48Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.096 r  M1/WARIO/min_val1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.096    M1/WARIO/min_val1_inferred__0/i__carry__0_n_0
    SLICE_X48Y123        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.367 f  M1/WARIO/min_val1_inferred__0/i__carry__1/CO[0]
                         net (fo=5, routed)           0.797    17.164    V1/addr_signal0_14[0]
    SLICE_X32Y121        LUT3 (Prop_lut3_I2_O)        0.373    17.537 r  V1/addr_signal0_i_19/O
                         net (fo=2, routed)           0.173    17.710    V1/addr_signal0_i_19_n_0
    SLICE_X32Y121        LUT6 (Prop_lut6_I0_O)        0.124    17.834 r  V1/addr_signal0_i_3/O
                         net (fo=1, routed)           1.071    18.904    M1/WARIO/A[3]
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[3]_P[7])
                                                      3.841    22.745 r  M1/WARIO/addr_signal0/P[7]
                         net (fo=6, routed)           1.008    23.753    V1/P[7]
    SLICE_X20Y124        LUT2 (Prop_lut2_I1_O)        0.124    23.877 r  V1/g2_b6_i_50/O
                         net (fo=6, routed)           1.124    25.002    V1/M1/WARIO/addr[7]
    SLICE_X21Y125        LUT6 (Prop_lut6_I0_O)        0.124    25.126 r  V1/g2_b6_i_92/O
                         net (fo=1, routed)           0.000    25.126    V1_n_589
    SLICE_X21Y125        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.524 r  WARIO/BRAM00/g2_b6_i_73/CO[3]
                         net (fo=1, routed)           0.000    25.524    WARIO/BRAM00/g2_b6_i_73_n_0
    SLICE_X21Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.638 r  WARIO/BRAM00/g2_b6_i_55/CO[3]
                         net (fo=1, routed)           0.000    25.638    V1/WARIO/BRAM00/g2_b6_i_18[0]
    SLICE_X21Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.972 r  V1/WARIO/BRAM00/g2_b6_i_37/O[1]
                         net (fo=8, routed)           0.668    26.640    V1_n_597
    SLICE_X21Y131        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    27.475 r  WARIO/BRAM00/g2_b6_i_18/CO[3]
                         net (fo=1, routed)           0.000    27.475    WARIO/BRAM00/g2_b6_i_18_n_0
    SLICE_X21Y132        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.697 r  WARIO/BRAM00/g2_b6_i_51/O[0]
                         net (fo=1, routed)           0.681    28.378    V1/WARIO/BRAM00/g2_b6_i_26[0]
    SLICE_X23Y129        LUT2 (Prop_lut2_I1_O)        0.299    28.677 r  V1/g2_b6_i_33/O
                         net (fo=1, routed)           0.000    28.677    V1_n_605
    SLICE_X23Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.075 r  WARIO/BRAM00/g2_b6_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.075    WARIO/BRAM00/g2_b6_i_16_n_0
    SLICE_X23Y130        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.388 r  WARIO/BRAM00/g2_b6_i_26/O[3]
                         net (fo=56, routed)          0.712    30.100    M1/WARIO/BRAM00/data_out[7]_i_116_0[3]
    SLICE_X24Y132        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.876    30.976 r  M1/WARIO/BRAM00/g2_b6_i_15/CO[2]
                         net (fo=221, routed)         1.011    31.987    M1/WARIO/BRAM00/g2_b6_i_15_n_1
    SLICE_X26Y135        LUT3 (Prop_lut3_I1_O)        0.313    32.300 r  M1/WARIO/BRAM00/data_out[11]_i_192/O
                         net (fo=108, routed)         1.952    34.252    M1/WARIO/BRAM00/data_out[11]_i_192_n_0
    SLICE_X44Y146        LUT5 (Prop_lut5_I1_O)        0.124    34.376 r  M1/WARIO/BRAM00/data_out[10]_i_161/O
                         net (fo=3, routed)           1.398    35.774    M1/WARIO/BRAM00/data_out[10]_i_161_n_0
    SLICE_X45Y141        LUT6 (Prop_lut6_I5_O)        0.124    35.898 r  M1/WARIO/BRAM00/data_out[3]_i_64/O
                         net (fo=1, routed)           0.641    36.539    M1/WARIO/BRAM00/data_out[3]_i_64_n_0
    SLICE_X45Y140        LUT6 (Prop_lut6_I5_O)        0.124    36.663 r  M1/WARIO/BRAM00/data_out[3]_i_19/O
                         net (fo=1, routed)           0.592    37.255    M1/WARIO/BRAM00/data_out[3]_i_19_n_0
    SLICE_X45Y138        LUT6 (Prop_lut6_I1_O)        0.124    37.379 r  M1/WARIO/BRAM00/data_out[3]_i_6/O
                         net (fo=1, routed)           0.000    37.379    M1/WARIO/BRAM00/data_out[3]_i_6_n_0
    SLICE_X45Y138        MUXF7 (Prop_muxf7_I1_O)      0.217    37.596 r  M1/WARIO/BRAM00/data_out_reg[3]_i_2/O
                         net (fo=1, routed)           0.810    38.406    M1/WARIO/BRAM00/data_out_reg[3]_i_2_n_0
    SLICE_X43Y137        LUT5 (Prop_lut5_I0_O)        0.299    38.705 r  M1/WARIO/BRAM00/data_out[3]_i_1/O
                         net (fo=1, routed)           0.000    38.705    M1/WARIO/BRAM00/data_out[3]_i_1_n_0
    SLICE_X43Y137        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    F14                  IBUF                         0.000    40.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          1.162    41.162    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    33.954 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.541    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.632 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.602    37.234    M1/WARIO/BRAM00/clk_out1
    SLICE_X43Y137        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[3]/C
                         clock pessimism              0.501    37.736    
                         clock uncertainty           -0.095    37.641    
    SLICE_X43Y137        FDRE (Setup_fdre_C_D)        0.029    37.670    M1/WARIO/BRAM00/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         37.670    
                         arrival time                         -38.705    
  -------------------------------------------------------------------
                         slack                                 -1.035    

Slack (VIOLATED) :        -0.949ns  (required time - arrival time)
  Source:                 V1/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/WARIO/BRAM00/data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        40.878ns  (logic 18.329ns (44.838%)  route 22.549ns (55.162%))
  Logic Levels:           47  (CARRY4=23 DSP48E1=1 LUT1=1 LUT2=2 LUT3=3 LUT4=1 LUT5=3 LUT6=11 MUXF7=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.768ns = ( 37.232 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.226ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.728    -2.227    V1/clk_out1
    SLICE_X54Y116        FDRE                                         r  V1/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y116        FDRE (Prop_fdre_C_Q)         0.518    -1.709 r  V1/vcounter_reg[1]/Q
                         net (fo=101, routed)         0.543    -1.165    M1/WARIO/Q[1]
    SLICE_X54Y116        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.702    -0.463 f  M1/WARIO/b2_inferred__0/i__carry/O[2]
                         net (fo=15, routed)          0.709     0.246    M1/WARIO/b2_inferred__0/i__carry_n_5
    SLICE_X54Y120        LUT1 (Prop_lut1_I0_O)        0.301     0.547 r  M1/WARIO/i__carry_i_12__0/O
                         net (fo=1, routed)           0.000     0.547    M1/WARIO/i__carry_i_12__0_n_0
    SLICE_X54Y120        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     1.190 r  M1/WARIO/i__carry_i_8__0/O[3]
                         net (fo=4, routed)           0.445     1.635    M1/WARIO/i__carry_i_8__0_n_4
    SLICE_X57Y120        LUT3 (Prop_lut3_I2_O)        0.307     1.942 r  M1/WARIO/i__carry_i_1__1/O
                         net (fo=16, routed)          0.682     2.624    M1/WARIO/i__carry_i_1__1_n_0
    SLICE_X55Y121        LUT6 (Prop_lut6_I2_O)        0.124     2.748 r  M1/WARIO/i__carry__0_i_2__0/O
                         net (fo=4, routed)           0.761     3.509    M1/WARIO/i__carry__0_i_2__0_n_0
    SLICE_X54Y125        LUT6 (Prop_lut6_I0_O)        0.124     3.633 r  M1/WARIO/i___35_carry__0_i_2/O
                         net (fo=1, routed)           0.000     3.633    M1/WARIO/i___35_carry__0_i_2_n_0
    SLICE_X54Y125        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.013 r  M1/WARIO/b0_inferred__0/i___35_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.013    M1/WARIO/b0_inferred__0/i___35_carry__0_n_0
    SLICE_X54Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.232 r  M1/WARIO/b0_inferred__0/i___35_carry__1/O[0]
                         net (fo=2, routed)           0.782     5.014    M1/WARIO/b0_inferred__0/i___35_carry__1_n_7
    SLICE_X53Y124        LUT5 (Prop_lut5_I3_O)        0.295     5.309 r  M1/WARIO/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.843     6.153    M1/WARIO/i___92_carry__1_i_10_n_0
    SLICE_X50Y125        LUT5 (Prop_lut5_I4_O)        0.124     6.277 r  M1/WARIO/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.511     6.788    M1/WARIO/i___92_carry__1_i_3_n_0
    SLICE_X52Y125        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.308 r  M1/WARIO/b0_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.308    M1/WARIO/b0_inferred__0/i___92_carry__1_n_0
    SLICE_X52Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.631 r  M1/WARIO/b0_inferred__0/i___92_carry__2/O[1]
                         net (fo=8, routed)           0.751     8.382    M1/WARIO/i___92_carry__2_i_8_0[2]
    SLICE_X51Y126        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.719     9.101 r  M1/WARIO/b0_inferred__0/i___153_carry__0/O[2]
                         net (fo=3, routed)           0.538     9.639    M1/WARIO/b0_inferred__0/i___153_carry__0_n_5
    SLICE_X50Y126        LUT4 (Prop_lut4_I0_O)        0.302     9.941 r  M1/WARIO/i___198_carry__0_i_1/O
                         net (fo=1, routed)           0.768    10.708    M1/WARIO/i___198_carry__0_i_1_n_0
    SLICE_X49Y126        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.093 r  M1/WARIO/b0_inferred__0/i___198_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.093    M1/WARIO/b0_inferred__0/i___198_carry__0_n_0
    SLICE_X49Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.207 r  M1/WARIO/b0_inferred__0/i___198_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.207    M1/WARIO/b0_inferred__0/i___198_carry__1_n_0
    SLICE_X49Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.321 r  M1/WARIO/b0_inferred__0/i___198_carry__2/CO[3]
                         net (fo=27, routed)          0.975    12.296    V1/addr_signal0_12[0]
    SLICE_X48Y125        LUT6 (Prop_lut6_I1_O)        0.124    12.420 r  V1/addr_signal0_i_34/O
                         net (fo=1, routed)           0.768    13.189    V1/addr_signal0_i_34_n_0
    SLICE_X49Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    13.845 r  V1/addr_signal0_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.845    V1/addr_signal0_i_18_n_0
    SLICE_X49Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.067 r  V1/addr_signal0_i_15/O[0]
                         net (fo=2, routed)           0.510    14.577    V1/addr_signal0_i_15_n_7
    SLICE_X48Y120        LUT5 (Prop_lut5_I4_O)        0.299    14.876 r  V1/i__carry_i_11/O
                         net (fo=1, routed)           0.584    15.460    V1/M1/b__0[5]
    SLICE_X48Y121        LUT6 (Prop_lut6_I5_O)        0.124    15.584 r  V1/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    15.584    M1/WARIO/min_val1_inferred__0/i__carry__0_1[2]
    SLICE_X48Y121        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.982 r  M1/WARIO/min_val1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    15.982    M1/WARIO/min_val1_inferred__0/i__carry_n_0
    SLICE_X48Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.096 r  M1/WARIO/min_val1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.096    M1/WARIO/min_val1_inferred__0/i__carry__0_n_0
    SLICE_X48Y123        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.367 f  M1/WARIO/min_val1_inferred__0/i__carry__1/CO[0]
                         net (fo=5, routed)           0.797    17.164    V1/addr_signal0_14[0]
    SLICE_X32Y121        LUT3 (Prop_lut3_I2_O)        0.373    17.537 r  V1/addr_signal0_i_19/O
                         net (fo=2, routed)           0.173    17.710    V1/addr_signal0_i_19_n_0
    SLICE_X32Y121        LUT6 (Prop_lut6_I0_O)        0.124    17.834 r  V1/addr_signal0_i_3/O
                         net (fo=1, routed)           1.071    18.904    M1/WARIO/A[3]
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[3]_P[7])
                                                      3.841    22.745 r  M1/WARIO/addr_signal0/P[7]
                         net (fo=6, routed)           1.008    23.753    V1/P[7]
    SLICE_X20Y124        LUT2 (Prop_lut2_I1_O)        0.124    23.877 r  V1/g2_b6_i_50/O
                         net (fo=6, routed)           1.124    25.002    V1/M1/WARIO/addr[7]
    SLICE_X21Y125        LUT6 (Prop_lut6_I0_O)        0.124    25.126 r  V1/g2_b6_i_92/O
                         net (fo=1, routed)           0.000    25.126    V1_n_589
    SLICE_X21Y125        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.524 r  WARIO/BRAM00/g2_b6_i_73/CO[3]
                         net (fo=1, routed)           0.000    25.524    WARIO/BRAM00/g2_b6_i_73_n_0
    SLICE_X21Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.638 r  WARIO/BRAM00/g2_b6_i_55/CO[3]
                         net (fo=1, routed)           0.000    25.638    V1/WARIO/BRAM00/g2_b6_i_18[0]
    SLICE_X21Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.972 r  V1/WARIO/BRAM00/g2_b6_i_37/O[1]
                         net (fo=8, routed)           0.668    26.640    V1_n_597
    SLICE_X21Y131        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    27.475 r  WARIO/BRAM00/g2_b6_i_18/CO[3]
                         net (fo=1, routed)           0.000    27.475    WARIO/BRAM00/g2_b6_i_18_n_0
    SLICE_X21Y132        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.697 r  WARIO/BRAM00/g2_b6_i_51/O[0]
                         net (fo=1, routed)           0.681    28.378    V1/WARIO/BRAM00/g2_b6_i_26[0]
    SLICE_X23Y129        LUT2 (Prop_lut2_I1_O)        0.299    28.677 r  V1/g2_b6_i_33/O
                         net (fo=1, routed)           0.000    28.677    V1_n_605
    SLICE_X23Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.075 r  WARIO/BRAM00/g2_b6_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.075    WARIO/BRAM00/g2_b6_i_16_n_0
    SLICE_X23Y130        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.388 r  WARIO/BRAM00/g2_b6_i_26/O[3]
                         net (fo=56, routed)          0.712    30.100    M1/WARIO/BRAM00/data_out[7]_i_116_0[3]
    SLICE_X24Y132        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.876    30.976 r  M1/WARIO/BRAM00/g2_b6_i_15/CO[2]
                         net (fo=221, routed)         1.155    32.131    M1/WARIO/BRAM00/g2_b6_i_15_n_1
    SLICE_X29Y128        LUT3 (Prop_lut3_I1_O)        0.313    32.444 r  M1/WARIO/BRAM00/g1_b9__0_i_1/O
                         net (fo=126, routed)         1.485    33.928    M1/WARIO/BRAM00/g1_b9__0_i_1_n_0
    SLICE_X37Y127        LUT6 (Prop_lut6_I2_O)        0.124    34.052 r  M1/WARIO/BRAM00/g15_b3__2/O
                         net (fo=4, routed)           0.995    35.048    M1/WARIO/BRAM00/g15_b3__2_n_0
    SLICE_X45Y125        LUT6 (Prop_lut6_I0_O)        0.124    35.172 r  M1/WARIO/BRAM00/data_out[2]_i_103/O
                         net (fo=1, routed)           0.860    36.031    M1/WARIO/BRAM00/data_out[2]_i_103_n_0
    SLICE_X51Y133        LUT6 (Prop_lut6_I0_O)        0.124    36.155 r  M1/WARIO/BRAM00/data_out[2]_i_38/O
                         net (fo=1, routed)           0.000    36.155    M1/WARIO/BRAM00/data_out[2]_i_38_n_0
    SLICE_X51Y133        MUXF7 (Prop_muxf7_I0_O)      0.212    36.367 r  M1/WARIO/BRAM00/data_out_reg[2]_i_13/O
                         net (fo=1, routed)           0.575    36.942    M1/WARIO/BRAM00/data_out_reg[2]_i_13_n_0
    SLICE_X51Y134        LUT6 (Prop_lut6_I1_O)        0.299    37.241 r  M1/WARIO/BRAM00/data_out[2]_i_5/O
                         net (fo=1, routed)           1.075    38.316    M1/WARIO/BRAM00/data_out[2]_i_5_n_0
    SLICE_X43Y134        LUT6 (Prop_lut6_I1_O)        0.124    38.440 r  M1/WARIO/BRAM00/data_out[2]_i_2/O
                         net (fo=1, routed)           0.000    38.440    M1/WARIO/BRAM00/data_out[2]_i_2_n_0
    SLICE_X43Y134        MUXF7 (Prop_muxf7_I0_O)      0.212    38.652 r  M1/WARIO/BRAM00/data_out_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    38.652    M1/WARIO/BRAM00/data_out_reg[2]_i_1_n_0
    SLICE_X43Y134        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    F14                  IBUF                         0.000    40.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          1.162    41.162    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    33.954 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.541    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.632 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.600    37.232    M1/WARIO/BRAM00/clk_out1
    SLICE_X43Y134        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[2]/C
                         clock pessimism              0.501    37.734    
                         clock uncertainty           -0.095    37.639    
    SLICE_X43Y134        FDRE (Setup_fdre_C_D)        0.064    37.703    M1/WARIO/BRAM00/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         37.703    
                         arrival time                         -38.652    
  -------------------------------------------------------------------
                         slack                                 -0.949    

Slack (VIOLATED) :        -0.915ns  (required time - arrival time)
  Source:                 V1/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/WARIO/BRAM00/data_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        40.781ns  (logic 18.329ns (44.945%)  route 22.452ns (55.055%))
  Logic Levels:           47  (CARRY4=23 DSP48E1=1 LUT1=1 LUT2=2 LUT3=3 LUT4=1 LUT5=3 LUT6=11 MUXF7=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.760ns = ( 37.240 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.226ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.728    -2.227    V1/clk_out1
    SLICE_X54Y116        FDRE                                         r  V1/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y116        FDRE (Prop_fdre_C_Q)         0.518    -1.709 r  V1/vcounter_reg[1]/Q
                         net (fo=101, routed)         0.543    -1.165    M1/WARIO/Q[1]
    SLICE_X54Y116        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.702    -0.463 f  M1/WARIO/b2_inferred__0/i__carry/O[2]
                         net (fo=15, routed)          0.709     0.246    M1/WARIO/b2_inferred__0/i__carry_n_5
    SLICE_X54Y120        LUT1 (Prop_lut1_I0_O)        0.301     0.547 r  M1/WARIO/i__carry_i_12__0/O
                         net (fo=1, routed)           0.000     0.547    M1/WARIO/i__carry_i_12__0_n_0
    SLICE_X54Y120        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     1.190 r  M1/WARIO/i__carry_i_8__0/O[3]
                         net (fo=4, routed)           0.445     1.635    M1/WARIO/i__carry_i_8__0_n_4
    SLICE_X57Y120        LUT3 (Prop_lut3_I2_O)        0.307     1.942 r  M1/WARIO/i__carry_i_1__1/O
                         net (fo=16, routed)          0.682     2.624    M1/WARIO/i__carry_i_1__1_n_0
    SLICE_X55Y121        LUT6 (Prop_lut6_I2_O)        0.124     2.748 r  M1/WARIO/i__carry__0_i_2__0/O
                         net (fo=4, routed)           0.761     3.509    M1/WARIO/i__carry__0_i_2__0_n_0
    SLICE_X54Y125        LUT6 (Prop_lut6_I0_O)        0.124     3.633 r  M1/WARIO/i___35_carry__0_i_2/O
                         net (fo=1, routed)           0.000     3.633    M1/WARIO/i___35_carry__0_i_2_n_0
    SLICE_X54Y125        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.013 r  M1/WARIO/b0_inferred__0/i___35_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.013    M1/WARIO/b0_inferred__0/i___35_carry__0_n_0
    SLICE_X54Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.232 r  M1/WARIO/b0_inferred__0/i___35_carry__1/O[0]
                         net (fo=2, routed)           0.782     5.014    M1/WARIO/b0_inferred__0/i___35_carry__1_n_7
    SLICE_X53Y124        LUT5 (Prop_lut5_I3_O)        0.295     5.309 r  M1/WARIO/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.843     6.153    M1/WARIO/i___92_carry__1_i_10_n_0
    SLICE_X50Y125        LUT5 (Prop_lut5_I4_O)        0.124     6.277 r  M1/WARIO/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.511     6.788    M1/WARIO/i___92_carry__1_i_3_n_0
    SLICE_X52Y125        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.308 r  M1/WARIO/b0_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.308    M1/WARIO/b0_inferred__0/i___92_carry__1_n_0
    SLICE_X52Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.631 r  M1/WARIO/b0_inferred__0/i___92_carry__2/O[1]
                         net (fo=8, routed)           0.751     8.382    M1/WARIO/i___92_carry__2_i_8_0[2]
    SLICE_X51Y126        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.719     9.101 r  M1/WARIO/b0_inferred__0/i___153_carry__0/O[2]
                         net (fo=3, routed)           0.538     9.639    M1/WARIO/b0_inferred__0/i___153_carry__0_n_5
    SLICE_X50Y126        LUT4 (Prop_lut4_I0_O)        0.302     9.941 r  M1/WARIO/i___198_carry__0_i_1/O
                         net (fo=1, routed)           0.768    10.708    M1/WARIO/i___198_carry__0_i_1_n_0
    SLICE_X49Y126        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.093 r  M1/WARIO/b0_inferred__0/i___198_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.093    M1/WARIO/b0_inferred__0/i___198_carry__0_n_0
    SLICE_X49Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.207 r  M1/WARIO/b0_inferred__0/i___198_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.207    M1/WARIO/b0_inferred__0/i___198_carry__1_n_0
    SLICE_X49Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.321 r  M1/WARIO/b0_inferred__0/i___198_carry__2/CO[3]
                         net (fo=27, routed)          0.975    12.296    V1/addr_signal0_12[0]
    SLICE_X48Y125        LUT6 (Prop_lut6_I1_O)        0.124    12.420 r  V1/addr_signal0_i_34/O
                         net (fo=1, routed)           0.768    13.189    V1/addr_signal0_i_34_n_0
    SLICE_X49Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    13.845 r  V1/addr_signal0_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.845    V1/addr_signal0_i_18_n_0
    SLICE_X49Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.067 r  V1/addr_signal0_i_15/O[0]
                         net (fo=2, routed)           0.510    14.577    V1/addr_signal0_i_15_n_7
    SLICE_X48Y120        LUT5 (Prop_lut5_I4_O)        0.299    14.876 r  V1/i__carry_i_11/O
                         net (fo=1, routed)           0.584    15.460    V1/M1/b__0[5]
    SLICE_X48Y121        LUT6 (Prop_lut6_I5_O)        0.124    15.584 r  V1/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    15.584    M1/WARIO/min_val1_inferred__0/i__carry__0_1[2]
    SLICE_X48Y121        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.982 r  M1/WARIO/min_val1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    15.982    M1/WARIO/min_val1_inferred__0/i__carry_n_0
    SLICE_X48Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.096 r  M1/WARIO/min_val1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.096    M1/WARIO/min_val1_inferred__0/i__carry__0_n_0
    SLICE_X48Y123        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.367 f  M1/WARIO/min_val1_inferred__0/i__carry__1/CO[0]
                         net (fo=5, routed)           0.797    17.164    V1/addr_signal0_14[0]
    SLICE_X32Y121        LUT3 (Prop_lut3_I2_O)        0.373    17.537 r  V1/addr_signal0_i_19/O
                         net (fo=2, routed)           0.173    17.710    V1/addr_signal0_i_19_n_0
    SLICE_X32Y121        LUT6 (Prop_lut6_I0_O)        0.124    17.834 r  V1/addr_signal0_i_3/O
                         net (fo=1, routed)           1.071    18.904    M1/WARIO/A[3]
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[3]_P[7])
                                                      3.841    22.745 r  M1/WARIO/addr_signal0/P[7]
                         net (fo=6, routed)           1.008    23.753    V1/P[7]
    SLICE_X20Y124        LUT2 (Prop_lut2_I1_O)        0.124    23.877 r  V1/g2_b6_i_50/O
                         net (fo=6, routed)           1.124    25.002    V1/M1/WARIO/addr[7]
    SLICE_X21Y125        LUT6 (Prop_lut6_I0_O)        0.124    25.126 r  V1/g2_b6_i_92/O
                         net (fo=1, routed)           0.000    25.126    V1_n_589
    SLICE_X21Y125        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.524 r  WARIO/BRAM00/g2_b6_i_73/CO[3]
                         net (fo=1, routed)           0.000    25.524    WARIO/BRAM00/g2_b6_i_73_n_0
    SLICE_X21Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.638 r  WARIO/BRAM00/g2_b6_i_55/CO[3]
                         net (fo=1, routed)           0.000    25.638    V1/WARIO/BRAM00/g2_b6_i_18[0]
    SLICE_X21Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.972 r  V1/WARIO/BRAM00/g2_b6_i_37/O[1]
                         net (fo=8, routed)           0.668    26.640    V1_n_597
    SLICE_X21Y131        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    27.475 r  WARIO/BRAM00/g2_b6_i_18/CO[3]
                         net (fo=1, routed)           0.000    27.475    WARIO/BRAM00/g2_b6_i_18_n_0
    SLICE_X21Y132        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.697 r  WARIO/BRAM00/g2_b6_i_51/O[0]
                         net (fo=1, routed)           0.681    28.378    V1/WARIO/BRAM00/g2_b6_i_26[0]
    SLICE_X23Y129        LUT2 (Prop_lut2_I1_O)        0.299    28.677 r  V1/g2_b6_i_33/O
                         net (fo=1, routed)           0.000    28.677    V1_n_605
    SLICE_X23Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.075 r  WARIO/BRAM00/g2_b6_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.075    WARIO/BRAM00/g2_b6_i_16_n_0
    SLICE_X23Y130        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.388 r  WARIO/BRAM00/g2_b6_i_26/O[3]
                         net (fo=56, routed)          0.712    30.100    M1/WARIO/BRAM00/data_out[7]_i_116_0[3]
    SLICE_X24Y132        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.876    30.976 r  M1/WARIO/BRAM00/g2_b6_i_15/CO[2]
                         net (fo=221, routed)         1.273    32.249    M1/WARIO/BRAM00/g2_b6_i_15_n_1
    SLICE_X30Y128        LUT3 (Prop_lut3_I1_O)        0.313    32.562 r  M1/WARIO/BRAM00/g1_b9__0_i_3/O
                         net (fo=126, routed)         1.543    34.105    M1/WARIO/BRAM00/g1_b9__0_i_3_n_0
    SLICE_X26Y125        LUT6 (Prop_lut6_I4_O)        0.124    34.229 r  M1/WARIO/BRAM00/g7_b11__3/O
                         net (fo=2, routed)           0.870    35.099    M1/WARIO/BRAM00/g7_b11__3_n_0
    SLICE_X28Y126        LUT6 (Prop_lut6_I0_O)        0.124    35.223 r  M1/WARIO/BRAM00/data_out[11]_i_127__4/O
                         net (fo=1, routed)           0.717    35.941    M1/WARIO/BRAM00/data_out[11]_i_127__4_n_0
    SLICE_X28Y129        LUT6 (Prop_lut6_I3_O)        0.124    36.065 r  M1/WARIO/BRAM00/data_out[11]_i_51__6/O
                         net (fo=1, routed)           0.000    36.065    M1/WARIO/BRAM00/data_out[11]_i_51__6_n_0
    SLICE_X28Y129        MUXF7 (Prop_muxf7_I0_O)      0.212    36.277 r  M1/WARIO/BRAM00/data_out_reg[11]_i_17/O
                         net (fo=1, routed)           0.960    37.237    M1/WARIO/BRAM00/data_out_reg[11]_i_17_n_0
    SLICE_X19Y134        LUT6 (Prop_lut6_I1_O)        0.299    37.536 r  M1/WARIO/BRAM00/data_out[11]_i_5/O
                         net (fo=1, routed)           0.683    38.218    M1/WARIO/BRAM00/data_out[11]_i_5_n_0
    SLICE_X17Y138        LUT6 (Prop_lut6_I1_O)        0.124    38.342 r  M1/WARIO/BRAM00/data_out[11]_i_2/O
                         net (fo=1, routed)           0.000    38.342    M1/WARIO/BRAM00/data_out[11]_i_2_n_0
    SLICE_X17Y138        MUXF7 (Prop_muxf7_I0_O)      0.212    38.554 r  M1/WARIO/BRAM00/data_out_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    38.554    M1/WARIO/BRAM00/data_out_reg[11]_i_1_n_0
    SLICE_X17Y138        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    F14                  IBUF                         0.000    40.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          1.162    41.162    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    33.954 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.541    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.632 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.608    37.240    M1/WARIO/BRAM00/clk_out1
    SLICE_X17Y138        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[11]/C
                         clock pessimism              0.430    37.670    
                         clock uncertainty           -0.095    37.576    
    SLICE_X17Y138        FDRE (Setup_fdre_C_D)        0.064    37.640    M1/WARIO/BRAM00/data_out_reg[11]
  -------------------------------------------------------------------
                         required time                         37.640    
                         arrival time                         -38.554    
  -------------------------------------------------------------------
                         slack                                 -0.915    

Slack (VIOLATED) :        -0.881ns  (required time - arrival time)
  Source:                 V1/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/WARIO/BRAM00/data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        40.814ns  (logic 18.329ns (44.908%)  route 22.485ns (55.092%))
  Logic Levels:           47  (CARRY4=23 DSP48E1=1 LUT1=1 LUT2=2 LUT3=3 LUT4=1 LUT5=3 LUT6=11 MUXF7=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.764ns = ( 37.236 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.226ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.728    -2.227    V1/clk_out1
    SLICE_X54Y116        FDRE                                         r  V1/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y116        FDRE (Prop_fdre_C_Q)         0.518    -1.709 r  V1/vcounter_reg[1]/Q
                         net (fo=101, routed)         0.543    -1.165    M1/WARIO/Q[1]
    SLICE_X54Y116        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.702    -0.463 f  M1/WARIO/b2_inferred__0/i__carry/O[2]
                         net (fo=15, routed)          0.709     0.246    M1/WARIO/b2_inferred__0/i__carry_n_5
    SLICE_X54Y120        LUT1 (Prop_lut1_I0_O)        0.301     0.547 r  M1/WARIO/i__carry_i_12__0/O
                         net (fo=1, routed)           0.000     0.547    M1/WARIO/i__carry_i_12__0_n_0
    SLICE_X54Y120        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     1.190 r  M1/WARIO/i__carry_i_8__0/O[3]
                         net (fo=4, routed)           0.445     1.635    M1/WARIO/i__carry_i_8__0_n_4
    SLICE_X57Y120        LUT3 (Prop_lut3_I2_O)        0.307     1.942 r  M1/WARIO/i__carry_i_1__1/O
                         net (fo=16, routed)          0.682     2.624    M1/WARIO/i__carry_i_1__1_n_0
    SLICE_X55Y121        LUT6 (Prop_lut6_I2_O)        0.124     2.748 r  M1/WARIO/i__carry__0_i_2__0/O
                         net (fo=4, routed)           0.761     3.509    M1/WARIO/i__carry__0_i_2__0_n_0
    SLICE_X54Y125        LUT6 (Prop_lut6_I0_O)        0.124     3.633 r  M1/WARIO/i___35_carry__0_i_2/O
                         net (fo=1, routed)           0.000     3.633    M1/WARIO/i___35_carry__0_i_2_n_0
    SLICE_X54Y125        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.013 r  M1/WARIO/b0_inferred__0/i___35_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.013    M1/WARIO/b0_inferred__0/i___35_carry__0_n_0
    SLICE_X54Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.232 r  M1/WARIO/b0_inferred__0/i___35_carry__1/O[0]
                         net (fo=2, routed)           0.782     5.014    M1/WARIO/b0_inferred__0/i___35_carry__1_n_7
    SLICE_X53Y124        LUT5 (Prop_lut5_I3_O)        0.295     5.309 r  M1/WARIO/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.843     6.153    M1/WARIO/i___92_carry__1_i_10_n_0
    SLICE_X50Y125        LUT5 (Prop_lut5_I4_O)        0.124     6.277 r  M1/WARIO/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.511     6.788    M1/WARIO/i___92_carry__1_i_3_n_0
    SLICE_X52Y125        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.308 r  M1/WARIO/b0_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.308    M1/WARIO/b0_inferred__0/i___92_carry__1_n_0
    SLICE_X52Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.631 r  M1/WARIO/b0_inferred__0/i___92_carry__2/O[1]
                         net (fo=8, routed)           0.751     8.382    M1/WARIO/i___92_carry__2_i_8_0[2]
    SLICE_X51Y126        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.719     9.101 r  M1/WARIO/b0_inferred__0/i___153_carry__0/O[2]
                         net (fo=3, routed)           0.538     9.639    M1/WARIO/b0_inferred__0/i___153_carry__0_n_5
    SLICE_X50Y126        LUT4 (Prop_lut4_I0_O)        0.302     9.941 r  M1/WARIO/i___198_carry__0_i_1/O
                         net (fo=1, routed)           0.768    10.708    M1/WARIO/i___198_carry__0_i_1_n_0
    SLICE_X49Y126        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.093 r  M1/WARIO/b0_inferred__0/i___198_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.093    M1/WARIO/b0_inferred__0/i___198_carry__0_n_0
    SLICE_X49Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.207 r  M1/WARIO/b0_inferred__0/i___198_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.207    M1/WARIO/b0_inferred__0/i___198_carry__1_n_0
    SLICE_X49Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.321 r  M1/WARIO/b0_inferred__0/i___198_carry__2/CO[3]
                         net (fo=27, routed)          0.975    12.296    V1/addr_signal0_12[0]
    SLICE_X48Y125        LUT6 (Prop_lut6_I1_O)        0.124    12.420 r  V1/addr_signal0_i_34/O
                         net (fo=1, routed)           0.768    13.189    V1/addr_signal0_i_34_n_0
    SLICE_X49Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    13.845 r  V1/addr_signal0_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.845    V1/addr_signal0_i_18_n_0
    SLICE_X49Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.067 r  V1/addr_signal0_i_15/O[0]
                         net (fo=2, routed)           0.510    14.577    V1/addr_signal0_i_15_n_7
    SLICE_X48Y120        LUT5 (Prop_lut5_I4_O)        0.299    14.876 r  V1/i__carry_i_11/O
                         net (fo=1, routed)           0.584    15.460    V1/M1/b__0[5]
    SLICE_X48Y121        LUT6 (Prop_lut6_I5_O)        0.124    15.584 r  V1/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    15.584    M1/WARIO/min_val1_inferred__0/i__carry__0_1[2]
    SLICE_X48Y121        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.982 r  M1/WARIO/min_val1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    15.982    M1/WARIO/min_val1_inferred__0/i__carry_n_0
    SLICE_X48Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.096 r  M1/WARIO/min_val1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.096    M1/WARIO/min_val1_inferred__0/i__carry__0_n_0
    SLICE_X48Y123        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.367 f  M1/WARIO/min_val1_inferred__0/i__carry__1/CO[0]
                         net (fo=5, routed)           0.797    17.164    V1/addr_signal0_14[0]
    SLICE_X32Y121        LUT3 (Prop_lut3_I2_O)        0.373    17.537 r  V1/addr_signal0_i_19/O
                         net (fo=2, routed)           0.173    17.710    V1/addr_signal0_i_19_n_0
    SLICE_X32Y121        LUT6 (Prop_lut6_I0_O)        0.124    17.834 r  V1/addr_signal0_i_3/O
                         net (fo=1, routed)           1.071    18.904    M1/WARIO/A[3]
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[3]_P[7])
                                                      3.841    22.745 r  M1/WARIO/addr_signal0/P[7]
                         net (fo=6, routed)           1.008    23.753    V1/P[7]
    SLICE_X20Y124        LUT2 (Prop_lut2_I1_O)        0.124    23.877 r  V1/g2_b6_i_50/O
                         net (fo=6, routed)           1.124    25.002    V1/M1/WARIO/addr[7]
    SLICE_X21Y125        LUT6 (Prop_lut6_I0_O)        0.124    25.126 r  V1/g2_b6_i_92/O
                         net (fo=1, routed)           0.000    25.126    V1_n_589
    SLICE_X21Y125        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.524 r  WARIO/BRAM00/g2_b6_i_73/CO[3]
                         net (fo=1, routed)           0.000    25.524    WARIO/BRAM00/g2_b6_i_73_n_0
    SLICE_X21Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.638 r  WARIO/BRAM00/g2_b6_i_55/CO[3]
                         net (fo=1, routed)           0.000    25.638    V1/WARIO/BRAM00/g2_b6_i_18[0]
    SLICE_X21Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.972 r  V1/WARIO/BRAM00/g2_b6_i_37/O[1]
                         net (fo=8, routed)           0.668    26.640    V1_n_597
    SLICE_X21Y131        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    27.475 r  WARIO/BRAM00/g2_b6_i_18/CO[3]
                         net (fo=1, routed)           0.000    27.475    WARIO/BRAM00/g2_b6_i_18_n_0
    SLICE_X21Y132        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.697 r  WARIO/BRAM00/g2_b6_i_51/O[0]
                         net (fo=1, routed)           0.681    28.378    V1/WARIO/BRAM00/g2_b6_i_26[0]
    SLICE_X23Y129        LUT2 (Prop_lut2_I1_O)        0.299    28.677 r  V1/g2_b6_i_33/O
                         net (fo=1, routed)           0.000    28.677    V1_n_605
    SLICE_X23Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.075 r  WARIO/BRAM00/g2_b6_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.075    WARIO/BRAM00/g2_b6_i_16_n_0
    SLICE_X23Y130        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.388 r  WARIO/BRAM00/g2_b6_i_26/O[3]
                         net (fo=56, routed)          0.712    30.100    M1/WARIO/BRAM00/data_out[7]_i_116_0[3]
    SLICE_X24Y132        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.876    30.976 r  M1/WARIO/BRAM00/g2_b6_i_15/CO[2]
                         net (fo=221, routed)         1.155    32.131    M1/WARIO/BRAM00/g2_b6_i_15_n_1
    SLICE_X29Y128        LUT3 (Prop_lut3_I1_O)        0.313    32.444 r  M1/WARIO/BRAM00/g1_b9__0_i_1/O
                         net (fo=126, routed)         1.670    34.114    M1/WARIO/BRAM00/g1_b9__0_i_1_n_0
    SLICE_X39Y131        LUT6 (Prop_lut6_I2_O)        0.124    34.238 r  M1/WARIO/BRAM00/g11_b0__3/O
                         net (fo=1, routed)           1.388    35.626    M1/WARIO/BRAM00/g11_b0__3_n_0
    SLICE_X49Y135        LUT6 (Prop_lut6_I0_O)        0.124    35.750 r  M1/WARIO/BRAM00/data_out[0]_i_91/O
                         net (fo=1, routed)           0.000    35.750    M1/WARIO/BRAM00/data_out[0]_i_91_n_0
    SLICE_X49Y135        MUXF7 (Prop_muxf7_I0_O)      0.212    35.962 r  M1/WARIO/BRAM00/data_out_reg[0]_i_36/O
                         net (fo=1, routed)           0.710    36.673    M1/WARIO/BRAM00/data_out_reg[0]_i_36_n_0
    SLICE_X48Y136        LUT6 (Prop_lut6_I3_O)        0.299    36.972 r  M1/WARIO/BRAM00/data_out[0]_i_14/O
                         net (fo=1, routed)           0.524    37.496    M1/WARIO/BRAM00/data_out[0]_i_14_n_0
    SLICE_X47Y138        LUT6 (Prop_lut6_I1_O)        0.124    37.620 r  M1/WARIO/BRAM00/data_out[0]_i_5/O
                         net (fo=1, routed)           0.632    38.252    M1/WARIO/BRAM00/data_out[0]_i_5_n_0
    SLICE_X45Y140        LUT6 (Prop_lut6_I1_O)        0.124    38.376 r  M1/WARIO/BRAM00/data_out[0]_i_2/O
                         net (fo=1, routed)           0.000    38.376    M1/WARIO/BRAM00/data_out[0]_i_2_n_0
    SLICE_X45Y140        MUXF7 (Prop_muxf7_I0_O)      0.212    38.588 r  M1/WARIO/BRAM00/data_out_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    38.588    M1/WARIO/BRAM00/data_out_reg[0]_i_1_n_0
    SLICE_X45Y140        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    F14                  IBUF                         0.000    40.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          1.162    41.162    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    33.954 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.541    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.632 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.604    37.236    M1/WARIO/BRAM00/clk_out1
    SLICE_X45Y140        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[0]/C
                         clock pessimism              0.501    37.738    
                         clock uncertainty           -0.095    37.643    
    SLICE_X45Y140        FDRE (Setup_fdre_C_D)        0.064    37.707    M1/WARIO/BRAM00/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         37.707    
                         arrival time                         -38.588    
  -------------------------------------------------------------------
                         slack                                 -0.881    

Slack (VIOLATED) :        -0.840ns  (required time - arrival time)
  Source:                 V1/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/WARIO/BRAM00/data_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        40.709ns  (logic 18.728ns (46.005%)  route 21.981ns (53.995%))
  Logic Levels:           48  (CARRY4=23 DSP48E1=1 LUT1=1 LUT2=2 LUT3=3 LUT4=1 LUT5=3 LUT6=10 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.757ns = ( 37.243 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.226ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.728    -2.227    V1/clk_out1
    SLICE_X54Y116        FDRE                                         r  V1/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y116        FDRE (Prop_fdre_C_Q)         0.518    -1.709 r  V1/vcounter_reg[1]/Q
                         net (fo=101, routed)         0.543    -1.165    M1/WARIO/Q[1]
    SLICE_X54Y116        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.702    -0.463 f  M1/WARIO/b2_inferred__0/i__carry/O[2]
                         net (fo=15, routed)          0.709     0.246    M1/WARIO/b2_inferred__0/i__carry_n_5
    SLICE_X54Y120        LUT1 (Prop_lut1_I0_O)        0.301     0.547 r  M1/WARIO/i__carry_i_12__0/O
                         net (fo=1, routed)           0.000     0.547    M1/WARIO/i__carry_i_12__0_n_0
    SLICE_X54Y120        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     1.190 r  M1/WARIO/i__carry_i_8__0/O[3]
                         net (fo=4, routed)           0.445     1.635    M1/WARIO/i__carry_i_8__0_n_4
    SLICE_X57Y120        LUT3 (Prop_lut3_I2_O)        0.307     1.942 r  M1/WARIO/i__carry_i_1__1/O
                         net (fo=16, routed)          0.682     2.624    M1/WARIO/i__carry_i_1__1_n_0
    SLICE_X55Y121        LUT6 (Prop_lut6_I2_O)        0.124     2.748 r  M1/WARIO/i__carry__0_i_2__0/O
                         net (fo=4, routed)           0.761     3.509    M1/WARIO/i__carry__0_i_2__0_n_0
    SLICE_X54Y125        LUT6 (Prop_lut6_I0_O)        0.124     3.633 r  M1/WARIO/i___35_carry__0_i_2/O
                         net (fo=1, routed)           0.000     3.633    M1/WARIO/i___35_carry__0_i_2_n_0
    SLICE_X54Y125        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.013 r  M1/WARIO/b0_inferred__0/i___35_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.013    M1/WARIO/b0_inferred__0/i___35_carry__0_n_0
    SLICE_X54Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.232 r  M1/WARIO/b0_inferred__0/i___35_carry__1/O[0]
                         net (fo=2, routed)           0.782     5.014    M1/WARIO/b0_inferred__0/i___35_carry__1_n_7
    SLICE_X53Y124        LUT5 (Prop_lut5_I3_O)        0.295     5.309 r  M1/WARIO/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.843     6.153    M1/WARIO/i___92_carry__1_i_10_n_0
    SLICE_X50Y125        LUT5 (Prop_lut5_I4_O)        0.124     6.277 r  M1/WARIO/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.511     6.788    M1/WARIO/i___92_carry__1_i_3_n_0
    SLICE_X52Y125        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.308 r  M1/WARIO/b0_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.308    M1/WARIO/b0_inferred__0/i___92_carry__1_n_0
    SLICE_X52Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.631 r  M1/WARIO/b0_inferred__0/i___92_carry__2/O[1]
                         net (fo=8, routed)           0.751     8.382    M1/WARIO/i___92_carry__2_i_8_0[2]
    SLICE_X51Y126        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.719     9.101 r  M1/WARIO/b0_inferred__0/i___153_carry__0/O[2]
                         net (fo=3, routed)           0.538     9.639    M1/WARIO/b0_inferred__0/i___153_carry__0_n_5
    SLICE_X50Y126        LUT4 (Prop_lut4_I0_O)        0.302     9.941 r  M1/WARIO/i___198_carry__0_i_1/O
                         net (fo=1, routed)           0.768    10.708    M1/WARIO/i___198_carry__0_i_1_n_0
    SLICE_X49Y126        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.093 r  M1/WARIO/b0_inferred__0/i___198_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.093    M1/WARIO/b0_inferred__0/i___198_carry__0_n_0
    SLICE_X49Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.207 r  M1/WARIO/b0_inferred__0/i___198_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.207    M1/WARIO/b0_inferred__0/i___198_carry__1_n_0
    SLICE_X49Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.321 r  M1/WARIO/b0_inferred__0/i___198_carry__2/CO[3]
                         net (fo=27, routed)          0.975    12.296    V1/addr_signal0_12[0]
    SLICE_X48Y125        LUT6 (Prop_lut6_I1_O)        0.124    12.420 r  V1/addr_signal0_i_34/O
                         net (fo=1, routed)           0.768    13.189    V1/addr_signal0_i_34_n_0
    SLICE_X49Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    13.845 r  V1/addr_signal0_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.845    V1/addr_signal0_i_18_n_0
    SLICE_X49Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.067 r  V1/addr_signal0_i_15/O[0]
                         net (fo=2, routed)           0.510    14.577    V1/addr_signal0_i_15_n_7
    SLICE_X48Y120        LUT5 (Prop_lut5_I4_O)        0.299    14.876 r  V1/i__carry_i_11/O
                         net (fo=1, routed)           0.584    15.460    V1/M1/b__0[5]
    SLICE_X48Y121        LUT6 (Prop_lut6_I5_O)        0.124    15.584 r  V1/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    15.584    M1/WARIO/min_val1_inferred__0/i__carry__0_1[2]
    SLICE_X48Y121        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.982 r  M1/WARIO/min_val1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    15.982    M1/WARIO/min_val1_inferred__0/i__carry_n_0
    SLICE_X48Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.096 r  M1/WARIO/min_val1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.096    M1/WARIO/min_val1_inferred__0/i__carry__0_n_0
    SLICE_X48Y123        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.367 f  M1/WARIO/min_val1_inferred__0/i__carry__1/CO[0]
                         net (fo=5, routed)           0.797    17.164    V1/addr_signal0_14[0]
    SLICE_X32Y121        LUT3 (Prop_lut3_I2_O)        0.373    17.537 r  V1/addr_signal0_i_19/O
                         net (fo=2, routed)           0.173    17.710    V1/addr_signal0_i_19_n_0
    SLICE_X32Y121        LUT6 (Prop_lut6_I0_O)        0.124    17.834 r  V1/addr_signal0_i_3/O
                         net (fo=1, routed)           1.071    18.904    M1/WARIO/A[3]
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[3]_P[7])
                                                      3.841    22.745 r  M1/WARIO/addr_signal0/P[7]
                         net (fo=6, routed)           1.008    23.753    V1/P[7]
    SLICE_X20Y124        LUT2 (Prop_lut2_I1_O)        0.124    23.877 r  V1/g2_b6_i_50/O
                         net (fo=6, routed)           1.124    25.002    V1/M1/WARIO/addr[7]
    SLICE_X21Y125        LUT6 (Prop_lut6_I0_O)        0.124    25.126 r  V1/g2_b6_i_92/O
                         net (fo=1, routed)           0.000    25.126    V1_n_589
    SLICE_X21Y125        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.524 r  WARIO/BRAM00/g2_b6_i_73/CO[3]
                         net (fo=1, routed)           0.000    25.524    WARIO/BRAM00/g2_b6_i_73_n_0
    SLICE_X21Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.638 r  WARIO/BRAM00/g2_b6_i_55/CO[3]
                         net (fo=1, routed)           0.000    25.638    V1/WARIO/BRAM00/g2_b6_i_18[0]
    SLICE_X21Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.972 r  V1/WARIO/BRAM00/g2_b6_i_37/O[1]
                         net (fo=8, routed)           0.668    26.640    V1_n_597
    SLICE_X21Y131        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    27.475 r  WARIO/BRAM00/g2_b6_i_18/CO[3]
                         net (fo=1, routed)           0.000    27.475    WARIO/BRAM00/g2_b6_i_18_n_0
    SLICE_X21Y132        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.697 r  WARIO/BRAM00/g2_b6_i_51/O[0]
                         net (fo=1, routed)           0.681    28.378    V1/WARIO/BRAM00/g2_b6_i_26[0]
    SLICE_X23Y129        LUT2 (Prop_lut2_I1_O)        0.299    28.677 r  V1/g2_b6_i_33/O
                         net (fo=1, routed)           0.000    28.677    V1_n_605
    SLICE_X23Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.075 r  WARIO/BRAM00/g2_b6_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.075    WARIO/BRAM00/g2_b6_i_16_n_0
    SLICE_X23Y130        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.388 r  WARIO/BRAM00/g2_b6_i_26/O[3]
                         net (fo=56, routed)          0.712    30.100    M1/WARIO/BRAM00/data_out[7]_i_116_0[3]
    SLICE_X24Y132        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.876    30.976 r  M1/WARIO/BRAM00/g2_b6_i_15/CO[2]
                         net (fo=221, routed)         1.019    31.995    M1/WARIO/BRAM00/g2_b6_i_15_n_1
    SLICE_X24Y128        LUT3 (Prop_lut3_I1_O)        0.313    32.308 f  M1/WARIO/BRAM00/data_out[5]_i_243/O
                         net (fo=107, routed)         1.921    34.230    M1/WARIO/BRAM00/data_out[5]_i_243_n_0
    SLICE_X10Y124        LUT6 (Prop_lut6_I4_O)        0.124    34.354 r  M1/WARIO/BRAM00/data_out[8]_i_337/O
                         net (fo=1, routed)           0.830    35.183    M1/WARIO/BRAM00/data_out[8]_i_337_n_0
    SLICE_X10Y123        LUT6 (Prop_lut6_I0_O)        0.124    35.307 r  M1/WARIO/BRAM00/data_out[8]_i_259/O
                         net (fo=1, routed)           0.000    35.307    M1/WARIO/BRAM00/data_out[8]_i_259_n_0
    SLICE_X10Y123        MUXF7 (Prop_muxf7_I1_O)      0.214    35.521 r  M1/WARIO/BRAM00/data_out_reg[8]_i_128/O
                         net (fo=1, routed)           0.000    35.521    M1/WARIO/BRAM00/data_out_reg[8]_i_128_n_0
    SLICE_X10Y123        MUXF8 (Prop_muxf8_I1_O)      0.088    35.609 r  M1/WARIO/BRAM00/data_out_reg[8]_i_49/O
                         net (fo=1, routed)           1.365    36.974    M1/WARIO/BRAM00/data_out_reg[8]_i_49_n_0
    SLICE_X19Y142        LUT6 (Prop_lut6_I5_O)        0.319    37.293 r  M1/WARIO/BRAM00/data_out[8]_i_17/O
                         net (fo=1, routed)           0.000    37.293    M1/WARIO/BRAM00/data_out[8]_i_17_n_0
    SLICE_X19Y142        MUXF7 (Prop_muxf7_I0_O)      0.212    37.505 r  M1/WARIO/BRAM00/data_out_reg[8]_i_6/O
                         net (fo=1, routed)           0.440    37.945    M1/WARIO/BRAM00/data_out_reg[8]_i_6_n_0
    SLICE_X19Y145        LUT6 (Prop_lut6_I3_O)        0.299    38.244 r  M1/WARIO/BRAM00/data_out[8]_i_2/O
                         net (fo=1, routed)           0.000    38.244    M1/WARIO/BRAM00/data_out[8]_i_2_n_0
    SLICE_X19Y145        MUXF7 (Prop_muxf7_I0_O)      0.238    38.482 r  M1/WARIO/BRAM00/data_out_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    38.482    M1/WARIO/BRAM00/data_out_reg[8]_i_1_n_0
    SLICE_X19Y145        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    F14                  IBUF                         0.000    40.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          1.162    41.162    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    33.954 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.541    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.632 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.611    37.243    M1/WARIO/BRAM00/clk_out1
    SLICE_X19Y145        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[8]/C
                         clock pessimism              0.430    37.673    
                         clock uncertainty           -0.095    37.579    
    SLICE_X19Y145        FDRE (Setup_fdre_C_D)        0.064    37.643    M1/WARIO/BRAM00/data_out_reg[8]
  -------------------------------------------------------------------
                         required time                         37.643    
                         arrival time                         -38.482    
  -------------------------------------------------------------------
                         slack                                 -0.840    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 M1/CHAIN/BRAM2/data_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/CHAIN/pix_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.833%)  route 0.238ns (56.167%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.266ns
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         0.566    -0.838    M1/CHAIN/BRAM2/clk_out1
    SLICE_X47Y46         FDRE                                         r  M1/CHAIN/BRAM2/data_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.697 r  M1/CHAIN/BRAM2/data_out_reg[15]/Q
                         net (fo=1, routed)           0.238    -0.459    M1/CHAIN/BALLBRAM1/pix_reg[15]_0[0]
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.045    -0.414 r  M1/CHAIN/BALLBRAM1/pix[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.414    M1/CHAIN/BALLBRAM1_n_80
    SLICE_X34Y46         FDCE                                         r  M1/CHAIN/pix_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         0.833    -1.266    M1/CHAIN/clk_out1
    SLICE_X34Y46         FDCE                                         r  M1/CHAIN/pix_reg[15]/C
                         clock pessimism              0.690    -0.576    
    SLICE_X34Y46         FDCE (Hold_fdce_C_D)         0.120    -0.456    M1/CHAIN/pix_reg[15]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 M1/CHAIN/ball_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/CHAIN/by_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.187ns (39.146%)  route 0.291ns (60.854%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.270ns
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    -0.695ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         0.566    -0.838    M1/CHAIN/clk_out1
    SLICE_X40Y48         FDRE                                         r  M1/CHAIN/ball_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.697 r  M1/CHAIN/ball_y_reg[2]/Q
                         net (fo=8, routed)           0.291    -0.406    M1/CHAIN/ball_y_reg[10]_0[2]
    SLICE_X38Y51         LUT2 (Prop_lut2_I0_O)        0.046    -0.360 r  M1/CHAIN/by[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.360    M1/CHAIN/by[2]_i_1_n_0
    SLICE_X38Y51         FDPE                                         r  M1/CHAIN/by_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         0.828    -1.270    M1/CHAIN/clk_out1
    SLICE_X38Y51         FDPE                                         r  M1/CHAIN/by_reg[2]/C
                         clock pessimism              0.695    -0.575    
    SLICE_X38Y51         FDPE (Hold_fdpe_C_D)         0.131    -0.444    M1/CHAIN/by_reg[2]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 M1/CHAIN/ball_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/CHAIN/by_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.184ns (38.034%)  route 0.300ns (61.966%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.270ns
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    -0.695ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         0.566    -0.838    M1/CHAIN/clk_out1
    SLICE_X40Y49         FDRE                                         r  M1/CHAIN/ball_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.697 r  M1/CHAIN/ball_y_reg[5]/Q
                         net (fo=7, routed)           0.300    -0.397    M1/CHAIN/ball_y_reg[10]_0[5]
    SLICE_X38Y52         LUT2 (Prop_lut2_I0_O)        0.043    -0.354 r  M1/CHAIN/by[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.354    M1/CHAIN/by[5]_i_1_n_0
    SLICE_X38Y52         FDCE                                         r  M1/CHAIN/by_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         0.828    -1.270    M1/CHAIN/clk_out1
    SLICE_X38Y52         FDCE                                         r  M1/CHAIN/by_reg[5]/C
                         clock pessimism              0.695    -0.575    
    SLICE_X38Y52         FDCE (Hold_fdce_C_D)         0.131    -0.444    M1/CHAIN/by_reg[5]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 M1/CHAIN/ball_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/CHAIN/by_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.188ns (35.388%)  route 0.343ns (64.612%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.270ns
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    -0.695ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         0.566    -0.838    M1/CHAIN/clk_out1
    SLICE_X40Y48         FDRE                                         r  M1/CHAIN/ball_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.697 r  M1/CHAIN/ball_y_reg[3]/Q
                         net (fo=7, routed)           0.343    -0.354    M1/CHAIN/ball_y_reg[10]_0[3]
    SLICE_X38Y51         LUT2 (Prop_lut2_I0_O)        0.047    -0.307 r  M1/CHAIN/by[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.307    M1/CHAIN/by[3]_i_1_n_0
    SLICE_X38Y51         FDCE                                         r  M1/CHAIN/by_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         0.828    -1.270    M1/CHAIN/clk_out1
    SLICE_X38Y51         FDCE                                         r  M1/CHAIN/by_reg[3]/C
                         clock pessimism              0.695    -0.575    
    SLICE_X38Y51         FDCE (Hold_fdce_C_D)         0.131    -0.444    M1/CHAIN/by_reg[3]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 M1/CHAIN/ball_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/CHAIN/by_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.186ns (35.415%)  route 0.339ns (64.585%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.270ns
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    -0.695ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         0.566    -0.838    M1/CHAIN/clk_out1
    SLICE_X40Y48         FDRE                                         r  M1/CHAIN/ball_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.697 r  M1/CHAIN/ball_y_reg[1]/Q
                         net (fo=5, routed)           0.339    -0.358    M1/CHAIN/ball_y_reg[10]_0[1]
    SLICE_X38Y51         LUT2 (Prop_lut2_I0_O)        0.045    -0.313 r  M1/CHAIN/by[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.313    M1/CHAIN/by[1]_i_1_n_0
    SLICE_X38Y51         FDCE                                         r  M1/CHAIN/by_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         0.828    -1.270    M1/CHAIN/clk_out1
    SLICE_X38Y51         FDCE                                         r  M1/CHAIN/by_reg[1]/C
                         clock pessimism              0.695    -0.575    
    SLICE_X38Y51         FDCE (Hold_fdce_C_D)         0.121    -0.454    M1/CHAIN/by_reg[1]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 M1/CHAIN/ball_y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/CHAIN/by_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.186ns (34.519%)  route 0.353ns (65.481%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.270ns
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    -0.695ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         0.566    -0.838    M1/CHAIN/clk_out1
    SLICE_X40Y49         FDRE                                         r  M1/CHAIN/ball_y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.697 r  M1/CHAIN/ball_y_reg[6]/Q
                         net (fo=7, routed)           0.353    -0.344    M1/CHAIN/ball_y_reg[10]_0[6]
    SLICE_X38Y52         LUT2 (Prop_lut2_I0_O)        0.045    -0.299 r  M1/CHAIN/by[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.299    M1/CHAIN/by[6]_i_1_n_0
    SLICE_X38Y52         FDPE                                         r  M1/CHAIN/by_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         0.828    -1.270    M1/CHAIN/clk_out1
    SLICE_X38Y52         FDPE                                         r  M1/CHAIN/by_reg[6]/C
                         clock pessimism              0.695    -0.575    
    SLICE_X38Y52         FDPE (Hold_fdpe_C_D)         0.121    -0.454    M1/CHAIN/by_reg[6]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 H1/inst/encr/q_m_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            H1/inst/encr/dout_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.247ns
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         0.584    -0.820    H1/inst/encr/pix_clk
    SLICE_X3Y25          FDRE                                         r  H1/inst/encr/q_m_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.679 r  H1/inst/encr/q_m_reg_reg[8]/Q
                         net (fo=12, routed)          0.103    -0.576    H1/inst/encr/q_m_reg_reg_n_0_[8]
    SLICE_X2Y25          LUT3 (Prop_lut3_I0_O)        0.045    -0.531 r  H1/inst/encr/dout[8]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.531    H1/inst/encr/dout[8]_i_1__1_n_0
    SLICE_X2Y25          FDCE                                         r  H1/inst/encr/dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         0.852    -1.247    H1/inst/encr/pix_clk
    SLICE_X2Y25          FDCE                                         r  H1/inst/encr/dout_reg[8]/C
                         clock pessimism              0.440    -0.807    
    SLICE_X2Y25          FDCE (Hold_fdce_C_D)         0.121    -0.686    H1/inst/encr/dout_reg[8]
  -------------------------------------------------------------------
                         required time                          0.686    
                         arrival time                          -0.531    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 H1/inst/encb/q_m_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            H1/inst/encb/dout_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.749%)  route 0.131ns (41.251%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.231ns
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         0.595    -0.809    H1/inst/encb/pix_clk
    SLICE_X4Y3           FDRE                                         r  H1/inst/encb/q_m_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.668 r  H1/inst/encb/q_m_reg_reg[8]/Q
                         net (fo=14, routed)          0.131    -0.537    H1/inst/encb/p_0_in
    SLICE_X2Y3           LUT5 (Prop_lut5_I0_O)        0.045    -0.492 r  H1/inst/encb/dout[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.492    H1/inst/encb/dout[8]_i_1_n_0
    SLICE_X2Y3           FDCE                                         r  H1/inst/encb/dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         0.868    -1.231    H1/inst/encb/pix_clk
    SLICE_X2Y3           FDCE                                         r  H1/inst/encb/dout_reg[8]/C
                         clock pessimism              0.461    -0.770    
    SLICE_X2Y3           FDCE (Hold_fdce_C_D)         0.120    -0.650    H1/inst/encb/dout_reg[8]
  -------------------------------------------------------------------
                         required time                          0.650    
                         arrival time                          -0.492    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 H1/inst/encb/vdin_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            H1/inst/encb/q_m_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.186ns (69.735%)  route 0.081ns (30.265%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.233ns
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         0.595    -0.809    H1/inst/encb/pix_clk
    SLICE_X5Y3           FDRE                                         r  H1/inst/encb/vdin_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.668 r  H1/inst/encb/vdin_q_reg[5]/Q
                         net (fo=6, routed)           0.081    -0.587    H1/inst/encb/p_0_in1_in
    SLICE_X4Y3           LUT3 (Prop_lut3_I2_O)        0.045    -0.542 r  H1/inst/encb/q_m_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.542    H1/inst/encb/q_m_reg[5]_i_1_n_0
    SLICE_X4Y3           FDRE                                         r  H1/inst/encb/q_m_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         0.866    -1.233    H1/inst/encb/pix_clk
    SLICE_X4Y3           FDRE                                         r  H1/inst/encb/q_m_reg_reg[5]/C
                         clock pessimism              0.437    -0.796    
    SLICE_X4Y3           FDRE (Hold_fdre_C_D)         0.092    -0.704    H1/inst/encb/q_m_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.704    
                         arrival time                          -0.542    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 H1/inst/encb/vdin_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            H1/inst/encb/q_m_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.186ns (69.475%)  route 0.082ns (30.525%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.233ns
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          0.440     0.440    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.918 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.429    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.403 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         0.595    -0.809    H1/inst/encb/pix_clk
    SLICE_X5Y3           FDRE                                         r  H1/inst/encb/vdin_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.668 r  H1/inst/encb/vdin_q_reg[5]/Q
                         net (fo=6, routed)           0.082    -0.586    H1/inst/encb/p_0_in1_in
    SLICE_X4Y3           LUT3 (Prop_lut3_I0_O)        0.045    -0.541 r  H1/inst/encb/q_m_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.541    H1/inst/encb/q_m_6
    SLICE_X4Y3           FDRE                                         r  H1/inst/encb/q_m_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         0.866    -1.233    H1/inst/encb/pix_clk
    SLICE_X4Y3           FDRE                                         r  H1/inst/encb/q_m_reg_reg[6]/C
                         clock pessimism              0.437    -0.796    
    SLICE_X4Y3           FDRE (Hold_fdre_C_D)         0.091    -0.705    H1/inst/encb/q_m_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.705    
                         arrival time                          -0.541    
  -------------------------------------------------------------------
                         slack                                  0.164    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { C1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y2      G1/CHAR_LOOP[0].rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y2      G1/CHAR_LOOP[0].rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y1      G1/CHAR_LOOP[10].rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y1      G1/CHAR_LOOP[10].rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X1Y10     G1/CHAR_LOOP[11].rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X1Y10     G1/CHAR_LOOP[11].rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y4      G1/CHAR_LOOP[12].rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y4      G1/CHAR_LOOP[12].rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X2Y0      G1/CHAR_LOOP[13].rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X2Y0      G1/CHAR_LOOP[13].rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  C1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y18      H1/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y18      H1/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X14Y16     H1/inst/srldly_0/srl[1].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X14Y16     H1/inst/srldly_0/srl[1].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y40      H1/inst/srldly_0/srl[20].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y40      H1/inst/srldly_0/srl[20].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y40      H1/inst/srldly_0/srl[21].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y40      H1/inst/srldly_0/srl[21].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y40      H1/inst/srldly_0/srl[22].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y40      H1/inst/srldly_0/srl[22].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y18      H1/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y18      H1/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X14Y16     H1/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X14Y16     H1/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y40      H1/inst/srldly_0/srl[20].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y40      H1/inst/srldly_0/srl[20].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y40      H1/inst/srldly_0/srl[21].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y40      H1/inst/srldly_0/srl[21].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y40      H1/inst/srldly_0/srl[22].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y40      H1/inst/srldly_0/srl[22].srl16_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { C1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   C1/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y16     H1/inst/serial_b/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y15     H1/inst/serial_b/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y24     H1/inst/serial_clk/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y23     H1/inst/serial_clk/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y22     H1/inst/serial_g/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y21     H1/inst/serial_g/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y26     H1/inst/serial_r/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y25     H1/inst/serial_r/oserdes_s/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  C1/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  C1/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { C1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   C1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  C1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  C1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  C1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  C1/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           289 Endpoints
Min Delay           289 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M1/CHAIN/swing_val_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            M1/CHAIN/swing_counter_reg[25]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.833ns  (logic 2.586ns (33.014%)  route 5.247ns (66.986%))
  Logic Levels:           13  (CARRY4=9 FDPE=1 LUT1=1 LUT2=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y51         FDPE                         0.000     0.000 r  M1/CHAIN/swing_val_reg[2]/C
    SLICE_X57Y51         FDPE (Prop_fdpe_C_Q)         0.419     0.419 f  M1/CHAIN/swing_val_reg[2]/Q
                         net (fo=4, routed)           0.759     1.178    M1/CHAIN/swing_val_reg_n_0_[2]
    SLICE_X55Y49         LUT1 (Prop_lut1_I0_O)        0.299     1.477 r  M1/CHAIN/swing_counter[31]_i_74/O
                         net (fo=1, routed)           0.000     1.477    M1/CHAIN/swing_counter[31]_i_74_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.875 r  M1/CHAIN/swing_counter_reg[31]_i_71/CO[3]
                         net (fo=1, routed)           0.001     1.876    M1/CHAIN/swing_counter_reg[31]_i_71_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.990 r  M1/CHAIN/swing_counter_reg[31]_i_70/CO[3]
                         net (fo=1, routed)           1.145     3.134    M1/CHAIN/swing_state2[7]
    SLICE_X56Y50         LUT2 (Prop_lut2_I1_O)        0.124     3.258 r  M1/CHAIN/swing_counter[31]_i_62/O
                         net (fo=1, routed)           0.000     3.258    M1/CHAIN/swing_counter[31]_i_62_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.634 r  M1/CHAIN/swing_counter_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000     3.634    M1/CHAIN/swing_counter_reg[31]_i_56_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.751 r  M1/CHAIN/swing_counter_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.000     3.751    M1/CHAIN/swing_counter_reg[31]_i_51_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.868 r  M1/CHAIN/swing_counter_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000     3.868    M1/CHAIN/swing_counter_reg[31]_i_38_n_0
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.985 r  M1/CHAIN/swing_counter_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.985    M1/CHAIN/swing_counter_reg[31]_i_27_n_0
    SLICE_X56Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.102 r  M1/CHAIN/swing_counter_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     4.102    M1/CHAIN/swing_counter_reg[31]_i_17_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.219 r  M1/CHAIN/swing_counter_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.219    M1/CHAIN/swing_counter_reg[31]_i_6_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.336 f  M1/CHAIN/swing_counter_reg[31]_i_3/CO[3]
                         net (fo=37, routed)          1.857     6.193    M1/CHAIN/swing_counter_reg[31]_i_3_n_0
    SLICE_X53Y54         LUT4 (Prop_lut4_I1_O)        0.154     6.347 r  M1/CHAIN/swing_counter[31]_i_1/O
                         net (fo=32, routed)          1.486     7.833    M1/CHAIN/swing_counter0
    SLICE_X56Y58         FDCE                                         r  M1/CHAIN/swing_counter_reg[25]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/CHAIN/swing_val_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            M1/CHAIN/swing_counter_reg[30]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.833ns  (logic 2.586ns (33.014%)  route 5.247ns (66.986%))
  Logic Levels:           13  (CARRY4=9 FDPE=1 LUT1=1 LUT2=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y51         FDPE                         0.000     0.000 r  M1/CHAIN/swing_val_reg[2]/C
    SLICE_X57Y51         FDPE (Prop_fdpe_C_Q)         0.419     0.419 f  M1/CHAIN/swing_val_reg[2]/Q
                         net (fo=4, routed)           0.759     1.178    M1/CHAIN/swing_val_reg_n_0_[2]
    SLICE_X55Y49         LUT1 (Prop_lut1_I0_O)        0.299     1.477 r  M1/CHAIN/swing_counter[31]_i_74/O
                         net (fo=1, routed)           0.000     1.477    M1/CHAIN/swing_counter[31]_i_74_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.875 r  M1/CHAIN/swing_counter_reg[31]_i_71/CO[3]
                         net (fo=1, routed)           0.001     1.876    M1/CHAIN/swing_counter_reg[31]_i_71_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.990 r  M1/CHAIN/swing_counter_reg[31]_i_70/CO[3]
                         net (fo=1, routed)           1.145     3.134    M1/CHAIN/swing_state2[7]
    SLICE_X56Y50         LUT2 (Prop_lut2_I1_O)        0.124     3.258 r  M1/CHAIN/swing_counter[31]_i_62/O
                         net (fo=1, routed)           0.000     3.258    M1/CHAIN/swing_counter[31]_i_62_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.634 r  M1/CHAIN/swing_counter_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000     3.634    M1/CHAIN/swing_counter_reg[31]_i_56_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.751 r  M1/CHAIN/swing_counter_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.000     3.751    M1/CHAIN/swing_counter_reg[31]_i_51_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.868 r  M1/CHAIN/swing_counter_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000     3.868    M1/CHAIN/swing_counter_reg[31]_i_38_n_0
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.985 r  M1/CHAIN/swing_counter_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.985    M1/CHAIN/swing_counter_reg[31]_i_27_n_0
    SLICE_X56Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.102 r  M1/CHAIN/swing_counter_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     4.102    M1/CHAIN/swing_counter_reg[31]_i_17_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.219 r  M1/CHAIN/swing_counter_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.219    M1/CHAIN/swing_counter_reg[31]_i_6_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.336 f  M1/CHAIN/swing_counter_reg[31]_i_3/CO[3]
                         net (fo=37, routed)          1.857     6.193    M1/CHAIN/swing_counter_reg[31]_i_3_n_0
    SLICE_X53Y54         LUT4 (Prop_lut4_I1_O)        0.154     6.347 r  M1/CHAIN/swing_counter[31]_i_1/O
                         net (fo=32, routed)          1.486     7.833    M1/CHAIN/swing_counter0
    SLICE_X56Y58         FDCE                                         r  M1/CHAIN/swing_counter_reg[30]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/CHAIN/swing_val_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            M1/CHAIN/swing_counter_reg[31]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.833ns  (logic 2.586ns (33.014%)  route 5.247ns (66.986%))
  Logic Levels:           13  (CARRY4=9 FDPE=1 LUT1=1 LUT2=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y51         FDPE                         0.000     0.000 r  M1/CHAIN/swing_val_reg[2]/C
    SLICE_X57Y51         FDPE (Prop_fdpe_C_Q)         0.419     0.419 f  M1/CHAIN/swing_val_reg[2]/Q
                         net (fo=4, routed)           0.759     1.178    M1/CHAIN/swing_val_reg_n_0_[2]
    SLICE_X55Y49         LUT1 (Prop_lut1_I0_O)        0.299     1.477 r  M1/CHAIN/swing_counter[31]_i_74/O
                         net (fo=1, routed)           0.000     1.477    M1/CHAIN/swing_counter[31]_i_74_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.875 r  M1/CHAIN/swing_counter_reg[31]_i_71/CO[3]
                         net (fo=1, routed)           0.001     1.876    M1/CHAIN/swing_counter_reg[31]_i_71_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.990 r  M1/CHAIN/swing_counter_reg[31]_i_70/CO[3]
                         net (fo=1, routed)           1.145     3.134    M1/CHAIN/swing_state2[7]
    SLICE_X56Y50         LUT2 (Prop_lut2_I1_O)        0.124     3.258 r  M1/CHAIN/swing_counter[31]_i_62/O
                         net (fo=1, routed)           0.000     3.258    M1/CHAIN/swing_counter[31]_i_62_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.634 r  M1/CHAIN/swing_counter_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000     3.634    M1/CHAIN/swing_counter_reg[31]_i_56_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.751 r  M1/CHAIN/swing_counter_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.000     3.751    M1/CHAIN/swing_counter_reg[31]_i_51_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.868 r  M1/CHAIN/swing_counter_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000     3.868    M1/CHAIN/swing_counter_reg[31]_i_38_n_0
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.985 r  M1/CHAIN/swing_counter_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.985    M1/CHAIN/swing_counter_reg[31]_i_27_n_0
    SLICE_X56Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.102 r  M1/CHAIN/swing_counter_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     4.102    M1/CHAIN/swing_counter_reg[31]_i_17_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.219 r  M1/CHAIN/swing_counter_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.219    M1/CHAIN/swing_counter_reg[31]_i_6_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.336 f  M1/CHAIN/swing_counter_reg[31]_i_3/CO[3]
                         net (fo=37, routed)          1.857     6.193    M1/CHAIN/swing_counter_reg[31]_i_3_n_0
    SLICE_X53Y54         LUT4 (Prop_lut4_I1_O)        0.154     6.347 r  M1/CHAIN/swing_counter[31]_i_1/O
                         net (fo=32, routed)          1.486     7.833    M1/CHAIN/swing_counter0
    SLICE_X56Y58         FDCE                                         r  M1/CHAIN/swing_counter_reg[31]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/CHAIN/swing_val_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            M1/CHAIN/swing_counter_reg[26]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.810ns  (logic 2.586ns (33.112%)  route 5.224ns (66.888%))
  Logic Levels:           13  (CARRY4=9 FDPE=1 LUT1=1 LUT2=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y51         FDPE                         0.000     0.000 r  M1/CHAIN/swing_val_reg[2]/C
    SLICE_X57Y51         FDPE (Prop_fdpe_C_Q)         0.419     0.419 f  M1/CHAIN/swing_val_reg[2]/Q
                         net (fo=4, routed)           0.759     1.178    M1/CHAIN/swing_val_reg_n_0_[2]
    SLICE_X55Y49         LUT1 (Prop_lut1_I0_O)        0.299     1.477 r  M1/CHAIN/swing_counter[31]_i_74/O
                         net (fo=1, routed)           0.000     1.477    M1/CHAIN/swing_counter[31]_i_74_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.875 r  M1/CHAIN/swing_counter_reg[31]_i_71/CO[3]
                         net (fo=1, routed)           0.001     1.876    M1/CHAIN/swing_counter_reg[31]_i_71_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.990 r  M1/CHAIN/swing_counter_reg[31]_i_70/CO[3]
                         net (fo=1, routed)           1.145     3.134    M1/CHAIN/swing_state2[7]
    SLICE_X56Y50         LUT2 (Prop_lut2_I1_O)        0.124     3.258 r  M1/CHAIN/swing_counter[31]_i_62/O
                         net (fo=1, routed)           0.000     3.258    M1/CHAIN/swing_counter[31]_i_62_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.634 r  M1/CHAIN/swing_counter_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000     3.634    M1/CHAIN/swing_counter_reg[31]_i_56_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.751 r  M1/CHAIN/swing_counter_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.000     3.751    M1/CHAIN/swing_counter_reg[31]_i_51_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.868 r  M1/CHAIN/swing_counter_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000     3.868    M1/CHAIN/swing_counter_reg[31]_i_38_n_0
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.985 r  M1/CHAIN/swing_counter_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.985    M1/CHAIN/swing_counter_reg[31]_i_27_n_0
    SLICE_X56Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.102 r  M1/CHAIN/swing_counter_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     4.102    M1/CHAIN/swing_counter_reg[31]_i_17_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.219 r  M1/CHAIN/swing_counter_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.219    M1/CHAIN/swing_counter_reg[31]_i_6_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.336 f  M1/CHAIN/swing_counter_reg[31]_i_3/CO[3]
                         net (fo=37, routed)          1.857     6.193    M1/CHAIN/swing_counter_reg[31]_i_3_n_0
    SLICE_X53Y54         LUT4 (Prop_lut4_I1_O)        0.154     6.347 r  M1/CHAIN/swing_counter[31]_i_1/O
                         net (fo=32, routed)          1.463     7.810    M1/CHAIN/swing_counter0
    SLICE_X54Y58         FDCE                                         r  M1/CHAIN/swing_counter_reg[26]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/CHAIN/swing_val_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            M1/CHAIN/swing_counter_reg[27]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.810ns  (logic 2.586ns (33.112%)  route 5.224ns (66.888%))
  Logic Levels:           13  (CARRY4=9 FDPE=1 LUT1=1 LUT2=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y51         FDPE                         0.000     0.000 r  M1/CHAIN/swing_val_reg[2]/C
    SLICE_X57Y51         FDPE (Prop_fdpe_C_Q)         0.419     0.419 f  M1/CHAIN/swing_val_reg[2]/Q
                         net (fo=4, routed)           0.759     1.178    M1/CHAIN/swing_val_reg_n_0_[2]
    SLICE_X55Y49         LUT1 (Prop_lut1_I0_O)        0.299     1.477 r  M1/CHAIN/swing_counter[31]_i_74/O
                         net (fo=1, routed)           0.000     1.477    M1/CHAIN/swing_counter[31]_i_74_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.875 r  M1/CHAIN/swing_counter_reg[31]_i_71/CO[3]
                         net (fo=1, routed)           0.001     1.876    M1/CHAIN/swing_counter_reg[31]_i_71_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.990 r  M1/CHAIN/swing_counter_reg[31]_i_70/CO[3]
                         net (fo=1, routed)           1.145     3.134    M1/CHAIN/swing_state2[7]
    SLICE_X56Y50         LUT2 (Prop_lut2_I1_O)        0.124     3.258 r  M1/CHAIN/swing_counter[31]_i_62/O
                         net (fo=1, routed)           0.000     3.258    M1/CHAIN/swing_counter[31]_i_62_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.634 r  M1/CHAIN/swing_counter_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000     3.634    M1/CHAIN/swing_counter_reg[31]_i_56_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.751 r  M1/CHAIN/swing_counter_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.000     3.751    M1/CHAIN/swing_counter_reg[31]_i_51_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.868 r  M1/CHAIN/swing_counter_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000     3.868    M1/CHAIN/swing_counter_reg[31]_i_38_n_0
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.985 r  M1/CHAIN/swing_counter_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.985    M1/CHAIN/swing_counter_reg[31]_i_27_n_0
    SLICE_X56Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.102 r  M1/CHAIN/swing_counter_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     4.102    M1/CHAIN/swing_counter_reg[31]_i_17_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.219 r  M1/CHAIN/swing_counter_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.219    M1/CHAIN/swing_counter_reg[31]_i_6_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.336 f  M1/CHAIN/swing_counter_reg[31]_i_3/CO[3]
                         net (fo=37, routed)          1.857     6.193    M1/CHAIN/swing_counter_reg[31]_i_3_n_0
    SLICE_X53Y54         LUT4 (Prop_lut4_I1_O)        0.154     6.347 r  M1/CHAIN/swing_counter[31]_i_1/O
                         net (fo=32, routed)          1.463     7.810    M1/CHAIN/swing_counter0
    SLICE_X54Y58         FDCE                                         r  M1/CHAIN/swing_counter_reg[27]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/CHAIN/swing_val_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            M1/CHAIN/swing_counter_reg[28]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.810ns  (logic 2.586ns (33.112%)  route 5.224ns (66.888%))
  Logic Levels:           13  (CARRY4=9 FDPE=1 LUT1=1 LUT2=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y51         FDPE                         0.000     0.000 r  M1/CHAIN/swing_val_reg[2]/C
    SLICE_X57Y51         FDPE (Prop_fdpe_C_Q)         0.419     0.419 f  M1/CHAIN/swing_val_reg[2]/Q
                         net (fo=4, routed)           0.759     1.178    M1/CHAIN/swing_val_reg_n_0_[2]
    SLICE_X55Y49         LUT1 (Prop_lut1_I0_O)        0.299     1.477 r  M1/CHAIN/swing_counter[31]_i_74/O
                         net (fo=1, routed)           0.000     1.477    M1/CHAIN/swing_counter[31]_i_74_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.875 r  M1/CHAIN/swing_counter_reg[31]_i_71/CO[3]
                         net (fo=1, routed)           0.001     1.876    M1/CHAIN/swing_counter_reg[31]_i_71_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.990 r  M1/CHAIN/swing_counter_reg[31]_i_70/CO[3]
                         net (fo=1, routed)           1.145     3.134    M1/CHAIN/swing_state2[7]
    SLICE_X56Y50         LUT2 (Prop_lut2_I1_O)        0.124     3.258 r  M1/CHAIN/swing_counter[31]_i_62/O
                         net (fo=1, routed)           0.000     3.258    M1/CHAIN/swing_counter[31]_i_62_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.634 r  M1/CHAIN/swing_counter_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000     3.634    M1/CHAIN/swing_counter_reg[31]_i_56_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.751 r  M1/CHAIN/swing_counter_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.000     3.751    M1/CHAIN/swing_counter_reg[31]_i_51_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.868 r  M1/CHAIN/swing_counter_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000     3.868    M1/CHAIN/swing_counter_reg[31]_i_38_n_0
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.985 r  M1/CHAIN/swing_counter_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.985    M1/CHAIN/swing_counter_reg[31]_i_27_n_0
    SLICE_X56Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.102 r  M1/CHAIN/swing_counter_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     4.102    M1/CHAIN/swing_counter_reg[31]_i_17_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.219 r  M1/CHAIN/swing_counter_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.219    M1/CHAIN/swing_counter_reg[31]_i_6_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.336 f  M1/CHAIN/swing_counter_reg[31]_i_3/CO[3]
                         net (fo=37, routed)          1.857     6.193    M1/CHAIN/swing_counter_reg[31]_i_3_n_0
    SLICE_X53Y54         LUT4 (Prop_lut4_I1_O)        0.154     6.347 r  M1/CHAIN/swing_counter[31]_i_1/O
                         net (fo=32, routed)          1.463     7.810    M1/CHAIN/swing_counter0
    SLICE_X54Y58         FDCE                                         r  M1/CHAIN/swing_counter_reg[28]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/CHAIN/swing_val_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            M1/CHAIN/swing_counter_reg[29]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.810ns  (logic 2.586ns (33.112%)  route 5.224ns (66.888%))
  Logic Levels:           13  (CARRY4=9 FDPE=1 LUT1=1 LUT2=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y51         FDPE                         0.000     0.000 r  M1/CHAIN/swing_val_reg[2]/C
    SLICE_X57Y51         FDPE (Prop_fdpe_C_Q)         0.419     0.419 f  M1/CHAIN/swing_val_reg[2]/Q
                         net (fo=4, routed)           0.759     1.178    M1/CHAIN/swing_val_reg_n_0_[2]
    SLICE_X55Y49         LUT1 (Prop_lut1_I0_O)        0.299     1.477 r  M1/CHAIN/swing_counter[31]_i_74/O
                         net (fo=1, routed)           0.000     1.477    M1/CHAIN/swing_counter[31]_i_74_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.875 r  M1/CHAIN/swing_counter_reg[31]_i_71/CO[3]
                         net (fo=1, routed)           0.001     1.876    M1/CHAIN/swing_counter_reg[31]_i_71_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.990 r  M1/CHAIN/swing_counter_reg[31]_i_70/CO[3]
                         net (fo=1, routed)           1.145     3.134    M1/CHAIN/swing_state2[7]
    SLICE_X56Y50         LUT2 (Prop_lut2_I1_O)        0.124     3.258 r  M1/CHAIN/swing_counter[31]_i_62/O
                         net (fo=1, routed)           0.000     3.258    M1/CHAIN/swing_counter[31]_i_62_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.634 r  M1/CHAIN/swing_counter_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000     3.634    M1/CHAIN/swing_counter_reg[31]_i_56_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.751 r  M1/CHAIN/swing_counter_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.000     3.751    M1/CHAIN/swing_counter_reg[31]_i_51_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.868 r  M1/CHAIN/swing_counter_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000     3.868    M1/CHAIN/swing_counter_reg[31]_i_38_n_0
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.985 r  M1/CHAIN/swing_counter_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.985    M1/CHAIN/swing_counter_reg[31]_i_27_n_0
    SLICE_X56Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.102 r  M1/CHAIN/swing_counter_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     4.102    M1/CHAIN/swing_counter_reg[31]_i_17_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.219 r  M1/CHAIN/swing_counter_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.219    M1/CHAIN/swing_counter_reg[31]_i_6_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.336 f  M1/CHAIN/swing_counter_reg[31]_i_3/CO[3]
                         net (fo=37, routed)          1.857     6.193    M1/CHAIN/swing_counter_reg[31]_i_3_n_0
    SLICE_X53Y54         LUT4 (Prop_lut4_I1_O)        0.154     6.347 r  M1/CHAIN/swing_counter[31]_i_1/O
                         net (fo=32, routed)          1.463     7.810    M1/CHAIN/swing_counter0
    SLICE_X54Y58         FDCE                                         r  M1/CHAIN/swing_counter_reg[29]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/CHAIN/swing_val_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            M1/CHAIN/swing_counter_reg[21]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.670ns  (logic 2.586ns (33.716%)  route 5.084ns (66.284%))
  Logic Levels:           13  (CARRY4=9 FDPE=1 LUT1=1 LUT2=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y51         FDPE                         0.000     0.000 r  M1/CHAIN/swing_val_reg[2]/C
    SLICE_X57Y51         FDPE (Prop_fdpe_C_Q)         0.419     0.419 f  M1/CHAIN/swing_val_reg[2]/Q
                         net (fo=4, routed)           0.759     1.178    M1/CHAIN/swing_val_reg_n_0_[2]
    SLICE_X55Y49         LUT1 (Prop_lut1_I0_O)        0.299     1.477 r  M1/CHAIN/swing_counter[31]_i_74/O
                         net (fo=1, routed)           0.000     1.477    M1/CHAIN/swing_counter[31]_i_74_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.875 r  M1/CHAIN/swing_counter_reg[31]_i_71/CO[3]
                         net (fo=1, routed)           0.001     1.876    M1/CHAIN/swing_counter_reg[31]_i_71_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.990 r  M1/CHAIN/swing_counter_reg[31]_i_70/CO[3]
                         net (fo=1, routed)           1.145     3.134    M1/CHAIN/swing_state2[7]
    SLICE_X56Y50         LUT2 (Prop_lut2_I1_O)        0.124     3.258 r  M1/CHAIN/swing_counter[31]_i_62/O
                         net (fo=1, routed)           0.000     3.258    M1/CHAIN/swing_counter[31]_i_62_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.634 r  M1/CHAIN/swing_counter_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000     3.634    M1/CHAIN/swing_counter_reg[31]_i_56_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.751 r  M1/CHAIN/swing_counter_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.000     3.751    M1/CHAIN/swing_counter_reg[31]_i_51_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.868 r  M1/CHAIN/swing_counter_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000     3.868    M1/CHAIN/swing_counter_reg[31]_i_38_n_0
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.985 r  M1/CHAIN/swing_counter_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.985    M1/CHAIN/swing_counter_reg[31]_i_27_n_0
    SLICE_X56Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.102 r  M1/CHAIN/swing_counter_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     4.102    M1/CHAIN/swing_counter_reg[31]_i_17_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.219 r  M1/CHAIN/swing_counter_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.219    M1/CHAIN/swing_counter_reg[31]_i_6_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.336 f  M1/CHAIN/swing_counter_reg[31]_i_3/CO[3]
                         net (fo=37, routed)          1.857     6.193    M1/CHAIN/swing_counter_reg[31]_i_3_n_0
    SLICE_X53Y54         LUT4 (Prop_lut4_I1_O)        0.154     6.347 r  M1/CHAIN/swing_counter[31]_i_1/O
                         net (fo=32, routed)          1.323     7.670    M1/CHAIN/swing_counter0
    SLICE_X54Y57         FDCE                                         r  M1/CHAIN/swing_counter_reg[21]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/CHAIN/swing_val_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            M1/CHAIN/swing_counter_reg[22]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.670ns  (logic 2.586ns (33.716%)  route 5.084ns (66.284%))
  Logic Levels:           13  (CARRY4=9 FDPE=1 LUT1=1 LUT2=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y51         FDPE                         0.000     0.000 r  M1/CHAIN/swing_val_reg[2]/C
    SLICE_X57Y51         FDPE (Prop_fdpe_C_Q)         0.419     0.419 f  M1/CHAIN/swing_val_reg[2]/Q
                         net (fo=4, routed)           0.759     1.178    M1/CHAIN/swing_val_reg_n_0_[2]
    SLICE_X55Y49         LUT1 (Prop_lut1_I0_O)        0.299     1.477 r  M1/CHAIN/swing_counter[31]_i_74/O
                         net (fo=1, routed)           0.000     1.477    M1/CHAIN/swing_counter[31]_i_74_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.875 r  M1/CHAIN/swing_counter_reg[31]_i_71/CO[3]
                         net (fo=1, routed)           0.001     1.876    M1/CHAIN/swing_counter_reg[31]_i_71_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.990 r  M1/CHAIN/swing_counter_reg[31]_i_70/CO[3]
                         net (fo=1, routed)           1.145     3.134    M1/CHAIN/swing_state2[7]
    SLICE_X56Y50         LUT2 (Prop_lut2_I1_O)        0.124     3.258 r  M1/CHAIN/swing_counter[31]_i_62/O
                         net (fo=1, routed)           0.000     3.258    M1/CHAIN/swing_counter[31]_i_62_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.634 r  M1/CHAIN/swing_counter_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000     3.634    M1/CHAIN/swing_counter_reg[31]_i_56_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.751 r  M1/CHAIN/swing_counter_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.000     3.751    M1/CHAIN/swing_counter_reg[31]_i_51_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.868 r  M1/CHAIN/swing_counter_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000     3.868    M1/CHAIN/swing_counter_reg[31]_i_38_n_0
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.985 r  M1/CHAIN/swing_counter_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.985    M1/CHAIN/swing_counter_reg[31]_i_27_n_0
    SLICE_X56Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.102 r  M1/CHAIN/swing_counter_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     4.102    M1/CHAIN/swing_counter_reg[31]_i_17_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.219 r  M1/CHAIN/swing_counter_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.219    M1/CHAIN/swing_counter_reg[31]_i_6_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.336 f  M1/CHAIN/swing_counter_reg[31]_i_3/CO[3]
                         net (fo=37, routed)          1.857     6.193    M1/CHAIN/swing_counter_reg[31]_i_3_n_0
    SLICE_X53Y54         LUT4 (Prop_lut4_I1_O)        0.154     6.347 r  M1/CHAIN/swing_counter[31]_i_1/O
                         net (fo=32, routed)          1.323     7.670    M1/CHAIN/swing_counter0
    SLICE_X54Y57         FDCE                                         r  M1/CHAIN/swing_counter_reg[22]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/CHAIN/swing_val_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            M1/CHAIN/swing_counter_reg[23]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.670ns  (logic 2.586ns (33.716%)  route 5.084ns (66.284%))
  Logic Levels:           13  (CARRY4=9 FDPE=1 LUT1=1 LUT2=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y51         FDPE                         0.000     0.000 r  M1/CHAIN/swing_val_reg[2]/C
    SLICE_X57Y51         FDPE (Prop_fdpe_C_Q)         0.419     0.419 f  M1/CHAIN/swing_val_reg[2]/Q
                         net (fo=4, routed)           0.759     1.178    M1/CHAIN/swing_val_reg_n_0_[2]
    SLICE_X55Y49         LUT1 (Prop_lut1_I0_O)        0.299     1.477 r  M1/CHAIN/swing_counter[31]_i_74/O
                         net (fo=1, routed)           0.000     1.477    M1/CHAIN/swing_counter[31]_i_74_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.875 r  M1/CHAIN/swing_counter_reg[31]_i_71/CO[3]
                         net (fo=1, routed)           0.001     1.876    M1/CHAIN/swing_counter_reg[31]_i_71_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.990 r  M1/CHAIN/swing_counter_reg[31]_i_70/CO[3]
                         net (fo=1, routed)           1.145     3.134    M1/CHAIN/swing_state2[7]
    SLICE_X56Y50         LUT2 (Prop_lut2_I1_O)        0.124     3.258 r  M1/CHAIN/swing_counter[31]_i_62/O
                         net (fo=1, routed)           0.000     3.258    M1/CHAIN/swing_counter[31]_i_62_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.634 r  M1/CHAIN/swing_counter_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000     3.634    M1/CHAIN/swing_counter_reg[31]_i_56_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.751 r  M1/CHAIN/swing_counter_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.000     3.751    M1/CHAIN/swing_counter_reg[31]_i_51_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.868 r  M1/CHAIN/swing_counter_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000     3.868    M1/CHAIN/swing_counter_reg[31]_i_38_n_0
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.985 r  M1/CHAIN/swing_counter_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.985    M1/CHAIN/swing_counter_reg[31]_i_27_n_0
    SLICE_X56Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.102 r  M1/CHAIN/swing_counter_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     4.102    M1/CHAIN/swing_counter_reg[31]_i_17_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.219 r  M1/CHAIN/swing_counter_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.219    M1/CHAIN/swing_counter_reg[31]_i_6_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.336 f  M1/CHAIN/swing_counter_reg[31]_i_3/CO[3]
                         net (fo=37, routed)          1.857     6.193    M1/CHAIN/swing_counter_reg[31]_i_3_n_0
    SLICE_X53Y54         LUT4 (Prop_lut4_I1_O)        0.154     6.347 r  M1/CHAIN/swing_counter[31]_i_1/O
                         net (fo=32, routed)          1.323     7.670    M1/CHAIN/swing_counter0
    SLICE_X54Y57         FDCE                                         r  M1/CHAIN/swing_counter_reg[23]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M1/super_move_delay_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            M1/super_move_delay_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.186ns (56.694%)  route 0.142ns (43.306%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDCE                         0.000     0.000 r  M1/super_move_delay_reg[0]/C
    SLICE_X37Y60         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  M1/super_move_delay_reg[0]/Q
                         net (fo=6, routed)           0.142     0.283    M1/super_move_delay_reg_n_0_[0]
    SLICE_X36Y60         LUT6 (Prop_lut6_I5_O)        0.045     0.328 r  M1/super_move_delay[2]_i_1/O
                         net (fo=1, routed)           0.000     0.328    M1/super_move_delay[2]
    SLICE_X36Y60         FDCE                                         r  M1/super_move_delay_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/WARIO/frame_counter_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            M1/WARIO/frame_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.226ns (66.546%)  route 0.114ns (33.454%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDCE                         0.000     0.000 r  M1/WARIO/frame_counter_reg[4]/C
    SLICE_X35Y57         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  M1/WARIO/frame_counter_reg[4]/Q
                         net (fo=5, routed)           0.114     0.242    M1/WARIO/frame_counter_reg_n_0_[4]
    SLICE_X35Y57         LUT5 (Prop_lut5_I1_O)        0.098     0.340 r  M1/WARIO/frame_counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.340    M1/WARIO/frame_counter[0]_i_1__0_n_0
    SLICE_X35Y57         FDCE                                         r  M1/WARIO/frame_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/WARIO/frame_counter_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            M1/WARIO/frame_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.229ns (66.839%)  route 0.114ns (33.161%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDCE                         0.000     0.000 r  M1/WARIO/frame_counter_reg[4]/C
    SLICE_X35Y57         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  M1/WARIO/frame_counter_reg[4]/Q
                         net (fo=5, routed)           0.114     0.242    M1/WARIO/frame_counter_reg_n_0_[4]
    SLICE_X35Y57         LUT5 (Prop_lut5_I3_O)        0.101     0.343 r  M1/WARIO/frame_counter[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.343    M1/WARIO/frame_counter[1]_i_1__0_n_0
    SLICE_X35Y57         FDCE                                         r  M1/WARIO/frame_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/WARIO/frame_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            M1/WARIO/frame_counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.186ns (54.010%)  route 0.158ns (45.990%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDCE                         0.000     0.000 r  M1/WARIO/frame_counter_reg[0]/C
    SLICE_X35Y57         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  M1/WARIO/frame_counter_reg[0]/Q
                         net (fo=6, routed)           0.158     0.299    M1/WARIO/frame_counter_reg_n_0_[0]
    SLICE_X35Y57         LUT5 (Prop_lut5_I0_O)        0.045     0.344 r  M1/WARIO/frame_counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.344    M1/WARIO/frame_counter[3]_i_1__0_n_0
    SLICE_X35Y57         FDCE                                         r  M1/WARIO/frame_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/BG/frame_counter_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            M1/BG/switch_color_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.209ns (60.373%)  route 0.137ns (39.627%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y51         FDCE                         0.000     0.000 r  M1/BG/frame_counter_reg[4]/C
    SLICE_X30Y51         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  M1/BG/frame_counter_reg[4]/Q
                         net (fo=4, routed)           0.137     0.301    M1/BG/frame_counter[4]
    SLICE_X30Y50         LUT6 (Prop_lut6_I2_O)        0.045     0.346 r  M1/BG/switch_color_i_1/O
                         net (fo=1, routed)           0.000     0.346    M1/BG/switch_color_i_1_n_0
    SLICE_X30Y50         FDCE                                         r  M1/BG/switch_color_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/WARIO/frame_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            M1/WARIO/frame_counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.192ns (54.798%)  route 0.158ns (45.202%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDCE                         0.000     0.000 r  M1/WARIO/frame_counter_reg[0]/C
    SLICE_X35Y57         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  M1/WARIO/frame_counter_reg[0]/Q
                         net (fo=6, routed)           0.158     0.299    M1/WARIO/frame_counter_reg_n_0_[0]
    SLICE_X35Y57         LUT5 (Prop_lut5_I2_O)        0.051     0.350 r  M1/WARIO/frame_counter[4]_i_2/O
                         net (fo=1, routed)           0.000     0.350    M1/WARIO/frame_counter[4]_i_2_n_0
    SLICE_X35Y57         FDCE                                         r  M1/WARIO/frame_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/CHAIN/step_size_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            M1/CHAIN/step_size_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y51         FDCE                         0.000     0.000 r  M1/CHAIN/step_size_reg[0]/C
    SLICE_X51Y51         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  M1/CHAIN/step_size_reg[0]/Q
                         net (fo=3, routed)           0.168     0.309    M1/CHAIN/step_size[0]
    SLICE_X51Y51         LUT2 (Prop_lut2_I1_O)        0.045     0.354 r  M1/CHAIN/step_size[0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    M1/CHAIN/step_size[0]_i_1_n_0
    SLICE_X51Y51         FDCE                                         r  M1/CHAIN/step_size_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/WARIO/frame_update_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            M1/WARIO/frame_update_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE                         0.000     0.000 r  M1/WARIO/frame_update_reg/C
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  M1/WARIO/frame_update_reg/Q
                         net (fo=2, routed)           0.168     0.309    M1/WARIO/frame_update
    SLICE_X33Y58         LUT4 (Prop_lut4_I3_O)        0.045     0.354 r  M1/WARIO/frame_update_i_1/O
                         net (fo=1, routed)           0.000     0.354    M1/WARIO/frame_update_i_1_n_0
    SLICE_X33Y58         FDRE                                         r  M1/WARIO/frame_update_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/init_delay_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            M1/init_delay_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.209ns (58.893%)  route 0.146ns (41.107%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDCE                         0.000     0.000 r  M1/init_delay_reg[2]/C
    SLICE_X38Y61         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  M1/init_delay_reg[2]/Q
                         net (fo=6, routed)           0.146     0.310    M1/init_delay_reg_n_0_[2]
    SLICE_X42Y61         LUT6 (Prop_lut6_I3_O)        0.045     0.355 r  M1/init_delay[4]_i_1/O
                         net (fo=1, routed)           0.000     0.355    M1/init_delay[4]
    SLICE_X42Y61         FDCE                                         r  M1/init_delay_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_clock/clk_temp_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            button_clock/clk_temp_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.300%)  route 0.170ns (47.700%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y64         FDCE                         0.000     0.000 r  button_clock/clk_temp_reg/C
    SLICE_X35Y64         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  button_clock/clk_temp_reg/Q
                         net (fo=4, routed)           0.170     0.311    button_clock/CLK
    SLICE_X35Y64         LUT2 (Prop_lut2_I1_O)        0.045     0.356 r  button_clock/clk_temp_i_1/O
                         net (fo=1, routed)           0.000     0.356    button_clock/clk_temp_i_1_n_0
    SLICE_X35Y64         FDCE                                         r  button_clock/clk_temp_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            94 Endpoints
Min Delay            94 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M1/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/CHAIN/swing_counter_reg[25]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.111ns  (logic 0.919ns (12.924%)  route 6.192ns (87.076%))
  Logic Levels:           3  (LUT3=2 LUT4=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.550    -2.405    M1/clk_out1
    SLICE_X42Y60         FDCE                                         r  M1/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDCE (Prop_fdce_C_Q)         0.518    -1.887 r  M1/FSM_onehot_current_state_reg[1]/Q
                         net (fo=10, routed)          1.626    -0.261    M1/CHAIN/current_sprite_reg[1]_0[0]
    SLICE_X33Y50         LUT3 (Prop_lut3_I1_O)        0.124    -0.137 r  M1/CHAIN/last_hit_counter[2]_i_3/O
                         net (fo=19, routed)          1.345     1.208    M1/CHAIN/current_state_reg[0]
    SLICE_X35Y57         LUT3 (Prop_lut3_I1_O)        0.124     1.332 r  M1/CHAIN/last_hit_counter[2]_i_1/O
                         net (fo=16, routed)          1.735     3.067    M1/CHAIN/swing_counter
    SLICE_X53Y54         LUT4 (Prop_lut4_I0_O)        0.153     3.220 r  M1/CHAIN/swing_counter[31]_i_1/O
                         net (fo=32, routed)          1.486     4.706    M1/CHAIN/swing_counter0
    SLICE_X56Y58         FDCE                                         r  M1/CHAIN/swing_counter_reg[25]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/CHAIN/swing_counter_reg[30]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.111ns  (logic 0.919ns (12.924%)  route 6.192ns (87.076%))
  Logic Levels:           3  (LUT3=2 LUT4=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.550    -2.405    M1/clk_out1
    SLICE_X42Y60         FDCE                                         r  M1/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDCE (Prop_fdce_C_Q)         0.518    -1.887 r  M1/FSM_onehot_current_state_reg[1]/Q
                         net (fo=10, routed)          1.626    -0.261    M1/CHAIN/current_sprite_reg[1]_0[0]
    SLICE_X33Y50         LUT3 (Prop_lut3_I1_O)        0.124    -0.137 r  M1/CHAIN/last_hit_counter[2]_i_3/O
                         net (fo=19, routed)          1.345     1.208    M1/CHAIN/current_state_reg[0]
    SLICE_X35Y57         LUT3 (Prop_lut3_I1_O)        0.124     1.332 r  M1/CHAIN/last_hit_counter[2]_i_1/O
                         net (fo=16, routed)          1.735     3.067    M1/CHAIN/swing_counter
    SLICE_X53Y54         LUT4 (Prop_lut4_I0_O)        0.153     3.220 r  M1/CHAIN/swing_counter[31]_i_1/O
                         net (fo=32, routed)          1.486     4.706    M1/CHAIN/swing_counter0
    SLICE_X56Y58         FDCE                                         r  M1/CHAIN/swing_counter_reg[30]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/CHAIN/swing_counter_reg[31]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.111ns  (logic 0.919ns (12.924%)  route 6.192ns (87.076%))
  Logic Levels:           3  (LUT3=2 LUT4=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.550    -2.405    M1/clk_out1
    SLICE_X42Y60         FDCE                                         r  M1/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDCE (Prop_fdce_C_Q)         0.518    -1.887 r  M1/FSM_onehot_current_state_reg[1]/Q
                         net (fo=10, routed)          1.626    -0.261    M1/CHAIN/current_sprite_reg[1]_0[0]
    SLICE_X33Y50         LUT3 (Prop_lut3_I1_O)        0.124    -0.137 r  M1/CHAIN/last_hit_counter[2]_i_3/O
                         net (fo=19, routed)          1.345     1.208    M1/CHAIN/current_state_reg[0]
    SLICE_X35Y57         LUT3 (Prop_lut3_I1_O)        0.124     1.332 r  M1/CHAIN/last_hit_counter[2]_i_1/O
                         net (fo=16, routed)          1.735     3.067    M1/CHAIN/swing_counter
    SLICE_X53Y54         LUT4 (Prop_lut4_I0_O)        0.153     3.220 r  M1/CHAIN/swing_counter[31]_i_1/O
                         net (fo=32, routed)          1.486     4.706    M1/CHAIN/swing_counter0
    SLICE_X56Y58         FDCE                                         r  M1/CHAIN/swing_counter_reg[31]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/CHAIN/swing_counter_reg[26]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.088ns  (logic 0.919ns (12.966%)  route 6.169ns (87.034%))
  Logic Levels:           3  (LUT3=2 LUT4=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.550    -2.405    M1/clk_out1
    SLICE_X42Y60         FDCE                                         r  M1/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDCE (Prop_fdce_C_Q)         0.518    -1.887 r  M1/FSM_onehot_current_state_reg[1]/Q
                         net (fo=10, routed)          1.626    -0.261    M1/CHAIN/current_sprite_reg[1]_0[0]
    SLICE_X33Y50         LUT3 (Prop_lut3_I1_O)        0.124    -0.137 r  M1/CHAIN/last_hit_counter[2]_i_3/O
                         net (fo=19, routed)          1.345     1.208    M1/CHAIN/current_state_reg[0]
    SLICE_X35Y57         LUT3 (Prop_lut3_I1_O)        0.124     1.332 r  M1/CHAIN/last_hit_counter[2]_i_1/O
                         net (fo=16, routed)          1.735     3.067    M1/CHAIN/swing_counter
    SLICE_X53Y54         LUT4 (Prop_lut4_I0_O)        0.153     3.220 r  M1/CHAIN/swing_counter[31]_i_1/O
                         net (fo=32, routed)          1.463     4.683    M1/CHAIN/swing_counter0
    SLICE_X54Y58         FDCE                                         r  M1/CHAIN/swing_counter_reg[26]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/CHAIN/swing_counter_reg[27]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.088ns  (logic 0.919ns (12.966%)  route 6.169ns (87.034%))
  Logic Levels:           3  (LUT3=2 LUT4=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.550    -2.405    M1/clk_out1
    SLICE_X42Y60         FDCE                                         r  M1/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDCE (Prop_fdce_C_Q)         0.518    -1.887 r  M1/FSM_onehot_current_state_reg[1]/Q
                         net (fo=10, routed)          1.626    -0.261    M1/CHAIN/current_sprite_reg[1]_0[0]
    SLICE_X33Y50         LUT3 (Prop_lut3_I1_O)        0.124    -0.137 r  M1/CHAIN/last_hit_counter[2]_i_3/O
                         net (fo=19, routed)          1.345     1.208    M1/CHAIN/current_state_reg[0]
    SLICE_X35Y57         LUT3 (Prop_lut3_I1_O)        0.124     1.332 r  M1/CHAIN/last_hit_counter[2]_i_1/O
                         net (fo=16, routed)          1.735     3.067    M1/CHAIN/swing_counter
    SLICE_X53Y54         LUT4 (Prop_lut4_I0_O)        0.153     3.220 r  M1/CHAIN/swing_counter[31]_i_1/O
                         net (fo=32, routed)          1.463     4.683    M1/CHAIN/swing_counter0
    SLICE_X54Y58         FDCE                                         r  M1/CHAIN/swing_counter_reg[27]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/CHAIN/swing_counter_reg[28]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.088ns  (logic 0.919ns (12.966%)  route 6.169ns (87.034%))
  Logic Levels:           3  (LUT3=2 LUT4=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.550    -2.405    M1/clk_out1
    SLICE_X42Y60         FDCE                                         r  M1/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDCE (Prop_fdce_C_Q)         0.518    -1.887 r  M1/FSM_onehot_current_state_reg[1]/Q
                         net (fo=10, routed)          1.626    -0.261    M1/CHAIN/current_sprite_reg[1]_0[0]
    SLICE_X33Y50         LUT3 (Prop_lut3_I1_O)        0.124    -0.137 r  M1/CHAIN/last_hit_counter[2]_i_3/O
                         net (fo=19, routed)          1.345     1.208    M1/CHAIN/current_state_reg[0]
    SLICE_X35Y57         LUT3 (Prop_lut3_I1_O)        0.124     1.332 r  M1/CHAIN/last_hit_counter[2]_i_1/O
                         net (fo=16, routed)          1.735     3.067    M1/CHAIN/swing_counter
    SLICE_X53Y54         LUT4 (Prop_lut4_I0_O)        0.153     3.220 r  M1/CHAIN/swing_counter[31]_i_1/O
                         net (fo=32, routed)          1.463     4.683    M1/CHAIN/swing_counter0
    SLICE_X54Y58         FDCE                                         r  M1/CHAIN/swing_counter_reg[28]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/CHAIN/swing_counter_reg[29]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.088ns  (logic 0.919ns (12.966%)  route 6.169ns (87.034%))
  Logic Levels:           3  (LUT3=2 LUT4=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.550    -2.405    M1/clk_out1
    SLICE_X42Y60         FDCE                                         r  M1/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDCE (Prop_fdce_C_Q)         0.518    -1.887 r  M1/FSM_onehot_current_state_reg[1]/Q
                         net (fo=10, routed)          1.626    -0.261    M1/CHAIN/current_sprite_reg[1]_0[0]
    SLICE_X33Y50         LUT3 (Prop_lut3_I1_O)        0.124    -0.137 r  M1/CHAIN/last_hit_counter[2]_i_3/O
                         net (fo=19, routed)          1.345     1.208    M1/CHAIN/current_state_reg[0]
    SLICE_X35Y57         LUT3 (Prop_lut3_I1_O)        0.124     1.332 r  M1/CHAIN/last_hit_counter[2]_i_1/O
                         net (fo=16, routed)          1.735     3.067    M1/CHAIN/swing_counter
    SLICE_X53Y54         LUT4 (Prop_lut4_I0_O)        0.153     3.220 r  M1/CHAIN/swing_counter[31]_i_1/O
                         net (fo=32, routed)          1.463     4.683    M1/CHAIN/swing_counter0
    SLICE_X54Y58         FDCE                                         r  M1/CHAIN/swing_counter_reg[29]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/CHAIN/swing_counter_reg[21]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.948ns  (logic 0.919ns (13.227%)  route 6.029ns (86.773%))
  Logic Levels:           3  (LUT3=2 LUT4=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.550    -2.405    M1/clk_out1
    SLICE_X42Y60         FDCE                                         r  M1/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDCE (Prop_fdce_C_Q)         0.518    -1.887 r  M1/FSM_onehot_current_state_reg[1]/Q
                         net (fo=10, routed)          1.626    -0.261    M1/CHAIN/current_sprite_reg[1]_0[0]
    SLICE_X33Y50         LUT3 (Prop_lut3_I1_O)        0.124    -0.137 r  M1/CHAIN/last_hit_counter[2]_i_3/O
                         net (fo=19, routed)          1.345     1.208    M1/CHAIN/current_state_reg[0]
    SLICE_X35Y57         LUT3 (Prop_lut3_I1_O)        0.124     1.332 r  M1/CHAIN/last_hit_counter[2]_i_1/O
                         net (fo=16, routed)          1.735     3.067    M1/CHAIN/swing_counter
    SLICE_X53Y54         LUT4 (Prop_lut4_I0_O)        0.153     3.220 r  M1/CHAIN/swing_counter[31]_i_1/O
                         net (fo=32, routed)          1.323     4.543    M1/CHAIN/swing_counter0
    SLICE_X54Y57         FDCE                                         r  M1/CHAIN/swing_counter_reg[21]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/CHAIN/swing_counter_reg[22]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.948ns  (logic 0.919ns (13.227%)  route 6.029ns (86.773%))
  Logic Levels:           3  (LUT3=2 LUT4=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.550    -2.405    M1/clk_out1
    SLICE_X42Y60         FDCE                                         r  M1/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDCE (Prop_fdce_C_Q)         0.518    -1.887 r  M1/FSM_onehot_current_state_reg[1]/Q
                         net (fo=10, routed)          1.626    -0.261    M1/CHAIN/current_sprite_reg[1]_0[0]
    SLICE_X33Y50         LUT3 (Prop_lut3_I1_O)        0.124    -0.137 r  M1/CHAIN/last_hit_counter[2]_i_3/O
                         net (fo=19, routed)          1.345     1.208    M1/CHAIN/current_state_reg[0]
    SLICE_X35Y57         LUT3 (Prop_lut3_I1_O)        0.124     1.332 r  M1/CHAIN/last_hit_counter[2]_i_1/O
                         net (fo=16, routed)          1.735     3.067    M1/CHAIN/swing_counter
    SLICE_X53Y54         LUT4 (Prop_lut4_I0_O)        0.153     3.220 r  M1/CHAIN/swing_counter[31]_i_1/O
                         net (fo=32, routed)          1.323     4.543    M1/CHAIN/swing_counter0
    SLICE_X54Y57         FDCE                                         r  M1/CHAIN/swing_counter_reg[22]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/CHAIN/swing_counter_reg[23]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.948ns  (logic 0.919ns (13.227%)  route 6.029ns (86.773%))
  Logic Levels:           3  (LUT3=2 LUT4=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.717 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.051    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.550    -2.405    M1/clk_out1
    SLICE_X42Y60         FDCE                                         r  M1/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDCE (Prop_fdce_C_Q)         0.518    -1.887 r  M1/FSM_onehot_current_state_reg[1]/Q
                         net (fo=10, routed)          1.626    -0.261    M1/CHAIN/current_sprite_reg[1]_0[0]
    SLICE_X33Y50         LUT3 (Prop_lut3_I1_O)        0.124    -0.137 r  M1/CHAIN/last_hit_counter[2]_i_3/O
                         net (fo=19, routed)          1.345     1.208    M1/CHAIN/current_state_reg[0]
    SLICE_X35Y57         LUT3 (Prop_lut3_I1_O)        0.124     1.332 r  M1/CHAIN/last_hit_counter[2]_i_1/O
                         net (fo=16, routed)          1.735     3.067    M1/CHAIN/swing_counter
    SLICE_X53Y54         LUT4 (Prop_lut4_I0_O)        0.153     3.220 r  M1/CHAIN/swing_counter[31]_i_1/O
                         net (fo=32, routed)          1.323     4.543    M1/CHAIN/swing_counter0
    SLICE_X54Y57         FDCE                                         r  M1/CHAIN/swing_counter_reg[23]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M1/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/WARIO/sprite_y_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.858ns  (logic 0.467ns (54.449%)  route 0.391ns (45.551%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          1.162     1.162    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -6.046 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.459    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.368 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.429    -2.939    M1/clk_out1
    SLICE_X35Y59         FDCE                                         r  M1/FSM_onehot_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y59         FDCE (Prop_fdce_C_Q)         0.367    -2.572 r  M1/FSM_onehot_current_state_reg[3]/Q
                         net (fo=11, routed)          0.391    -2.181    M1/WARIO/sprite_y_reg[8]_1[2]
    SLICE_X35Y60         LUT6 (Prop_lut6_I0_O)        0.100    -2.081 r  M1/WARIO/sprite_y[7]_i_1/O
                         net (fo=1, routed)           0.000    -2.081    M1/WARIO/sprite_y[7]_i_1_n_0
    SLICE_X35Y60         FDCE                                         r  M1/WARIO/sprite_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/WARIO/sprite_y_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.860ns  (logic 0.467ns (54.322%)  route 0.393ns (45.678%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          1.162     1.162    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -6.046 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.459    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.368 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.429    -2.939    M1/clk_out1
    SLICE_X35Y59         FDCE                                         r  M1/FSM_onehot_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y59         FDCE (Prop_fdce_C_Q)         0.367    -2.572 r  M1/FSM_onehot_current_state_reg[3]/Q
                         net (fo=11, routed)          0.393    -2.179    M1/WARIO/sprite_y_reg[8]_1[2]
    SLICE_X35Y60         LUT6 (Prop_lut6_I0_O)        0.100    -2.079 r  M1/WARIO/sprite_y[8]_i_1/O
                         net (fo=1, routed)           0.000    -2.079    M1/WARIO/sprite_y[8]_i_1_n_0
    SLICE_X35Y60         FDPE                                         r  M1/WARIO/sprite_y_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/FSM_onehot_current_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/super_move_delay_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.902ns  (logic 0.467ns (51.794%)  route 0.435ns (48.206%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          1.162     1.162    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -6.046 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.459    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.368 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.429    -2.939    M1/clk_out1
    SLICE_X35Y59         FDCE                                         r  M1/FSM_onehot_current_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y59         FDCE (Prop_fdce_C_Q)         0.367    -2.572 r  M1/FSM_onehot_current_state_reg[5]/Q
                         net (fo=11, routed)          0.435    -2.137    M1/FSM_onehot_current_state_reg_n_0_[5]
    SLICE_X36Y60         LUT6 (Prop_lut6_I4_O)        0.100    -2.037 r  M1/super_move_delay[4]_i_1/O
                         net (fo=1, routed)           0.000    -2.037    M1/super_move_delay[4]
    SLICE_X36Y60         FDCE                                         r  M1/super_move_delay_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/FSM_onehot_current_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/super_move_delay_flag_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.904ns  (logic 0.467ns (51.670%)  route 0.437ns (48.330%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          1.162     1.162    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -6.046 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.459    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.368 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.429    -2.939    M1/clk_out1
    SLICE_X35Y59         FDCE                                         r  M1/FSM_onehot_current_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y59         FDCE (Prop_fdce_C_Q)         0.367    -2.572 r  M1/FSM_onehot_current_state_reg[5]/Q
                         net (fo=11, routed)          0.437    -2.135    M1/FSM_onehot_current_state_reg_n_0_[5]
    SLICE_X36Y60         LUT6 (Prop_lut6_I5_O)        0.100    -2.035 r  M1/super_move_delay_flag_i_1/O
                         net (fo=1, routed)           0.000    -2.035    M1/super_move_delay_flag
    SLICE_X36Y60         FDCE                                         r  M1/super_move_delay_flag_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/init_delay_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.917ns  (logic 0.518ns (56.460%)  route 0.399ns (43.540%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          1.162     1.162    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -6.046 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.459    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.368 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.430    -2.938    M1/clk_out1
    SLICE_X42Y62         FDPE                                         r  M1/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDPE (Prop_fdpe_C_Q)         0.418    -2.520 r  M1/FSM_onehot_current_state_reg[0]/Q
                         net (fo=8, routed)           0.399    -2.121    M1/FSM_onehot_current_state_reg_n_0_[0]
    SLICE_X42Y61         LUT6 (Prop_lut6_I0_O)        0.100    -2.021 r  M1/init_delay[1]_i_1/O
                         net (fo=1, routed)           0.000    -2.021    M1/init_delay[1]
    SLICE_X42Y61         FDCE                                         r  M1/init_delay_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/init_delay_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.926ns  (logic 0.518ns (55.912%)  route 0.408ns (44.088%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          1.162     1.162    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -6.046 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.459    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.368 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.430    -2.938    M1/clk_out1
    SLICE_X42Y62         FDPE                                         r  M1/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDPE (Prop_fdpe_C_Q)         0.418    -2.520 r  M1/FSM_onehot_current_state_reg[0]/Q
                         net (fo=8, routed)           0.408    -2.112    M1/FSM_onehot_current_state_reg_n_0_[0]
    SLICE_X42Y61         LUT6 (Prop_lut6_I4_O)        0.100    -2.012 r  M1/init_delay[4]_i_1/O
                         net (fo=1, routed)           0.000    -2.012    M1/init_delay[4]
    SLICE_X42Y61         FDCE                                         r  M1/init_delay_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/FSM_onehot_current_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/super_move_delay_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.972ns  (logic 0.467ns (48.061%)  route 0.505ns (51.939%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          1.162     1.162    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -6.046 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.459    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.368 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.429    -2.939    M1/clk_out1
    SLICE_X35Y59         FDCE                                         r  M1/FSM_onehot_current_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y59         FDCE (Prop_fdce_C_Q)         0.367    -2.572 r  M1/FSM_onehot_current_state_reg[5]/Q
                         net (fo=11, routed)          0.505    -2.067    M1/FSM_onehot_current_state_reg_n_0_[5]
    SLICE_X37Y60         LUT2 (Prop_lut2_I0_O)        0.100    -1.967 r  M1/super_move_delay[0]_i_1/O
                         net (fo=1, routed)           0.000    -1.967    M1/super_move_delay[0]
    SLICE_X37Y60         FDCE                                         r  M1/super_move_delay_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/init_delay_flag_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.040ns  (logic 0.518ns (49.829%)  route 0.522ns (50.171%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          1.162     1.162    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -6.046 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.459    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.368 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.430    -2.938    M1/clk_out1
    SLICE_X42Y62         FDPE                                         r  M1/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDPE (Prop_fdpe_C_Q)         0.418    -2.520 r  M1/FSM_onehot_current_state_reg[0]/Q
                         net (fo=8, routed)           0.522    -1.999    M1/FSM_onehot_current_state_reg_n_0_[0]
    SLICE_X42Y61         LUT6 (Prop_lut6_I5_O)        0.100    -1.899 r  M1/init_delay_flag_i_1/O
                         net (fo=1, routed)           0.000    -1.899    M1/init_delay_flag
    SLICE_X42Y61         FDCE                                         r  M1/init_delay_flag_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/init_delay_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.048ns  (logic 0.518ns (49.411%)  route 0.530ns (50.589%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          1.162     1.162    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -6.046 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.459    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.368 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.430    -2.938    M1/clk_out1
    SLICE_X42Y62         FDPE                                         r  M1/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDPE (Prop_fdpe_C_Q)         0.418    -2.520 r  M1/FSM_onehot_current_state_reg[0]/Q
                         net (fo=8, routed)           0.530    -1.990    M1/FSM_onehot_current_state_reg_n_0_[0]
    SLICE_X38Y61         LUT4 (Prop_lut4_I0_O)        0.100    -1.890 r  M1/init_delay[2]_i_1/O
                         net (fo=1, routed)           0.000    -1.890    M1/init_delay[2]
    SLICE_X38Y61         FDCE                                         r  M1/init_delay_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M1/FSM_onehot_current_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            M1/super_move_delay_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.122ns  (logic 0.467ns (41.612%)  route 0.655ns (58.388%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          1.162     1.162    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -6.046 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.459    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.368 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.429    -2.939    M1/clk_out1
    SLICE_X35Y59         FDCE                                         r  M1/FSM_onehot_current_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y59         FDCE (Prop_fdce_C_Q)         0.367    -2.572 r  M1/FSM_onehot_current_state_reg[5]/Q
                         net (fo=11, routed)          0.655    -1.917    M1/FSM_onehot_current_state_reg_n_0_[5]
    SLICE_X36Y60         LUT6 (Prop_lut6_I0_O)        0.100    -1.817 r  M1/super_move_delay[2]_i_1/O
                         net (fo=1, routed)           0.000    -1.817    M1/super_move_delay[2]
    SLICE_X36Y60         FDCE                                         r  M1/super_move_delay_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 H1/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_tx_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.312ns  (logic 2.311ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  C1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    C1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  C1/inst/clkout2_buf/O
                         net (fo=8, routed)           1.667    -2.288    H1/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  H1/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -1.816 r  H1/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -1.815    H1/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_OB)    1.839     0.023 r  H1/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     0.023    HDMI_tx_n[1]
    R17                                                               r  HDMI_tx_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 H1/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_tx_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.311ns  (logic 2.310ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  C1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    C1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  C1/inst/clkout2_buf/O
                         net (fo=8, routed)           1.667    -2.288    H1/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  H1/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -1.816 r  H1/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -1.815    H1/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_O)     1.838     0.022 r  H1/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     0.022    HDMI_tx_p[1]
    R16                                                               r  HDMI_tx_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 H1/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_tx_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.295ns  (logic 2.294ns (99.956%)  route 0.001ns (0.044%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  C1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    C1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  C1/inst/clkout2_buf/O
                         net (fo=8, routed)           1.675    -2.280    H1/inst/serial_b/pix_clkx5
    OLOGIC_X0Y16         OSERDESE2                                    r  H1/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y16         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -1.808 r  H1/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -1.807    H1/inst/TMDSINT_0
    R15                  OBUFDS (Prop_obufds_I_OB)    1.822     0.015 r  H1/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     0.015    HDMI_tx_n[0]
    T15                                                               r  HDMI_tx_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 H1/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_tx_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.294ns  (logic 2.293ns (99.956%)  route 0.001ns (0.044%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  C1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    C1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  C1/inst/clkout2_buf/O
                         net (fo=8, routed)           1.675    -2.280    H1/inst/serial_b/pix_clkx5
    OLOGIC_X0Y16         OSERDESE2                                    r  H1/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y16         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -1.808 r  H1/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -1.807    H1/inst/TMDSINT_0
    R15                  OBUFDS (Prop_obufds_I_O)     1.821     0.014 r  H1/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     0.014    HDMI_tx_p[0]
    R15                                                               r  HDMI_tx_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 H1/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.299ns  (logic 2.298ns (99.956%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  C1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    C1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  C1/inst/clkout2_buf/O
                         net (fo=8, routed)           1.665    -2.290    H1/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  H1/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -1.818 r  H1/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -1.817    H1/inst/tmdsclk
    R14                  OBUFDS (Prop_obufds_I_OB)    1.826     0.009 r  H1/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     0.009    HDMI_clk_n
    T14                                                               r  HDMI_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 H1/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.298ns  (logic 2.297ns (99.956%)  route 0.001ns (0.044%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  C1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    C1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  C1/inst/clkout2_buf/O
                         net (fo=8, routed)           1.665    -2.290    H1/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  H1/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -1.818 r  H1/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -1.817    H1/inst/tmdsclk
    R14                  OBUFDS (Prop_obufds_I_O)     1.825     0.008 r  H1/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     0.008    HDMI_clk_p
    R14                                                               r  HDMI_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 H1/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_tx_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.297ns  (logic 2.296ns (99.956%)  route 0.001ns (0.044%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  C1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    C1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  C1/inst/clkout2_buf/O
                         net (fo=8, routed)           1.665    -2.290    H1/inst/serial_r/pix_clkx5
    OLOGIC_X0Y26         OSERDESE2                                    r  H1/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y26         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -1.818 r  H1/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -1.817    H1/inst/TMDSINT_2
    N15                  OBUFDS (Prop_obufds_I_OB)    1.824     0.007 r  H1/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     0.007    HDMI_tx_n[2]
    P16                                                               r  HDMI_tx_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 H1/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_tx_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.296ns  (logic 2.295ns (99.956%)  route 0.001ns (0.044%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          1.233     1.233    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.950    -5.717 r  C1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.051    C1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.955 r  C1/inst/clkout2_buf/O
                         net (fo=8, routed)           1.665    -2.290    H1/inst/serial_r/pix_clkx5
    OLOGIC_X0Y26         OSERDESE2                                    r  H1/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y26         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -1.818 r  H1/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -1.817    H1/inst/TMDSINT_2
    N15                  OBUFDS (Prop_obufds_I_O)     1.823     0.006 r  H1/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     0.006    HDMI_tx_p[2]
    N15                                                               r  HDMI_tx_p[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 H1/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_tx_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.155ns  (logic 2.154ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          1.162     1.162    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    -6.046 r  C1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -4.459    C1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.368 r  C1/inst/clkout2_buf/O
                         net (fo=8, routed)           1.523    -2.845    H1/inst/serial_r/pix_clkx5
    OLOGIC_X0Y26         OSERDESE2                                    r  H1/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y26         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.449    -2.396 r  H1/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -2.395    H1/inst/TMDSINT_2
    N15                  OBUFDS (Prop_obufds_I_O)     1.705    -0.690 r  H1/inst/OBUFDS_R/O
                         net (fo=0)                   0.000    -0.690    HDMI_tx_p[2]
    N15                                                               r  HDMI_tx_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 H1/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_tx_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.156ns  (logic 2.155ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          1.162     1.162    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    -6.046 r  C1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -4.459    C1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.368 r  C1/inst/clkout2_buf/O
                         net (fo=8, routed)           1.523    -2.845    H1/inst/serial_r/pix_clkx5
    OLOGIC_X0Y26         OSERDESE2                                    r  H1/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y26         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.449    -2.396 r  H1/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -2.395    H1/inst/TMDSINT_2
    N15                  OBUFDS (Prop_obufds_I_OB)    1.706    -0.689 r  H1/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000    -0.689    HDMI_tx_n[2]
    P16                                                               r  HDMI_tx_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 H1/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.157ns  (logic 2.156ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          1.162     1.162    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    -6.046 r  C1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -4.459    C1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.368 r  C1/inst/clkout2_buf/O
                         net (fo=8, routed)           1.523    -2.845    H1/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  H1/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.449    -2.396 r  H1/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -2.395    H1/inst/tmdsclk
    R14                  OBUFDS (Prop_obufds_I_O)     1.707    -0.688 r  H1/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000    -0.688    HDMI_clk_p
    R14                                                               r  HDMI_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 H1/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.158ns  (logic 2.157ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          1.162     1.162    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    -6.046 r  C1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -4.459    C1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.368 r  C1/inst/clkout2_buf/O
                         net (fo=8, routed)           1.523    -2.845    H1/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  H1/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.449    -2.396 r  H1/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -2.395    H1/inst/tmdsclk
    R14                  OBUFDS (Prop_obufds_I_OB)    1.708    -0.687 r  H1/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000    -0.687    HDMI_clk_n
    T14                                                               r  HDMI_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 H1/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_tx_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.153ns  (logic 2.152ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          1.162     1.162    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    -6.046 r  C1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -4.459    C1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.368 r  C1/inst/clkout2_buf/O
                         net (fo=8, routed)           1.532    -2.836    H1/inst/serial_b/pix_clkx5
    OLOGIC_X0Y16         OSERDESE2                                    r  H1/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y16         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.449    -2.387 r  H1/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -2.386    H1/inst/TMDSINT_0
    R15                  OBUFDS (Prop_obufds_I_O)     1.703    -0.683 r  H1/inst/OBUFDS_B/O
                         net (fo=0)                   0.000    -0.683    HDMI_tx_p[0]
    R15                                                               r  HDMI_tx_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 H1/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_tx_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.154ns  (logic 2.153ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          1.162     1.162    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    -6.046 r  C1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -4.459    C1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.368 r  C1/inst/clkout2_buf/O
                         net (fo=8, routed)           1.532    -2.836    H1/inst/serial_b/pix_clkx5
    OLOGIC_X0Y16         OSERDESE2                                    r  H1/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y16         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.449    -2.387 r  H1/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -2.386    H1/inst/TMDSINT_0
    R15                  OBUFDS (Prop_obufds_I_OB)    1.704    -0.682 r  H1/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000    -0.682    HDMI_tx_n[0]
    T15                                                               r  HDMI_tx_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 H1/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_tx_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.170ns  (logic 2.169ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          1.162     1.162    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    -6.046 r  C1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -4.459    C1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.368 r  C1/inst/clkout2_buf/O
                         net (fo=8, routed)           1.525    -2.843    H1/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  H1/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.449    -2.394 r  H1/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -2.393    H1/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_O)     1.720    -0.673 r  H1/inst/OBUFDS_G/O
                         net (fo=0)                   0.000    -0.673    HDMI_tx_p[1]
    R16                                                               r  HDMI_tx_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 H1/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HDMI_tx_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.171ns  (logic 2.170ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          1.162     1.162    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.208    -6.046 r  C1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -4.459    C1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.368 r  C1/inst/clkout2_buf/O
                         net (fo=8, routed)           1.525    -2.843    H1/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  H1/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.449    -2.394 r  H1/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -2.393    H1/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_OB)    1.721    -0.672 r  H1/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000    -0.672    HDMI_tx_n[1]
    R17                                                               r  HDMI_tx_n[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 C1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.374ns  (logic 0.029ns (2.110%)  route 1.345ns (97.890%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    F14                  IBUF                         0.000     5.000 f  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          0.480     5.480    C1/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.141     2.339 f  C1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534     2.873    C1/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.902 f  C1/inst/clkf_buf/O
                         net (fo=1, routed)           0.812     3.713    C1/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   f  C1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 C1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.120ns  (logic 0.091ns (2.917%)  route 3.029ns (97.083%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          1.162     1.162    C1/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.208    -6.046 r  C1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -4.459    C1/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -4.368 r  C1/inst/clkf_buf/O
                         net (fo=1, routed)           1.442    -2.926    C1/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   r  C1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           505 Endpoints
Min Delay           505 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M1/WARIO/sprite_y_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            M1/WARIO/BRAM00/data_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        43.874ns  (logic 18.546ns (42.271%)  route 25.328ns (57.729%))
  Logic Levels:           51  (CARRY4=25 DSP48E1=1 FDCE=1 LUT1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=5 LUT6=10 MUXF7=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDCE                         0.000     0.000 r  M1/WARIO/sprite_y_reg[7]/C
    SLICE_X35Y60         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  M1/WARIO/sprite_y_reg[7]/Q
                         net (fo=14, routed)          2.998     3.454    V1/_inferred__0/i__carry
    SLICE_X54Y116        LUT2 (Prop_lut2_I1_O)        0.124     3.578 r  V1/i__carry_i_2__2/O
                         net (fo=1, routed)           0.000     3.578    M1/WARIO/i__carry__0_i_4__1_0[1]
    SLICE_X54Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.958 r  M1/WARIO/b2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.958    M1/WARIO/b2_inferred__0/i__carry_n_0
    SLICE_X54Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.281 f  M1/WARIO/b2_inferred__0/i__carry__0/O[1]
                         net (fo=7, routed)           0.632     4.914    M1/WARIO/b2_inferred__0/i__carry__0_n_6
    SLICE_X54Y121        LUT1 (Prop_lut1_I0_O)        0.306     5.220 r  M1/WARIO/i__carry__0_i_18__0/O
                         net (fo=1, routed)           0.000     5.220    M1/WARIO/i__carry__0_i_18__0_n_0
    SLICE_X54Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.733 r  M1/WARIO/i__carry__0_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     5.733    V1/i___35_carry__1_i_4[0]
    SLICE_X54Y122        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.056 r  V1/i__carry__1_i_9/O[1]
                         net (fo=7, routed)           0.355     6.410    V1/i__carry__1_i_9_n_6
    SLICE_X57Y122        LUT3 (Prop_lut3_I2_O)        0.306     6.716 r  V1/i__carry__1_i_10/O
                         net (fo=12, routed)          0.625     7.341    M1/WARIO/b0_inferred__0/i___35_carry__1_1
    SLICE_X56Y124        LUT6 (Prop_lut6_I5_O)        0.124     7.465 r  M1/WARIO/i__carry__1_i_2__1/O
                         net (fo=4, routed)           0.684     8.150    V1/b0_inferred__0/i__carry__1_1[0]
    SLICE_X55Y124        LUT6 (Prop_lut6_I0_O)        0.124     8.274 r  V1/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000     8.274    M1/WARIO/b0_inferred__0/i___92_carry_1[0]
    SLICE_X55Y124        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.672 r  M1/WARIO/b0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009     8.681    M1/WARIO/b0_inferred__0/i__carry__1_n_0
    SLICE_X55Y125        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.920 r  M1/WARIO/b0_inferred__0/i__carry__2/O[2]
                         net (fo=2, routed)           0.499     9.419    M1/WARIO/b0_inferred__0/i__carry__2_n_5
    SLICE_X53Y124        LUT5 (Prop_lut5_I4_O)        0.302     9.721 r  M1/WARIO/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.843    10.564    M1/WARIO/i___92_carry__1_i_10_n_0
    SLICE_X50Y125        LUT5 (Prop_lut5_I4_O)        0.124    10.688 r  M1/WARIO/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.511    11.199    M1/WARIO/i___92_carry__1_i_3_n_0
    SLICE_X52Y125        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.719 r  M1/WARIO/b0_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.719    M1/WARIO/b0_inferred__0/i___92_carry__1_n_0
    SLICE_X52Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.042 r  M1/WARIO/b0_inferred__0/i___92_carry__2/O[1]
                         net (fo=8, routed)           0.751    12.793    M1/WARIO/i___92_carry__2_i_8_0[2]
    SLICE_X51Y126        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.719    13.512 r  M1/WARIO/b0_inferred__0/i___153_carry__0/O[2]
                         net (fo=3, routed)           0.538    14.050    M1/WARIO/b0_inferred__0/i___153_carry__0_n_5
    SLICE_X50Y126        LUT4 (Prop_lut4_I0_O)        0.302    14.352 r  M1/WARIO/i___198_carry__0_i_1/O
                         net (fo=1, routed)           0.768    15.120    M1/WARIO/i___198_carry__0_i_1_n_0
    SLICE_X49Y126        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.505 r  M1/WARIO/b0_inferred__0/i___198_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.505    M1/WARIO/b0_inferred__0/i___198_carry__0_n_0
    SLICE_X49Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.619 r  M1/WARIO/b0_inferred__0/i___198_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.619    M1/WARIO/b0_inferred__0/i___198_carry__1_n_0
    SLICE_X49Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.733 r  M1/WARIO/b0_inferred__0/i___198_carry__2/CO[3]
                         net (fo=27, routed)          0.975    16.708    V1/addr_signal0_12[0]
    SLICE_X48Y125        LUT6 (Prop_lut6_I1_O)        0.124    16.832 r  V1/addr_signal0_i_34/O
                         net (fo=1, routed)           0.768    17.600    V1/addr_signal0_i_34_n_0
    SLICE_X49Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    18.256 r  V1/addr_signal0_i_18/CO[3]
                         net (fo=1, routed)           0.000    18.256    V1/addr_signal0_i_18_n_0
    SLICE_X49Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.478 r  V1/addr_signal0_i_15/O[0]
                         net (fo=2, routed)           0.510    18.988    V1/addr_signal0_i_15_n_7
    SLICE_X48Y120        LUT5 (Prop_lut5_I4_O)        0.299    19.287 r  V1/i__carry_i_11/O
                         net (fo=1, routed)           0.584    19.871    V1/M1/b__0[5]
    SLICE_X48Y121        LUT6 (Prop_lut6_I5_O)        0.124    19.995 r  V1/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    19.995    M1/WARIO/min_val1_inferred__0/i__carry__0_1[2]
    SLICE_X48Y121        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.393 r  M1/WARIO/min_val1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.393    M1/WARIO/min_val1_inferred__0/i__carry_n_0
    SLICE_X48Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.507 r  M1/WARIO/min_val1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.507    M1/WARIO/min_val1_inferred__0/i__carry__0_n_0
    SLICE_X48Y123        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.778 f  M1/WARIO/min_val1_inferred__0/i__carry__1/CO[0]
                         net (fo=5, routed)           0.797    21.575    V1/addr_signal0_14[0]
    SLICE_X32Y121        LUT3 (Prop_lut3_I2_O)        0.373    21.948 r  V1/addr_signal0_i_19/O
                         net (fo=2, routed)           0.173    22.121    V1/addr_signal0_i_19_n_0
    SLICE_X32Y121        LUT6 (Prop_lut6_I0_O)        0.124    22.245 r  V1/addr_signal0_i_3/O
                         net (fo=1, routed)           1.071    23.316    M1/WARIO/A[3]
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[3]_P[7])
                                                      3.841    27.157 r  M1/WARIO/addr_signal0/P[7]
                         net (fo=6, routed)           1.008    28.165    V1/P[7]
    SLICE_X20Y124        LUT2 (Prop_lut2_I1_O)        0.124    28.289 r  V1/g2_b6_i_50/O
                         net (fo=6, routed)           1.124    29.413    V1/M1/WARIO/addr[7]
    SLICE_X21Y125        LUT6 (Prop_lut6_I0_O)        0.124    29.537 r  V1/g2_b6_i_92/O
                         net (fo=1, routed)           0.000    29.537    V1_n_589
    SLICE_X21Y125        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.935 r  WARIO/BRAM00/g2_b6_i_73/CO[3]
                         net (fo=1, routed)           0.000    29.935    WARIO/BRAM00/g2_b6_i_73_n_0
    SLICE_X21Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.049 r  WARIO/BRAM00/g2_b6_i_55/CO[3]
                         net (fo=1, routed)           0.000    30.049    V1/WARIO/BRAM00/g2_b6_i_18[0]
    SLICE_X21Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.383 r  V1/WARIO/BRAM00/g2_b6_i_37/O[1]
                         net (fo=8, routed)           0.668    31.052    V1_n_597
    SLICE_X21Y131        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    31.887 r  WARIO/BRAM00/g2_b6_i_18/CO[3]
                         net (fo=1, routed)           0.000    31.887    WARIO/BRAM00/g2_b6_i_18_n_0
    SLICE_X21Y132        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.109 r  WARIO/BRAM00/g2_b6_i_51/O[0]
                         net (fo=1, routed)           0.681    32.790    V1/WARIO/BRAM00/g2_b6_i_26[0]
    SLICE_X23Y129        LUT2 (Prop_lut2_I1_O)        0.299    33.089 r  V1/g2_b6_i_33/O
                         net (fo=1, routed)           0.000    33.089    V1_n_605
    SLICE_X23Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.487 r  WARIO/BRAM00/g2_b6_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.487    WARIO/BRAM00/g2_b6_i_16_n_0
    SLICE_X23Y130        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.800 r  WARIO/BRAM00/g2_b6_i_26/O[3]
                         net (fo=56, routed)          0.712    34.511    M1/WARIO/BRAM00/data_out[7]_i_116_0[3]
    SLICE_X24Y132        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.876    35.387 r  M1/WARIO/BRAM00/g2_b6_i_15/CO[2]
                         net (fo=221, routed)         1.273    36.661    M1/WARIO/BRAM00/g2_b6_i_15_n_1
    SLICE_X30Y128        LUT3 (Prop_lut3_I1_O)        0.313    36.974 r  M1/WARIO/BRAM00/g1_b9__0_i_3/O
                         net (fo=126, routed)         1.891    38.865    M1/WARIO/BRAM00/g1_b9__0_i_3_n_0
    SLICE_X41Y132        LUT6 (Prop_lut6_I4_O)        0.124    38.989 r  M1/WARIO/BRAM00/g11_b7__2/O
                         net (fo=1, routed)           1.004    39.993    M1/WARIO/BRAM00/g11_b7__2_n_0
    SLICE_X42Y126        LUT6 (Prop_lut6_I0_O)        0.124    40.117 r  M1/WARIO/BRAM00/data_out[7]_i_134/O
                         net (fo=2, routed)           1.008    41.125    M1/WARIO/BRAM00/data_out[7]_i_134_n_0
    SLICE_X48Y132        LUT6 (Prop_lut6_I1_O)        0.124    41.249 r  M1/WARIO/BRAM00/data_out[7]_i_64/O
                         net (fo=1, routed)           0.000    41.249    M1/WARIO/BRAM00/data_out[7]_i_64_n_0
    SLICE_X48Y132        MUXF7 (Prop_muxf7_I0_O)      0.212    41.461 r  M1/WARIO/BRAM00/data_out_reg[7]_i_24/O
                         net (fo=1, routed)           0.495    41.956    M1/WARIO/BRAM00/data_out_reg[7]_i_24_n_0
    SLICE_X48Y133        LUT6 (Prop_lut6_I1_O)        0.299    42.255 r  M1/WARIO/BRAM00/data_out[7]_i_9/O
                         net (fo=1, routed)           0.806    43.061    M1/WARIO/BRAM00/data_out[7]_i_9_n_0
    SLICE_X47Y135        LUT5 (Prop_lut5_I4_O)        0.124    43.185 r  M1/WARIO/BRAM00/data_out[7]_i_3/O
                         net (fo=1, routed)           0.565    43.750    M1/WARIO/BRAM00/data_out[7]_i_3_n_0
    SLICE_X42Y135        LUT5 (Prop_lut5_I2_O)        0.124    43.874 r  M1/WARIO/BRAM00/data_out[7]_i_1/O
                         net (fo=1, routed)           0.000    43.874    M1/WARIO/BRAM00/data_out[7]_i_1_n_0
    SLICE_X42Y135        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          1.162     1.162    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -6.046 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.459    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.368 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.601    -2.767    M1/WARIO/BRAM00/clk_out1
    SLICE_X42Y135        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[7]/C

Slack:                    inf
  Source:                 M1/WARIO/sprite_y_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            M1/WARIO/BRAM00/data_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        43.463ns  (logic 18.809ns (43.276%)  route 24.654ns (56.724%))
  Logic Levels:           51  (CARRY4=25 DSP48E1=1 FDCE=1 LUT1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=4 LUT6=10 MUXF7=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDCE                         0.000     0.000 r  M1/WARIO/sprite_y_reg[7]/C
    SLICE_X35Y60         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  M1/WARIO/sprite_y_reg[7]/Q
                         net (fo=14, routed)          2.998     3.454    V1/_inferred__0/i__carry
    SLICE_X54Y116        LUT2 (Prop_lut2_I1_O)        0.124     3.578 r  V1/i__carry_i_2__2/O
                         net (fo=1, routed)           0.000     3.578    M1/WARIO/i__carry__0_i_4__1_0[1]
    SLICE_X54Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.958 r  M1/WARIO/b2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.958    M1/WARIO/b2_inferred__0/i__carry_n_0
    SLICE_X54Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.281 f  M1/WARIO/b2_inferred__0/i__carry__0/O[1]
                         net (fo=7, routed)           0.632     4.914    M1/WARIO/b2_inferred__0/i__carry__0_n_6
    SLICE_X54Y121        LUT1 (Prop_lut1_I0_O)        0.306     5.220 r  M1/WARIO/i__carry__0_i_18__0/O
                         net (fo=1, routed)           0.000     5.220    M1/WARIO/i__carry__0_i_18__0_n_0
    SLICE_X54Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.733 r  M1/WARIO/i__carry__0_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     5.733    V1/i___35_carry__1_i_4[0]
    SLICE_X54Y122        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.056 r  V1/i__carry__1_i_9/O[1]
                         net (fo=7, routed)           0.355     6.410    V1/i__carry__1_i_9_n_6
    SLICE_X57Y122        LUT3 (Prop_lut3_I2_O)        0.306     6.716 r  V1/i__carry__1_i_10/O
                         net (fo=12, routed)          0.625     7.341    M1/WARIO/b0_inferred__0/i___35_carry__1_1
    SLICE_X56Y124        LUT6 (Prop_lut6_I5_O)        0.124     7.465 r  M1/WARIO/i__carry__1_i_2__1/O
                         net (fo=4, routed)           0.684     8.150    V1/b0_inferred__0/i__carry__1_1[0]
    SLICE_X55Y124        LUT6 (Prop_lut6_I0_O)        0.124     8.274 r  V1/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000     8.274    M1/WARIO/b0_inferred__0/i___92_carry_1[0]
    SLICE_X55Y124        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.672 r  M1/WARIO/b0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009     8.681    M1/WARIO/b0_inferred__0/i__carry__1_n_0
    SLICE_X55Y125        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.920 r  M1/WARIO/b0_inferred__0/i__carry__2/O[2]
                         net (fo=2, routed)           0.499     9.419    M1/WARIO/b0_inferred__0/i__carry__2_n_5
    SLICE_X53Y124        LUT5 (Prop_lut5_I4_O)        0.302     9.721 r  M1/WARIO/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.843    10.564    M1/WARIO/i___92_carry__1_i_10_n_0
    SLICE_X50Y125        LUT5 (Prop_lut5_I4_O)        0.124    10.688 r  M1/WARIO/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.511    11.199    M1/WARIO/i___92_carry__1_i_3_n_0
    SLICE_X52Y125        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.719 r  M1/WARIO/b0_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.719    M1/WARIO/b0_inferred__0/i___92_carry__1_n_0
    SLICE_X52Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.042 r  M1/WARIO/b0_inferred__0/i___92_carry__2/O[1]
                         net (fo=8, routed)           0.751    12.793    M1/WARIO/i___92_carry__2_i_8_0[2]
    SLICE_X51Y126        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.719    13.512 r  M1/WARIO/b0_inferred__0/i___153_carry__0/O[2]
                         net (fo=3, routed)           0.538    14.050    M1/WARIO/b0_inferred__0/i___153_carry__0_n_5
    SLICE_X50Y126        LUT4 (Prop_lut4_I0_O)        0.302    14.352 r  M1/WARIO/i___198_carry__0_i_1/O
                         net (fo=1, routed)           0.768    15.120    M1/WARIO/i___198_carry__0_i_1_n_0
    SLICE_X49Y126        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.505 r  M1/WARIO/b0_inferred__0/i___198_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.505    M1/WARIO/b0_inferred__0/i___198_carry__0_n_0
    SLICE_X49Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.619 r  M1/WARIO/b0_inferred__0/i___198_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.619    M1/WARIO/b0_inferred__0/i___198_carry__1_n_0
    SLICE_X49Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.733 r  M1/WARIO/b0_inferred__0/i___198_carry__2/CO[3]
                         net (fo=27, routed)          0.975    16.708    V1/addr_signal0_12[0]
    SLICE_X48Y125        LUT6 (Prop_lut6_I1_O)        0.124    16.832 r  V1/addr_signal0_i_34/O
                         net (fo=1, routed)           0.768    17.600    V1/addr_signal0_i_34_n_0
    SLICE_X49Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    18.256 r  V1/addr_signal0_i_18/CO[3]
                         net (fo=1, routed)           0.000    18.256    V1/addr_signal0_i_18_n_0
    SLICE_X49Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.478 r  V1/addr_signal0_i_15/O[0]
                         net (fo=2, routed)           0.510    18.988    V1/addr_signal0_i_15_n_7
    SLICE_X48Y120        LUT5 (Prop_lut5_I4_O)        0.299    19.287 r  V1/i__carry_i_11/O
                         net (fo=1, routed)           0.584    19.871    V1/M1/b__0[5]
    SLICE_X48Y121        LUT6 (Prop_lut6_I5_O)        0.124    19.995 r  V1/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    19.995    M1/WARIO/min_val1_inferred__0/i__carry__0_1[2]
    SLICE_X48Y121        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.393 r  M1/WARIO/min_val1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.393    M1/WARIO/min_val1_inferred__0/i__carry_n_0
    SLICE_X48Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.507 r  M1/WARIO/min_val1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.507    M1/WARIO/min_val1_inferred__0/i__carry__0_n_0
    SLICE_X48Y123        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.778 f  M1/WARIO/min_val1_inferred__0/i__carry__1/CO[0]
                         net (fo=5, routed)           0.797    21.575    V1/addr_signal0_14[0]
    SLICE_X32Y121        LUT3 (Prop_lut3_I2_O)        0.373    21.948 r  V1/addr_signal0_i_19/O
                         net (fo=2, routed)           0.173    22.121    V1/addr_signal0_i_19_n_0
    SLICE_X32Y121        LUT6 (Prop_lut6_I0_O)        0.124    22.245 r  V1/addr_signal0_i_3/O
                         net (fo=1, routed)           1.071    23.316    M1/WARIO/A[3]
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[3]_P[7])
                                                      3.841    27.157 r  M1/WARIO/addr_signal0/P[7]
                         net (fo=6, routed)           1.008    28.165    V1/P[7]
    SLICE_X20Y124        LUT2 (Prop_lut2_I1_O)        0.124    28.289 r  V1/g2_b6_i_50/O
                         net (fo=6, routed)           1.124    29.413    V1/M1/WARIO/addr[7]
    SLICE_X21Y125        LUT6 (Prop_lut6_I0_O)        0.124    29.537 r  V1/g2_b6_i_92/O
                         net (fo=1, routed)           0.000    29.537    V1_n_589
    SLICE_X21Y125        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.935 r  WARIO/BRAM00/g2_b6_i_73/CO[3]
                         net (fo=1, routed)           0.000    29.935    WARIO/BRAM00/g2_b6_i_73_n_0
    SLICE_X21Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.049 r  WARIO/BRAM00/g2_b6_i_55/CO[3]
                         net (fo=1, routed)           0.000    30.049    V1/WARIO/BRAM00/g2_b6_i_18[0]
    SLICE_X21Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.383 r  V1/WARIO/BRAM00/g2_b6_i_37/O[1]
                         net (fo=8, routed)           0.668    31.052    V1_n_597
    SLICE_X21Y131        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    31.887 r  WARIO/BRAM00/g2_b6_i_18/CO[3]
                         net (fo=1, routed)           0.000    31.887    WARIO/BRAM00/g2_b6_i_18_n_0
    SLICE_X21Y132        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.109 r  WARIO/BRAM00/g2_b6_i_51/O[0]
                         net (fo=1, routed)           0.681    32.790    V1/WARIO/BRAM00/g2_b6_i_26[0]
    SLICE_X23Y129        LUT2 (Prop_lut2_I1_O)        0.299    33.089 r  V1/g2_b6_i_33/O
                         net (fo=1, routed)           0.000    33.089    V1_n_605
    SLICE_X23Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.487 r  WARIO/BRAM00/g2_b6_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.487    WARIO/BRAM00/g2_b6_i_16_n_0
    SLICE_X23Y130        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.800 r  WARIO/BRAM00/g2_b6_i_26/O[3]
                         net (fo=56, routed)          0.712    34.511    M1/WARIO/BRAM00/data_out[7]_i_116_0[3]
    SLICE_X24Y132        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.876    35.387 r  M1/WARIO/BRAM00/g2_b6_i_15/CO[2]
                         net (fo=221, routed)         1.273    36.661    M1/WARIO/BRAM00/g2_b6_i_15_n_1
    SLICE_X30Y128        LUT3 (Prop_lut3_I1_O)        0.313    36.974 r  M1/WARIO/BRAM00/g1_b9__0_i_3/O
                         net (fo=126, routed)         1.891    38.865    M1/WARIO/BRAM00/g1_b9__0_i_3_n_0
    SLICE_X41Y132        LUT6 (Prop_lut6_I4_O)        0.124    38.989 r  M1/WARIO/BRAM00/g11_b7__2/O
                         net (fo=1, routed)           1.004    39.993    M1/WARIO/BRAM00/g11_b7__2_n_0
    SLICE_X42Y126        LUT6 (Prop_lut6_I0_O)        0.124    40.117 r  M1/WARIO/BRAM00/data_out[7]_i_134/O
                         net (fo=2, routed)           0.585    40.702    M1/WARIO/BRAM00/data_out[7]_i_134_n_0
    SLICE_X43Y127        LUT6 (Prop_lut6_I1_O)        0.124    40.826 r  M1/WARIO/BRAM00/data_out[1]_i_59/O
                         net (fo=1, routed)           0.000    40.826    M1/WARIO/BRAM00/data_out[1]_i_59_n_0
    SLICE_X43Y127        MUXF7 (Prop_muxf7_I0_O)      0.212    41.038 r  M1/WARIO/BRAM00/data_out_reg[1]_i_21/O
                         net (fo=1, routed)           1.159    42.197    M1/WARIO/BRAM00/data_out_reg[1]_i_21_n_0
    SLICE_X28Y138        LUT6 (Prop_lut6_I1_O)        0.299    42.496 r  M1/WARIO/BRAM00/data_out[1]_i_7/O
                         net (fo=1, routed)           0.000    42.496    M1/WARIO/BRAM00/data_out[1]_i_7_n_0
    SLICE_X28Y138        MUXF7 (Prop_muxf7_I0_O)      0.212    42.708 r  M1/WARIO/BRAM00/data_out_reg[1]_i_3/O
                         net (fo=1, routed)           0.455    43.164    M1/WARIO/BRAM00/data_out_reg[1]_i_3_n_0
    SLICE_X26Y137        LUT5 (Prop_lut5_I2_O)        0.299    43.463 r  M1/WARIO/BRAM00/data_out[1]_i_1/O
                         net (fo=1, routed)           0.000    43.463    M1/WARIO/BRAM00/data_out[1]_i_1_n_0
    SLICE_X26Y137        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          1.162     1.162    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -6.046 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.459    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.368 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.605    -2.763    M1/WARIO/BRAM00/clk_out1
    SLICE_X26Y137        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[1]/C

Slack:                    inf
  Source:                 M1/WARIO/sprite_y_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            M1/WARIO/BRAM00/data_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        43.310ns  (logic 18.541ns (42.810%)  route 24.769ns (57.190%))
  Logic Levels:           51  (CARRY4=25 DSP48E1=1 FDCE=1 LUT1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=5 LUT6=10 MUXF7=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDCE                         0.000     0.000 r  M1/WARIO/sprite_y_reg[7]/C
    SLICE_X35Y60         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  M1/WARIO/sprite_y_reg[7]/Q
                         net (fo=14, routed)          2.998     3.454    V1/_inferred__0/i__carry
    SLICE_X54Y116        LUT2 (Prop_lut2_I1_O)        0.124     3.578 r  V1/i__carry_i_2__2/O
                         net (fo=1, routed)           0.000     3.578    M1/WARIO/i__carry__0_i_4__1_0[1]
    SLICE_X54Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.958 r  M1/WARIO/b2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.958    M1/WARIO/b2_inferred__0/i__carry_n_0
    SLICE_X54Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.281 f  M1/WARIO/b2_inferred__0/i__carry__0/O[1]
                         net (fo=7, routed)           0.632     4.914    M1/WARIO/b2_inferred__0/i__carry__0_n_6
    SLICE_X54Y121        LUT1 (Prop_lut1_I0_O)        0.306     5.220 r  M1/WARIO/i__carry__0_i_18__0/O
                         net (fo=1, routed)           0.000     5.220    M1/WARIO/i__carry__0_i_18__0_n_0
    SLICE_X54Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.733 r  M1/WARIO/i__carry__0_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     5.733    V1/i___35_carry__1_i_4[0]
    SLICE_X54Y122        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.056 r  V1/i__carry__1_i_9/O[1]
                         net (fo=7, routed)           0.355     6.410    V1/i__carry__1_i_9_n_6
    SLICE_X57Y122        LUT3 (Prop_lut3_I2_O)        0.306     6.716 r  V1/i__carry__1_i_10/O
                         net (fo=12, routed)          0.625     7.341    M1/WARIO/b0_inferred__0/i___35_carry__1_1
    SLICE_X56Y124        LUT6 (Prop_lut6_I5_O)        0.124     7.465 r  M1/WARIO/i__carry__1_i_2__1/O
                         net (fo=4, routed)           0.684     8.150    V1/b0_inferred__0/i__carry__1_1[0]
    SLICE_X55Y124        LUT6 (Prop_lut6_I0_O)        0.124     8.274 r  V1/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000     8.274    M1/WARIO/b0_inferred__0/i___92_carry_1[0]
    SLICE_X55Y124        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.672 r  M1/WARIO/b0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009     8.681    M1/WARIO/b0_inferred__0/i__carry__1_n_0
    SLICE_X55Y125        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.920 r  M1/WARIO/b0_inferred__0/i__carry__2/O[2]
                         net (fo=2, routed)           0.499     9.419    M1/WARIO/b0_inferred__0/i__carry__2_n_5
    SLICE_X53Y124        LUT5 (Prop_lut5_I4_O)        0.302     9.721 r  M1/WARIO/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.843    10.564    M1/WARIO/i___92_carry__1_i_10_n_0
    SLICE_X50Y125        LUT5 (Prop_lut5_I4_O)        0.124    10.688 r  M1/WARIO/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.511    11.199    M1/WARIO/i___92_carry__1_i_3_n_0
    SLICE_X52Y125        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.719 r  M1/WARIO/b0_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.719    M1/WARIO/b0_inferred__0/i___92_carry__1_n_0
    SLICE_X52Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.042 r  M1/WARIO/b0_inferred__0/i___92_carry__2/O[1]
                         net (fo=8, routed)           0.751    12.793    M1/WARIO/i___92_carry__2_i_8_0[2]
    SLICE_X51Y126        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.719    13.512 r  M1/WARIO/b0_inferred__0/i___153_carry__0/O[2]
                         net (fo=3, routed)           0.538    14.050    M1/WARIO/b0_inferred__0/i___153_carry__0_n_5
    SLICE_X50Y126        LUT4 (Prop_lut4_I0_O)        0.302    14.352 r  M1/WARIO/i___198_carry__0_i_1/O
                         net (fo=1, routed)           0.768    15.120    M1/WARIO/i___198_carry__0_i_1_n_0
    SLICE_X49Y126        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.505 r  M1/WARIO/b0_inferred__0/i___198_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.505    M1/WARIO/b0_inferred__0/i___198_carry__0_n_0
    SLICE_X49Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.619 r  M1/WARIO/b0_inferred__0/i___198_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.619    M1/WARIO/b0_inferred__0/i___198_carry__1_n_0
    SLICE_X49Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.733 r  M1/WARIO/b0_inferred__0/i___198_carry__2/CO[3]
                         net (fo=27, routed)          0.975    16.708    V1/addr_signal0_12[0]
    SLICE_X48Y125        LUT6 (Prop_lut6_I1_O)        0.124    16.832 r  V1/addr_signal0_i_34/O
                         net (fo=1, routed)           0.768    17.600    V1/addr_signal0_i_34_n_0
    SLICE_X49Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    18.256 r  V1/addr_signal0_i_18/CO[3]
                         net (fo=1, routed)           0.000    18.256    V1/addr_signal0_i_18_n_0
    SLICE_X49Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.478 r  V1/addr_signal0_i_15/O[0]
                         net (fo=2, routed)           0.510    18.988    V1/addr_signal0_i_15_n_7
    SLICE_X48Y120        LUT5 (Prop_lut5_I4_O)        0.299    19.287 r  V1/i__carry_i_11/O
                         net (fo=1, routed)           0.584    19.871    V1/M1/b__0[5]
    SLICE_X48Y121        LUT6 (Prop_lut6_I5_O)        0.124    19.995 r  V1/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    19.995    M1/WARIO/min_val1_inferred__0/i__carry__0_1[2]
    SLICE_X48Y121        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.393 r  M1/WARIO/min_val1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.393    M1/WARIO/min_val1_inferred__0/i__carry_n_0
    SLICE_X48Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.507 r  M1/WARIO/min_val1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.507    M1/WARIO/min_val1_inferred__0/i__carry__0_n_0
    SLICE_X48Y123        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.778 f  M1/WARIO/min_val1_inferred__0/i__carry__1/CO[0]
                         net (fo=5, routed)           0.797    21.575    V1/addr_signal0_14[0]
    SLICE_X32Y121        LUT3 (Prop_lut3_I2_O)        0.373    21.948 r  V1/addr_signal0_i_19/O
                         net (fo=2, routed)           0.173    22.121    V1/addr_signal0_i_19_n_0
    SLICE_X32Y121        LUT6 (Prop_lut6_I0_O)        0.124    22.245 r  V1/addr_signal0_i_3/O
                         net (fo=1, routed)           1.071    23.316    M1/WARIO/A[3]
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[3]_P[7])
                                                      3.841    27.157 r  M1/WARIO/addr_signal0/P[7]
                         net (fo=6, routed)           1.008    28.165    V1/P[7]
    SLICE_X20Y124        LUT2 (Prop_lut2_I1_O)        0.124    28.289 r  V1/g2_b6_i_50/O
                         net (fo=6, routed)           1.124    29.413    V1/M1/WARIO/addr[7]
    SLICE_X21Y125        LUT6 (Prop_lut6_I0_O)        0.124    29.537 r  V1/g2_b6_i_92/O
                         net (fo=1, routed)           0.000    29.537    V1_n_589
    SLICE_X21Y125        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.935 r  WARIO/BRAM00/g2_b6_i_73/CO[3]
                         net (fo=1, routed)           0.000    29.935    WARIO/BRAM00/g2_b6_i_73_n_0
    SLICE_X21Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.049 r  WARIO/BRAM00/g2_b6_i_55/CO[3]
                         net (fo=1, routed)           0.000    30.049    V1/WARIO/BRAM00/g2_b6_i_18[0]
    SLICE_X21Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.383 r  V1/WARIO/BRAM00/g2_b6_i_37/O[1]
                         net (fo=8, routed)           0.668    31.052    V1_n_597
    SLICE_X21Y131        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    31.887 r  WARIO/BRAM00/g2_b6_i_18/CO[3]
                         net (fo=1, routed)           0.000    31.887    WARIO/BRAM00/g2_b6_i_18_n_0
    SLICE_X21Y132        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.109 r  WARIO/BRAM00/g2_b6_i_51/O[0]
                         net (fo=1, routed)           0.681    32.790    V1/WARIO/BRAM00/g2_b6_i_26[0]
    SLICE_X23Y129        LUT2 (Prop_lut2_I1_O)        0.299    33.089 r  V1/g2_b6_i_33/O
                         net (fo=1, routed)           0.000    33.089    V1_n_605
    SLICE_X23Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.487 r  WARIO/BRAM00/g2_b6_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.487    WARIO/BRAM00/g2_b6_i_16_n_0
    SLICE_X23Y130        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.800 r  WARIO/BRAM00/g2_b6_i_26/O[3]
                         net (fo=56, routed)          0.712    34.511    M1/WARIO/BRAM00/data_out[7]_i_116_0[3]
    SLICE_X24Y132        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.876    35.387 r  M1/WARIO/BRAM00/g2_b6_i_15/CO[2]
                         net (fo=221, routed)         1.273    36.661    M1/WARIO/BRAM00/g2_b6_i_15_n_1
    SLICE_X30Y128        LUT3 (Prop_lut3_I1_O)        0.313    36.974 r  M1/WARIO/BRAM00/g1_b9__0_i_3/O
                         net (fo=126, routed)         1.418    38.391    M1/WARIO/BRAM00/g1_b9__0_i_3_n_0
    SLICE_X37Y126        LUT6 (Prop_lut6_I4_O)        0.124    38.515 r  M1/WARIO/BRAM00/g11_b5__3/O
                         net (fo=1, routed)           0.817    39.332    M1/WARIO/BRAM00/g11_b5__3_n_0
    SLICE_X41Y126        LUT6 (Prop_lut6_I0_O)        0.124    39.456 r  M1/WARIO/BRAM00/data_out[5]_i_146/O
                         net (fo=1, routed)           0.984    40.440    M1/WARIO/BRAM00/data_out[5]_i_146_n_0
    SLICE_X38Y130        LUT6 (Prop_lut6_I1_O)        0.124    40.564 r  M1/WARIO/BRAM00/data_out[5]_i_74/O
                         net (fo=1, routed)           0.000    40.564    M1/WARIO/BRAM00/data_out[5]_i_74_n_0
    SLICE_X38Y130        MUXF7 (Prop_muxf7_I0_O)      0.209    40.773 r  M1/WARIO/BRAM00/data_out_reg[5]_i_30/O
                         net (fo=1, routed)           0.451    41.224    M1/WARIO/BRAM00/data_out_reg[5]_i_30_n_0
    SLICE_X37Y133        LUT6 (Prop_lut6_I1_O)        0.297    41.521 r  M1/WARIO/BRAM00/data_out[5]_i_10/O
                         net (fo=1, routed)           0.998    42.519    M1/WARIO/BRAM00/data_out[5]_i_10_n_0
    SLICE_X29Y146        LUT5 (Prop_lut5_I4_O)        0.124    42.643 r  M1/WARIO/BRAM00/data_out[5]_i_3/O
                         net (fo=1, routed)           0.544    43.186    M1/WARIO/BRAM00/data_out[5]_i_3_n_0
    SLICE_X27Y147        LUT5 (Prop_lut5_I2_O)        0.124    43.310 r  M1/WARIO/BRAM00/data_out[5]_i_1/O
                         net (fo=1, routed)           0.000    43.310    M1/WARIO/BRAM00/data_out[5]_i_1_n_0
    SLICE_X27Y147        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          1.162     1.162    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -6.046 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.459    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.368 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.610    -2.758    M1/WARIO/BRAM00/clk_out1
    SLICE_X27Y147        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[5]/C

Slack:                    inf
  Source:                 M1/WARIO/sprite_y_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            M1/WARIO/BRAM00/data_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        43.149ns  (logic 18.819ns (43.614%)  route 24.330ns (56.386%))
  Logic Levels:           51  (CARRY4=25 DSP48E1=1 FDCE=1 LUT1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=6 LUT6=8 MUXF7=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDCE                         0.000     0.000 r  M1/WARIO/sprite_y_reg[7]/C
    SLICE_X35Y60         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  M1/WARIO/sprite_y_reg[7]/Q
                         net (fo=14, routed)          2.998     3.454    V1/_inferred__0/i__carry
    SLICE_X54Y116        LUT2 (Prop_lut2_I1_O)        0.124     3.578 r  V1/i__carry_i_2__2/O
                         net (fo=1, routed)           0.000     3.578    M1/WARIO/i__carry__0_i_4__1_0[1]
    SLICE_X54Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.958 r  M1/WARIO/b2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.958    M1/WARIO/b2_inferred__0/i__carry_n_0
    SLICE_X54Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.281 f  M1/WARIO/b2_inferred__0/i__carry__0/O[1]
                         net (fo=7, routed)           0.632     4.914    M1/WARIO/b2_inferred__0/i__carry__0_n_6
    SLICE_X54Y121        LUT1 (Prop_lut1_I0_O)        0.306     5.220 r  M1/WARIO/i__carry__0_i_18__0/O
                         net (fo=1, routed)           0.000     5.220    M1/WARIO/i__carry__0_i_18__0_n_0
    SLICE_X54Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.733 r  M1/WARIO/i__carry__0_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     5.733    V1/i___35_carry__1_i_4[0]
    SLICE_X54Y122        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.056 r  V1/i__carry__1_i_9/O[1]
                         net (fo=7, routed)           0.355     6.410    V1/i__carry__1_i_9_n_6
    SLICE_X57Y122        LUT3 (Prop_lut3_I2_O)        0.306     6.716 r  V1/i__carry__1_i_10/O
                         net (fo=12, routed)          0.625     7.341    M1/WARIO/b0_inferred__0/i___35_carry__1_1
    SLICE_X56Y124        LUT6 (Prop_lut6_I5_O)        0.124     7.465 r  M1/WARIO/i__carry__1_i_2__1/O
                         net (fo=4, routed)           0.684     8.150    V1/b0_inferred__0/i__carry__1_1[0]
    SLICE_X55Y124        LUT6 (Prop_lut6_I0_O)        0.124     8.274 r  V1/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000     8.274    M1/WARIO/b0_inferred__0/i___92_carry_1[0]
    SLICE_X55Y124        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.672 r  M1/WARIO/b0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009     8.681    M1/WARIO/b0_inferred__0/i__carry__1_n_0
    SLICE_X55Y125        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.920 r  M1/WARIO/b0_inferred__0/i__carry__2/O[2]
                         net (fo=2, routed)           0.499     9.419    M1/WARIO/b0_inferred__0/i__carry__2_n_5
    SLICE_X53Y124        LUT5 (Prop_lut5_I4_O)        0.302     9.721 r  M1/WARIO/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.843    10.564    M1/WARIO/i___92_carry__1_i_10_n_0
    SLICE_X50Y125        LUT5 (Prop_lut5_I4_O)        0.124    10.688 r  M1/WARIO/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.511    11.199    M1/WARIO/i___92_carry__1_i_3_n_0
    SLICE_X52Y125        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.719 r  M1/WARIO/b0_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.719    M1/WARIO/b0_inferred__0/i___92_carry__1_n_0
    SLICE_X52Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.042 r  M1/WARIO/b0_inferred__0/i___92_carry__2/O[1]
                         net (fo=8, routed)           0.751    12.793    M1/WARIO/i___92_carry__2_i_8_0[2]
    SLICE_X51Y126        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.719    13.512 r  M1/WARIO/b0_inferred__0/i___153_carry__0/O[2]
                         net (fo=3, routed)           0.538    14.050    M1/WARIO/b0_inferred__0/i___153_carry__0_n_5
    SLICE_X50Y126        LUT4 (Prop_lut4_I0_O)        0.302    14.352 r  M1/WARIO/i___198_carry__0_i_1/O
                         net (fo=1, routed)           0.768    15.120    M1/WARIO/i___198_carry__0_i_1_n_0
    SLICE_X49Y126        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.505 r  M1/WARIO/b0_inferred__0/i___198_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.505    M1/WARIO/b0_inferred__0/i___198_carry__0_n_0
    SLICE_X49Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.619 r  M1/WARIO/b0_inferred__0/i___198_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.619    M1/WARIO/b0_inferred__0/i___198_carry__1_n_0
    SLICE_X49Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.733 r  M1/WARIO/b0_inferred__0/i___198_carry__2/CO[3]
                         net (fo=27, routed)          0.975    16.708    V1/addr_signal0_12[0]
    SLICE_X48Y125        LUT6 (Prop_lut6_I1_O)        0.124    16.832 r  V1/addr_signal0_i_34/O
                         net (fo=1, routed)           0.768    17.600    V1/addr_signal0_i_34_n_0
    SLICE_X49Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    18.256 r  V1/addr_signal0_i_18/CO[3]
                         net (fo=1, routed)           0.000    18.256    V1/addr_signal0_i_18_n_0
    SLICE_X49Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.478 r  V1/addr_signal0_i_15/O[0]
                         net (fo=2, routed)           0.510    18.988    V1/addr_signal0_i_15_n_7
    SLICE_X48Y120        LUT5 (Prop_lut5_I4_O)        0.299    19.287 r  V1/i__carry_i_11/O
                         net (fo=1, routed)           0.584    19.871    V1/M1/b__0[5]
    SLICE_X48Y121        LUT6 (Prop_lut6_I5_O)        0.124    19.995 r  V1/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    19.995    M1/WARIO/min_val1_inferred__0/i__carry__0_1[2]
    SLICE_X48Y121        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.393 r  M1/WARIO/min_val1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.393    M1/WARIO/min_val1_inferred__0/i__carry_n_0
    SLICE_X48Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.507 r  M1/WARIO/min_val1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.507    M1/WARIO/min_val1_inferred__0/i__carry__0_n_0
    SLICE_X48Y123        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.778 f  M1/WARIO/min_val1_inferred__0/i__carry__1/CO[0]
                         net (fo=5, routed)           0.797    21.575    V1/addr_signal0_14[0]
    SLICE_X32Y121        LUT3 (Prop_lut3_I2_O)        0.373    21.948 r  V1/addr_signal0_i_19/O
                         net (fo=2, routed)           0.173    22.121    V1/addr_signal0_i_19_n_0
    SLICE_X32Y121        LUT6 (Prop_lut6_I0_O)        0.124    22.245 r  V1/addr_signal0_i_3/O
                         net (fo=1, routed)           1.071    23.316    M1/WARIO/A[3]
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[3]_P[7])
                                                      3.841    27.157 r  M1/WARIO/addr_signal0/P[7]
                         net (fo=6, routed)           1.008    28.165    V1/P[7]
    SLICE_X20Y124        LUT2 (Prop_lut2_I1_O)        0.124    28.289 r  V1/g2_b6_i_50/O
                         net (fo=6, routed)           1.124    29.413    V1/M1/WARIO/addr[7]
    SLICE_X21Y125        LUT6 (Prop_lut6_I0_O)        0.124    29.537 r  V1/g2_b6_i_92/O
                         net (fo=1, routed)           0.000    29.537    V1_n_589
    SLICE_X21Y125        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.935 r  WARIO/BRAM00/g2_b6_i_73/CO[3]
                         net (fo=1, routed)           0.000    29.935    WARIO/BRAM00/g2_b6_i_73_n_0
    SLICE_X21Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.049 r  WARIO/BRAM00/g2_b6_i_55/CO[3]
                         net (fo=1, routed)           0.000    30.049    V1/WARIO/BRAM00/g2_b6_i_18[0]
    SLICE_X21Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.383 r  V1/WARIO/BRAM00/g2_b6_i_37/O[1]
                         net (fo=8, routed)           0.668    31.052    V1_n_597
    SLICE_X21Y131        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    31.887 r  WARIO/BRAM00/g2_b6_i_18/CO[3]
                         net (fo=1, routed)           0.000    31.887    WARIO/BRAM00/g2_b6_i_18_n_0
    SLICE_X21Y132        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.109 r  WARIO/BRAM00/g2_b6_i_51/O[0]
                         net (fo=1, routed)           0.681    32.790    V1/WARIO/BRAM00/g2_b6_i_26[0]
    SLICE_X23Y129        LUT2 (Prop_lut2_I1_O)        0.299    33.089 r  V1/g2_b6_i_33/O
                         net (fo=1, routed)           0.000    33.089    V1_n_605
    SLICE_X23Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.487 r  WARIO/BRAM00/g2_b6_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.487    WARIO/BRAM00/g2_b6_i_16_n_0
    SLICE_X23Y130        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.800 r  WARIO/BRAM00/g2_b6_i_26/O[3]
                         net (fo=56, routed)          0.712    34.511    M1/WARIO/BRAM00/data_out[7]_i_116_0[3]
    SLICE_X24Y132        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.876    35.387 r  M1/WARIO/BRAM00/g2_b6_i_15/CO[2]
                         net (fo=221, routed)         1.118    36.505    M1/WARIO/BRAM00/g2_b6_i_15_n_1
    SLICE_X25Y127        LUT3 (Prop_lut3_I1_O)        0.313    36.818 f  M1/WARIO/BRAM00/data_out[6]_i_242/O
                         net (fo=108, routed)         1.596    38.414    M1/WARIO/BRAM00/data_out[6]_i_242_n_0
    SLICE_X9Y130         LUT5 (Prop_lut5_I1_O)        0.124    38.538 r  M1/WARIO/BRAM00/data_out[6]_i_258/O
                         net (fo=2, routed)           0.811    39.349    M1/WARIO/BRAM00/data_out[6]_i_258_n_0
    SLICE_X11Y129        LUT6 (Prop_lut6_I0_O)        0.124    39.473 r  M1/WARIO/BRAM00/data_out[6]_i_184/O
                         net (fo=1, routed)           0.000    39.473    M1/WARIO/BRAM00/data_out[6]_i_184_n_0
    SLICE_X11Y129        MUXF7 (Prop_muxf7_I1_O)      0.217    39.690 r  M1/WARIO/BRAM00/data_out_reg[6]_i_94/O
                         net (fo=1, routed)           0.918    40.608    M1/WARIO/BRAM00/data_out_reg[6]_i_94_n_0
    SLICE_X12Y133        LUT6 (Prop_lut6_I1_O)        0.299    40.907 r  M1/WARIO/BRAM00/data_out[6]_i_36/O
                         net (fo=1, routed)           0.964    41.871    M1/WARIO/BRAM00/data_out[6]_i_36_n_0
    SLICE_X23Y138        LUT5 (Prop_lut5_I4_O)        0.124    41.995 r  M1/WARIO/BRAM00/data_out[6]_i_12/O
                         net (fo=1, routed)           0.000    41.995    M1/WARIO/BRAM00/data_out[6]_i_12_n_0
    SLICE_X23Y138        MUXF7 (Prop_muxf7_I1_O)      0.217    42.212 r  M1/WARIO/BRAM00/data_out_reg[6]_i_4/O
                         net (fo=1, routed)           0.638    42.850    M1/WARIO/BRAM00/data_out_reg[6]_i_4_n_0
    SLICE_X29Y138        LUT5 (Prop_lut5_I4_O)        0.299    43.149 r  M1/WARIO/BRAM00/data_out[6]_i_1/O
                         net (fo=1, routed)           0.000    43.149    M1/WARIO/BRAM00/data_out[6]_i_1_n_0
    SLICE_X29Y138        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          1.162     1.162    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -6.046 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.459    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.368 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.605    -2.763    M1/WARIO/BRAM00/clk_out1
    SLICE_X29Y138        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[6]/C

Slack:                    inf
  Source:                 M1/WARIO/sprite_y_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            M1/WARIO/BRAM00/data_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        43.144ns  (logic 18.371ns (42.581%)  route 24.773ns (57.419%))
  Logic Levels:           51  (CARRY4=25 DSP48E1=1 FDCE=1 LUT1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=3 LUT6=12 MUXF7=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDCE                         0.000     0.000 r  M1/WARIO/sprite_y_reg[7]/C
    SLICE_X35Y60         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  M1/WARIO/sprite_y_reg[7]/Q
                         net (fo=14, routed)          2.998     3.454    V1/_inferred__0/i__carry
    SLICE_X54Y116        LUT2 (Prop_lut2_I1_O)        0.124     3.578 r  V1/i__carry_i_2__2/O
                         net (fo=1, routed)           0.000     3.578    M1/WARIO/i__carry__0_i_4__1_0[1]
    SLICE_X54Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.958 r  M1/WARIO/b2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.958    M1/WARIO/b2_inferred__0/i__carry_n_0
    SLICE_X54Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.281 f  M1/WARIO/b2_inferred__0/i__carry__0/O[1]
                         net (fo=7, routed)           0.632     4.914    M1/WARIO/b2_inferred__0/i__carry__0_n_6
    SLICE_X54Y121        LUT1 (Prop_lut1_I0_O)        0.306     5.220 r  M1/WARIO/i__carry__0_i_18__0/O
                         net (fo=1, routed)           0.000     5.220    M1/WARIO/i__carry__0_i_18__0_n_0
    SLICE_X54Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.733 r  M1/WARIO/i__carry__0_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     5.733    V1/i___35_carry__1_i_4[0]
    SLICE_X54Y122        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.056 r  V1/i__carry__1_i_9/O[1]
                         net (fo=7, routed)           0.355     6.410    V1/i__carry__1_i_9_n_6
    SLICE_X57Y122        LUT3 (Prop_lut3_I2_O)        0.306     6.716 r  V1/i__carry__1_i_10/O
                         net (fo=12, routed)          0.625     7.341    M1/WARIO/b0_inferred__0/i___35_carry__1_1
    SLICE_X56Y124        LUT6 (Prop_lut6_I5_O)        0.124     7.465 r  M1/WARIO/i__carry__1_i_2__1/O
                         net (fo=4, routed)           0.684     8.150    V1/b0_inferred__0/i__carry__1_1[0]
    SLICE_X55Y124        LUT6 (Prop_lut6_I0_O)        0.124     8.274 r  V1/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000     8.274    M1/WARIO/b0_inferred__0/i___92_carry_1[0]
    SLICE_X55Y124        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.672 r  M1/WARIO/b0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009     8.681    M1/WARIO/b0_inferred__0/i__carry__1_n_0
    SLICE_X55Y125        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.920 r  M1/WARIO/b0_inferred__0/i__carry__2/O[2]
                         net (fo=2, routed)           0.499     9.419    M1/WARIO/b0_inferred__0/i__carry__2_n_5
    SLICE_X53Y124        LUT5 (Prop_lut5_I4_O)        0.302     9.721 r  M1/WARIO/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.843    10.564    M1/WARIO/i___92_carry__1_i_10_n_0
    SLICE_X50Y125        LUT5 (Prop_lut5_I4_O)        0.124    10.688 r  M1/WARIO/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.511    11.199    M1/WARIO/i___92_carry__1_i_3_n_0
    SLICE_X52Y125        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.719 r  M1/WARIO/b0_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.719    M1/WARIO/b0_inferred__0/i___92_carry__1_n_0
    SLICE_X52Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.042 r  M1/WARIO/b0_inferred__0/i___92_carry__2/O[1]
                         net (fo=8, routed)           0.751    12.793    M1/WARIO/i___92_carry__2_i_8_0[2]
    SLICE_X51Y126        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.719    13.512 r  M1/WARIO/b0_inferred__0/i___153_carry__0/O[2]
                         net (fo=3, routed)           0.538    14.050    M1/WARIO/b0_inferred__0/i___153_carry__0_n_5
    SLICE_X50Y126        LUT4 (Prop_lut4_I0_O)        0.302    14.352 r  M1/WARIO/i___198_carry__0_i_1/O
                         net (fo=1, routed)           0.768    15.120    M1/WARIO/i___198_carry__0_i_1_n_0
    SLICE_X49Y126        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.505 r  M1/WARIO/b0_inferred__0/i___198_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.505    M1/WARIO/b0_inferred__0/i___198_carry__0_n_0
    SLICE_X49Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.619 r  M1/WARIO/b0_inferred__0/i___198_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.619    M1/WARIO/b0_inferred__0/i___198_carry__1_n_0
    SLICE_X49Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.733 r  M1/WARIO/b0_inferred__0/i___198_carry__2/CO[3]
                         net (fo=27, routed)          0.975    16.708    V1/addr_signal0_12[0]
    SLICE_X48Y125        LUT6 (Prop_lut6_I1_O)        0.124    16.832 r  V1/addr_signal0_i_34/O
                         net (fo=1, routed)           0.768    17.600    V1/addr_signal0_i_34_n_0
    SLICE_X49Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    18.256 r  V1/addr_signal0_i_18/CO[3]
                         net (fo=1, routed)           0.000    18.256    V1/addr_signal0_i_18_n_0
    SLICE_X49Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.478 r  V1/addr_signal0_i_15/O[0]
                         net (fo=2, routed)           0.510    18.988    V1/addr_signal0_i_15_n_7
    SLICE_X48Y120        LUT5 (Prop_lut5_I4_O)        0.299    19.287 r  V1/i__carry_i_11/O
                         net (fo=1, routed)           0.584    19.871    V1/M1/b__0[5]
    SLICE_X48Y121        LUT6 (Prop_lut6_I5_O)        0.124    19.995 r  V1/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    19.995    M1/WARIO/min_val1_inferred__0/i__carry__0_1[2]
    SLICE_X48Y121        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.393 r  M1/WARIO/min_val1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.393    M1/WARIO/min_val1_inferred__0/i__carry_n_0
    SLICE_X48Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.507 r  M1/WARIO/min_val1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.507    M1/WARIO/min_val1_inferred__0/i__carry__0_n_0
    SLICE_X48Y123        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.778 f  M1/WARIO/min_val1_inferred__0/i__carry__1/CO[0]
                         net (fo=5, routed)           0.797    21.575    V1/addr_signal0_14[0]
    SLICE_X32Y121        LUT3 (Prop_lut3_I2_O)        0.373    21.948 r  V1/addr_signal0_i_19/O
                         net (fo=2, routed)           0.173    22.121    V1/addr_signal0_i_19_n_0
    SLICE_X32Y121        LUT6 (Prop_lut6_I0_O)        0.124    22.245 r  V1/addr_signal0_i_3/O
                         net (fo=1, routed)           1.071    23.316    M1/WARIO/A[3]
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[3]_P[7])
                                                      3.841    27.157 r  M1/WARIO/addr_signal0/P[7]
                         net (fo=6, routed)           1.008    28.165    V1/P[7]
    SLICE_X20Y124        LUT2 (Prop_lut2_I1_O)        0.124    28.289 r  V1/g2_b6_i_50/O
                         net (fo=6, routed)           1.124    29.413    V1/M1/WARIO/addr[7]
    SLICE_X21Y125        LUT6 (Prop_lut6_I0_O)        0.124    29.537 r  V1/g2_b6_i_92/O
                         net (fo=1, routed)           0.000    29.537    V1_n_589
    SLICE_X21Y125        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.935 r  WARIO/BRAM00/g2_b6_i_73/CO[3]
                         net (fo=1, routed)           0.000    29.935    WARIO/BRAM00/g2_b6_i_73_n_0
    SLICE_X21Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.049 r  WARIO/BRAM00/g2_b6_i_55/CO[3]
                         net (fo=1, routed)           0.000    30.049    V1/WARIO/BRAM00/g2_b6_i_18[0]
    SLICE_X21Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.383 r  V1/WARIO/BRAM00/g2_b6_i_37/O[1]
                         net (fo=8, routed)           0.668    31.052    V1_n_597
    SLICE_X21Y131        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    31.887 r  WARIO/BRAM00/g2_b6_i_18/CO[3]
                         net (fo=1, routed)           0.000    31.887    WARIO/BRAM00/g2_b6_i_18_n_0
    SLICE_X21Y132        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.109 r  WARIO/BRAM00/g2_b6_i_51/O[0]
                         net (fo=1, routed)           0.681    32.790    V1/WARIO/BRAM00/g2_b6_i_26[0]
    SLICE_X23Y129        LUT2 (Prop_lut2_I1_O)        0.299    33.089 r  V1/g2_b6_i_33/O
                         net (fo=1, routed)           0.000    33.089    V1_n_605
    SLICE_X23Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.487 r  WARIO/BRAM00/g2_b6_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.487    WARIO/BRAM00/g2_b6_i_16_n_0
    SLICE_X23Y130        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.800 r  WARIO/BRAM00/g2_b6_i_26/O[3]
                         net (fo=56, routed)          0.712    34.511    M1/WARIO/BRAM00/data_out[7]_i_116_0[3]
    SLICE_X24Y132        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.876    35.387 r  M1/WARIO/BRAM00/g2_b6_i_15/CO[2]
                         net (fo=221, routed)         0.766    36.154    M1/WARIO/BRAM00/g2_b6_i_15_n_1
    SLICE_X25Y133        LUT3 (Prop_lut3_I1_O)        0.313    36.467 r  M1/WARIO/BRAM00/g4_b8_i_1/O
                         net (fo=118, routed)         1.860    38.326    M1/WARIO/BRAM00/g4_b8_i_1_n_0
    SLICE_X7Y138         LUT6 (Prop_lut6_I2_O)        0.124    38.450 r  M1/WARIO/BRAM00/g7_b9/O
                         net (fo=1, routed)           0.982    39.433    M1/WARIO/BRAM00/g7_b9_n_0
    SLICE_X7Y142         LUT6 (Prop_lut6_I0_O)        0.124    39.557 r  M1/WARIO/BRAM00/data_out[9]_i_120/O
                         net (fo=1, routed)           0.533    40.090    M1/WARIO/BRAM00/data_out[9]_i_120_n_0
    SLICE_X9Y143         LUT6 (Prop_lut6_I0_O)        0.124    40.214 r  M1/WARIO/BRAM00/data_out[9]_i_52/O
                         net (fo=1, routed)           0.652    40.866    M1/WARIO/BRAM00/data_out[9]_i_52_n_0
    SLICE_X12Y138        LUT6 (Prop_lut6_I5_O)        0.124    40.990 r  M1/WARIO/BRAM00/data_out[9]_i_19__0/O
                         net (fo=1, routed)           0.829    41.819    M1/WARIO/BRAM00/data_out[9]_i_19__0_n_0
    SLICE_X14Y133        LUT6 (Prop_lut6_I5_O)        0.124    41.943 r  M1/WARIO/BRAM00/data_out[9]_i_7/O
                         net (fo=1, routed)           0.865    42.808    M1/WARIO/BRAM00/data_out[9]_i_7_n_0
    SLICE_X20Y131        LUT6 (Prop_lut6_I5_O)        0.124    42.932 r  M1/WARIO/BRAM00/data_out[9]_i_2/O
                         net (fo=1, routed)           0.000    42.932    M1/WARIO/BRAM00/data_out[9]_i_2_n_0
    SLICE_X20Y131        MUXF7 (Prop_muxf7_I0_O)      0.212    43.144 r  M1/WARIO/BRAM00/data_out_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    43.144    M1/WARIO/BRAM00/data_out_reg[9]_i_1_n_0
    SLICE_X20Y131        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          1.162     1.162    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -6.046 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.459    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.368 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.600    -2.768    M1/WARIO/BRAM00/clk_out1
    SLICE_X20Y131        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[9]/C

Slack:                    inf
  Source:                 M1/WARIO/sprite_y_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            M1/WARIO/BRAM00/data_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        43.116ns  (logic 18.427ns (42.738%)  route 24.689ns (57.262%))
  Logic Levels:           50  (CARRY4=25 DSP48E1=1 FDCE=1 LUT1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=5 LUT6=9 MUXF7=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDCE                         0.000     0.000 r  M1/WARIO/sprite_y_reg[7]/C
    SLICE_X35Y60         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  M1/WARIO/sprite_y_reg[7]/Q
                         net (fo=14, routed)          2.998     3.454    V1/_inferred__0/i__carry
    SLICE_X54Y116        LUT2 (Prop_lut2_I1_O)        0.124     3.578 r  V1/i__carry_i_2__2/O
                         net (fo=1, routed)           0.000     3.578    M1/WARIO/i__carry__0_i_4__1_0[1]
    SLICE_X54Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.958 r  M1/WARIO/b2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.958    M1/WARIO/b2_inferred__0/i__carry_n_0
    SLICE_X54Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.281 f  M1/WARIO/b2_inferred__0/i__carry__0/O[1]
                         net (fo=7, routed)           0.632     4.914    M1/WARIO/b2_inferred__0/i__carry__0_n_6
    SLICE_X54Y121        LUT1 (Prop_lut1_I0_O)        0.306     5.220 r  M1/WARIO/i__carry__0_i_18__0/O
                         net (fo=1, routed)           0.000     5.220    M1/WARIO/i__carry__0_i_18__0_n_0
    SLICE_X54Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.733 r  M1/WARIO/i__carry__0_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     5.733    V1/i___35_carry__1_i_4[0]
    SLICE_X54Y122        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.056 r  V1/i__carry__1_i_9/O[1]
                         net (fo=7, routed)           0.355     6.410    V1/i__carry__1_i_9_n_6
    SLICE_X57Y122        LUT3 (Prop_lut3_I2_O)        0.306     6.716 r  V1/i__carry__1_i_10/O
                         net (fo=12, routed)          0.625     7.341    M1/WARIO/b0_inferred__0/i___35_carry__1_1
    SLICE_X56Y124        LUT6 (Prop_lut6_I5_O)        0.124     7.465 r  M1/WARIO/i__carry__1_i_2__1/O
                         net (fo=4, routed)           0.684     8.150    V1/b0_inferred__0/i__carry__1_1[0]
    SLICE_X55Y124        LUT6 (Prop_lut6_I0_O)        0.124     8.274 r  V1/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000     8.274    M1/WARIO/b0_inferred__0/i___92_carry_1[0]
    SLICE_X55Y124        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.672 r  M1/WARIO/b0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009     8.681    M1/WARIO/b0_inferred__0/i__carry__1_n_0
    SLICE_X55Y125        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.920 r  M1/WARIO/b0_inferred__0/i__carry__2/O[2]
                         net (fo=2, routed)           0.499     9.419    M1/WARIO/b0_inferred__0/i__carry__2_n_5
    SLICE_X53Y124        LUT5 (Prop_lut5_I4_O)        0.302     9.721 r  M1/WARIO/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.843    10.564    M1/WARIO/i___92_carry__1_i_10_n_0
    SLICE_X50Y125        LUT5 (Prop_lut5_I4_O)        0.124    10.688 r  M1/WARIO/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.511    11.199    M1/WARIO/i___92_carry__1_i_3_n_0
    SLICE_X52Y125        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.719 r  M1/WARIO/b0_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.719    M1/WARIO/b0_inferred__0/i___92_carry__1_n_0
    SLICE_X52Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.042 r  M1/WARIO/b0_inferred__0/i___92_carry__2/O[1]
                         net (fo=8, routed)           0.751    12.793    M1/WARIO/i___92_carry__2_i_8_0[2]
    SLICE_X51Y126        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.719    13.512 r  M1/WARIO/b0_inferred__0/i___153_carry__0/O[2]
                         net (fo=3, routed)           0.538    14.050    M1/WARIO/b0_inferred__0/i___153_carry__0_n_5
    SLICE_X50Y126        LUT4 (Prop_lut4_I0_O)        0.302    14.352 r  M1/WARIO/i___198_carry__0_i_1/O
                         net (fo=1, routed)           0.768    15.120    M1/WARIO/i___198_carry__0_i_1_n_0
    SLICE_X49Y126        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.505 r  M1/WARIO/b0_inferred__0/i___198_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.505    M1/WARIO/b0_inferred__0/i___198_carry__0_n_0
    SLICE_X49Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.619 r  M1/WARIO/b0_inferred__0/i___198_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.619    M1/WARIO/b0_inferred__0/i___198_carry__1_n_0
    SLICE_X49Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.733 r  M1/WARIO/b0_inferred__0/i___198_carry__2/CO[3]
                         net (fo=27, routed)          0.975    16.708    V1/addr_signal0_12[0]
    SLICE_X48Y125        LUT6 (Prop_lut6_I1_O)        0.124    16.832 r  V1/addr_signal0_i_34/O
                         net (fo=1, routed)           0.768    17.600    V1/addr_signal0_i_34_n_0
    SLICE_X49Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    18.256 r  V1/addr_signal0_i_18/CO[3]
                         net (fo=1, routed)           0.000    18.256    V1/addr_signal0_i_18_n_0
    SLICE_X49Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.478 r  V1/addr_signal0_i_15/O[0]
                         net (fo=2, routed)           0.510    18.988    V1/addr_signal0_i_15_n_7
    SLICE_X48Y120        LUT5 (Prop_lut5_I4_O)        0.299    19.287 r  V1/i__carry_i_11/O
                         net (fo=1, routed)           0.584    19.871    V1/M1/b__0[5]
    SLICE_X48Y121        LUT6 (Prop_lut6_I5_O)        0.124    19.995 r  V1/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    19.995    M1/WARIO/min_val1_inferred__0/i__carry__0_1[2]
    SLICE_X48Y121        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.393 r  M1/WARIO/min_val1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.393    M1/WARIO/min_val1_inferred__0/i__carry_n_0
    SLICE_X48Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.507 r  M1/WARIO/min_val1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.507    M1/WARIO/min_val1_inferred__0/i__carry__0_n_0
    SLICE_X48Y123        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.778 f  M1/WARIO/min_val1_inferred__0/i__carry__1/CO[0]
                         net (fo=5, routed)           0.797    21.575    V1/addr_signal0_14[0]
    SLICE_X32Y121        LUT3 (Prop_lut3_I2_O)        0.373    21.948 r  V1/addr_signal0_i_19/O
                         net (fo=2, routed)           0.173    22.121    V1/addr_signal0_i_19_n_0
    SLICE_X32Y121        LUT6 (Prop_lut6_I0_O)        0.124    22.245 r  V1/addr_signal0_i_3/O
                         net (fo=1, routed)           1.071    23.316    M1/WARIO/A[3]
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[3]_P[7])
                                                      3.841    27.157 r  M1/WARIO/addr_signal0/P[7]
                         net (fo=6, routed)           1.008    28.165    V1/P[7]
    SLICE_X20Y124        LUT2 (Prop_lut2_I1_O)        0.124    28.289 r  V1/g2_b6_i_50/O
                         net (fo=6, routed)           1.124    29.413    V1/M1/WARIO/addr[7]
    SLICE_X21Y125        LUT6 (Prop_lut6_I0_O)        0.124    29.537 r  V1/g2_b6_i_92/O
                         net (fo=1, routed)           0.000    29.537    V1_n_589
    SLICE_X21Y125        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.935 r  WARIO/BRAM00/g2_b6_i_73/CO[3]
                         net (fo=1, routed)           0.000    29.935    WARIO/BRAM00/g2_b6_i_73_n_0
    SLICE_X21Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.049 r  WARIO/BRAM00/g2_b6_i_55/CO[3]
                         net (fo=1, routed)           0.000    30.049    V1/WARIO/BRAM00/g2_b6_i_18[0]
    SLICE_X21Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.383 r  V1/WARIO/BRAM00/g2_b6_i_37/O[1]
                         net (fo=8, routed)           0.668    31.052    V1_n_597
    SLICE_X21Y131        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    31.887 r  WARIO/BRAM00/g2_b6_i_18/CO[3]
                         net (fo=1, routed)           0.000    31.887    WARIO/BRAM00/g2_b6_i_18_n_0
    SLICE_X21Y132        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.109 r  WARIO/BRAM00/g2_b6_i_51/O[0]
                         net (fo=1, routed)           0.681    32.790    V1/WARIO/BRAM00/g2_b6_i_26[0]
    SLICE_X23Y129        LUT2 (Prop_lut2_I1_O)        0.299    33.089 r  V1/g2_b6_i_33/O
                         net (fo=1, routed)           0.000    33.089    V1_n_605
    SLICE_X23Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.487 r  WARIO/BRAM00/g2_b6_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.487    WARIO/BRAM00/g2_b6_i_16_n_0
    SLICE_X23Y130        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.800 r  WARIO/BRAM00/g2_b6_i_26/O[3]
                         net (fo=56, routed)          0.712    34.511    M1/WARIO/BRAM00/data_out[7]_i_116_0[3]
    SLICE_X24Y132        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.876    35.387 r  M1/WARIO/BRAM00/g2_b6_i_15/CO[2]
                         net (fo=221, routed)         1.011    36.398    M1/WARIO/BRAM00/g2_b6_i_15_n_1
    SLICE_X26Y135        LUT3 (Prop_lut3_I1_O)        0.313    36.711 r  M1/WARIO/BRAM00/data_out[11]_i_192/O
                         net (fo=108, routed)         1.952    38.664    M1/WARIO/BRAM00/data_out[11]_i_192_n_0
    SLICE_X44Y146        LUT5 (Prop_lut5_I1_O)        0.124    38.788 r  M1/WARIO/BRAM00/data_out[10]_i_161/O
                         net (fo=3, routed)           1.398    40.186    M1/WARIO/BRAM00/data_out[10]_i_161_n_0
    SLICE_X45Y141        LUT6 (Prop_lut6_I5_O)        0.124    40.310 r  M1/WARIO/BRAM00/data_out[3]_i_64/O
                         net (fo=1, routed)           0.641    40.951    M1/WARIO/BRAM00/data_out[3]_i_64_n_0
    SLICE_X45Y140        LUT6 (Prop_lut6_I5_O)        0.124    41.075 r  M1/WARIO/BRAM00/data_out[3]_i_19/O
                         net (fo=1, routed)           0.592    41.667    M1/WARIO/BRAM00/data_out[3]_i_19_n_0
    SLICE_X45Y138        LUT6 (Prop_lut6_I1_O)        0.124    41.791 r  M1/WARIO/BRAM00/data_out[3]_i_6/O
                         net (fo=1, routed)           0.000    41.791    M1/WARIO/BRAM00/data_out[3]_i_6_n_0
    SLICE_X45Y138        MUXF7 (Prop_muxf7_I1_O)      0.217    42.008 r  M1/WARIO/BRAM00/data_out_reg[3]_i_2/O
                         net (fo=1, routed)           0.810    42.817    M1/WARIO/BRAM00/data_out_reg[3]_i_2_n_0
    SLICE_X43Y137        LUT5 (Prop_lut5_I0_O)        0.299    43.116 r  M1/WARIO/BRAM00/data_out[3]_i_1/O
                         net (fo=1, routed)           0.000    43.116    M1/WARIO/BRAM00/data_out[3]_i_1_n_0
    SLICE_X43Y137        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          1.162     1.162    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -6.046 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.459    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.368 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.602    -2.766    M1/WARIO/BRAM00/clk_out1
    SLICE_X43Y137        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[3]/C

Slack:                    inf
  Source:                 M1/WARIO/sprite_y_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            M1/WARIO/BRAM00/data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        43.063ns  (logic 18.634ns (43.271%)  route 24.429ns (56.729%))
  Logic Levels:           51  (CARRY4=25 DSP48E1=1 FDCE=1 LUT1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=3 LUT6=11 MUXF7=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDCE                         0.000     0.000 r  M1/WARIO/sprite_y_reg[7]/C
    SLICE_X35Y60         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  M1/WARIO/sprite_y_reg[7]/Q
                         net (fo=14, routed)          2.998     3.454    V1/_inferred__0/i__carry
    SLICE_X54Y116        LUT2 (Prop_lut2_I1_O)        0.124     3.578 r  V1/i__carry_i_2__2/O
                         net (fo=1, routed)           0.000     3.578    M1/WARIO/i__carry__0_i_4__1_0[1]
    SLICE_X54Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.958 r  M1/WARIO/b2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.958    M1/WARIO/b2_inferred__0/i__carry_n_0
    SLICE_X54Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.281 f  M1/WARIO/b2_inferred__0/i__carry__0/O[1]
                         net (fo=7, routed)           0.632     4.914    M1/WARIO/b2_inferred__0/i__carry__0_n_6
    SLICE_X54Y121        LUT1 (Prop_lut1_I0_O)        0.306     5.220 r  M1/WARIO/i__carry__0_i_18__0/O
                         net (fo=1, routed)           0.000     5.220    M1/WARIO/i__carry__0_i_18__0_n_0
    SLICE_X54Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.733 r  M1/WARIO/i__carry__0_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     5.733    V1/i___35_carry__1_i_4[0]
    SLICE_X54Y122        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.056 r  V1/i__carry__1_i_9/O[1]
                         net (fo=7, routed)           0.355     6.410    V1/i__carry__1_i_9_n_6
    SLICE_X57Y122        LUT3 (Prop_lut3_I2_O)        0.306     6.716 r  V1/i__carry__1_i_10/O
                         net (fo=12, routed)          0.625     7.341    M1/WARIO/b0_inferred__0/i___35_carry__1_1
    SLICE_X56Y124        LUT6 (Prop_lut6_I5_O)        0.124     7.465 r  M1/WARIO/i__carry__1_i_2__1/O
                         net (fo=4, routed)           0.684     8.150    V1/b0_inferred__0/i__carry__1_1[0]
    SLICE_X55Y124        LUT6 (Prop_lut6_I0_O)        0.124     8.274 r  V1/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000     8.274    M1/WARIO/b0_inferred__0/i___92_carry_1[0]
    SLICE_X55Y124        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.672 r  M1/WARIO/b0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009     8.681    M1/WARIO/b0_inferred__0/i__carry__1_n_0
    SLICE_X55Y125        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.920 r  M1/WARIO/b0_inferred__0/i__carry__2/O[2]
                         net (fo=2, routed)           0.499     9.419    M1/WARIO/b0_inferred__0/i__carry__2_n_5
    SLICE_X53Y124        LUT5 (Prop_lut5_I4_O)        0.302     9.721 r  M1/WARIO/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.843    10.564    M1/WARIO/i___92_carry__1_i_10_n_0
    SLICE_X50Y125        LUT5 (Prop_lut5_I4_O)        0.124    10.688 r  M1/WARIO/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.511    11.199    M1/WARIO/i___92_carry__1_i_3_n_0
    SLICE_X52Y125        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.719 r  M1/WARIO/b0_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.719    M1/WARIO/b0_inferred__0/i___92_carry__1_n_0
    SLICE_X52Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.042 r  M1/WARIO/b0_inferred__0/i___92_carry__2/O[1]
                         net (fo=8, routed)           0.751    12.793    M1/WARIO/i___92_carry__2_i_8_0[2]
    SLICE_X51Y126        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.719    13.512 r  M1/WARIO/b0_inferred__0/i___153_carry__0/O[2]
                         net (fo=3, routed)           0.538    14.050    M1/WARIO/b0_inferred__0/i___153_carry__0_n_5
    SLICE_X50Y126        LUT4 (Prop_lut4_I0_O)        0.302    14.352 r  M1/WARIO/i___198_carry__0_i_1/O
                         net (fo=1, routed)           0.768    15.120    M1/WARIO/i___198_carry__0_i_1_n_0
    SLICE_X49Y126        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.505 r  M1/WARIO/b0_inferred__0/i___198_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.505    M1/WARIO/b0_inferred__0/i___198_carry__0_n_0
    SLICE_X49Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.619 r  M1/WARIO/b0_inferred__0/i___198_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.619    M1/WARIO/b0_inferred__0/i___198_carry__1_n_0
    SLICE_X49Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.733 r  M1/WARIO/b0_inferred__0/i___198_carry__2/CO[3]
                         net (fo=27, routed)          0.975    16.708    V1/addr_signal0_12[0]
    SLICE_X48Y125        LUT6 (Prop_lut6_I1_O)        0.124    16.832 r  V1/addr_signal0_i_34/O
                         net (fo=1, routed)           0.768    17.600    V1/addr_signal0_i_34_n_0
    SLICE_X49Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    18.256 r  V1/addr_signal0_i_18/CO[3]
                         net (fo=1, routed)           0.000    18.256    V1/addr_signal0_i_18_n_0
    SLICE_X49Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.478 r  V1/addr_signal0_i_15/O[0]
                         net (fo=2, routed)           0.510    18.988    V1/addr_signal0_i_15_n_7
    SLICE_X48Y120        LUT5 (Prop_lut5_I4_O)        0.299    19.287 r  V1/i__carry_i_11/O
                         net (fo=1, routed)           0.584    19.871    V1/M1/b__0[5]
    SLICE_X48Y121        LUT6 (Prop_lut6_I5_O)        0.124    19.995 r  V1/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    19.995    M1/WARIO/min_val1_inferred__0/i__carry__0_1[2]
    SLICE_X48Y121        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.393 r  M1/WARIO/min_val1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.393    M1/WARIO/min_val1_inferred__0/i__carry_n_0
    SLICE_X48Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.507 r  M1/WARIO/min_val1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.507    M1/WARIO/min_val1_inferred__0/i__carry__0_n_0
    SLICE_X48Y123        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.778 f  M1/WARIO/min_val1_inferred__0/i__carry__1/CO[0]
                         net (fo=5, routed)           0.797    21.575    V1/addr_signal0_14[0]
    SLICE_X32Y121        LUT3 (Prop_lut3_I2_O)        0.373    21.948 r  V1/addr_signal0_i_19/O
                         net (fo=2, routed)           0.173    22.121    V1/addr_signal0_i_19_n_0
    SLICE_X32Y121        LUT6 (Prop_lut6_I0_O)        0.124    22.245 r  V1/addr_signal0_i_3/O
                         net (fo=1, routed)           1.071    23.316    M1/WARIO/A[3]
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[3]_P[7])
                                                      3.841    27.157 r  M1/WARIO/addr_signal0/P[7]
                         net (fo=6, routed)           1.008    28.165    V1/P[7]
    SLICE_X20Y124        LUT2 (Prop_lut2_I1_O)        0.124    28.289 r  V1/g2_b6_i_50/O
                         net (fo=6, routed)           1.124    29.413    V1/M1/WARIO/addr[7]
    SLICE_X21Y125        LUT6 (Prop_lut6_I0_O)        0.124    29.537 r  V1/g2_b6_i_92/O
                         net (fo=1, routed)           0.000    29.537    V1_n_589
    SLICE_X21Y125        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.935 r  WARIO/BRAM00/g2_b6_i_73/CO[3]
                         net (fo=1, routed)           0.000    29.935    WARIO/BRAM00/g2_b6_i_73_n_0
    SLICE_X21Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.049 r  WARIO/BRAM00/g2_b6_i_55/CO[3]
                         net (fo=1, routed)           0.000    30.049    V1/WARIO/BRAM00/g2_b6_i_18[0]
    SLICE_X21Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.383 r  V1/WARIO/BRAM00/g2_b6_i_37/O[1]
                         net (fo=8, routed)           0.668    31.052    V1_n_597
    SLICE_X21Y131        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    31.887 r  WARIO/BRAM00/g2_b6_i_18/CO[3]
                         net (fo=1, routed)           0.000    31.887    WARIO/BRAM00/g2_b6_i_18_n_0
    SLICE_X21Y132        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.109 r  WARIO/BRAM00/g2_b6_i_51/O[0]
                         net (fo=1, routed)           0.681    32.790    V1/WARIO/BRAM00/g2_b6_i_26[0]
    SLICE_X23Y129        LUT2 (Prop_lut2_I1_O)        0.299    33.089 r  V1/g2_b6_i_33/O
                         net (fo=1, routed)           0.000    33.089    V1_n_605
    SLICE_X23Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.487 r  WARIO/BRAM00/g2_b6_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.487    WARIO/BRAM00/g2_b6_i_16_n_0
    SLICE_X23Y130        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.800 r  WARIO/BRAM00/g2_b6_i_26/O[3]
                         net (fo=56, routed)          0.712    34.511    M1/WARIO/BRAM00/data_out[7]_i_116_0[3]
    SLICE_X24Y132        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.876    35.387 r  M1/WARIO/BRAM00/g2_b6_i_15/CO[2]
                         net (fo=221, routed)         1.155    36.542    M1/WARIO/BRAM00/g2_b6_i_15_n_1
    SLICE_X29Y128        LUT3 (Prop_lut3_I1_O)        0.313    36.855 r  M1/WARIO/BRAM00/g1_b9__0_i_1/O
                         net (fo=126, routed)         1.485    38.340    M1/WARIO/BRAM00/g1_b9__0_i_1_n_0
    SLICE_X37Y127        LUT6 (Prop_lut6_I2_O)        0.124    38.464 r  M1/WARIO/BRAM00/g15_b3__2/O
                         net (fo=4, routed)           0.995    39.459    M1/WARIO/BRAM00/g15_b3__2_n_0
    SLICE_X45Y125        LUT6 (Prop_lut6_I0_O)        0.124    39.583 r  M1/WARIO/BRAM00/data_out[2]_i_103/O
                         net (fo=1, routed)           0.860    40.443    M1/WARIO/BRAM00/data_out[2]_i_103_n_0
    SLICE_X51Y133        LUT6 (Prop_lut6_I0_O)        0.124    40.567 r  M1/WARIO/BRAM00/data_out[2]_i_38/O
                         net (fo=1, routed)           0.000    40.567    M1/WARIO/BRAM00/data_out[2]_i_38_n_0
    SLICE_X51Y133        MUXF7 (Prop_muxf7_I0_O)      0.212    40.779 r  M1/WARIO/BRAM00/data_out_reg[2]_i_13/O
                         net (fo=1, routed)           0.575    41.353    M1/WARIO/BRAM00/data_out_reg[2]_i_13_n_0
    SLICE_X51Y134        LUT6 (Prop_lut6_I1_O)        0.299    41.652 r  M1/WARIO/BRAM00/data_out[2]_i_5/O
                         net (fo=1, routed)           1.075    42.727    M1/WARIO/BRAM00/data_out[2]_i_5_n_0
    SLICE_X43Y134        LUT6 (Prop_lut6_I1_O)        0.124    42.851 r  M1/WARIO/BRAM00/data_out[2]_i_2/O
                         net (fo=1, routed)           0.000    42.851    M1/WARIO/BRAM00/data_out[2]_i_2_n_0
    SLICE_X43Y134        MUXF7 (Prop_muxf7_I0_O)      0.212    43.063 r  M1/WARIO/BRAM00/data_out_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    43.063    M1/WARIO/BRAM00/data_out_reg[2]_i_1_n_0
    SLICE_X43Y134        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          1.162     1.162    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -6.046 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.459    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.368 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.600    -2.768    M1/WARIO/BRAM00/clk_out1
    SLICE_X43Y134        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[2]/C

Slack:                    inf
  Source:                 M1/WARIO/sprite_y_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            M1/WARIO/BRAM00/data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        42.999ns  (logic 18.634ns (43.336%)  route 24.365ns (56.664%))
  Logic Levels:           51  (CARRY4=25 DSP48E1=1 FDCE=1 LUT1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=3 LUT6=11 MUXF7=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDCE                         0.000     0.000 r  M1/WARIO/sprite_y_reg[7]/C
    SLICE_X35Y60         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  M1/WARIO/sprite_y_reg[7]/Q
                         net (fo=14, routed)          2.998     3.454    V1/_inferred__0/i__carry
    SLICE_X54Y116        LUT2 (Prop_lut2_I1_O)        0.124     3.578 r  V1/i__carry_i_2__2/O
                         net (fo=1, routed)           0.000     3.578    M1/WARIO/i__carry__0_i_4__1_0[1]
    SLICE_X54Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.958 r  M1/WARIO/b2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.958    M1/WARIO/b2_inferred__0/i__carry_n_0
    SLICE_X54Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.281 f  M1/WARIO/b2_inferred__0/i__carry__0/O[1]
                         net (fo=7, routed)           0.632     4.914    M1/WARIO/b2_inferred__0/i__carry__0_n_6
    SLICE_X54Y121        LUT1 (Prop_lut1_I0_O)        0.306     5.220 r  M1/WARIO/i__carry__0_i_18__0/O
                         net (fo=1, routed)           0.000     5.220    M1/WARIO/i__carry__0_i_18__0_n_0
    SLICE_X54Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.733 r  M1/WARIO/i__carry__0_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     5.733    V1/i___35_carry__1_i_4[0]
    SLICE_X54Y122        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.056 r  V1/i__carry__1_i_9/O[1]
                         net (fo=7, routed)           0.355     6.410    V1/i__carry__1_i_9_n_6
    SLICE_X57Y122        LUT3 (Prop_lut3_I2_O)        0.306     6.716 r  V1/i__carry__1_i_10/O
                         net (fo=12, routed)          0.625     7.341    M1/WARIO/b0_inferred__0/i___35_carry__1_1
    SLICE_X56Y124        LUT6 (Prop_lut6_I5_O)        0.124     7.465 r  M1/WARIO/i__carry__1_i_2__1/O
                         net (fo=4, routed)           0.684     8.150    V1/b0_inferred__0/i__carry__1_1[0]
    SLICE_X55Y124        LUT6 (Prop_lut6_I0_O)        0.124     8.274 r  V1/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000     8.274    M1/WARIO/b0_inferred__0/i___92_carry_1[0]
    SLICE_X55Y124        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.672 r  M1/WARIO/b0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009     8.681    M1/WARIO/b0_inferred__0/i__carry__1_n_0
    SLICE_X55Y125        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.920 r  M1/WARIO/b0_inferred__0/i__carry__2/O[2]
                         net (fo=2, routed)           0.499     9.419    M1/WARIO/b0_inferred__0/i__carry__2_n_5
    SLICE_X53Y124        LUT5 (Prop_lut5_I4_O)        0.302     9.721 r  M1/WARIO/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.843    10.564    M1/WARIO/i___92_carry__1_i_10_n_0
    SLICE_X50Y125        LUT5 (Prop_lut5_I4_O)        0.124    10.688 r  M1/WARIO/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.511    11.199    M1/WARIO/i___92_carry__1_i_3_n_0
    SLICE_X52Y125        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.719 r  M1/WARIO/b0_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.719    M1/WARIO/b0_inferred__0/i___92_carry__1_n_0
    SLICE_X52Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.042 r  M1/WARIO/b0_inferred__0/i___92_carry__2/O[1]
                         net (fo=8, routed)           0.751    12.793    M1/WARIO/i___92_carry__2_i_8_0[2]
    SLICE_X51Y126        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.719    13.512 r  M1/WARIO/b0_inferred__0/i___153_carry__0/O[2]
                         net (fo=3, routed)           0.538    14.050    M1/WARIO/b0_inferred__0/i___153_carry__0_n_5
    SLICE_X50Y126        LUT4 (Prop_lut4_I0_O)        0.302    14.352 r  M1/WARIO/i___198_carry__0_i_1/O
                         net (fo=1, routed)           0.768    15.120    M1/WARIO/i___198_carry__0_i_1_n_0
    SLICE_X49Y126        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.505 r  M1/WARIO/b0_inferred__0/i___198_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.505    M1/WARIO/b0_inferred__0/i___198_carry__0_n_0
    SLICE_X49Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.619 r  M1/WARIO/b0_inferred__0/i___198_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.619    M1/WARIO/b0_inferred__0/i___198_carry__1_n_0
    SLICE_X49Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.733 r  M1/WARIO/b0_inferred__0/i___198_carry__2/CO[3]
                         net (fo=27, routed)          0.975    16.708    V1/addr_signal0_12[0]
    SLICE_X48Y125        LUT6 (Prop_lut6_I1_O)        0.124    16.832 r  V1/addr_signal0_i_34/O
                         net (fo=1, routed)           0.768    17.600    V1/addr_signal0_i_34_n_0
    SLICE_X49Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    18.256 r  V1/addr_signal0_i_18/CO[3]
                         net (fo=1, routed)           0.000    18.256    V1/addr_signal0_i_18_n_0
    SLICE_X49Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.478 r  V1/addr_signal0_i_15/O[0]
                         net (fo=2, routed)           0.510    18.988    V1/addr_signal0_i_15_n_7
    SLICE_X48Y120        LUT5 (Prop_lut5_I4_O)        0.299    19.287 r  V1/i__carry_i_11/O
                         net (fo=1, routed)           0.584    19.871    V1/M1/b__0[5]
    SLICE_X48Y121        LUT6 (Prop_lut6_I5_O)        0.124    19.995 r  V1/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    19.995    M1/WARIO/min_val1_inferred__0/i__carry__0_1[2]
    SLICE_X48Y121        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.393 r  M1/WARIO/min_val1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.393    M1/WARIO/min_val1_inferred__0/i__carry_n_0
    SLICE_X48Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.507 r  M1/WARIO/min_val1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.507    M1/WARIO/min_val1_inferred__0/i__carry__0_n_0
    SLICE_X48Y123        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.778 f  M1/WARIO/min_val1_inferred__0/i__carry__1/CO[0]
                         net (fo=5, routed)           0.797    21.575    V1/addr_signal0_14[0]
    SLICE_X32Y121        LUT3 (Prop_lut3_I2_O)        0.373    21.948 r  V1/addr_signal0_i_19/O
                         net (fo=2, routed)           0.173    22.121    V1/addr_signal0_i_19_n_0
    SLICE_X32Y121        LUT6 (Prop_lut6_I0_O)        0.124    22.245 r  V1/addr_signal0_i_3/O
                         net (fo=1, routed)           1.071    23.316    M1/WARIO/A[3]
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[3]_P[7])
                                                      3.841    27.157 r  M1/WARIO/addr_signal0/P[7]
                         net (fo=6, routed)           1.008    28.165    V1/P[7]
    SLICE_X20Y124        LUT2 (Prop_lut2_I1_O)        0.124    28.289 r  V1/g2_b6_i_50/O
                         net (fo=6, routed)           1.124    29.413    V1/M1/WARIO/addr[7]
    SLICE_X21Y125        LUT6 (Prop_lut6_I0_O)        0.124    29.537 r  V1/g2_b6_i_92/O
                         net (fo=1, routed)           0.000    29.537    V1_n_589
    SLICE_X21Y125        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.935 r  WARIO/BRAM00/g2_b6_i_73/CO[3]
                         net (fo=1, routed)           0.000    29.935    WARIO/BRAM00/g2_b6_i_73_n_0
    SLICE_X21Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.049 r  WARIO/BRAM00/g2_b6_i_55/CO[3]
                         net (fo=1, routed)           0.000    30.049    V1/WARIO/BRAM00/g2_b6_i_18[0]
    SLICE_X21Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.383 r  V1/WARIO/BRAM00/g2_b6_i_37/O[1]
                         net (fo=8, routed)           0.668    31.052    V1_n_597
    SLICE_X21Y131        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    31.887 r  WARIO/BRAM00/g2_b6_i_18/CO[3]
                         net (fo=1, routed)           0.000    31.887    WARIO/BRAM00/g2_b6_i_18_n_0
    SLICE_X21Y132        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.109 r  WARIO/BRAM00/g2_b6_i_51/O[0]
                         net (fo=1, routed)           0.681    32.790    V1/WARIO/BRAM00/g2_b6_i_26[0]
    SLICE_X23Y129        LUT2 (Prop_lut2_I1_O)        0.299    33.089 r  V1/g2_b6_i_33/O
                         net (fo=1, routed)           0.000    33.089    V1_n_605
    SLICE_X23Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.487 r  WARIO/BRAM00/g2_b6_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.487    WARIO/BRAM00/g2_b6_i_16_n_0
    SLICE_X23Y130        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.800 r  WARIO/BRAM00/g2_b6_i_26/O[3]
                         net (fo=56, routed)          0.712    34.511    M1/WARIO/BRAM00/data_out[7]_i_116_0[3]
    SLICE_X24Y132        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.876    35.387 r  M1/WARIO/BRAM00/g2_b6_i_15/CO[2]
                         net (fo=221, routed)         1.155    36.542    M1/WARIO/BRAM00/g2_b6_i_15_n_1
    SLICE_X29Y128        LUT3 (Prop_lut3_I1_O)        0.313    36.855 r  M1/WARIO/BRAM00/g1_b9__0_i_1/O
                         net (fo=126, routed)         1.670    38.526    M1/WARIO/BRAM00/g1_b9__0_i_1_n_0
    SLICE_X39Y131        LUT6 (Prop_lut6_I2_O)        0.124    38.650 r  M1/WARIO/BRAM00/g11_b0__3/O
                         net (fo=1, routed)           1.388    40.038    M1/WARIO/BRAM00/g11_b0__3_n_0
    SLICE_X49Y135        LUT6 (Prop_lut6_I0_O)        0.124    40.162 r  M1/WARIO/BRAM00/data_out[0]_i_91/O
                         net (fo=1, routed)           0.000    40.162    M1/WARIO/BRAM00/data_out[0]_i_91_n_0
    SLICE_X49Y135        MUXF7 (Prop_muxf7_I0_O)      0.212    40.374 r  M1/WARIO/BRAM00/data_out_reg[0]_i_36/O
                         net (fo=1, routed)           0.710    41.084    M1/WARIO/BRAM00/data_out_reg[0]_i_36_n_0
    SLICE_X48Y136        LUT6 (Prop_lut6_I3_O)        0.299    41.383 r  M1/WARIO/BRAM00/data_out[0]_i_14/O
                         net (fo=1, routed)           0.524    41.907    M1/WARIO/BRAM00/data_out[0]_i_14_n_0
    SLICE_X47Y138        LUT6 (Prop_lut6_I1_O)        0.124    42.031 r  M1/WARIO/BRAM00/data_out[0]_i_5/O
                         net (fo=1, routed)           0.632    42.663    M1/WARIO/BRAM00/data_out[0]_i_5_n_0
    SLICE_X45Y140        LUT6 (Prop_lut6_I1_O)        0.124    42.787 r  M1/WARIO/BRAM00/data_out[0]_i_2/O
                         net (fo=1, routed)           0.000    42.787    M1/WARIO/BRAM00/data_out[0]_i_2_n_0
    SLICE_X45Y140        MUXF7 (Prop_muxf7_I0_O)      0.212    42.999 r  M1/WARIO/BRAM00/data_out_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    42.999    M1/WARIO/BRAM00/data_out_reg[0]_i_1_n_0
    SLICE_X45Y140        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          1.162     1.162    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -6.046 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.459    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.368 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.604    -2.764    M1/WARIO/BRAM00/clk_out1
    SLICE_X45Y140        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[0]/C

Slack:                    inf
  Source:                 M1/WARIO/sprite_y_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            M1/WARIO/BRAM00/data_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        42.966ns  (logic 18.634ns (43.369%)  route 24.332ns (56.631%))
  Logic Levels:           51  (CARRY4=25 DSP48E1=1 FDCE=1 LUT1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=3 LUT6=11 MUXF7=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDCE                         0.000     0.000 r  M1/WARIO/sprite_y_reg[7]/C
    SLICE_X35Y60         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  M1/WARIO/sprite_y_reg[7]/Q
                         net (fo=14, routed)          2.998     3.454    V1/_inferred__0/i__carry
    SLICE_X54Y116        LUT2 (Prop_lut2_I1_O)        0.124     3.578 r  V1/i__carry_i_2__2/O
                         net (fo=1, routed)           0.000     3.578    M1/WARIO/i__carry__0_i_4__1_0[1]
    SLICE_X54Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.958 r  M1/WARIO/b2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.958    M1/WARIO/b2_inferred__0/i__carry_n_0
    SLICE_X54Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.281 f  M1/WARIO/b2_inferred__0/i__carry__0/O[1]
                         net (fo=7, routed)           0.632     4.914    M1/WARIO/b2_inferred__0/i__carry__0_n_6
    SLICE_X54Y121        LUT1 (Prop_lut1_I0_O)        0.306     5.220 r  M1/WARIO/i__carry__0_i_18__0/O
                         net (fo=1, routed)           0.000     5.220    M1/WARIO/i__carry__0_i_18__0_n_0
    SLICE_X54Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.733 r  M1/WARIO/i__carry__0_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     5.733    V1/i___35_carry__1_i_4[0]
    SLICE_X54Y122        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.056 r  V1/i__carry__1_i_9/O[1]
                         net (fo=7, routed)           0.355     6.410    V1/i__carry__1_i_9_n_6
    SLICE_X57Y122        LUT3 (Prop_lut3_I2_O)        0.306     6.716 r  V1/i__carry__1_i_10/O
                         net (fo=12, routed)          0.625     7.341    M1/WARIO/b0_inferred__0/i___35_carry__1_1
    SLICE_X56Y124        LUT6 (Prop_lut6_I5_O)        0.124     7.465 r  M1/WARIO/i__carry__1_i_2__1/O
                         net (fo=4, routed)           0.684     8.150    V1/b0_inferred__0/i__carry__1_1[0]
    SLICE_X55Y124        LUT6 (Prop_lut6_I0_O)        0.124     8.274 r  V1/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000     8.274    M1/WARIO/b0_inferred__0/i___92_carry_1[0]
    SLICE_X55Y124        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.672 r  M1/WARIO/b0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009     8.681    M1/WARIO/b0_inferred__0/i__carry__1_n_0
    SLICE_X55Y125        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.920 r  M1/WARIO/b0_inferred__0/i__carry__2/O[2]
                         net (fo=2, routed)           0.499     9.419    M1/WARIO/b0_inferred__0/i__carry__2_n_5
    SLICE_X53Y124        LUT5 (Prop_lut5_I4_O)        0.302     9.721 r  M1/WARIO/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.843    10.564    M1/WARIO/i___92_carry__1_i_10_n_0
    SLICE_X50Y125        LUT5 (Prop_lut5_I4_O)        0.124    10.688 r  M1/WARIO/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.511    11.199    M1/WARIO/i___92_carry__1_i_3_n_0
    SLICE_X52Y125        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.719 r  M1/WARIO/b0_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.719    M1/WARIO/b0_inferred__0/i___92_carry__1_n_0
    SLICE_X52Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.042 r  M1/WARIO/b0_inferred__0/i___92_carry__2/O[1]
                         net (fo=8, routed)           0.751    12.793    M1/WARIO/i___92_carry__2_i_8_0[2]
    SLICE_X51Y126        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.719    13.512 r  M1/WARIO/b0_inferred__0/i___153_carry__0/O[2]
                         net (fo=3, routed)           0.538    14.050    M1/WARIO/b0_inferred__0/i___153_carry__0_n_5
    SLICE_X50Y126        LUT4 (Prop_lut4_I0_O)        0.302    14.352 r  M1/WARIO/i___198_carry__0_i_1/O
                         net (fo=1, routed)           0.768    15.120    M1/WARIO/i___198_carry__0_i_1_n_0
    SLICE_X49Y126        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.505 r  M1/WARIO/b0_inferred__0/i___198_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.505    M1/WARIO/b0_inferred__0/i___198_carry__0_n_0
    SLICE_X49Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.619 r  M1/WARIO/b0_inferred__0/i___198_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.619    M1/WARIO/b0_inferred__0/i___198_carry__1_n_0
    SLICE_X49Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.733 r  M1/WARIO/b0_inferred__0/i___198_carry__2/CO[3]
                         net (fo=27, routed)          0.975    16.708    V1/addr_signal0_12[0]
    SLICE_X48Y125        LUT6 (Prop_lut6_I1_O)        0.124    16.832 r  V1/addr_signal0_i_34/O
                         net (fo=1, routed)           0.768    17.600    V1/addr_signal0_i_34_n_0
    SLICE_X49Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    18.256 r  V1/addr_signal0_i_18/CO[3]
                         net (fo=1, routed)           0.000    18.256    V1/addr_signal0_i_18_n_0
    SLICE_X49Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.478 r  V1/addr_signal0_i_15/O[0]
                         net (fo=2, routed)           0.510    18.988    V1/addr_signal0_i_15_n_7
    SLICE_X48Y120        LUT5 (Prop_lut5_I4_O)        0.299    19.287 r  V1/i__carry_i_11/O
                         net (fo=1, routed)           0.584    19.871    V1/M1/b__0[5]
    SLICE_X48Y121        LUT6 (Prop_lut6_I5_O)        0.124    19.995 r  V1/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    19.995    M1/WARIO/min_val1_inferred__0/i__carry__0_1[2]
    SLICE_X48Y121        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.393 r  M1/WARIO/min_val1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.393    M1/WARIO/min_val1_inferred__0/i__carry_n_0
    SLICE_X48Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.507 r  M1/WARIO/min_val1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.507    M1/WARIO/min_val1_inferred__0/i__carry__0_n_0
    SLICE_X48Y123        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.778 f  M1/WARIO/min_val1_inferred__0/i__carry__1/CO[0]
                         net (fo=5, routed)           0.797    21.575    V1/addr_signal0_14[0]
    SLICE_X32Y121        LUT3 (Prop_lut3_I2_O)        0.373    21.948 r  V1/addr_signal0_i_19/O
                         net (fo=2, routed)           0.173    22.121    V1/addr_signal0_i_19_n_0
    SLICE_X32Y121        LUT6 (Prop_lut6_I0_O)        0.124    22.245 r  V1/addr_signal0_i_3/O
                         net (fo=1, routed)           1.071    23.316    M1/WARIO/A[3]
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[3]_P[7])
                                                      3.841    27.157 r  M1/WARIO/addr_signal0/P[7]
                         net (fo=6, routed)           1.008    28.165    V1/P[7]
    SLICE_X20Y124        LUT2 (Prop_lut2_I1_O)        0.124    28.289 r  V1/g2_b6_i_50/O
                         net (fo=6, routed)           1.124    29.413    V1/M1/WARIO/addr[7]
    SLICE_X21Y125        LUT6 (Prop_lut6_I0_O)        0.124    29.537 r  V1/g2_b6_i_92/O
                         net (fo=1, routed)           0.000    29.537    V1_n_589
    SLICE_X21Y125        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.935 r  WARIO/BRAM00/g2_b6_i_73/CO[3]
                         net (fo=1, routed)           0.000    29.935    WARIO/BRAM00/g2_b6_i_73_n_0
    SLICE_X21Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.049 r  WARIO/BRAM00/g2_b6_i_55/CO[3]
                         net (fo=1, routed)           0.000    30.049    V1/WARIO/BRAM00/g2_b6_i_18[0]
    SLICE_X21Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.383 r  V1/WARIO/BRAM00/g2_b6_i_37/O[1]
                         net (fo=8, routed)           0.668    31.052    V1_n_597
    SLICE_X21Y131        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    31.887 r  WARIO/BRAM00/g2_b6_i_18/CO[3]
                         net (fo=1, routed)           0.000    31.887    WARIO/BRAM00/g2_b6_i_18_n_0
    SLICE_X21Y132        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.109 r  WARIO/BRAM00/g2_b6_i_51/O[0]
                         net (fo=1, routed)           0.681    32.790    V1/WARIO/BRAM00/g2_b6_i_26[0]
    SLICE_X23Y129        LUT2 (Prop_lut2_I1_O)        0.299    33.089 r  V1/g2_b6_i_33/O
                         net (fo=1, routed)           0.000    33.089    V1_n_605
    SLICE_X23Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.487 r  WARIO/BRAM00/g2_b6_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.487    WARIO/BRAM00/g2_b6_i_16_n_0
    SLICE_X23Y130        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.800 r  WARIO/BRAM00/g2_b6_i_26/O[3]
                         net (fo=56, routed)          0.712    34.511    M1/WARIO/BRAM00/data_out[7]_i_116_0[3]
    SLICE_X24Y132        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.876    35.387 r  M1/WARIO/BRAM00/g2_b6_i_15/CO[2]
                         net (fo=221, routed)         1.273    36.661    M1/WARIO/BRAM00/g2_b6_i_15_n_1
    SLICE_X30Y128        LUT3 (Prop_lut3_I1_O)        0.313    36.974 r  M1/WARIO/BRAM00/g1_b9__0_i_3/O
                         net (fo=126, routed)         1.543    38.517    M1/WARIO/BRAM00/g1_b9__0_i_3_n_0
    SLICE_X26Y125        LUT6 (Prop_lut6_I4_O)        0.124    38.641 r  M1/WARIO/BRAM00/g7_b11__3/O
                         net (fo=2, routed)           0.870    39.511    M1/WARIO/BRAM00/g7_b11__3_n_0
    SLICE_X28Y126        LUT6 (Prop_lut6_I0_O)        0.124    39.635 r  M1/WARIO/BRAM00/data_out[11]_i_127__4/O
                         net (fo=1, routed)           0.717    40.352    M1/WARIO/BRAM00/data_out[11]_i_127__4_n_0
    SLICE_X28Y129        LUT6 (Prop_lut6_I3_O)        0.124    40.476 r  M1/WARIO/BRAM00/data_out[11]_i_51__6/O
                         net (fo=1, routed)           0.000    40.476    M1/WARIO/BRAM00/data_out[11]_i_51__6_n_0
    SLICE_X28Y129        MUXF7 (Prop_muxf7_I0_O)      0.212    40.688 r  M1/WARIO/BRAM00/data_out_reg[11]_i_17/O
                         net (fo=1, routed)           0.960    41.648    M1/WARIO/BRAM00/data_out_reg[11]_i_17_n_0
    SLICE_X19Y134        LUT6 (Prop_lut6_I1_O)        0.299    41.947 r  M1/WARIO/BRAM00/data_out[11]_i_5/O
                         net (fo=1, routed)           0.683    42.630    M1/WARIO/BRAM00/data_out[11]_i_5_n_0
    SLICE_X17Y138        LUT6 (Prop_lut6_I1_O)        0.124    42.754 r  M1/WARIO/BRAM00/data_out[11]_i_2/O
                         net (fo=1, routed)           0.000    42.754    M1/WARIO/BRAM00/data_out[11]_i_2_n_0
    SLICE_X17Y138        MUXF7 (Prop_muxf7_I0_O)      0.212    42.966 r  M1/WARIO/BRAM00/data_out_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    42.966    M1/WARIO/BRAM00/data_out_reg[11]_i_1_n_0
    SLICE_X17Y138        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          1.162     1.162    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -6.046 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.459    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.368 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.608    -2.760    M1/WARIO/BRAM00/clk_out1
    SLICE_X17Y138        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[11]/C

Slack:                    inf
  Source:                 M1/WARIO/sprite_y_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            M1/WARIO/BRAM00/data_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        42.894ns  (logic 19.033ns (44.372%)  route 23.861ns (55.627%))
  Logic Levels:           52  (CARRY4=25 DSP48E1=1 FDCE=1 LUT1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=3 LUT6=10 MUXF7=3 MUXF8=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDCE                         0.000     0.000 r  M1/WARIO/sprite_y_reg[7]/C
    SLICE_X35Y60         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  M1/WARIO/sprite_y_reg[7]/Q
                         net (fo=14, routed)          2.998     3.454    V1/_inferred__0/i__carry
    SLICE_X54Y116        LUT2 (Prop_lut2_I1_O)        0.124     3.578 r  V1/i__carry_i_2__2/O
                         net (fo=1, routed)           0.000     3.578    M1/WARIO/i__carry__0_i_4__1_0[1]
    SLICE_X54Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.958 r  M1/WARIO/b2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.958    M1/WARIO/b2_inferred__0/i__carry_n_0
    SLICE_X54Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.281 f  M1/WARIO/b2_inferred__0/i__carry__0/O[1]
                         net (fo=7, routed)           0.632     4.914    M1/WARIO/b2_inferred__0/i__carry__0_n_6
    SLICE_X54Y121        LUT1 (Prop_lut1_I0_O)        0.306     5.220 r  M1/WARIO/i__carry__0_i_18__0/O
                         net (fo=1, routed)           0.000     5.220    M1/WARIO/i__carry__0_i_18__0_n_0
    SLICE_X54Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.733 r  M1/WARIO/i__carry__0_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     5.733    V1/i___35_carry__1_i_4[0]
    SLICE_X54Y122        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.056 r  V1/i__carry__1_i_9/O[1]
                         net (fo=7, routed)           0.355     6.410    V1/i__carry__1_i_9_n_6
    SLICE_X57Y122        LUT3 (Prop_lut3_I2_O)        0.306     6.716 r  V1/i__carry__1_i_10/O
                         net (fo=12, routed)          0.625     7.341    M1/WARIO/b0_inferred__0/i___35_carry__1_1
    SLICE_X56Y124        LUT6 (Prop_lut6_I5_O)        0.124     7.465 r  M1/WARIO/i__carry__1_i_2__1/O
                         net (fo=4, routed)           0.684     8.150    V1/b0_inferred__0/i__carry__1_1[0]
    SLICE_X55Y124        LUT6 (Prop_lut6_I0_O)        0.124     8.274 r  V1/i__carry__1_i_6/O
                         net (fo=1, routed)           0.000     8.274    M1/WARIO/b0_inferred__0/i___92_carry_1[0]
    SLICE_X55Y124        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.672 r  M1/WARIO/b0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009     8.681    M1/WARIO/b0_inferred__0/i__carry__1_n_0
    SLICE_X55Y125        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.920 r  M1/WARIO/b0_inferred__0/i__carry__2/O[2]
                         net (fo=2, routed)           0.499     9.419    M1/WARIO/b0_inferred__0/i__carry__2_n_5
    SLICE_X53Y124        LUT5 (Prop_lut5_I4_O)        0.302     9.721 r  M1/WARIO/i___92_carry__1_i_10/O
                         net (fo=3, routed)           0.843    10.564    M1/WARIO/i___92_carry__1_i_10_n_0
    SLICE_X50Y125        LUT5 (Prop_lut5_I4_O)        0.124    10.688 r  M1/WARIO/i___92_carry__1_i_3/O
                         net (fo=1, routed)           0.511    11.199    M1/WARIO/i___92_carry__1_i_3_n_0
    SLICE_X52Y125        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.719 r  M1/WARIO/b0_inferred__0/i___92_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.719    M1/WARIO/b0_inferred__0/i___92_carry__1_n_0
    SLICE_X52Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.042 r  M1/WARIO/b0_inferred__0/i___92_carry__2/O[1]
                         net (fo=8, routed)           0.751    12.793    M1/WARIO/i___92_carry__2_i_8_0[2]
    SLICE_X51Y126        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.719    13.512 r  M1/WARIO/b0_inferred__0/i___153_carry__0/O[2]
                         net (fo=3, routed)           0.538    14.050    M1/WARIO/b0_inferred__0/i___153_carry__0_n_5
    SLICE_X50Y126        LUT4 (Prop_lut4_I0_O)        0.302    14.352 r  M1/WARIO/i___198_carry__0_i_1/O
                         net (fo=1, routed)           0.768    15.120    M1/WARIO/i___198_carry__0_i_1_n_0
    SLICE_X49Y126        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.505 r  M1/WARIO/b0_inferred__0/i___198_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.505    M1/WARIO/b0_inferred__0/i___198_carry__0_n_0
    SLICE_X49Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.619 r  M1/WARIO/b0_inferred__0/i___198_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.619    M1/WARIO/b0_inferred__0/i___198_carry__1_n_0
    SLICE_X49Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.733 r  M1/WARIO/b0_inferred__0/i___198_carry__2/CO[3]
                         net (fo=27, routed)          0.975    16.708    V1/addr_signal0_12[0]
    SLICE_X48Y125        LUT6 (Prop_lut6_I1_O)        0.124    16.832 r  V1/addr_signal0_i_34/O
                         net (fo=1, routed)           0.768    17.600    V1/addr_signal0_i_34_n_0
    SLICE_X49Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    18.256 r  V1/addr_signal0_i_18/CO[3]
                         net (fo=1, routed)           0.000    18.256    V1/addr_signal0_i_18_n_0
    SLICE_X49Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.478 r  V1/addr_signal0_i_15/O[0]
                         net (fo=2, routed)           0.510    18.988    V1/addr_signal0_i_15_n_7
    SLICE_X48Y120        LUT5 (Prop_lut5_I4_O)        0.299    19.287 r  V1/i__carry_i_11/O
                         net (fo=1, routed)           0.584    19.871    V1/M1/b__0[5]
    SLICE_X48Y121        LUT6 (Prop_lut6_I5_O)        0.124    19.995 r  V1/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    19.995    M1/WARIO/min_val1_inferred__0/i__carry__0_1[2]
    SLICE_X48Y121        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.393 r  M1/WARIO/min_val1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.393    M1/WARIO/min_val1_inferred__0/i__carry_n_0
    SLICE_X48Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.507 r  M1/WARIO/min_val1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.507    M1/WARIO/min_val1_inferred__0/i__carry__0_n_0
    SLICE_X48Y123        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.778 f  M1/WARIO/min_val1_inferred__0/i__carry__1/CO[0]
                         net (fo=5, routed)           0.797    21.575    V1/addr_signal0_14[0]
    SLICE_X32Y121        LUT3 (Prop_lut3_I2_O)        0.373    21.948 r  V1/addr_signal0_i_19/O
                         net (fo=2, routed)           0.173    22.121    V1/addr_signal0_i_19_n_0
    SLICE_X32Y121        LUT6 (Prop_lut6_I0_O)        0.124    22.245 r  V1/addr_signal0_i_3/O
                         net (fo=1, routed)           1.071    23.316    M1/WARIO/A[3]
    DSP48_X0Y48          DSP48E1 (Prop_dsp48e1_A[3]_P[7])
                                                      3.841    27.157 r  M1/WARIO/addr_signal0/P[7]
                         net (fo=6, routed)           1.008    28.165    V1/P[7]
    SLICE_X20Y124        LUT2 (Prop_lut2_I1_O)        0.124    28.289 r  V1/g2_b6_i_50/O
                         net (fo=6, routed)           1.124    29.413    V1/M1/WARIO/addr[7]
    SLICE_X21Y125        LUT6 (Prop_lut6_I0_O)        0.124    29.537 r  V1/g2_b6_i_92/O
                         net (fo=1, routed)           0.000    29.537    V1_n_589
    SLICE_X21Y125        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.935 r  WARIO/BRAM00/g2_b6_i_73/CO[3]
                         net (fo=1, routed)           0.000    29.935    WARIO/BRAM00/g2_b6_i_73_n_0
    SLICE_X21Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.049 r  WARIO/BRAM00/g2_b6_i_55/CO[3]
                         net (fo=1, routed)           0.000    30.049    V1/WARIO/BRAM00/g2_b6_i_18[0]
    SLICE_X21Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.383 r  V1/WARIO/BRAM00/g2_b6_i_37/O[1]
                         net (fo=8, routed)           0.668    31.052    V1_n_597
    SLICE_X21Y131        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    31.887 r  WARIO/BRAM00/g2_b6_i_18/CO[3]
                         net (fo=1, routed)           0.000    31.887    WARIO/BRAM00/g2_b6_i_18_n_0
    SLICE_X21Y132        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.109 r  WARIO/BRAM00/g2_b6_i_51/O[0]
                         net (fo=1, routed)           0.681    32.790    V1/WARIO/BRAM00/g2_b6_i_26[0]
    SLICE_X23Y129        LUT2 (Prop_lut2_I1_O)        0.299    33.089 r  V1/g2_b6_i_33/O
                         net (fo=1, routed)           0.000    33.089    V1_n_605
    SLICE_X23Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.487 r  WARIO/BRAM00/g2_b6_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.487    WARIO/BRAM00/g2_b6_i_16_n_0
    SLICE_X23Y130        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.800 r  WARIO/BRAM00/g2_b6_i_26/O[3]
                         net (fo=56, routed)          0.712    34.511    M1/WARIO/BRAM00/data_out[7]_i_116_0[3]
    SLICE_X24Y132        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.876    35.387 r  M1/WARIO/BRAM00/g2_b6_i_15/CO[2]
                         net (fo=221, routed)         1.019    36.407    M1/WARIO/BRAM00/g2_b6_i_15_n_1
    SLICE_X24Y128        LUT3 (Prop_lut3_I1_O)        0.313    36.720 f  M1/WARIO/BRAM00/data_out[5]_i_243/O
                         net (fo=107, routed)         1.921    38.641    M1/WARIO/BRAM00/data_out[5]_i_243_n_0
    SLICE_X10Y124        LUT6 (Prop_lut6_I4_O)        0.124    38.765 r  M1/WARIO/BRAM00/data_out[8]_i_337/O
                         net (fo=1, routed)           0.830    39.595    M1/WARIO/BRAM00/data_out[8]_i_337_n_0
    SLICE_X10Y123        LUT6 (Prop_lut6_I0_O)        0.124    39.719 r  M1/WARIO/BRAM00/data_out[8]_i_259/O
                         net (fo=1, routed)           0.000    39.719    M1/WARIO/BRAM00/data_out[8]_i_259_n_0
    SLICE_X10Y123        MUXF7 (Prop_muxf7_I1_O)      0.214    39.933 r  M1/WARIO/BRAM00/data_out_reg[8]_i_128/O
                         net (fo=1, routed)           0.000    39.933    M1/WARIO/BRAM00/data_out_reg[8]_i_128_n_0
    SLICE_X10Y123        MUXF8 (Prop_muxf8_I1_O)      0.088    40.021 r  M1/WARIO/BRAM00/data_out_reg[8]_i_49/O
                         net (fo=1, routed)           1.365    41.386    M1/WARIO/BRAM00/data_out_reg[8]_i_49_n_0
    SLICE_X19Y142        LUT6 (Prop_lut6_I5_O)        0.319    41.705 r  M1/WARIO/BRAM00/data_out[8]_i_17/O
                         net (fo=1, routed)           0.000    41.705    M1/WARIO/BRAM00/data_out[8]_i_17_n_0
    SLICE_X19Y142        MUXF7 (Prop_muxf7_I0_O)      0.212    41.917 r  M1/WARIO/BRAM00/data_out_reg[8]_i_6/O
                         net (fo=1, routed)           0.440    42.357    M1/WARIO/BRAM00/data_out_reg[8]_i_6_n_0
    SLICE_X19Y145        LUT6 (Prop_lut6_I3_O)        0.299    42.656 r  M1/WARIO/BRAM00/data_out[8]_i_2/O
                         net (fo=1, routed)           0.000    42.656    M1/WARIO/BRAM00/data_out[8]_i_2_n_0
    SLICE_X19Y145        MUXF7 (Prop_muxf7_I0_O)      0.238    42.894 r  M1/WARIO/BRAM00/data_out_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    42.894    M1/WARIO/BRAM00/data_out_reg[8]_i_1_n_0
    SLICE_X19Y145        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          1.162     1.162    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -6.046 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.459    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.368 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         1.611    -2.757    M1/WARIO/BRAM00/clk_out1
    SLICE_X19Y145        FDRE                                         r  M1/WARIO/BRAM00/data_out_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M1/init_delay_flag_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            M1/FSM_onehot_current_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.333ns  (logic 0.209ns (62.705%)  route 0.124ns (37.295%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDCE                         0.000     0.000 r  M1/init_delay_flag_reg/C
    SLICE_X42Y61         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  M1/init_delay_flag_reg/Q
                         net (fo=2, routed)           0.124     0.288    M1/init_delay_flag_reg_n_0
    SLICE_X42Y62         LUT2 (Prop_lut2_I1_O)        0.045     0.333 r  M1/FSM_onehot_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.333    M1/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X42Y62         FDPE                                         r  M1/FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         0.825    -1.274    M1/clk_out1
    SLICE_X42Y62         FDPE                                         r  M1/FSM_onehot_current_state_reg[0]/C

Slack:                    inf
  Source:                 M1/super_move_delay_flag_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            M1/FSM_onehot_current_state_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.518%)  route 0.214ns (53.482%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDCE                         0.000     0.000 r  M1/super_move_delay_flag_reg/C
    SLICE_X36Y60         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  M1/super_move_delay_flag_reg/Q
                         net (fo=2, routed)           0.214     0.355    M1/super_move_delay_flag_reg_n_0
    SLICE_X35Y58         LUT3 (Prop_lut3_I0_O)        0.045     0.400 r  M1/FSM_onehot_current_state[6]_i_1/O
                         net (fo=1, routed)           0.000     0.400    M1/FSM_onehot_current_state[6]_i_1_n_0
    SLICE_X35Y58         FDCE                                         r  M1/FSM_onehot_current_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         0.826    -1.273    M1/clk_out1
    SLICE_X35Y58         FDCE                                         r  M1/FSM_onehot_current_state_reg[6]/C

Slack:                    inf
  Source:                 M1/WARIO/super_move_flag_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            M1/WARIO/pix_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.450ns  (logic 0.186ns (41.301%)  route 0.264ns (58.699%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDCE                         0.000     0.000 r  M1/WARIO/super_move_flag_reg/C
    SLICE_X32Y58         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  M1/WARIO/super_move_flag_reg/Q
                         net (fo=7, routed)           0.264     0.405    V1/pix_reg[11]
    SLICE_X31Y60         LUT4 (Prop_lut4_I3_O)        0.045     0.450 r  V1/pix[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.450    M1/WARIO/pix_reg[12]_0[5]
    SLICE_X31Y60         FDCE                                         r  M1/WARIO/pix_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         0.826    -1.273    M1/WARIO/clk_out1
    SLICE_X31Y60         FDCE                                         r  M1/WARIO/pix_reg[5]/C

Slack:                    inf
  Source:                 M1/WARIO/super_move_flag_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            M1/WARIO/pix_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.456ns  (logic 0.192ns (42.073%)  route 0.264ns (57.927%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDCE                         0.000     0.000 r  M1/WARIO/super_move_flag_reg/C
    SLICE_X32Y58         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  M1/WARIO/super_move_flag_reg/Q
                         net (fo=7, routed)           0.264     0.405    V1/pix_reg[11]
    SLICE_X31Y60         LUT4 (Prop_lut4_I3_O)        0.051     0.456 r  V1/pix[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.456    M1/WARIO/pix_reg[12]_0[7]
    SLICE_X31Y60         FDCE                                         r  M1/WARIO/pix_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         0.826    -1.273    M1/WARIO/clk_out1
    SLICE_X31Y60         FDCE                                         r  M1/WARIO/pix_reg[7]/C

Slack:                    inf
  Source:                 M1/WARIO/super_move_flag_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            M1/WARIO/pix_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.462ns  (logic 0.184ns (39.803%)  route 0.278ns (60.197%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDCE                         0.000     0.000 r  M1/WARIO/super_move_flag_reg/C
    SLICE_X32Y58         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  M1/WARIO/super_move_flag_reg/Q
                         net (fo=7, routed)           0.278     0.419    V1/pix_reg[11]
    SLICE_X31Y60         LUT4 (Prop_lut4_I3_O)        0.043     0.462 r  V1/pix[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.462    M1/WARIO/pix_reg[12]_0[3]
    SLICE_X31Y60         FDCE                                         r  M1/WARIO/pix_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         0.826    -1.273    M1/WARIO/clk_out1
    SLICE_X31Y60         FDCE                                         r  M1/WARIO/pix_reg[3]/C

Slack:                    inf
  Source:                 M1/WARIO/super_move_flag_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            M1/WARIO/pix_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.464ns  (logic 0.186ns (40.062%)  route 0.278ns (59.938%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDCE                         0.000     0.000 r  M1/WARIO/super_move_flag_reg/C
    SLICE_X32Y58         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  M1/WARIO/super_move_flag_reg/Q
                         net (fo=7, routed)           0.278     0.419    V1/pix_reg[11]
    SLICE_X31Y60         LUT4 (Prop_lut4_I3_O)        0.045     0.464 r  V1/pix[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.464    M1/WARIO/pix_reg[12]_0[1]
    SLICE_X31Y60         FDCE                                         r  M1/WARIO/pix_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         0.826    -1.273    M1/WARIO/clk_out1
    SLICE_X31Y60         FDCE                                         r  M1/WARIO/pix_reg[1]/C

Slack:                    inf
  Source:                 M1/CHAIN/current_sprite_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            M1/CHAIN/BALLBRAM1/data_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.466ns  (logic 0.186ns (39.934%)  route 0.280ns (60.066%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDRE                         0.000     0.000 r  M1/CHAIN/current_sprite_reg[1]/C
    SLICE_X32Y59         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  M1/CHAIN/current_sprite_reg[1]/Q
                         net (fo=18, routed)          0.280     0.421    M1/CHAIN/BALLBRAM1/data_out_reg[0]_0[1]
    SLICE_X15Y57         LUT5 (Prop_lut5_I3_O)        0.045     0.466 r  M1/CHAIN/BALLBRAM1/data_out[7]_i_1/O
                         net (fo=1, routed)           0.000     0.466    M1/CHAIN/BALLBRAM1/data_out[7]_i_1_n_0
    SLICE_X15Y57         FDRE                                         r  M1/CHAIN/BALLBRAM1/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         0.831    -1.268    M1/CHAIN/BALLBRAM1/clk_out1
    SLICE_X15Y57         FDRE                                         r  M1/CHAIN/BALLBRAM1/data_out_reg[7]/C

Slack:                    inf
  Source:                 M1/init_delay_flag_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            M1/FSM_onehot_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.514ns  (logic 0.254ns (49.392%)  route 0.260ns (50.608%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDCE                         0.000     0.000 r  M1/init_delay_flag_reg/C
    SLICE_X42Y61         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  M1/init_delay_flag_reg/Q
                         net (fo=2, routed)           0.120     0.284    M1/init_delay_flag_reg_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I4_O)        0.045     0.329 r  M1/FSM_onehot_current_state[1]_i_2/O
                         net (fo=1, routed)           0.140     0.469    M1/FSM_onehot_current_state[1]_i_2_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I0_O)        0.045     0.514 r  M1/FSM_onehot_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.514    M1/FSM_onehot_current_state[1]_i_1_n_0
    SLICE_X42Y60         FDCE                                         r  M1/FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         0.827    -1.272    M1/clk_out1
    SLICE_X42Y60         FDCE                                         r  M1/FSM_onehot_current_state_reg[1]/C

Slack:                    inf
  Source:                 M1/super_move_delay_flag_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            M1/FSM_onehot_current_state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.516ns  (logic 0.186ns (36.060%)  route 0.330ns (63.940%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDCE                         0.000     0.000 r  M1/super_move_delay_flag_reg/C
    SLICE_X36Y60         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  M1/super_move_delay_flag_reg/Q
                         net (fo=2, routed)           0.330     0.471    M1/super_move_delay_flag_reg_n_0
    SLICE_X35Y59         LUT6 (Prop_lut6_I4_O)        0.045     0.516 r  M1/FSM_onehot_current_state[5]_i_1/O
                         net (fo=1, routed)           0.000     0.516    M1/FSM_onehot_current_state[5]_i_1_n_0
    SLICE_X35Y59         FDCE                                         r  M1/FSM_onehot_current_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         0.826    -1.273    M1/clk_out1
    SLICE_X35Y59         FDCE                                         r  M1/FSM_onehot_current_state_reg[5]/C

Slack:                    inf
  Source:                 M1/CHAIN/current_sprite_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            M1/CHAIN/BALLBRAM1/data_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.231%)  route 0.357ns (65.769%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDRE                         0.000     0.000 r  M1/CHAIN/current_sprite_reg[2]/C
    SLICE_X32Y59         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  M1/CHAIN/current_sprite_reg[2]/Q
                         net (fo=13, routed)          0.357     0.498    M1/CHAIN/BALLBRAM1/data_out_reg[0]_0[2]
    SLICE_X15Y57         LUT5 (Prop_lut5_I1_O)        0.045     0.543 r  M1/CHAIN/BALLBRAM1/data_out[6]_i_1/O
                         net (fo=1, routed)           0.000     0.543    M1/CHAIN/BALLBRAM1/data_out[6]_i_1_n_0
    SLICE_X15Y57         FDRE                                         r  M1/CHAIN/BALLBRAM1/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                  IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=22, routed)          0.480     0.480    C1/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.661 r  C1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.127    C1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.098 r  C1/inst/clkout1_buf/O
                         net (fo=744, routed)         0.831    -1.268    M1/CHAIN/BALLBRAM1/clk_out1
    SLICE_X15Y57         FDRE                                         r  M1/CHAIN/BALLBRAM1/data_out_reg[6]/C





