
versie_13_12_19_V1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002038  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  080020f8  080020f8  000120f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002128  08002128  00020004  2**0
                  CONTENTS
  4 .ARM          00000000  08002128  08002128  00020004  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002128  08002128  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002128  08002128  00012128  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800212c  0800212c  0001212c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  08002130  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000bc  20000004  08002134  00020004  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000c0  08002134  000200c0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fe2b  00000000  00000000  0002002c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001f0b  00000000  00000000  0002fe57  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000b00  00000000  00000000  00031d68  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000a28  00000000  00000000  00032868  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0000d517  00000000  00000000  00033290  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00009de1  00000000  00000000  000407a7  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0004691e  00000000  00000000  0004a588  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00090ea6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002728  00000000  00000000  00090f24  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000004 	.word	0x20000004
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080020e0 	.word	0x080020e0

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000008 	.word	0x20000008
 8000104:	080020e0 	.word	0x080020e0

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000224:	4b07      	ldr	r3, [pc, #28]	; (8000244 <HAL_Init+0x24>)
 8000226:	681a      	ldr	r2, [r3, #0]
 8000228:	4b06      	ldr	r3, [pc, #24]	; (8000244 <HAL_Init+0x24>)
 800022a:	2110      	movs	r1, #16
 800022c:	430a      	orrs	r2, r1
 800022e:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000230:	2000      	movs	r0, #0
 8000232:	f000 f809 	bl	8000248 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000236:	f001 fdfb 	bl	8001e30 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800023a:	2300      	movs	r3, #0
}
 800023c:	0018      	movs	r0, r3
 800023e:	46bd      	mov	sp, r7
 8000240:	bd80      	pop	{r7, pc}
 8000242:	46c0      	nop			; (mov r8, r8)
 8000244:	40022000 	.word	0x40022000

08000248 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000248:	b580      	push	{r7, lr}
 800024a:	b082      	sub	sp, #8
 800024c:	af00      	add	r7, sp, #0
 800024e:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000U);
 8000250:	f001 f842 	bl	80012d8 <HAL_RCC_GetHCLKFreq>
 8000254:	0002      	movs	r2, r0
 8000256:	23fa      	movs	r3, #250	; 0xfa
 8000258:	0099      	lsls	r1, r3, #2
 800025a:	0010      	movs	r0, r2
 800025c:	f7ff ff54 	bl	8000108 <__udivsi3>
 8000260:	0003      	movs	r3, r0
 8000262:	0018      	movs	r0, r3
 8000264:	f000 f90d 	bl	8000482 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 8000268:	6879      	ldr	r1, [r7, #4]
 800026a:	2301      	movs	r3, #1
 800026c:	425b      	negs	r3, r3
 800026e:	2200      	movs	r2, #0
 8000270:	0018      	movs	r0, r3
 8000272:	f000 f8e1 	bl	8000438 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
 8000276:	2300      	movs	r3, #0
}
 8000278:	0018      	movs	r0, r3
 800027a:	46bd      	mov	sp, r7
 800027c:	b002      	add	sp, #8
 800027e:	bd80      	pop	{r7, pc}

08000280 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000280:	b580      	push	{r7, lr}
 8000282:	af00      	add	r7, sp, #0
  uwTick++;
 8000284:	4b03      	ldr	r3, [pc, #12]	; (8000294 <HAL_IncTick+0x14>)
 8000286:	681b      	ldr	r3, [r3, #0]
 8000288:	1c5a      	adds	r2, r3, #1
 800028a:	4b02      	ldr	r3, [pc, #8]	; (8000294 <HAL_IncTick+0x14>)
 800028c:	601a      	str	r2, [r3, #0]
}
 800028e:	46c0      	nop			; (mov r8, r8)
 8000290:	46bd      	mov	sp, r7
 8000292:	bd80      	pop	{r7, pc}
 8000294:	20000030 	.word	0x20000030

08000298 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000298:	b580      	push	{r7, lr}
 800029a:	af00      	add	r7, sp, #0
  return uwTick;
 800029c:	4b02      	ldr	r3, [pc, #8]	; (80002a8 <HAL_GetTick+0x10>)
 800029e:	681b      	ldr	r3, [r3, #0]
}
 80002a0:	0018      	movs	r0, r3
 80002a2:	46bd      	mov	sp, r7
 80002a4:	bd80      	pop	{r7, pc}
 80002a6:	46c0      	nop			; (mov r8, r8)
 80002a8:	20000030 	.word	0x20000030

080002ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 80002ac:	b580      	push	{r7, lr}
 80002ae:	b084      	sub	sp, #16
 80002b0:	af00      	add	r7, sp, #0
 80002b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80002b4:	f7ff fff0 	bl	8000298 <HAL_GetTick>
 80002b8:	0003      	movs	r3, r0
 80002ba:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80002bc:	687b      	ldr	r3, [r7, #4]
 80002be:	60fb      	str	r3, [r7, #12]
  
  /* Add a period to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80002c0:	68fb      	ldr	r3, [r7, #12]
 80002c2:	3301      	adds	r3, #1
 80002c4:	d002      	beq.n	80002cc <HAL_Delay+0x20>
  {
     wait++;
 80002c6:	68fb      	ldr	r3, [r7, #12]
 80002c8:	3301      	adds	r3, #1
 80002ca:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80002cc:	46c0      	nop			; (mov r8, r8)
 80002ce:	f7ff ffe3 	bl	8000298 <HAL_GetTick>
 80002d2:	0002      	movs	r2, r0
 80002d4:	68bb      	ldr	r3, [r7, #8]
 80002d6:	1ad3      	subs	r3, r2, r3
 80002d8:	68fa      	ldr	r2, [r7, #12]
 80002da:	429a      	cmp	r2, r3
 80002dc:	d8f7      	bhi.n	80002ce <HAL_Delay+0x22>
  {
  }
}
 80002de:	46c0      	nop			; (mov r8, r8)
 80002e0:	46bd      	mov	sp, r7
 80002e2:	b004      	add	sp, #16
 80002e4:	bd80      	pop	{r7, pc}
	...

080002e8 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80002e8:	b580      	push	{r7, lr}
 80002ea:	b082      	sub	sp, #8
 80002ec:	af00      	add	r7, sp, #0
 80002ee:	0002      	movs	r2, r0
 80002f0:	1dfb      	adds	r3, r7, #7
 80002f2:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80002f4:	1dfb      	adds	r3, r7, #7
 80002f6:	781b      	ldrb	r3, [r3, #0]
 80002f8:	001a      	movs	r2, r3
 80002fa:	231f      	movs	r3, #31
 80002fc:	401a      	ands	r2, r3
 80002fe:	4b04      	ldr	r3, [pc, #16]	; (8000310 <NVIC_EnableIRQ+0x28>)
 8000300:	2101      	movs	r1, #1
 8000302:	4091      	lsls	r1, r2
 8000304:	000a      	movs	r2, r1
 8000306:	601a      	str	r2, [r3, #0]
}
 8000308:	46c0      	nop			; (mov r8, r8)
 800030a:	46bd      	mov	sp, r7
 800030c:	b002      	add	sp, #8
 800030e:	bd80      	pop	{r7, pc}
 8000310:	e000e100 	.word	0xe000e100

08000314 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000314:	b590      	push	{r4, r7, lr}
 8000316:	b083      	sub	sp, #12
 8000318:	af00      	add	r7, sp, #0
 800031a:	0002      	movs	r2, r0
 800031c:	6039      	str	r1, [r7, #0]
 800031e:	1dfb      	adds	r3, r7, #7
 8000320:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
 8000322:	1dfb      	adds	r3, r7, #7
 8000324:	781b      	ldrb	r3, [r3, #0]
 8000326:	2b7f      	cmp	r3, #127	; 0x7f
 8000328:	d932      	bls.n	8000390 <NVIC_SetPriority+0x7c>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800032a:	4a2f      	ldr	r2, [pc, #188]	; (80003e8 <NVIC_SetPriority+0xd4>)
 800032c:	1dfb      	adds	r3, r7, #7
 800032e:	781b      	ldrb	r3, [r3, #0]
 8000330:	0019      	movs	r1, r3
 8000332:	230f      	movs	r3, #15
 8000334:	400b      	ands	r3, r1
 8000336:	3b08      	subs	r3, #8
 8000338:	089b      	lsrs	r3, r3, #2
 800033a:	3306      	adds	r3, #6
 800033c:	009b      	lsls	r3, r3, #2
 800033e:	18d3      	adds	r3, r2, r3
 8000340:	3304      	adds	r3, #4
 8000342:	681b      	ldr	r3, [r3, #0]
 8000344:	1dfa      	adds	r2, r7, #7
 8000346:	7812      	ldrb	r2, [r2, #0]
 8000348:	0011      	movs	r1, r2
 800034a:	2203      	movs	r2, #3
 800034c:	400a      	ands	r2, r1
 800034e:	00d2      	lsls	r2, r2, #3
 8000350:	21ff      	movs	r1, #255	; 0xff
 8000352:	4091      	lsls	r1, r2
 8000354:	000a      	movs	r2, r1
 8000356:	43d2      	mvns	r2, r2
 8000358:	401a      	ands	r2, r3
 800035a:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800035c:	683b      	ldr	r3, [r7, #0]
 800035e:	019b      	lsls	r3, r3, #6
 8000360:	22ff      	movs	r2, #255	; 0xff
 8000362:	401a      	ands	r2, r3
 8000364:	1dfb      	adds	r3, r7, #7
 8000366:	781b      	ldrb	r3, [r3, #0]
 8000368:	0018      	movs	r0, r3
 800036a:	2303      	movs	r3, #3
 800036c:	4003      	ands	r3, r0
 800036e:	00db      	lsls	r3, r3, #3
 8000370:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000372:	481d      	ldr	r0, [pc, #116]	; (80003e8 <NVIC_SetPriority+0xd4>)
 8000374:	1dfb      	adds	r3, r7, #7
 8000376:	781b      	ldrb	r3, [r3, #0]
 8000378:	001c      	movs	r4, r3
 800037a:	230f      	movs	r3, #15
 800037c:	4023      	ands	r3, r4
 800037e:	3b08      	subs	r3, #8
 8000380:	089b      	lsrs	r3, r3, #2
 8000382:	430a      	orrs	r2, r1
 8000384:	3306      	adds	r3, #6
 8000386:	009b      	lsls	r3, r3, #2
 8000388:	18c3      	adds	r3, r0, r3
 800038a:	3304      	adds	r3, #4
 800038c:	601a      	str	r2, [r3, #0]
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800038e:	e027      	b.n	80003e0 <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000390:	4a16      	ldr	r2, [pc, #88]	; (80003ec <NVIC_SetPriority+0xd8>)
 8000392:	1dfb      	adds	r3, r7, #7
 8000394:	781b      	ldrb	r3, [r3, #0]
 8000396:	b25b      	sxtb	r3, r3
 8000398:	089b      	lsrs	r3, r3, #2
 800039a:	33c0      	adds	r3, #192	; 0xc0
 800039c:	009b      	lsls	r3, r3, #2
 800039e:	589b      	ldr	r3, [r3, r2]
 80003a0:	1dfa      	adds	r2, r7, #7
 80003a2:	7812      	ldrb	r2, [r2, #0]
 80003a4:	0011      	movs	r1, r2
 80003a6:	2203      	movs	r2, #3
 80003a8:	400a      	ands	r2, r1
 80003aa:	00d2      	lsls	r2, r2, #3
 80003ac:	21ff      	movs	r1, #255	; 0xff
 80003ae:	4091      	lsls	r1, r2
 80003b0:	000a      	movs	r2, r1
 80003b2:	43d2      	mvns	r2, r2
 80003b4:	401a      	ands	r2, r3
 80003b6:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80003b8:	683b      	ldr	r3, [r7, #0]
 80003ba:	019b      	lsls	r3, r3, #6
 80003bc:	22ff      	movs	r2, #255	; 0xff
 80003be:	401a      	ands	r2, r3
 80003c0:	1dfb      	adds	r3, r7, #7
 80003c2:	781b      	ldrb	r3, [r3, #0]
 80003c4:	0018      	movs	r0, r3
 80003c6:	2303      	movs	r3, #3
 80003c8:	4003      	ands	r3, r0
 80003ca:	00db      	lsls	r3, r3, #3
 80003cc:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80003ce:	4807      	ldr	r0, [pc, #28]	; (80003ec <NVIC_SetPriority+0xd8>)
 80003d0:	1dfb      	adds	r3, r7, #7
 80003d2:	781b      	ldrb	r3, [r3, #0]
 80003d4:	b25b      	sxtb	r3, r3
 80003d6:	089b      	lsrs	r3, r3, #2
 80003d8:	430a      	orrs	r2, r1
 80003da:	33c0      	adds	r3, #192	; 0xc0
 80003dc:	009b      	lsls	r3, r3, #2
 80003de:	501a      	str	r2, [r3, r0]
}
 80003e0:	46c0      	nop			; (mov r8, r8)
 80003e2:	46bd      	mov	sp, r7
 80003e4:	b003      	add	sp, #12
 80003e6:	bd90      	pop	{r4, r7, pc}
 80003e8:	e000ed00 	.word	0xe000ed00
 80003ec:	e000e100 	.word	0xe000e100

080003f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80003f0:	b580      	push	{r7, lr}
 80003f2:	b082      	sub	sp, #8
 80003f4:	af00      	add	r7, sp, #0
 80003f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80003f8:	687b      	ldr	r3, [r7, #4]
 80003fa:	3b01      	subs	r3, #1
 80003fc:	4a0c      	ldr	r2, [pc, #48]	; (8000430 <SysTick_Config+0x40>)
 80003fe:	4293      	cmp	r3, r2
 8000400:	d901      	bls.n	8000406 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000402:	2301      	movs	r3, #1
 8000404:	e010      	b.n	8000428 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000406:	4b0b      	ldr	r3, [pc, #44]	; (8000434 <SysTick_Config+0x44>)
 8000408:	687a      	ldr	r2, [r7, #4]
 800040a:	3a01      	subs	r2, #1
 800040c:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800040e:	2301      	movs	r3, #1
 8000410:	425b      	negs	r3, r3
 8000412:	2103      	movs	r1, #3
 8000414:	0018      	movs	r0, r3
 8000416:	f7ff ff7d 	bl	8000314 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800041a:	4b06      	ldr	r3, [pc, #24]	; (8000434 <SysTick_Config+0x44>)
 800041c:	2200      	movs	r2, #0
 800041e:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000420:	4b04      	ldr	r3, [pc, #16]	; (8000434 <SysTick_Config+0x44>)
 8000422:	2207      	movs	r2, #7
 8000424:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000426:	2300      	movs	r3, #0
}
 8000428:	0018      	movs	r0, r3
 800042a:	46bd      	mov	sp, r7
 800042c:	b002      	add	sp, #8
 800042e:	bd80      	pop	{r7, pc}
 8000430:	00ffffff 	.word	0x00ffffff
 8000434:	e000e010 	.word	0xe000e010

08000438 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000438:	b580      	push	{r7, lr}
 800043a:	b084      	sub	sp, #16
 800043c:	af00      	add	r7, sp, #0
 800043e:	60b9      	str	r1, [r7, #8]
 8000440:	607a      	str	r2, [r7, #4]
 8000442:	210f      	movs	r1, #15
 8000444:	187b      	adds	r3, r7, r1
 8000446:	1c02      	adds	r2, r0, #0
 8000448:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800044a:	68ba      	ldr	r2, [r7, #8]
 800044c:	187b      	adds	r3, r7, r1
 800044e:	781b      	ldrb	r3, [r3, #0]
 8000450:	b25b      	sxtb	r3, r3
 8000452:	0011      	movs	r1, r2
 8000454:	0018      	movs	r0, r3
 8000456:	f7ff ff5d 	bl	8000314 <NVIC_SetPriority>
}
 800045a:	46c0      	nop			; (mov r8, r8)
 800045c:	46bd      	mov	sp, r7
 800045e:	b004      	add	sp, #16
 8000460:	bd80      	pop	{r7, pc}

08000462 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000462:	b580      	push	{r7, lr}
 8000464:	b082      	sub	sp, #8
 8000466:	af00      	add	r7, sp, #0
 8000468:	0002      	movs	r2, r0
 800046a:	1dfb      	adds	r3, r7, #7
 800046c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800046e:	1dfb      	adds	r3, r7, #7
 8000470:	781b      	ldrb	r3, [r3, #0]
 8000472:	b25b      	sxtb	r3, r3
 8000474:	0018      	movs	r0, r3
 8000476:	f7ff ff37 	bl	80002e8 <NVIC_EnableIRQ>
}
 800047a:	46c0      	nop			; (mov r8, r8)
 800047c:	46bd      	mov	sp, r7
 800047e:	b002      	add	sp, #8
 8000480:	bd80      	pop	{r7, pc}

08000482 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000482:	b580      	push	{r7, lr}
 8000484:	b082      	sub	sp, #8
 8000486:	af00      	add	r7, sp, #0
 8000488:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800048a:	687b      	ldr	r3, [r7, #4]
 800048c:	0018      	movs	r0, r3
 800048e:	f7ff ffaf 	bl	80003f0 <SysTick_Config>
 8000492:	0003      	movs	r3, r0
}
 8000494:	0018      	movs	r0, r3
 8000496:	46bd      	mov	sp, r7
 8000498:	b002      	add	sp, #8
 800049a:	bd80      	pop	{r7, pc}

0800049c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 800049c:	b580      	push	{r7, lr}
 800049e:	b086      	sub	sp, #24
 80004a0:	af00      	add	r7, sp, #0
 80004a2:	6078      	str	r0, [r7, #4]
 80004a4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80004a6:	2300      	movs	r3, #0
 80004a8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80004aa:	2300      	movs	r3, #0
 80004ac:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 80004ae:	2300      	movs	r3, #0
 80004b0:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 80004b2:	e14f      	b.n	8000754 <HAL_GPIO_Init+0x2b8>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80004b4:	683b      	ldr	r3, [r7, #0]
 80004b6:	681b      	ldr	r3, [r3, #0]
 80004b8:	2101      	movs	r1, #1
 80004ba:	697a      	ldr	r2, [r7, #20]
 80004bc:	4091      	lsls	r1, r2
 80004be:	000a      	movs	r2, r1
 80004c0:	4013      	ands	r3, r2
 80004c2:	60fb      	str	r3, [r7, #12]
    
    if(iocurrent)
 80004c4:	68fb      	ldr	r3, [r7, #12]
 80004c6:	2b00      	cmp	r3, #0
 80004c8:	d100      	bne.n	80004cc <HAL_GPIO_Init+0x30>
 80004ca:	e140      	b.n	800074e <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 80004cc:	683b      	ldr	r3, [r7, #0]
 80004ce:	685b      	ldr	r3, [r3, #4]
 80004d0:	2b02      	cmp	r3, #2
 80004d2:	d003      	beq.n	80004dc <HAL_GPIO_Init+0x40>
 80004d4:	683b      	ldr	r3, [r7, #0]
 80004d6:	685b      	ldr	r3, [r3, #4]
 80004d8:	2b12      	cmp	r3, #18
 80004da:	d123      	bne.n	8000524 <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */ 
        temp = GPIOx->AFR[position >> 3];
 80004dc:	697b      	ldr	r3, [r7, #20]
 80004de:	08da      	lsrs	r2, r3, #3
 80004e0:	687b      	ldr	r3, [r7, #4]
 80004e2:	3208      	adds	r2, #8
 80004e4:	0092      	lsls	r2, r2, #2
 80004e6:	58d3      	ldr	r3, [r2, r3]
 80004e8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 80004ea:	697b      	ldr	r3, [r7, #20]
 80004ec:	2207      	movs	r2, #7
 80004ee:	4013      	ands	r3, r2
 80004f0:	009b      	lsls	r3, r3, #2
 80004f2:	220f      	movs	r2, #15
 80004f4:	409a      	lsls	r2, r3
 80004f6:	0013      	movs	r3, r2
 80004f8:	43da      	mvns	r2, r3
 80004fa:	693b      	ldr	r3, [r7, #16]
 80004fc:	4013      	ands	r3, r2
 80004fe:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));       
 8000500:	683b      	ldr	r3, [r7, #0]
 8000502:	691a      	ldr	r2, [r3, #16]
 8000504:	697b      	ldr	r3, [r7, #20]
 8000506:	2107      	movs	r1, #7
 8000508:	400b      	ands	r3, r1
 800050a:	009b      	lsls	r3, r3, #2
 800050c:	409a      	lsls	r2, r3
 800050e:	0013      	movs	r3, r2
 8000510:	693a      	ldr	r2, [r7, #16]
 8000512:	4313      	orrs	r3, r2
 8000514:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8000516:	697b      	ldr	r3, [r7, #20]
 8000518:	08da      	lsrs	r2, r3, #3
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	3208      	adds	r2, #8
 800051e:	0092      	lsls	r2, r2, #2
 8000520:	6939      	ldr	r1, [r7, #16]
 8000522:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000524:	687b      	ldr	r3, [r7, #4]
 8000526:	681b      	ldr	r3, [r3, #0]
 8000528:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 800052a:	697b      	ldr	r3, [r7, #20]
 800052c:	005b      	lsls	r3, r3, #1
 800052e:	2203      	movs	r2, #3
 8000530:	409a      	lsls	r2, r3
 8000532:	0013      	movs	r3, r2
 8000534:	43da      	mvns	r2, r3
 8000536:	693b      	ldr	r3, [r7, #16]
 8000538:	4013      	ands	r3, r2
 800053a:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800053c:	683b      	ldr	r3, [r7, #0]
 800053e:	685b      	ldr	r3, [r3, #4]
 8000540:	2203      	movs	r2, #3
 8000542:	401a      	ands	r2, r3
 8000544:	697b      	ldr	r3, [r7, #20]
 8000546:	005b      	lsls	r3, r3, #1
 8000548:	409a      	lsls	r2, r3
 800054a:	0013      	movs	r3, r2
 800054c:	693a      	ldr	r2, [r7, #16]
 800054e:	4313      	orrs	r3, r2
 8000550:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	693a      	ldr	r2, [r7, #16]
 8000556:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000558:	683b      	ldr	r3, [r7, #0]
 800055a:	685b      	ldr	r3, [r3, #4]
 800055c:	2b01      	cmp	r3, #1
 800055e:	d00b      	beq.n	8000578 <HAL_GPIO_Init+0xdc>
 8000560:	683b      	ldr	r3, [r7, #0]
 8000562:	685b      	ldr	r3, [r3, #4]
 8000564:	2b02      	cmp	r3, #2
 8000566:	d007      	beq.n	8000578 <HAL_GPIO_Init+0xdc>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000568:	683b      	ldr	r3, [r7, #0]
 800056a:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800056c:	2b11      	cmp	r3, #17
 800056e:	d003      	beq.n	8000578 <HAL_GPIO_Init+0xdc>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000570:	683b      	ldr	r3, [r7, #0]
 8000572:	685b      	ldr	r3, [r3, #4]
 8000574:	2b12      	cmp	r3, #18
 8000576:	d130      	bne.n	80005da <HAL_GPIO_Init+0x13e>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000578:	687b      	ldr	r3, [r7, #4]
 800057a:	689b      	ldr	r3, [r3, #8]
 800057c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800057e:	697b      	ldr	r3, [r7, #20]
 8000580:	005b      	lsls	r3, r3, #1
 8000582:	2203      	movs	r2, #3
 8000584:	409a      	lsls	r2, r3
 8000586:	0013      	movs	r3, r2
 8000588:	43da      	mvns	r2, r3
 800058a:	693b      	ldr	r3, [r7, #16]
 800058c:	4013      	ands	r3, r2
 800058e:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 8000590:	683b      	ldr	r3, [r7, #0]
 8000592:	68da      	ldr	r2, [r3, #12]
 8000594:	697b      	ldr	r3, [r7, #20]
 8000596:	005b      	lsls	r3, r3, #1
 8000598:	409a      	lsls	r2, r3
 800059a:	0013      	movs	r3, r2
 800059c:	693a      	ldr	r2, [r7, #16]
 800059e:	4313      	orrs	r3, r2
 80005a0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80005a2:	687b      	ldr	r3, [r7, #4]
 80005a4:	693a      	ldr	r2, [r7, #16]
 80005a6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	685b      	ldr	r3, [r3, #4]
 80005ac:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 80005ae:	2201      	movs	r2, #1
 80005b0:	697b      	ldr	r3, [r7, #20]
 80005b2:	409a      	lsls	r2, r3
 80005b4:	0013      	movs	r3, r2
 80005b6:	43da      	mvns	r2, r3
 80005b8:	693b      	ldr	r3, [r7, #16]
 80005ba:	4013      	ands	r3, r2
 80005bc:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80005be:	683b      	ldr	r3, [r7, #0]
 80005c0:	685b      	ldr	r3, [r3, #4]
 80005c2:	091b      	lsrs	r3, r3, #4
 80005c4:	2201      	movs	r2, #1
 80005c6:	401a      	ands	r2, r3
 80005c8:	697b      	ldr	r3, [r7, #20]
 80005ca:	409a      	lsls	r2, r3
 80005cc:	0013      	movs	r3, r2
 80005ce:	693a      	ldr	r2, [r7, #16]
 80005d0:	4313      	orrs	r3, r2
 80005d2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	693a      	ldr	r2, [r7, #16]
 80005d8:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	68db      	ldr	r3, [r3, #12]
 80005de:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2U));
 80005e0:	697b      	ldr	r3, [r7, #20]
 80005e2:	005b      	lsls	r3, r3, #1
 80005e4:	2203      	movs	r2, #3
 80005e6:	409a      	lsls	r2, r3
 80005e8:	0013      	movs	r3, r2
 80005ea:	43da      	mvns	r2, r3
 80005ec:	693b      	ldr	r3, [r7, #16]
 80005ee:	4013      	ands	r3, r2
 80005f0:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 80005f2:	683b      	ldr	r3, [r7, #0]
 80005f4:	689a      	ldr	r2, [r3, #8]
 80005f6:	697b      	ldr	r3, [r7, #20]
 80005f8:	005b      	lsls	r3, r3, #1
 80005fa:	409a      	lsls	r2, r3
 80005fc:	0013      	movs	r3, r2
 80005fe:	693a      	ldr	r2, [r7, #16]
 8000600:	4313      	orrs	r3, r2
 8000602:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	693a      	ldr	r2, [r7, #16]
 8000608:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 800060a:	683b      	ldr	r3, [r7, #0]
 800060c:	685a      	ldr	r2, [r3, #4]
 800060e:	2380      	movs	r3, #128	; 0x80
 8000610:	055b      	lsls	r3, r3, #21
 8000612:	4013      	ands	r3, r2
 8000614:	d100      	bne.n	8000618 <HAL_GPIO_Init+0x17c>
 8000616:	e09a      	b.n	800074e <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000618:	4b54      	ldr	r3, [pc, #336]	; (800076c <HAL_GPIO_Init+0x2d0>)
 800061a:	699a      	ldr	r2, [r3, #24]
 800061c:	4b53      	ldr	r3, [pc, #332]	; (800076c <HAL_GPIO_Init+0x2d0>)
 800061e:	2101      	movs	r1, #1
 8000620:	430a      	orrs	r2, r1
 8000622:	619a      	str	r2, [r3, #24]
 8000624:	4b51      	ldr	r3, [pc, #324]	; (800076c <HAL_GPIO_Init+0x2d0>)
 8000626:	699b      	ldr	r3, [r3, #24]
 8000628:	2201      	movs	r2, #1
 800062a:	4013      	ands	r3, r2
 800062c:	60bb      	str	r3, [r7, #8]
 800062e:	68bb      	ldr	r3, [r7, #8]
  
        temp = SYSCFG->EXTICR[position >> 2];
 8000630:	4a4f      	ldr	r2, [pc, #316]	; (8000770 <HAL_GPIO_Init+0x2d4>)
 8000632:	697b      	ldr	r3, [r7, #20]
 8000634:	089b      	lsrs	r3, r3, #2
 8000636:	3302      	adds	r3, #2
 8000638:	009b      	lsls	r3, r3, #2
 800063a:	589b      	ldr	r3, [r3, r2]
 800063c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 800063e:	697b      	ldr	r3, [r7, #20]
 8000640:	2203      	movs	r2, #3
 8000642:	4013      	ands	r3, r2
 8000644:	009b      	lsls	r3, r3, #2
 8000646:	220f      	movs	r2, #15
 8000648:	409a      	lsls	r2, r3
 800064a:	0013      	movs	r3, r2
 800064c:	43da      	mvns	r2, r3
 800064e:	693b      	ldr	r3, [r7, #16]
 8000650:	4013      	ands	r3, r2
 8000652:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000654:	687a      	ldr	r2, [r7, #4]
 8000656:	2390      	movs	r3, #144	; 0x90
 8000658:	05db      	lsls	r3, r3, #23
 800065a:	429a      	cmp	r2, r3
 800065c:	d013      	beq.n	8000686 <HAL_GPIO_Init+0x1ea>
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	4a44      	ldr	r2, [pc, #272]	; (8000774 <HAL_GPIO_Init+0x2d8>)
 8000662:	4293      	cmp	r3, r2
 8000664:	d00d      	beq.n	8000682 <HAL_GPIO_Init+0x1e6>
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	4a43      	ldr	r2, [pc, #268]	; (8000778 <HAL_GPIO_Init+0x2dc>)
 800066a:	4293      	cmp	r3, r2
 800066c:	d007      	beq.n	800067e <HAL_GPIO_Init+0x1e2>
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	4a42      	ldr	r2, [pc, #264]	; (800077c <HAL_GPIO_Init+0x2e0>)
 8000672:	4293      	cmp	r3, r2
 8000674:	d101      	bne.n	800067a <HAL_GPIO_Init+0x1de>
 8000676:	2303      	movs	r3, #3
 8000678:	e006      	b.n	8000688 <HAL_GPIO_Init+0x1ec>
 800067a:	2305      	movs	r3, #5
 800067c:	e004      	b.n	8000688 <HAL_GPIO_Init+0x1ec>
 800067e:	2302      	movs	r3, #2
 8000680:	e002      	b.n	8000688 <HAL_GPIO_Init+0x1ec>
 8000682:	2301      	movs	r3, #1
 8000684:	e000      	b.n	8000688 <HAL_GPIO_Init+0x1ec>
 8000686:	2300      	movs	r3, #0
 8000688:	697a      	ldr	r2, [r7, #20]
 800068a:	2103      	movs	r1, #3
 800068c:	400a      	ands	r2, r1
 800068e:	0092      	lsls	r2, r2, #2
 8000690:	4093      	lsls	r3, r2
 8000692:	693a      	ldr	r2, [r7, #16]
 8000694:	4313      	orrs	r3, r2
 8000696:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8000698:	4935      	ldr	r1, [pc, #212]	; (8000770 <HAL_GPIO_Init+0x2d4>)
 800069a:	697b      	ldr	r3, [r7, #20]
 800069c:	089b      	lsrs	r3, r3, #2
 800069e:	3302      	adds	r3, #2
 80006a0:	009b      	lsls	r3, r3, #2
 80006a2:	693a      	ldr	r2, [r7, #16]
 80006a4:	505a      	str	r2, [r3, r1]
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80006a6:	4b36      	ldr	r3, [pc, #216]	; (8000780 <HAL_GPIO_Init+0x2e4>)
 80006a8:	681b      	ldr	r3, [r3, #0]
 80006aa:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80006ac:	68fb      	ldr	r3, [r7, #12]
 80006ae:	43da      	mvns	r2, r3
 80006b0:	693b      	ldr	r3, [r7, #16]
 80006b2:	4013      	ands	r3, r2
 80006b4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80006b6:	683b      	ldr	r3, [r7, #0]
 80006b8:	685a      	ldr	r2, [r3, #4]
 80006ba:	2380      	movs	r3, #128	; 0x80
 80006bc:	025b      	lsls	r3, r3, #9
 80006be:	4013      	ands	r3, r2
 80006c0:	d003      	beq.n	80006ca <HAL_GPIO_Init+0x22e>
        {
          SET_BIT(temp, iocurrent); 
 80006c2:	693a      	ldr	r2, [r7, #16]
 80006c4:	68fb      	ldr	r3, [r7, #12]
 80006c6:	4313      	orrs	r3, r2
 80006c8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80006ca:	4b2d      	ldr	r3, [pc, #180]	; (8000780 <HAL_GPIO_Init+0x2e4>)
 80006cc:	693a      	ldr	r2, [r7, #16]
 80006ce:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 80006d0:	4b2b      	ldr	r3, [pc, #172]	; (8000780 <HAL_GPIO_Init+0x2e4>)
 80006d2:	685b      	ldr	r3, [r3, #4]
 80006d4:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);      
 80006d6:	68fb      	ldr	r3, [r7, #12]
 80006d8:	43da      	mvns	r2, r3
 80006da:	693b      	ldr	r3, [r7, #16]
 80006dc:	4013      	ands	r3, r2
 80006de:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80006e0:	683b      	ldr	r3, [r7, #0]
 80006e2:	685a      	ldr	r2, [r3, #4]
 80006e4:	2380      	movs	r3, #128	; 0x80
 80006e6:	029b      	lsls	r3, r3, #10
 80006e8:	4013      	ands	r3, r2
 80006ea:	d003      	beq.n	80006f4 <HAL_GPIO_Init+0x258>
        { 
          SET_BIT(temp, iocurrent); 
 80006ec:	693a      	ldr	r2, [r7, #16]
 80006ee:	68fb      	ldr	r3, [r7, #12]
 80006f0:	4313      	orrs	r3, r2
 80006f2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80006f4:	4b22      	ldr	r3, [pc, #136]	; (8000780 <HAL_GPIO_Init+0x2e4>)
 80006f6:	693a      	ldr	r2, [r7, #16]
 80006f8:	605a      	str	r2, [r3, #4]
  
        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80006fa:	4b21      	ldr	r3, [pc, #132]	; (8000780 <HAL_GPIO_Init+0x2e4>)
 80006fc:	689b      	ldr	r3, [r3, #8]
 80006fe:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8000700:	68fb      	ldr	r3, [r7, #12]
 8000702:	43da      	mvns	r2, r3
 8000704:	693b      	ldr	r3, [r7, #16]
 8000706:	4013      	ands	r3, r2
 8000708:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800070a:	683b      	ldr	r3, [r7, #0]
 800070c:	685a      	ldr	r2, [r3, #4]
 800070e:	2380      	movs	r3, #128	; 0x80
 8000710:	035b      	lsls	r3, r3, #13
 8000712:	4013      	ands	r3, r2
 8000714:	d003      	beq.n	800071e <HAL_GPIO_Init+0x282>
        {
          SET_BIT(temp, iocurrent); 
 8000716:	693a      	ldr	r2, [r7, #16]
 8000718:	68fb      	ldr	r3, [r7, #12]
 800071a:	4313      	orrs	r3, r2
 800071c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800071e:	4b18      	ldr	r3, [pc, #96]	; (8000780 <HAL_GPIO_Init+0x2e4>)
 8000720:	693a      	ldr	r2, [r7, #16]
 8000722:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000724:	4b16      	ldr	r3, [pc, #88]	; (8000780 <HAL_GPIO_Init+0x2e4>)
 8000726:	68db      	ldr	r3, [r3, #12]
 8000728:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 800072a:	68fb      	ldr	r3, [r7, #12]
 800072c:	43da      	mvns	r2, r3
 800072e:	693b      	ldr	r3, [r7, #16]
 8000730:	4013      	ands	r3, r2
 8000732:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000734:	683b      	ldr	r3, [r7, #0]
 8000736:	685a      	ldr	r2, [r3, #4]
 8000738:	2380      	movs	r3, #128	; 0x80
 800073a:	039b      	lsls	r3, r3, #14
 800073c:	4013      	ands	r3, r2
 800073e:	d003      	beq.n	8000748 <HAL_GPIO_Init+0x2ac>
        {
          SET_BIT(temp, iocurrent); 
 8000740:	693a      	ldr	r2, [r7, #16]
 8000742:	68fb      	ldr	r3, [r7, #12]
 8000744:	4313      	orrs	r3, r2
 8000746:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000748:	4b0d      	ldr	r3, [pc, #52]	; (8000780 <HAL_GPIO_Init+0x2e4>)
 800074a:	693a      	ldr	r2, [r7, #16]
 800074c:	60da      	str	r2, [r3, #12]
      }
    }
    
    position++;
 800074e:	697b      	ldr	r3, [r7, #20]
 8000750:	3301      	adds	r3, #1
 8000752:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000754:	683b      	ldr	r3, [r7, #0]
 8000756:	681a      	ldr	r2, [r3, #0]
 8000758:	697b      	ldr	r3, [r7, #20]
 800075a:	40da      	lsrs	r2, r3
 800075c:	1e13      	subs	r3, r2, #0
 800075e:	d000      	beq.n	8000762 <HAL_GPIO_Init+0x2c6>
 8000760:	e6a8      	b.n	80004b4 <HAL_GPIO_Init+0x18>
  } 
}
 8000762:	46c0      	nop			; (mov r8, r8)
 8000764:	46bd      	mov	sp, r7
 8000766:	b006      	add	sp, #24
 8000768:	bd80      	pop	{r7, pc}
 800076a:	46c0      	nop			; (mov r8, r8)
 800076c:	40021000 	.word	0x40021000
 8000770:	40010000 	.word	0x40010000
 8000774:	48000400 	.word	0x48000400
 8000778:	48000800 	.word	0x48000800
 800077c:	48000c00 	.word	0x48000c00
 8000780:	40010400 	.word	0x40010400

08000784 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	b084      	sub	sp, #16
 8000788:	af00      	add	r7, sp, #0
 800078a:	6078      	str	r0, [r7, #4]
 800078c:	000a      	movs	r2, r1
 800078e:	1cbb      	adds	r3, r7, #2
 8000790:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	691b      	ldr	r3, [r3, #16]
 8000796:	1cba      	adds	r2, r7, #2
 8000798:	8812      	ldrh	r2, [r2, #0]
 800079a:	4013      	ands	r3, r2
 800079c:	d004      	beq.n	80007a8 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 800079e:	230f      	movs	r3, #15
 80007a0:	18fb      	adds	r3, r7, r3
 80007a2:	2201      	movs	r2, #1
 80007a4:	701a      	strb	r2, [r3, #0]
 80007a6:	e003      	b.n	80007b0 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80007a8:	230f      	movs	r3, #15
 80007aa:	18fb      	adds	r3, r7, r3
 80007ac:	2200      	movs	r2, #0
 80007ae:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 80007b0:	230f      	movs	r3, #15
 80007b2:	18fb      	adds	r3, r7, r3
 80007b4:	781b      	ldrb	r3, [r3, #0]
  }
 80007b6:	0018      	movs	r0, r3
 80007b8:	46bd      	mov	sp, r7
 80007ba:	b004      	add	sp, #16
 80007bc:	bd80      	pop	{r7, pc}

080007be <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80007be:	b580      	push	{r7, lr}
 80007c0:	b082      	sub	sp, #8
 80007c2:	af00      	add	r7, sp, #0
 80007c4:	6078      	str	r0, [r7, #4]
 80007c6:	0008      	movs	r0, r1
 80007c8:	0011      	movs	r1, r2
 80007ca:	1cbb      	adds	r3, r7, #2
 80007cc:	1c02      	adds	r2, r0, #0
 80007ce:	801a      	strh	r2, [r3, #0]
 80007d0:	1c7b      	adds	r3, r7, #1
 80007d2:	1c0a      	adds	r2, r1, #0
 80007d4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80007d6:	1c7b      	adds	r3, r7, #1
 80007d8:	781b      	ldrb	r3, [r3, #0]
 80007da:	2b00      	cmp	r3, #0
 80007dc:	d004      	beq.n	80007e8 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80007de:	1cbb      	adds	r3, r7, #2
 80007e0:	881a      	ldrh	r2, [r3, #0]
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80007e6:	e003      	b.n	80007f0 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80007e8:	1cbb      	adds	r3, r7, #2
 80007ea:	881a      	ldrh	r2, [r3, #0]
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	629a      	str	r2, [r3, #40]	; 0x28
}
 80007f0:	46c0      	nop			; (mov r8, r8)
 80007f2:	46bd      	mov	sp, r7
 80007f4:	b002      	add	sp, #8
 80007f6:	bd80      	pop	{r7, pc}

080007f8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b082      	sub	sp, #8
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	2b00      	cmp	r3, #0
 8000804:	d101      	bne.n	800080a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8000806:	2301      	movs	r3, #1
 8000808:	e082      	b.n	8000910 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	2241      	movs	r2, #65	; 0x41
 800080e:	5c9b      	ldrb	r3, [r3, r2]
 8000810:	b2db      	uxtb	r3, r3
 8000812:	2b00      	cmp	r3, #0
 8000814:	d107      	bne.n	8000826 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	2240      	movs	r2, #64	; 0x40
 800081a:	2100      	movs	r1, #0
 800081c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	0018      	movs	r0, r3
 8000822:	f001 fb29 	bl	8001e78 <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	2241      	movs	r2, #65	; 0x41
 800082a:	2124      	movs	r1, #36	; 0x24
 800082c:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	681b      	ldr	r3, [r3, #0]
 8000832:	681a      	ldr	r2, [r3, #0]
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	681b      	ldr	r3, [r3, #0]
 8000838:	2101      	movs	r1, #1
 800083a:	438a      	bics	r2, r1
 800083c:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	685a      	ldr	r2, [r3, #4]
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	681b      	ldr	r3, [r3, #0]
 8000846:	4934      	ldr	r1, [pc, #208]	; (8000918 <HAL_I2C_Init+0x120>)
 8000848:	400a      	ands	r2, r1
 800084a:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	689a      	ldr	r2, [r3, #8]
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	681b      	ldr	r3, [r3, #0]
 8000856:	4931      	ldr	r1, [pc, #196]	; (800091c <HAL_I2C_Init+0x124>)
 8000858:	400a      	ands	r2, r1
 800085a:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	68db      	ldr	r3, [r3, #12]
 8000860:	2b01      	cmp	r3, #1
 8000862:	d108      	bne.n	8000876 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	689a      	ldr	r2, [r3, #8]
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	681b      	ldr	r3, [r3, #0]
 800086c:	2180      	movs	r1, #128	; 0x80
 800086e:	0209      	lsls	r1, r1, #8
 8000870:	430a      	orrs	r2, r1
 8000872:	609a      	str	r2, [r3, #8]
 8000874:	e007      	b.n	8000886 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	689a      	ldr	r2, [r3, #8]
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	681b      	ldr	r3, [r3, #0]
 800087e:	2184      	movs	r1, #132	; 0x84
 8000880:	0209      	lsls	r1, r1, #8
 8000882:	430a      	orrs	r2, r1
 8000884:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	68db      	ldr	r3, [r3, #12]
 800088a:	2b02      	cmp	r3, #2
 800088c:	d104      	bne.n	8000898 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	681b      	ldr	r3, [r3, #0]
 8000892:	2280      	movs	r2, #128	; 0x80
 8000894:	0112      	lsls	r2, r2, #4
 8000896:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	685a      	ldr	r2, [r3, #4]
 800089e:	687b      	ldr	r3, [r7, #4]
 80008a0:	681b      	ldr	r3, [r3, #0]
 80008a2:	491f      	ldr	r1, [pc, #124]	; (8000920 <HAL_I2C_Init+0x128>)
 80008a4:	430a      	orrs	r2, r1
 80008a6:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	681b      	ldr	r3, [r3, #0]
 80008ac:	68da      	ldr	r2, [r3, #12]
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	491a      	ldr	r1, [pc, #104]	; (800091c <HAL_I2C_Init+0x124>)
 80008b4:	400a      	ands	r2, r1
 80008b6:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	691a      	ldr	r2, [r3, #16]
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	695b      	ldr	r3, [r3, #20]
 80008c0:	431a      	orrs	r2, r3
 80008c2:	0011      	movs	r1, r2
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	699b      	ldr	r3, [r3, #24]
 80008c8:	021a      	lsls	r2, r3, #8
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	681b      	ldr	r3, [r3, #0]
 80008ce:	430a      	orrs	r2, r1
 80008d0:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	69d9      	ldr	r1, [r3, #28]
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	6a1a      	ldr	r2, [r3, #32]
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	681b      	ldr	r3, [r3, #0]
 80008de:	430a      	orrs	r2, r1
 80008e0:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	681b      	ldr	r3, [r3, #0]
 80008e6:	681a      	ldr	r2, [r3, #0]
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	681b      	ldr	r3, [r3, #0]
 80008ec:	2101      	movs	r1, #1
 80008ee:	430a      	orrs	r2, r1
 80008f0:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	2200      	movs	r2, #0
 80008f6:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	2241      	movs	r2, #65	; 0x41
 80008fc:	2120      	movs	r1, #32
 80008fe:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	2200      	movs	r2, #0
 8000904:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	2242      	movs	r2, #66	; 0x42
 800090a:	2100      	movs	r1, #0
 800090c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800090e:	2300      	movs	r3, #0
}
 8000910:	0018      	movs	r0, r3
 8000912:	46bd      	mov	sp, r7
 8000914:	b002      	add	sp, #8
 8000916:	bd80      	pop	{r7, pc}
 8000918:	f0ffffff 	.word	0xf0ffffff
 800091c:	ffff7fff 	.word	0xffff7fff
 8000920:	02008000 	.word	0x02008000

08000924 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	b082      	sub	sp, #8
 8000928:	af00      	add	r7, sp, #0
 800092a:	6078      	str	r0, [r7, #4]
 800092c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	2241      	movs	r2, #65	; 0x41
 8000932:	5c9b      	ldrb	r3, [r3, r2]
 8000934:	b2db      	uxtb	r3, r3
 8000936:	2b20      	cmp	r3, #32
 8000938:	d138      	bne.n	80009ac <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	2240      	movs	r2, #64	; 0x40
 800093e:	5c9b      	ldrb	r3, [r3, r2]
 8000940:	2b01      	cmp	r3, #1
 8000942:	d101      	bne.n	8000948 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8000944:	2302      	movs	r3, #2
 8000946:	e032      	b.n	80009ae <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	2240      	movs	r2, #64	; 0x40
 800094c:	2101      	movs	r1, #1
 800094e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	2241      	movs	r2, #65	; 0x41
 8000954:	2124      	movs	r1, #36	; 0x24
 8000956:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	681b      	ldr	r3, [r3, #0]
 800095c:	681a      	ldr	r2, [r3, #0]
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	681b      	ldr	r3, [r3, #0]
 8000962:	2101      	movs	r1, #1
 8000964:	438a      	bics	r2, r1
 8000966:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	681a      	ldr	r2, [r3, #0]
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	681b      	ldr	r3, [r3, #0]
 8000972:	4911      	ldr	r1, [pc, #68]	; (80009b8 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8000974:	400a      	ands	r2, r1
 8000976:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	681b      	ldr	r3, [r3, #0]
 800097c:	6819      	ldr	r1, [r3, #0]
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	683a      	ldr	r2, [r7, #0]
 8000984:	430a      	orrs	r2, r1
 8000986:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	681a      	ldr	r2, [r3, #0]
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	681b      	ldr	r3, [r3, #0]
 8000992:	2101      	movs	r1, #1
 8000994:	430a      	orrs	r2, r1
 8000996:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	2241      	movs	r2, #65	; 0x41
 800099c:	2120      	movs	r1, #32
 800099e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	2240      	movs	r2, #64	; 0x40
 80009a4:	2100      	movs	r1, #0
 80009a6:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80009a8:	2300      	movs	r3, #0
 80009aa:	e000      	b.n	80009ae <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80009ac:	2302      	movs	r3, #2
  }
}
 80009ae:	0018      	movs	r0, r3
 80009b0:	46bd      	mov	sp, r7
 80009b2:	b002      	add	sp, #8
 80009b4:	bd80      	pop	{r7, pc}
 80009b6:	46c0      	nop			; (mov r8, r8)
 80009b8:	ffffefff 	.word	0xffffefff

080009bc <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	b084      	sub	sp, #16
 80009c0:	af00      	add	r7, sp, #0
 80009c2:	6078      	str	r0, [r7, #4]
 80009c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80009c6:	2300      	movs	r3, #0
 80009c8:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	2241      	movs	r2, #65	; 0x41
 80009ce:	5c9b      	ldrb	r3, [r3, r2]
 80009d0:	b2db      	uxtb	r3, r3
 80009d2:	2b20      	cmp	r3, #32
 80009d4:	d139      	bne.n	8000a4a <HAL_I2CEx_ConfigDigitalFilter+0x8e>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	2240      	movs	r2, #64	; 0x40
 80009da:	5c9b      	ldrb	r3, [r3, r2]
 80009dc:	2b01      	cmp	r3, #1
 80009de:	d101      	bne.n	80009e4 <HAL_I2CEx_ConfigDigitalFilter+0x28>
 80009e0:	2302      	movs	r3, #2
 80009e2:	e033      	b.n	8000a4c <HAL_I2CEx_ConfigDigitalFilter+0x90>
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	2240      	movs	r2, #64	; 0x40
 80009e8:	2101      	movs	r1, #1
 80009ea:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	2241      	movs	r2, #65	; 0x41
 80009f0:	2124      	movs	r1, #36	; 0x24
 80009f2:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	681b      	ldr	r3, [r3, #0]
 80009f8:	681a      	ldr	r2, [r3, #0]
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	681b      	ldr	r3, [r3, #0]
 80009fe:	2101      	movs	r1, #1
 8000a00:	438a      	bics	r2, r1
 8000a02:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	681b      	ldr	r3, [r3, #0]
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8000a0c:	68fb      	ldr	r3, [r7, #12]
 8000a0e:	4a11      	ldr	r2, [pc, #68]	; (8000a54 <HAL_I2CEx_ConfigDigitalFilter+0x98>)
 8000a10:	4013      	ands	r3, r2
 8000a12:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8000a14:	683b      	ldr	r3, [r7, #0]
 8000a16:	021b      	lsls	r3, r3, #8
 8000a18:	68fa      	ldr	r2, [r7, #12]
 8000a1a:	4313      	orrs	r3, r2
 8000a1c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	681b      	ldr	r3, [r3, #0]
 8000a22:	68fa      	ldr	r2, [r7, #12]
 8000a24:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	681a      	ldr	r2, [r3, #0]
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	681b      	ldr	r3, [r3, #0]
 8000a30:	2101      	movs	r1, #1
 8000a32:	430a      	orrs	r2, r1
 8000a34:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	2241      	movs	r2, #65	; 0x41
 8000a3a:	2120      	movs	r1, #32
 8000a3c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	2240      	movs	r2, #64	; 0x40
 8000a42:	2100      	movs	r1, #0
 8000a44:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8000a46:	2300      	movs	r3, #0
 8000a48:	e000      	b.n	8000a4c <HAL_I2CEx_ConfigDigitalFilter+0x90>
  }
  else
  {
    return HAL_BUSY;
 8000a4a:	2302      	movs	r3, #2
  }
}
 8000a4c:	0018      	movs	r0, r3
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	b004      	add	sp, #16
 8000a52:	bd80      	pop	{r7, pc}
 8000a54:	fffff0ff 	.word	0xfffff0ff

08000a58 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	b086      	sub	sp, #24
 8000a5c:	af00      	add	r7, sp, #0
 8000a5e:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0U;
 8000a60:	2300      	movs	r3, #0
 8000a62:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	2201      	movs	r2, #1
 8000a6a:	4013      	ands	r3, r2
 8000a6c:	d100      	bne.n	8000a70 <HAL_RCC_OscConfig+0x18>
 8000a6e:	e08d      	b.n	8000b8c <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000a70:	4bc3      	ldr	r3, [pc, #780]	; (8000d80 <HAL_RCC_OscConfig+0x328>)
 8000a72:	685b      	ldr	r3, [r3, #4]
 8000a74:	220c      	movs	r2, #12
 8000a76:	4013      	ands	r3, r2
 8000a78:	2b04      	cmp	r3, #4
 8000a7a:	d00e      	beq.n	8000a9a <HAL_RCC_OscConfig+0x42>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000a7c:	4bc0      	ldr	r3, [pc, #768]	; (8000d80 <HAL_RCC_OscConfig+0x328>)
 8000a7e:	685b      	ldr	r3, [r3, #4]
 8000a80:	220c      	movs	r2, #12
 8000a82:	4013      	ands	r3, r2
 8000a84:	2b08      	cmp	r3, #8
 8000a86:	d116      	bne.n	8000ab6 <HAL_RCC_OscConfig+0x5e>
 8000a88:	4bbd      	ldr	r3, [pc, #756]	; (8000d80 <HAL_RCC_OscConfig+0x328>)
 8000a8a:	685a      	ldr	r2, [r3, #4]
 8000a8c:	2380      	movs	r3, #128	; 0x80
 8000a8e:	025b      	lsls	r3, r3, #9
 8000a90:	401a      	ands	r2, r3
 8000a92:	2380      	movs	r3, #128	; 0x80
 8000a94:	025b      	lsls	r3, r3, #9
 8000a96:	429a      	cmp	r2, r3
 8000a98:	d10d      	bne.n	8000ab6 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000a9a:	4bb9      	ldr	r3, [pc, #740]	; (8000d80 <HAL_RCC_OscConfig+0x328>)
 8000a9c:	681a      	ldr	r2, [r3, #0]
 8000a9e:	2380      	movs	r3, #128	; 0x80
 8000aa0:	029b      	lsls	r3, r3, #10
 8000aa2:	4013      	ands	r3, r2
 8000aa4:	d100      	bne.n	8000aa8 <HAL_RCC_OscConfig+0x50>
 8000aa6:	e070      	b.n	8000b8a <HAL_RCC_OscConfig+0x132>
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	685b      	ldr	r3, [r3, #4]
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d000      	beq.n	8000ab2 <HAL_RCC_OscConfig+0x5a>
 8000ab0:	e06b      	b.n	8000b8a <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8000ab2:	2301      	movs	r3, #1
 8000ab4:	e2b6      	b.n	8001024 <HAL_RCC_OscConfig+0x5cc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	685b      	ldr	r3, [r3, #4]
 8000aba:	2b01      	cmp	r3, #1
 8000abc:	d107      	bne.n	8000ace <HAL_RCC_OscConfig+0x76>
 8000abe:	4bb0      	ldr	r3, [pc, #704]	; (8000d80 <HAL_RCC_OscConfig+0x328>)
 8000ac0:	681a      	ldr	r2, [r3, #0]
 8000ac2:	4baf      	ldr	r3, [pc, #700]	; (8000d80 <HAL_RCC_OscConfig+0x328>)
 8000ac4:	2180      	movs	r1, #128	; 0x80
 8000ac6:	0249      	lsls	r1, r1, #9
 8000ac8:	430a      	orrs	r2, r1
 8000aca:	601a      	str	r2, [r3, #0]
 8000acc:	e02f      	b.n	8000b2e <HAL_RCC_OscConfig+0xd6>
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	685b      	ldr	r3, [r3, #4]
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	d10c      	bne.n	8000af0 <HAL_RCC_OscConfig+0x98>
 8000ad6:	4baa      	ldr	r3, [pc, #680]	; (8000d80 <HAL_RCC_OscConfig+0x328>)
 8000ad8:	681a      	ldr	r2, [r3, #0]
 8000ada:	4ba9      	ldr	r3, [pc, #676]	; (8000d80 <HAL_RCC_OscConfig+0x328>)
 8000adc:	49a9      	ldr	r1, [pc, #676]	; (8000d84 <HAL_RCC_OscConfig+0x32c>)
 8000ade:	400a      	ands	r2, r1
 8000ae0:	601a      	str	r2, [r3, #0]
 8000ae2:	4ba7      	ldr	r3, [pc, #668]	; (8000d80 <HAL_RCC_OscConfig+0x328>)
 8000ae4:	681a      	ldr	r2, [r3, #0]
 8000ae6:	4ba6      	ldr	r3, [pc, #664]	; (8000d80 <HAL_RCC_OscConfig+0x328>)
 8000ae8:	49a7      	ldr	r1, [pc, #668]	; (8000d88 <HAL_RCC_OscConfig+0x330>)
 8000aea:	400a      	ands	r2, r1
 8000aec:	601a      	str	r2, [r3, #0]
 8000aee:	e01e      	b.n	8000b2e <HAL_RCC_OscConfig+0xd6>
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	685b      	ldr	r3, [r3, #4]
 8000af4:	2b05      	cmp	r3, #5
 8000af6:	d10e      	bne.n	8000b16 <HAL_RCC_OscConfig+0xbe>
 8000af8:	4ba1      	ldr	r3, [pc, #644]	; (8000d80 <HAL_RCC_OscConfig+0x328>)
 8000afa:	681a      	ldr	r2, [r3, #0]
 8000afc:	4ba0      	ldr	r3, [pc, #640]	; (8000d80 <HAL_RCC_OscConfig+0x328>)
 8000afe:	2180      	movs	r1, #128	; 0x80
 8000b00:	02c9      	lsls	r1, r1, #11
 8000b02:	430a      	orrs	r2, r1
 8000b04:	601a      	str	r2, [r3, #0]
 8000b06:	4b9e      	ldr	r3, [pc, #632]	; (8000d80 <HAL_RCC_OscConfig+0x328>)
 8000b08:	681a      	ldr	r2, [r3, #0]
 8000b0a:	4b9d      	ldr	r3, [pc, #628]	; (8000d80 <HAL_RCC_OscConfig+0x328>)
 8000b0c:	2180      	movs	r1, #128	; 0x80
 8000b0e:	0249      	lsls	r1, r1, #9
 8000b10:	430a      	orrs	r2, r1
 8000b12:	601a      	str	r2, [r3, #0]
 8000b14:	e00b      	b.n	8000b2e <HAL_RCC_OscConfig+0xd6>
 8000b16:	4b9a      	ldr	r3, [pc, #616]	; (8000d80 <HAL_RCC_OscConfig+0x328>)
 8000b18:	681a      	ldr	r2, [r3, #0]
 8000b1a:	4b99      	ldr	r3, [pc, #612]	; (8000d80 <HAL_RCC_OscConfig+0x328>)
 8000b1c:	4999      	ldr	r1, [pc, #612]	; (8000d84 <HAL_RCC_OscConfig+0x32c>)
 8000b1e:	400a      	ands	r2, r1
 8000b20:	601a      	str	r2, [r3, #0]
 8000b22:	4b97      	ldr	r3, [pc, #604]	; (8000d80 <HAL_RCC_OscConfig+0x328>)
 8000b24:	681a      	ldr	r2, [r3, #0]
 8000b26:	4b96      	ldr	r3, [pc, #600]	; (8000d80 <HAL_RCC_OscConfig+0x328>)
 8000b28:	4997      	ldr	r1, [pc, #604]	; (8000d88 <HAL_RCC_OscConfig+0x330>)
 8000b2a:	400a      	ands	r2, r1
 8000b2c:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	685b      	ldr	r3, [r3, #4]
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	d014      	beq.n	8000b60 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b36:	f7ff fbaf 	bl	8000298 <HAL_GetTick>
 8000b3a:	0003      	movs	r3, r0
 8000b3c:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b3e:	e008      	b.n	8000b52 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000b40:	f7ff fbaa 	bl	8000298 <HAL_GetTick>
 8000b44:	0002      	movs	r2, r0
 8000b46:	693b      	ldr	r3, [r7, #16]
 8000b48:	1ad3      	subs	r3, r2, r3
 8000b4a:	2b64      	cmp	r3, #100	; 0x64
 8000b4c:	d901      	bls.n	8000b52 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8000b4e:	2303      	movs	r3, #3
 8000b50:	e268      	b.n	8001024 <HAL_RCC_OscConfig+0x5cc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b52:	4b8b      	ldr	r3, [pc, #556]	; (8000d80 <HAL_RCC_OscConfig+0x328>)
 8000b54:	681a      	ldr	r2, [r3, #0]
 8000b56:	2380      	movs	r3, #128	; 0x80
 8000b58:	029b      	lsls	r3, r3, #10
 8000b5a:	4013      	ands	r3, r2
 8000b5c:	d0f0      	beq.n	8000b40 <HAL_RCC_OscConfig+0xe8>
 8000b5e:	e015      	b.n	8000b8c <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b60:	f7ff fb9a 	bl	8000298 <HAL_GetTick>
 8000b64:	0003      	movs	r3, r0
 8000b66:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000b68:	e008      	b.n	8000b7c <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000b6a:	f7ff fb95 	bl	8000298 <HAL_GetTick>
 8000b6e:	0002      	movs	r2, r0
 8000b70:	693b      	ldr	r3, [r7, #16]
 8000b72:	1ad3      	subs	r3, r2, r3
 8000b74:	2b64      	cmp	r3, #100	; 0x64
 8000b76:	d901      	bls.n	8000b7c <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8000b78:	2303      	movs	r3, #3
 8000b7a:	e253      	b.n	8001024 <HAL_RCC_OscConfig+0x5cc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000b7c:	4b80      	ldr	r3, [pc, #512]	; (8000d80 <HAL_RCC_OscConfig+0x328>)
 8000b7e:	681a      	ldr	r2, [r3, #0]
 8000b80:	2380      	movs	r3, #128	; 0x80
 8000b82:	029b      	lsls	r3, r3, #10
 8000b84:	4013      	ands	r3, r2
 8000b86:	d1f0      	bne.n	8000b6a <HAL_RCC_OscConfig+0x112>
 8000b88:	e000      	b.n	8000b8c <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b8a:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	2202      	movs	r2, #2
 8000b92:	4013      	ands	r3, r2
 8000b94:	d100      	bne.n	8000b98 <HAL_RCC_OscConfig+0x140>
 8000b96:	e069      	b.n	8000c6c <HAL_RCC_OscConfig+0x214>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000b98:	4b79      	ldr	r3, [pc, #484]	; (8000d80 <HAL_RCC_OscConfig+0x328>)
 8000b9a:	685b      	ldr	r3, [r3, #4]
 8000b9c:	220c      	movs	r2, #12
 8000b9e:	4013      	ands	r3, r2
 8000ba0:	d00b      	beq.n	8000bba <HAL_RCC_OscConfig+0x162>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000ba2:	4b77      	ldr	r3, [pc, #476]	; (8000d80 <HAL_RCC_OscConfig+0x328>)
 8000ba4:	685b      	ldr	r3, [r3, #4]
 8000ba6:	220c      	movs	r2, #12
 8000ba8:	4013      	ands	r3, r2
 8000baa:	2b08      	cmp	r3, #8
 8000bac:	d11c      	bne.n	8000be8 <HAL_RCC_OscConfig+0x190>
 8000bae:	4b74      	ldr	r3, [pc, #464]	; (8000d80 <HAL_RCC_OscConfig+0x328>)
 8000bb0:	685a      	ldr	r2, [r3, #4]
 8000bb2:	2380      	movs	r3, #128	; 0x80
 8000bb4:	025b      	lsls	r3, r3, #9
 8000bb6:	4013      	ands	r3, r2
 8000bb8:	d116      	bne.n	8000be8 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000bba:	4b71      	ldr	r3, [pc, #452]	; (8000d80 <HAL_RCC_OscConfig+0x328>)
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	2202      	movs	r2, #2
 8000bc0:	4013      	ands	r3, r2
 8000bc2:	d005      	beq.n	8000bd0 <HAL_RCC_OscConfig+0x178>
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	68db      	ldr	r3, [r3, #12]
 8000bc8:	2b01      	cmp	r3, #1
 8000bca:	d001      	beq.n	8000bd0 <HAL_RCC_OscConfig+0x178>
      {
        return HAL_ERROR;
 8000bcc:	2301      	movs	r3, #1
 8000bce:	e229      	b.n	8001024 <HAL_RCC_OscConfig+0x5cc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000bd0:	4b6b      	ldr	r3, [pc, #428]	; (8000d80 <HAL_RCC_OscConfig+0x328>)
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	22f8      	movs	r2, #248	; 0xf8
 8000bd6:	4393      	bics	r3, r2
 8000bd8:	0019      	movs	r1, r3
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	691b      	ldr	r3, [r3, #16]
 8000bde:	00da      	lsls	r2, r3, #3
 8000be0:	4b67      	ldr	r3, [pc, #412]	; (8000d80 <HAL_RCC_OscConfig+0x328>)
 8000be2:	430a      	orrs	r2, r1
 8000be4:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000be6:	e041      	b.n	8000c6c <HAL_RCC_OscConfig+0x214>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	68db      	ldr	r3, [r3, #12]
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d024      	beq.n	8000c3a <HAL_RCC_OscConfig+0x1e2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000bf0:	4b63      	ldr	r3, [pc, #396]	; (8000d80 <HAL_RCC_OscConfig+0x328>)
 8000bf2:	681a      	ldr	r2, [r3, #0]
 8000bf4:	4b62      	ldr	r3, [pc, #392]	; (8000d80 <HAL_RCC_OscConfig+0x328>)
 8000bf6:	2101      	movs	r1, #1
 8000bf8:	430a      	orrs	r2, r1
 8000bfa:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000bfc:	f7ff fb4c 	bl	8000298 <HAL_GetTick>
 8000c00:	0003      	movs	r3, r0
 8000c02:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c04:	e008      	b.n	8000c18 <HAL_RCC_OscConfig+0x1c0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000c06:	f7ff fb47 	bl	8000298 <HAL_GetTick>
 8000c0a:	0002      	movs	r2, r0
 8000c0c:	693b      	ldr	r3, [r7, #16]
 8000c0e:	1ad3      	subs	r3, r2, r3
 8000c10:	2b02      	cmp	r3, #2
 8000c12:	d901      	bls.n	8000c18 <HAL_RCC_OscConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 8000c14:	2303      	movs	r3, #3
 8000c16:	e205      	b.n	8001024 <HAL_RCC_OscConfig+0x5cc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c18:	4b59      	ldr	r3, [pc, #356]	; (8000d80 <HAL_RCC_OscConfig+0x328>)
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	2202      	movs	r2, #2
 8000c1e:	4013      	ands	r3, r2
 8000c20:	d0f1      	beq.n	8000c06 <HAL_RCC_OscConfig+0x1ae>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c22:	4b57      	ldr	r3, [pc, #348]	; (8000d80 <HAL_RCC_OscConfig+0x328>)
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	22f8      	movs	r2, #248	; 0xf8
 8000c28:	4393      	bics	r3, r2
 8000c2a:	0019      	movs	r1, r3
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	691b      	ldr	r3, [r3, #16]
 8000c30:	00da      	lsls	r2, r3, #3
 8000c32:	4b53      	ldr	r3, [pc, #332]	; (8000d80 <HAL_RCC_OscConfig+0x328>)
 8000c34:	430a      	orrs	r2, r1
 8000c36:	601a      	str	r2, [r3, #0]
 8000c38:	e018      	b.n	8000c6c <HAL_RCC_OscConfig+0x214>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000c3a:	4b51      	ldr	r3, [pc, #324]	; (8000d80 <HAL_RCC_OscConfig+0x328>)
 8000c3c:	681a      	ldr	r2, [r3, #0]
 8000c3e:	4b50      	ldr	r3, [pc, #320]	; (8000d80 <HAL_RCC_OscConfig+0x328>)
 8000c40:	2101      	movs	r1, #1
 8000c42:	438a      	bics	r2, r1
 8000c44:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c46:	f7ff fb27 	bl	8000298 <HAL_GetTick>
 8000c4a:	0003      	movs	r3, r0
 8000c4c:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000c4e:	e008      	b.n	8000c62 <HAL_RCC_OscConfig+0x20a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000c50:	f7ff fb22 	bl	8000298 <HAL_GetTick>
 8000c54:	0002      	movs	r2, r0
 8000c56:	693b      	ldr	r3, [r7, #16]
 8000c58:	1ad3      	subs	r3, r2, r3
 8000c5a:	2b02      	cmp	r3, #2
 8000c5c:	d901      	bls.n	8000c62 <HAL_RCC_OscConfig+0x20a>
          {
            return HAL_TIMEOUT;
 8000c5e:	2303      	movs	r3, #3
 8000c60:	e1e0      	b.n	8001024 <HAL_RCC_OscConfig+0x5cc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000c62:	4b47      	ldr	r3, [pc, #284]	; (8000d80 <HAL_RCC_OscConfig+0x328>)
 8000c64:	681b      	ldr	r3, [r3, #0]
 8000c66:	2202      	movs	r2, #2
 8000c68:	4013      	ands	r3, r2
 8000c6a:	d1f1      	bne.n	8000c50 <HAL_RCC_OscConfig+0x1f8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	2208      	movs	r2, #8
 8000c72:	4013      	ands	r3, r2
 8000c74:	d036      	beq.n	8000ce4 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	69db      	ldr	r3, [r3, #28]
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	d019      	beq.n	8000cb2 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000c7e:	4b40      	ldr	r3, [pc, #256]	; (8000d80 <HAL_RCC_OscConfig+0x328>)
 8000c80:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000c82:	4b3f      	ldr	r3, [pc, #252]	; (8000d80 <HAL_RCC_OscConfig+0x328>)
 8000c84:	2101      	movs	r1, #1
 8000c86:	430a      	orrs	r2, r1
 8000c88:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000c8a:	f7ff fb05 	bl	8000298 <HAL_GetTick>
 8000c8e:	0003      	movs	r3, r0
 8000c90:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000c92:	e008      	b.n	8000ca6 <HAL_RCC_OscConfig+0x24e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000c94:	f7ff fb00 	bl	8000298 <HAL_GetTick>
 8000c98:	0002      	movs	r2, r0
 8000c9a:	693b      	ldr	r3, [r7, #16]
 8000c9c:	1ad3      	subs	r3, r2, r3
 8000c9e:	2b02      	cmp	r3, #2
 8000ca0:	d901      	bls.n	8000ca6 <HAL_RCC_OscConfig+0x24e>
        {
          return HAL_TIMEOUT;
 8000ca2:	2303      	movs	r3, #3
 8000ca4:	e1be      	b.n	8001024 <HAL_RCC_OscConfig+0x5cc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000ca6:	4b36      	ldr	r3, [pc, #216]	; (8000d80 <HAL_RCC_OscConfig+0x328>)
 8000ca8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000caa:	2202      	movs	r2, #2
 8000cac:	4013      	ands	r3, r2
 8000cae:	d0f1      	beq.n	8000c94 <HAL_RCC_OscConfig+0x23c>
 8000cb0:	e018      	b.n	8000ce4 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000cb2:	4b33      	ldr	r3, [pc, #204]	; (8000d80 <HAL_RCC_OscConfig+0x328>)
 8000cb4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000cb6:	4b32      	ldr	r3, [pc, #200]	; (8000d80 <HAL_RCC_OscConfig+0x328>)
 8000cb8:	2101      	movs	r1, #1
 8000cba:	438a      	bics	r2, r1
 8000cbc:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000cbe:	f7ff faeb 	bl	8000298 <HAL_GetTick>
 8000cc2:	0003      	movs	r3, r0
 8000cc4:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000cc6:	e008      	b.n	8000cda <HAL_RCC_OscConfig+0x282>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000cc8:	f7ff fae6 	bl	8000298 <HAL_GetTick>
 8000ccc:	0002      	movs	r2, r0
 8000cce:	693b      	ldr	r3, [r7, #16]
 8000cd0:	1ad3      	subs	r3, r2, r3
 8000cd2:	2b02      	cmp	r3, #2
 8000cd4:	d901      	bls.n	8000cda <HAL_RCC_OscConfig+0x282>
        {
          return HAL_TIMEOUT;
 8000cd6:	2303      	movs	r3, #3
 8000cd8:	e1a4      	b.n	8001024 <HAL_RCC_OscConfig+0x5cc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000cda:	4b29      	ldr	r3, [pc, #164]	; (8000d80 <HAL_RCC_OscConfig+0x328>)
 8000cdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000cde:	2202      	movs	r2, #2
 8000ce0:	4013      	ands	r3, r2
 8000ce2:	d1f1      	bne.n	8000cc8 <HAL_RCC_OscConfig+0x270>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	2204      	movs	r2, #4
 8000cea:	4013      	ands	r3, r2
 8000cec:	d100      	bne.n	8000cf0 <HAL_RCC_OscConfig+0x298>
 8000cee:	e0b5      	b.n	8000e5c <HAL_RCC_OscConfig+0x404>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000cf0:	2317      	movs	r3, #23
 8000cf2:	18fb      	adds	r3, r7, r3
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000cf8:	4b21      	ldr	r3, [pc, #132]	; (8000d80 <HAL_RCC_OscConfig+0x328>)
 8000cfa:	69da      	ldr	r2, [r3, #28]
 8000cfc:	2380      	movs	r3, #128	; 0x80
 8000cfe:	055b      	lsls	r3, r3, #21
 8000d00:	4013      	ands	r3, r2
 8000d02:	d111      	bne.n	8000d28 <HAL_RCC_OscConfig+0x2d0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000d04:	4b1e      	ldr	r3, [pc, #120]	; (8000d80 <HAL_RCC_OscConfig+0x328>)
 8000d06:	69da      	ldr	r2, [r3, #28]
 8000d08:	4b1d      	ldr	r3, [pc, #116]	; (8000d80 <HAL_RCC_OscConfig+0x328>)
 8000d0a:	2180      	movs	r1, #128	; 0x80
 8000d0c:	0549      	lsls	r1, r1, #21
 8000d0e:	430a      	orrs	r2, r1
 8000d10:	61da      	str	r2, [r3, #28]
 8000d12:	4b1b      	ldr	r3, [pc, #108]	; (8000d80 <HAL_RCC_OscConfig+0x328>)
 8000d14:	69da      	ldr	r2, [r3, #28]
 8000d16:	2380      	movs	r3, #128	; 0x80
 8000d18:	055b      	lsls	r3, r3, #21
 8000d1a:	4013      	ands	r3, r2
 8000d1c:	60fb      	str	r3, [r7, #12]
 8000d1e:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8000d20:	2317      	movs	r3, #23
 8000d22:	18fb      	adds	r3, r7, r3
 8000d24:	2201      	movs	r2, #1
 8000d26:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d28:	4b18      	ldr	r3, [pc, #96]	; (8000d8c <HAL_RCC_OscConfig+0x334>)
 8000d2a:	681a      	ldr	r2, [r3, #0]
 8000d2c:	2380      	movs	r3, #128	; 0x80
 8000d2e:	005b      	lsls	r3, r3, #1
 8000d30:	4013      	ands	r3, r2
 8000d32:	d11a      	bne.n	8000d6a <HAL_RCC_OscConfig+0x312>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000d34:	4b15      	ldr	r3, [pc, #84]	; (8000d8c <HAL_RCC_OscConfig+0x334>)
 8000d36:	681a      	ldr	r2, [r3, #0]
 8000d38:	4b14      	ldr	r3, [pc, #80]	; (8000d8c <HAL_RCC_OscConfig+0x334>)
 8000d3a:	2180      	movs	r1, #128	; 0x80
 8000d3c:	0049      	lsls	r1, r1, #1
 8000d3e:	430a      	orrs	r2, r1
 8000d40:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000d42:	f7ff faa9 	bl	8000298 <HAL_GetTick>
 8000d46:	0003      	movs	r3, r0
 8000d48:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d4a:	e008      	b.n	8000d5e <HAL_RCC_OscConfig+0x306>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000d4c:	f7ff faa4 	bl	8000298 <HAL_GetTick>
 8000d50:	0002      	movs	r2, r0
 8000d52:	693b      	ldr	r3, [r7, #16]
 8000d54:	1ad3      	subs	r3, r2, r3
 8000d56:	2b64      	cmp	r3, #100	; 0x64
 8000d58:	d901      	bls.n	8000d5e <HAL_RCC_OscConfig+0x306>
        {
          return HAL_TIMEOUT;
 8000d5a:	2303      	movs	r3, #3
 8000d5c:	e162      	b.n	8001024 <HAL_RCC_OscConfig+0x5cc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d5e:	4b0b      	ldr	r3, [pc, #44]	; (8000d8c <HAL_RCC_OscConfig+0x334>)
 8000d60:	681a      	ldr	r2, [r3, #0]
 8000d62:	2380      	movs	r3, #128	; 0x80
 8000d64:	005b      	lsls	r3, r3, #1
 8000d66:	4013      	ands	r3, r2
 8000d68:	d0f0      	beq.n	8000d4c <HAL_RCC_OscConfig+0x2f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	689b      	ldr	r3, [r3, #8]
 8000d6e:	2b01      	cmp	r3, #1
 8000d70:	d10e      	bne.n	8000d90 <HAL_RCC_OscConfig+0x338>
 8000d72:	4b03      	ldr	r3, [pc, #12]	; (8000d80 <HAL_RCC_OscConfig+0x328>)
 8000d74:	6a1a      	ldr	r2, [r3, #32]
 8000d76:	4b02      	ldr	r3, [pc, #8]	; (8000d80 <HAL_RCC_OscConfig+0x328>)
 8000d78:	2101      	movs	r1, #1
 8000d7a:	430a      	orrs	r2, r1
 8000d7c:	621a      	str	r2, [r3, #32]
 8000d7e:	e035      	b.n	8000dec <HAL_RCC_OscConfig+0x394>
 8000d80:	40021000 	.word	0x40021000
 8000d84:	fffeffff 	.word	0xfffeffff
 8000d88:	fffbffff 	.word	0xfffbffff
 8000d8c:	40007000 	.word	0x40007000
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	689b      	ldr	r3, [r3, #8]
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d10c      	bne.n	8000db2 <HAL_RCC_OscConfig+0x35a>
 8000d98:	4ba4      	ldr	r3, [pc, #656]	; (800102c <HAL_RCC_OscConfig+0x5d4>)
 8000d9a:	6a1a      	ldr	r2, [r3, #32]
 8000d9c:	4ba3      	ldr	r3, [pc, #652]	; (800102c <HAL_RCC_OscConfig+0x5d4>)
 8000d9e:	2101      	movs	r1, #1
 8000da0:	438a      	bics	r2, r1
 8000da2:	621a      	str	r2, [r3, #32]
 8000da4:	4ba1      	ldr	r3, [pc, #644]	; (800102c <HAL_RCC_OscConfig+0x5d4>)
 8000da6:	6a1a      	ldr	r2, [r3, #32]
 8000da8:	4ba0      	ldr	r3, [pc, #640]	; (800102c <HAL_RCC_OscConfig+0x5d4>)
 8000daa:	2104      	movs	r1, #4
 8000dac:	438a      	bics	r2, r1
 8000dae:	621a      	str	r2, [r3, #32]
 8000db0:	e01c      	b.n	8000dec <HAL_RCC_OscConfig+0x394>
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	689b      	ldr	r3, [r3, #8]
 8000db6:	2b05      	cmp	r3, #5
 8000db8:	d10c      	bne.n	8000dd4 <HAL_RCC_OscConfig+0x37c>
 8000dba:	4b9c      	ldr	r3, [pc, #624]	; (800102c <HAL_RCC_OscConfig+0x5d4>)
 8000dbc:	6a1a      	ldr	r2, [r3, #32]
 8000dbe:	4b9b      	ldr	r3, [pc, #620]	; (800102c <HAL_RCC_OscConfig+0x5d4>)
 8000dc0:	2104      	movs	r1, #4
 8000dc2:	430a      	orrs	r2, r1
 8000dc4:	621a      	str	r2, [r3, #32]
 8000dc6:	4b99      	ldr	r3, [pc, #612]	; (800102c <HAL_RCC_OscConfig+0x5d4>)
 8000dc8:	6a1a      	ldr	r2, [r3, #32]
 8000dca:	4b98      	ldr	r3, [pc, #608]	; (800102c <HAL_RCC_OscConfig+0x5d4>)
 8000dcc:	2101      	movs	r1, #1
 8000dce:	430a      	orrs	r2, r1
 8000dd0:	621a      	str	r2, [r3, #32]
 8000dd2:	e00b      	b.n	8000dec <HAL_RCC_OscConfig+0x394>
 8000dd4:	4b95      	ldr	r3, [pc, #596]	; (800102c <HAL_RCC_OscConfig+0x5d4>)
 8000dd6:	6a1a      	ldr	r2, [r3, #32]
 8000dd8:	4b94      	ldr	r3, [pc, #592]	; (800102c <HAL_RCC_OscConfig+0x5d4>)
 8000dda:	2101      	movs	r1, #1
 8000ddc:	438a      	bics	r2, r1
 8000dde:	621a      	str	r2, [r3, #32]
 8000de0:	4b92      	ldr	r3, [pc, #584]	; (800102c <HAL_RCC_OscConfig+0x5d4>)
 8000de2:	6a1a      	ldr	r2, [r3, #32]
 8000de4:	4b91      	ldr	r3, [pc, #580]	; (800102c <HAL_RCC_OscConfig+0x5d4>)
 8000de6:	2104      	movs	r1, #4
 8000de8:	438a      	bics	r2, r1
 8000dea:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	689b      	ldr	r3, [r3, #8]
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d014      	beq.n	8000e1e <HAL_RCC_OscConfig+0x3c6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000df4:	f7ff fa50 	bl	8000298 <HAL_GetTick>
 8000df8:	0003      	movs	r3, r0
 8000dfa:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000dfc:	e009      	b.n	8000e12 <HAL_RCC_OscConfig+0x3ba>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000dfe:	f7ff fa4b 	bl	8000298 <HAL_GetTick>
 8000e02:	0002      	movs	r2, r0
 8000e04:	693b      	ldr	r3, [r7, #16]
 8000e06:	1ad3      	subs	r3, r2, r3
 8000e08:	4a89      	ldr	r2, [pc, #548]	; (8001030 <HAL_RCC_OscConfig+0x5d8>)
 8000e0a:	4293      	cmp	r3, r2
 8000e0c:	d901      	bls.n	8000e12 <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 8000e0e:	2303      	movs	r3, #3
 8000e10:	e108      	b.n	8001024 <HAL_RCC_OscConfig+0x5cc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000e12:	4b86      	ldr	r3, [pc, #536]	; (800102c <HAL_RCC_OscConfig+0x5d4>)
 8000e14:	6a1b      	ldr	r3, [r3, #32]
 8000e16:	2202      	movs	r2, #2
 8000e18:	4013      	ands	r3, r2
 8000e1a:	d0f0      	beq.n	8000dfe <HAL_RCC_OscConfig+0x3a6>
 8000e1c:	e013      	b.n	8000e46 <HAL_RCC_OscConfig+0x3ee>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e1e:	f7ff fa3b 	bl	8000298 <HAL_GetTick>
 8000e22:	0003      	movs	r3, r0
 8000e24:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000e26:	e009      	b.n	8000e3c <HAL_RCC_OscConfig+0x3e4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000e28:	f7ff fa36 	bl	8000298 <HAL_GetTick>
 8000e2c:	0002      	movs	r2, r0
 8000e2e:	693b      	ldr	r3, [r7, #16]
 8000e30:	1ad3      	subs	r3, r2, r3
 8000e32:	4a7f      	ldr	r2, [pc, #508]	; (8001030 <HAL_RCC_OscConfig+0x5d8>)
 8000e34:	4293      	cmp	r3, r2
 8000e36:	d901      	bls.n	8000e3c <HAL_RCC_OscConfig+0x3e4>
        {
          return HAL_TIMEOUT;
 8000e38:	2303      	movs	r3, #3
 8000e3a:	e0f3      	b.n	8001024 <HAL_RCC_OscConfig+0x5cc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000e3c:	4b7b      	ldr	r3, [pc, #492]	; (800102c <HAL_RCC_OscConfig+0x5d4>)
 8000e3e:	6a1b      	ldr	r3, [r3, #32]
 8000e40:	2202      	movs	r2, #2
 8000e42:	4013      	ands	r3, r2
 8000e44:	d1f0      	bne.n	8000e28 <HAL_RCC_OscConfig+0x3d0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8000e46:	2317      	movs	r3, #23
 8000e48:	18fb      	adds	r3, r7, r3
 8000e4a:	781b      	ldrb	r3, [r3, #0]
 8000e4c:	2b01      	cmp	r3, #1
 8000e4e:	d105      	bne.n	8000e5c <HAL_RCC_OscConfig+0x404>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000e50:	4b76      	ldr	r3, [pc, #472]	; (800102c <HAL_RCC_OscConfig+0x5d4>)
 8000e52:	69da      	ldr	r2, [r3, #28]
 8000e54:	4b75      	ldr	r3, [pc, #468]	; (800102c <HAL_RCC_OscConfig+0x5d4>)
 8000e56:	4977      	ldr	r1, [pc, #476]	; (8001034 <HAL_RCC_OscConfig+0x5dc>)
 8000e58:	400a      	ands	r2, r1
 8000e5a:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	2210      	movs	r2, #16
 8000e62:	4013      	ands	r3, r2
 8000e64:	d063      	beq.n	8000f2e <HAL_RCC_OscConfig+0x4d6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	695b      	ldr	r3, [r3, #20]
 8000e6a:	2b01      	cmp	r3, #1
 8000e6c:	d12a      	bne.n	8000ec4 <HAL_RCC_OscConfig+0x46c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8000e6e:	4b6f      	ldr	r3, [pc, #444]	; (800102c <HAL_RCC_OscConfig+0x5d4>)
 8000e70:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000e72:	4b6e      	ldr	r3, [pc, #440]	; (800102c <HAL_RCC_OscConfig+0x5d4>)
 8000e74:	2104      	movs	r1, #4
 8000e76:	430a      	orrs	r2, r1
 8000e78:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8000e7a:	4b6c      	ldr	r3, [pc, #432]	; (800102c <HAL_RCC_OscConfig+0x5d4>)
 8000e7c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000e7e:	4b6b      	ldr	r3, [pc, #428]	; (800102c <HAL_RCC_OscConfig+0x5d4>)
 8000e80:	2101      	movs	r1, #1
 8000e82:	430a      	orrs	r2, r1
 8000e84:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e86:	f7ff fa07 	bl	8000298 <HAL_GetTick>
 8000e8a:	0003      	movs	r3, r0
 8000e8c:	613b      	str	r3, [r7, #16]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000e8e:	e008      	b.n	8000ea2 <HAL_RCC_OscConfig+0x44a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8000e90:	f7ff fa02 	bl	8000298 <HAL_GetTick>
 8000e94:	0002      	movs	r2, r0
 8000e96:	693b      	ldr	r3, [r7, #16]
 8000e98:	1ad3      	subs	r3, r2, r3
 8000e9a:	2b02      	cmp	r3, #2
 8000e9c:	d901      	bls.n	8000ea2 <HAL_RCC_OscConfig+0x44a>
        {
          return HAL_TIMEOUT;
 8000e9e:	2303      	movs	r3, #3
 8000ea0:	e0c0      	b.n	8001024 <HAL_RCC_OscConfig+0x5cc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000ea2:	4b62      	ldr	r3, [pc, #392]	; (800102c <HAL_RCC_OscConfig+0x5d4>)
 8000ea4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000ea6:	2202      	movs	r2, #2
 8000ea8:	4013      	ands	r3, r2
 8000eaa:	d0f1      	beq.n	8000e90 <HAL_RCC_OscConfig+0x438>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8000eac:	4b5f      	ldr	r3, [pc, #380]	; (800102c <HAL_RCC_OscConfig+0x5d4>)
 8000eae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000eb0:	22f8      	movs	r2, #248	; 0xf8
 8000eb2:	4393      	bics	r3, r2
 8000eb4:	0019      	movs	r1, r3
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	699b      	ldr	r3, [r3, #24]
 8000eba:	00da      	lsls	r2, r3, #3
 8000ebc:	4b5b      	ldr	r3, [pc, #364]	; (800102c <HAL_RCC_OscConfig+0x5d4>)
 8000ebe:	430a      	orrs	r2, r1
 8000ec0:	635a      	str	r2, [r3, #52]	; 0x34
 8000ec2:	e034      	b.n	8000f2e <HAL_RCC_OscConfig+0x4d6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	695b      	ldr	r3, [r3, #20]
 8000ec8:	3305      	adds	r3, #5
 8000eca:	d111      	bne.n	8000ef0 <HAL_RCC_OscConfig+0x498>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8000ecc:	4b57      	ldr	r3, [pc, #348]	; (800102c <HAL_RCC_OscConfig+0x5d4>)
 8000ece:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000ed0:	4b56      	ldr	r3, [pc, #344]	; (800102c <HAL_RCC_OscConfig+0x5d4>)
 8000ed2:	2104      	movs	r1, #4
 8000ed4:	438a      	bics	r2, r1
 8000ed6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8000ed8:	4b54      	ldr	r3, [pc, #336]	; (800102c <HAL_RCC_OscConfig+0x5d4>)
 8000eda:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000edc:	22f8      	movs	r2, #248	; 0xf8
 8000ede:	4393      	bics	r3, r2
 8000ee0:	0019      	movs	r1, r3
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	699b      	ldr	r3, [r3, #24]
 8000ee6:	00da      	lsls	r2, r3, #3
 8000ee8:	4b50      	ldr	r3, [pc, #320]	; (800102c <HAL_RCC_OscConfig+0x5d4>)
 8000eea:	430a      	orrs	r2, r1
 8000eec:	635a      	str	r2, [r3, #52]	; 0x34
 8000eee:	e01e      	b.n	8000f2e <HAL_RCC_OscConfig+0x4d6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8000ef0:	4b4e      	ldr	r3, [pc, #312]	; (800102c <HAL_RCC_OscConfig+0x5d4>)
 8000ef2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000ef4:	4b4d      	ldr	r3, [pc, #308]	; (800102c <HAL_RCC_OscConfig+0x5d4>)
 8000ef6:	2104      	movs	r1, #4
 8000ef8:	430a      	orrs	r2, r1
 8000efa:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8000efc:	4b4b      	ldr	r3, [pc, #300]	; (800102c <HAL_RCC_OscConfig+0x5d4>)
 8000efe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000f00:	4b4a      	ldr	r3, [pc, #296]	; (800102c <HAL_RCC_OscConfig+0x5d4>)
 8000f02:	2101      	movs	r1, #1
 8000f04:	438a      	bics	r2, r1
 8000f06:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f08:	f7ff f9c6 	bl	8000298 <HAL_GetTick>
 8000f0c:	0003      	movs	r3, r0
 8000f0e:	613b      	str	r3, [r7, #16]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8000f10:	e008      	b.n	8000f24 <HAL_RCC_OscConfig+0x4cc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8000f12:	f7ff f9c1 	bl	8000298 <HAL_GetTick>
 8000f16:	0002      	movs	r2, r0
 8000f18:	693b      	ldr	r3, [r7, #16]
 8000f1a:	1ad3      	subs	r3, r2, r3
 8000f1c:	2b02      	cmp	r3, #2
 8000f1e:	d901      	bls.n	8000f24 <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 8000f20:	2303      	movs	r3, #3
 8000f22:	e07f      	b.n	8001024 <HAL_RCC_OscConfig+0x5cc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8000f24:	4b41      	ldr	r3, [pc, #260]	; (800102c <HAL_RCC_OscConfig+0x5d4>)
 8000f26:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000f28:	2202      	movs	r2, #2
 8000f2a:	4013      	ands	r3, r2
 8000f2c:	d1f1      	bne.n	8000f12 <HAL_RCC_OscConfig+0x4ba>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	6a1b      	ldr	r3, [r3, #32]
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d100      	bne.n	8000f38 <HAL_RCC_OscConfig+0x4e0>
 8000f36:	e074      	b.n	8001022 <HAL_RCC_OscConfig+0x5ca>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000f38:	4b3c      	ldr	r3, [pc, #240]	; (800102c <HAL_RCC_OscConfig+0x5d4>)
 8000f3a:	685b      	ldr	r3, [r3, #4]
 8000f3c:	220c      	movs	r2, #12
 8000f3e:	4013      	ands	r3, r2
 8000f40:	2b08      	cmp	r3, #8
 8000f42:	d100      	bne.n	8000f46 <HAL_RCC_OscConfig+0x4ee>
 8000f44:	e06b      	b.n	800101e <HAL_RCC_OscConfig+0x5c6>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	6a1b      	ldr	r3, [r3, #32]
 8000f4a:	2b02      	cmp	r3, #2
 8000f4c:	d14c      	bne.n	8000fe8 <HAL_RCC_OscConfig+0x590>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000f4e:	4b37      	ldr	r3, [pc, #220]	; (800102c <HAL_RCC_OscConfig+0x5d4>)
 8000f50:	681a      	ldr	r2, [r3, #0]
 8000f52:	4b36      	ldr	r3, [pc, #216]	; (800102c <HAL_RCC_OscConfig+0x5d4>)
 8000f54:	4938      	ldr	r1, [pc, #224]	; (8001038 <HAL_RCC_OscConfig+0x5e0>)
 8000f56:	400a      	ands	r2, r1
 8000f58:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f5a:	f7ff f99d 	bl	8000298 <HAL_GetTick>
 8000f5e:	0003      	movs	r3, r0
 8000f60:	613b      	str	r3, [r7, #16]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f62:	e008      	b.n	8000f76 <HAL_RCC_OscConfig+0x51e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000f64:	f7ff f998 	bl	8000298 <HAL_GetTick>
 8000f68:	0002      	movs	r2, r0
 8000f6a:	693b      	ldr	r3, [r7, #16]
 8000f6c:	1ad3      	subs	r3, r2, r3
 8000f6e:	2b02      	cmp	r3, #2
 8000f70:	d901      	bls.n	8000f76 <HAL_RCC_OscConfig+0x51e>
          {
            return HAL_TIMEOUT;
 8000f72:	2303      	movs	r3, #3
 8000f74:	e056      	b.n	8001024 <HAL_RCC_OscConfig+0x5cc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f76:	4b2d      	ldr	r3, [pc, #180]	; (800102c <HAL_RCC_OscConfig+0x5d4>)
 8000f78:	681a      	ldr	r2, [r3, #0]
 8000f7a:	2380      	movs	r3, #128	; 0x80
 8000f7c:	049b      	lsls	r3, r3, #18
 8000f7e:	4013      	ands	r3, r2
 8000f80:	d1f0      	bne.n	8000f64 <HAL_RCC_OscConfig+0x50c>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000f82:	4b2a      	ldr	r3, [pc, #168]	; (800102c <HAL_RCC_OscConfig+0x5d4>)
 8000f84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f86:	220f      	movs	r2, #15
 8000f88:	4393      	bics	r3, r2
 8000f8a:	0019      	movs	r1, r3
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000f90:	4b26      	ldr	r3, [pc, #152]	; (800102c <HAL_RCC_OscConfig+0x5d4>)
 8000f92:	430a      	orrs	r2, r1
 8000f94:	62da      	str	r2, [r3, #44]	; 0x2c
 8000f96:	4b25      	ldr	r3, [pc, #148]	; (800102c <HAL_RCC_OscConfig+0x5d4>)
 8000f98:	685b      	ldr	r3, [r3, #4]
 8000f9a:	4a28      	ldr	r2, [pc, #160]	; (800103c <HAL_RCC_OscConfig+0x5e4>)
 8000f9c:	4013      	ands	r3, r2
 8000f9e:	0019      	movs	r1, r3
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fa8:	431a      	orrs	r2, r3
 8000faa:	4b20      	ldr	r3, [pc, #128]	; (800102c <HAL_RCC_OscConfig+0x5d4>)
 8000fac:	430a      	orrs	r2, r1
 8000fae:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000fb0:	4b1e      	ldr	r3, [pc, #120]	; (800102c <HAL_RCC_OscConfig+0x5d4>)
 8000fb2:	681a      	ldr	r2, [r3, #0]
 8000fb4:	4b1d      	ldr	r3, [pc, #116]	; (800102c <HAL_RCC_OscConfig+0x5d4>)
 8000fb6:	2180      	movs	r1, #128	; 0x80
 8000fb8:	0449      	lsls	r1, r1, #17
 8000fba:	430a      	orrs	r2, r1
 8000fbc:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fbe:	f7ff f96b 	bl	8000298 <HAL_GetTick>
 8000fc2:	0003      	movs	r3, r0
 8000fc4:	613b      	str	r3, [r7, #16]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000fc6:	e008      	b.n	8000fda <HAL_RCC_OscConfig+0x582>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000fc8:	f7ff f966 	bl	8000298 <HAL_GetTick>
 8000fcc:	0002      	movs	r2, r0
 8000fce:	693b      	ldr	r3, [r7, #16]
 8000fd0:	1ad3      	subs	r3, r2, r3
 8000fd2:	2b02      	cmp	r3, #2
 8000fd4:	d901      	bls.n	8000fda <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8000fd6:	2303      	movs	r3, #3
 8000fd8:	e024      	b.n	8001024 <HAL_RCC_OscConfig+0x5cc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000fda:	4b14      	ldr	r3, [pc, #80]	; (800102c <HAL_RCC_OscConfig+0x5d4>)
 8000fdc:	681a      	ldr	r2, [r3, #0]
 8000fde:	2380      	movs	r3, #128	; 0x80
 8000fe0:	049b      	lsls	r3, r3, #18
 8000fe2:	4013      	ands	r3, r2
 8000fe4:	d0f0      	beq.n	8000fc8 <HAL_RCC_OscConfig+0x570>
 8000fe6:	e01c      	b.n	8001022 <HAL_RCC_OscConfig+0x5ca>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000fe8:	4b10      	ldr	r3, [pc, #64]	; (800102c <HAL_RCC_OscConfig+0x5d4>)
 8000fea:	681a      	ldr	r2, [r3, #0]
 8000fec:	4b0f      	ldr	r3, [pc, #60]	; (800102c <HAL_RCC_OscConfig+0x5d4>)
 8000fee:	4912      	ldr	r1, [pc, #72]	; (8001038 <HAL_RCC_OscConfig+0x5e0>)
 8000ff0:	400a      	ands	r2, r1
 8000ff2:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ff4:	f7ff f950 	bl	8000298 <HAL_GetTick>
 8000ff8:	0003      	movs	r3, r0
 8000ffa:	613b      	str	r3, [r7, #16]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000ffc:	e008      	b.n	8001010 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000ffe:	f7ff f94b 	bl	8000298 <HAL_GetTick>
 8001002:	0002      	movs	r2, r0
 8001004:	693b      	ldr	r3, [r7, #16]
 8001006:	1ad3      	subs	r3, r2, r3
 8001008:	2b02      	cmp	r3, #2
 800100a:	d901      	bls.n	8001010 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 800100c:	2303      	movs	r3, #3
 800100e:	e009      	b.n	8001024 <HAL_RCC_OscConfig+0x5cc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001010:	4b06      	ldr	r3, [pc, #24]	; (800102c <HAL_RCC_OscConfig+0x5d4>)
 8001012:	681a      	ldr	r2, [r3, #0]
 8001014:	2380      	movs	r3, #128	; 0x80
 8001016:	049b      	lsls	r3, r3, #18
 8001018:	4013      	ands	r3, r2
 800101a:	d1f0      	bne.n	8000ffe <HAL_RCC_OscConfig+0x5a6>
 800101c:	e001      	b.n	8001022 <HAL_RCC_OscConfig+0x5ca>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800101e:	2301      	movs	r3, #1
 8001020:	e000      	b.n	8001024 <HAL_RCC_OscConfig+0x5cc>
    }
  }
  
  return HAL_OK;
 8001022:	2300      	movs	r3, #0
}
 8001024:	0018      	movs	r0, r3
 8001026:	46bd      	mov	sp, r7
 8001028:	b006      	add	sp, #24
 800102a:	bd80      	pop	{r7, pc}
 800102c:	40021000 	.word	0x40021000
 8001030:	00001388 	.word	0x00001388
 8001034:	efffffff 	.word	0xefffffff
 8001038:	feffffff 	.word	0xfeffffff
 800103c:	ffc2ffff 	.word	0xffc2ffff

08001040 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b084      	sub	sp, #16
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
 8001048:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800104a:	2300      	movs	r3, #0
 800104c:	60fb      	str	r3, [r7, #12]
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800104e:	4b6a      	ldr	r3, [pc, #424]	; (80011f8 <HAL_RCC_ClockConfig+0x1b8>)
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	2201      	movs	r2, #1
 8001054:	4013      	ands	r3, r2
 8001056:	683a      	ldr	r2, [r7, #0]
 8001058:	429a      	cmp	r2, r3
 800105a:	d911      	bls.n	8001080 <HAL_RCC_ClockConfig+0x40>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800105c:	4b66      	ldr	r3, [pc, #408]	; (80011f8 <HAL_RCC_ClockConfig+0x1b8>)
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	2201      	movs	r2, #1
 8001062:	4393      	bics	r3, r2
 8001064:	0019      	movs	r1, r3
 8001066:	4b64      	ldr	r3, [pc, #400]	; (80011f8 <HAL_RCC_ClockConfig+0x1b8>)
 8001068:	683a      	ldr	r2, [r7, #0]
 800106a:	430a      	orrs	r2, r1
 800106c:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800106e:	4b62      	ldr	r3, [pc, #392]	; (80011f8 <HAL_RCC_ClockConfig+0x1b8>)
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	2201      	movs	r2, #1
 8001074:	4013      	ands	r3, r2
 8001076:	683a      	ldr	r2, [r7, #0]
 8001078:	429a      	cmp	r2, r3
 800107a:	d001      	beq.n	8001080 <HAL_RCC_ClockConfig+0x40>
    {
      return HAL_ERROR;
 800107c:	2301      	movs	r3, #1
 800107e:	e0b6      	b.n	80011ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	2202      	movs	r2, #2
 8001086:	4013      	ands	r3, r2
 8001088:	d009      	beq.n	800109e <HAL_RCC_ClockConfig+0x5e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800108a:	4b5c      	ldr	r3, [pc, #368]	; (80011fc <HAL_RCC_ClockConfig+0x1bc>)
 800108c:	685b      	ldr	r3, [r3, #4]
 800108e:	22f0      	movs	r2, #240	; 0xf0
 8001090:	4393      	bics	r3, r2
 8001092:	0019      	movs	r1, r3
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	689a      	ldr	r2, [r3, #8]
 8001098:	4b58      	ldr	r3, [pc, #352]	; (80011fc <HAL_RCC_ClockConfig+0x1bc>)
 800109a:	430a      	orrs	r2, r1
 800109c:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	2201      	movs	r2, #1
 80010a4:	4013      	ands	r3, r2
 80010a6:	d100      	bne.n	80010aa <HAL_RCC_ClockConfig+0x6a>
 80010a8:	e067      	b.n	800117a <HAL_RCC_ClockConfig+0x13a>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	685b      	ldr	r3, [r3, #4]
 80010ae:	2b01      	cmp	r3, #1
 80010b0:	d107      	bne.n	80010c2 <HAL_RCC_ClockConfig+0x82>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80010b2:	4b52      	ldr	r3, [pc, #328]	; (80011fc <HAL_RCC_ClockConfig+0x1bc>)
 80010b4:	681a      	ldr	r2, [r3, #0]
 80010b6:	2380      	movs	r3, #128	; 0x80
 80010b8:	029b      	lsls	r3, r3, #10
 80010ba:	4013      	ands	r3, r2
 80010bc:	d114      	bne.n	80010e8 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 80010be:	2301      	movs	r3, #1
 80010c0:	e095      	b.n	80011ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	685b      	ldr	r3, [r3, #4]
 80010c6:	2b02      	cmp	r3, #2
 80010c8:	d107      	bne.n	80010da <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80010ca:	4b4c      	ldr	r3, [pc, #304]	; (80011fc <HAL_RCC_ClockConfig+0x1bc>)
 80010cc:	681a      	ldr	r2, [r3, #0]
 80010ce:	2380      	movs	r3, #128	; 0x80
 80010d0:	049b      	lsls	r3, r3, #18
 80010d2:	4013      	ands	r3, r2
 80010d4:	d108      	bne.n	80010e8 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 80010d6:	2301      	movs	r3, #1
 80010d8:	e089      	b.n	80011ee <HAL_RCC_ClockConfig+0x1ae>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010da:	4b48      	ldr	r3, [pc, #288]	; (80011fc <HAL_RCC_ClockConfig+0x1bc>)
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	2202      	movs	r2, #2
 80010e0:	4013      	ands	r3, r2
 80010e2:	d101      	bne.n	80010e8 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 80010e4:	2301      	movs	r3, #1
 80010e6:	e082      	b.n	80011ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80010e8:	4b44      	ldr	r3, [pc, #272]	; (80011fc <HAL_RCC_ClockConfig+0x1bc>)
 80010ea:	685b      	ldr	r3, [r3, #4]
 80010ec:	2203      	movs	r2, #3
 80010ee:	4393      	bics	r3, r2
 80010f0:	0019      	movs	r1, r3
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	685a      	ldr	r2, [r3, #4]
 80010f6:	4b41      	ldr	r3, [pc, #260]	; (80011fc <HAL_RCC_ClockConfig+0x1bc>)
 80010f8:	430a      	orrs	r2, r1
 80010fa:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80010fc:	f7ff f8cc 	bl	8000298 <HAL_GetTick>
 8001100:	0003      	movs	r3, r0
 8001102:	60fb      	str	r3, [r7, #12]
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	685b      	ldr	r3, [r3, #4]
 8001108:	2b01      	cmp	r3, #1
 800110a:	d111      	bne.n	8001130 <HAL_RCC_ClockConfig+0xf0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800110c:	e009      	b.n	8001122 <HAL_RCC_ClockConfig+0xe2>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800110e:	f7ff f8c3 	bl	8000298 <HAL_GetTick>
 8001112:	0002      	movs	r2, r0
 8001114:	68fb      	ldr	r3, [r7, #12]
 8001116:	1ad3      	subs	r3, r2, r3
 8001118:	4a39      	ldr	r2, [pc, #228]	; (8001200 <HAL_RCC_ClockConfig+0x1c0>)
 800111a:	4293      	cmp	r3, r2
 800111c:	d901      	bls.n	8001122 <HAL_RCC_ClockConfig+0xe2>
        {
          return HAL_TIMEOUT;
 800111e:	2303      	movs	r3, #3
 8001120:	e065      	b.n	80011ee <HAL_RCC_ClockConfig+0x1ae>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001122:	4b36      	ldr	r3, [pc, #216]	; (80011fc <HAL_RCC_ClockConfig+0x1bc>)
 8001124:	685b      	ldr	r3, [r3, #4]
 8001126:	220c      	movs	r2, #12
 8001128:	4013      	ands	r3, r2
 800112a:	2b04      	cmp	r3, #4
 800112c:	d1ef      	bne.n	800110e <HAL_RCC_ClockConfig+0xce>
 800112e:	e024      	b.n	800117a <HAL_RCC_ClockConfig+0x13a>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	685b      	ldr	r3, [r3, #4]
 8001134:	2b02      	cmp	r3, #2
 8001136:	d11b      	bne.n	8001170 <HAL_RCC_ClockConfig+0x130>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001138:	e009      	b.n	800114e <HAL_RCC_ClockConfig+0x10e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800113a:	f7ff f8ad 	bl	8000298 <HAL_GetTick>
 800113e:	0002      	movs	r2, r0
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	1ad3      	subs	r3, r2, r3
 8001144:	4a2e      	ldr	r2, [pc, #184]	; (8001200 <HAL_RCC_ClockConfig+0x1c0>)
 8001146:	4293      	cmp	r3, r2
 8001148:	d901      	bls.n	800114e <HAL_RCC_ClockConfig+0x10e>
        {
          return HAL_TIMEOUT;
 800114a:	2303      	movs	r3, #3
 800114c:	e04f      	b.n	80011ee <HAL_RCC_ClockConfig+0x1ae>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800114e:	4b2b      	ldr	r3, [pc, #172]	; (80011fc <HAL_RCC_ClockConfig+0x1bc>)
 8001150:	685b      	ldr	r3, [r3, #4]
 8001152:	220c      	movs	r2, #12
 8001154:	4013      	ands	r3, r2
 8001156:	2b08      	cmp	r3, #8
 8001158:	d1ef      	bne.n	800113a <HAL_RCC_ClockConfig+0xfa>
 800115a:	e00e      	b.n	800117a <HAL_RCC_ClockConfig+0x13a>
#endif /* RCC_CFGR_SWS_HSI48 */
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800115c:	f7ff f89c 	bl	8000298 <HAL_GetTick>
 8001160:	0002      	movs	r2, r0
 8001162:	68fb      	ldr	r3, [r7, #12]
 8001164:	1ad3      	subs	r3, r2, r3
 8001166:	4a26      	ldr	r2, [pc, #152]	; (8001200 <HAL_RCC_ClockConfig+0x1c0>)
 8001168:	4293      	cmp	r3, r2
 800116a:	d901      	bls.n	8001170 <HAL_RCC_ClockConfig+0x130>
        {
          return HAL_TIMEOUT;
 800116c:	2303      	movs	r3, #3
 800116e:	e03e      	b.n	80011ee <HAL_RCC_ClockConfig+0x1ae>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001170:	4b22      	ldr	r3, [pc, #136]	; (80011fc <HAL_RCC_ClockConfig+0x1bc>)
 8001172:	685b      	ldr	r3, [r3, #4]
 8001174:	220c      	movs	r2, #12
 8001176:	4013      	ands	r3, r2
 8001178:	d1f0      	bne.n	800115c <HAL_RCC_ClockConfig+0x11c>
        }
      }
    }      
  }    
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 800117a:	4b1f      	ldr	r3, [pc, #124]	; (80011f8 <HAL_RCC_ClockConfig+0x1b8>)
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	2201      	movs	r2, #1
 8001180:	4013      	ands	r3, r2
 8001182:	683a      	ldr	r2, [r7, #0]
 8001184:	429a      	cmp	r2, r3
 8001186:	d211      	bcs.n	80011ac <HAL_RCC_ClockConfig+0x16c>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001188:	4b1b      	ldr	r3, [pc, #108]	; (80011f8 <HAL_RCC_ClockConfig+0x1b8>)
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	2201      	movs	r2, #1
 800118e:	4393      	bics	r3, r2
 8001190:	0019      	movs	r1, r3
 8001192:	4b19      	ldr	r3, [pc, #100]	; (80011f8 <HAL_RCC_ClockConfig+0x1b8>)
 8001194:	683a      	ldr	r2, [r7, #0]
 8001196:	430a      	orrs	r2, r1
 8001198:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800119a:	4b17      	ldr	r3, [pc, #92]	; (80011f8 <HAL_RCC_ClockConfig+0x1b8>)
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	2201      	movs	r2, #1
 80011a0:	4013      	ands	r3, r2
 80011a2:	683a      	ldr	r2, [r7, #0]
 80011a4:	429a      	cmp	r2, r3
 80011a6:	d001      	beq.n	80011ac <HAL_RCC_ClockConfig+0x16c>
    {
      return HAL_ERROR;
 80011a8:	2301      	movs	r3, #1
 80011aa:	e020      	b.n	80011ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	2204      	movs	r2, #4
 80011b2:	4013      	ands	r3, r2
 80011b4:	d009      	beq.n	80011ca <HAL_RCC_ClockConfig+0x18a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80011b6:	4b11      	ldr	r3, [pc, #68]	; (80011fc <HAL_RCC_ClockConfig+0x1bc>)
 80011b8:	685b      	ldr	r3, [r3, #4]
 80011ba:	4a12      	ldr	r2, [pc, #72]	; (8001204 <HAL_RCC_ClockConfig+0x1c4>)
 80011bc:	4013      	ands	r3, r2
 80011be:	0019      	movs	r1, r3
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	68da      	ldr	r2, [r3, #12]
 80011c4:	4b0d      	ldr	r3, [pc, #52]	; (80011fc <HAL_RCC_ClockConfig+0x1bc>)
 80011c6:	430a      	orrs	r2, r1
 80011c8:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80011ca:	f000 f821 	bl	8001210 <HAL_RCC_GetSysClockFreq>
 80011ce:	0001      	movs	r1, r0
 80011d0:	4b0a      	ldr	r3, [pc, #40]	; (80011fc <HAL_RCC_ClockConfig+0x1bc>)
 80011d2:	685b      	ldr	r3, [r3, #4]
 80011d4:	091b      	lsrs	r3, r3, #4
 80011d6:	220f      	movs	r2, #15
 80011d8:	4013      	ands	r3, r2
 80011da:	4a0b      	ldr	r2, [pc, #44]	; (8001208 <HAL_RCC_ClockConfig+0x1c8>)
 80011dc:	5cd3      	ldrb	r3, [r2, r3]
 80011de:	000a      	movs	r2, r1
 80011e0:	40da      	lsrs	r2, r3
 80011e2:	4b0a      	ldr	r3, [pc, #40]	; (800120c <HAL_RCC_ClockConfig+0x1cc>)
 80011e4:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80011e6:	2000      	movs	r0, #0
 80011e8:	f7ff f82e 	bl	8000248 <HAL_InitTick>
  
  return HAL_OK;
 80011ec:	2300      	movs	r3, #0
}
 80011ee:	0018      	movs	r0, r3
 80011f0:	46bd      	mov	sp, r7
 80011f2:	b004      	add	sp, #16
 80011f4:	bd80      	pop	{r7, pc}
 80011f6:	46c0      	nop			; (mov r8, r8)
 80011f8:	40022000 	.word	0x40022000
 80011fc:	40021000 	.word	0x40021000
 8001200:	00001388 	.word	0x00001388
 8001204:	fffff8ff 	.word	0xfffff8ff
 8001208:	08002118 	.word	0x08002118
 800120c:	20000000 	.word	0x20000000

08001210 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001210:	b590      	push	{r4, r7, lr}
 8001212:	b08f      	sub	sp, #60	; 0x3c
 8001214:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8001216:	2314      	movs	r3, #20
 8001218:	18fb      	adds	r3, r7, r3
 800121a:	4a2b      	ldr	r2, [pc, #172]	; (80012c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800121c:	ca13      	ldmia	r2!, {r0, r1, r4}
 800121e:	c313      	stmia	r3!, {r0, r1, r4}
 8001220:	6812      	ldr	r2, [r2, #0]
 8001222:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8001224:	1d3b      	adds	r3, r7, #4
 8001226:	4a29      	ldr	r2, [pc, #164]	; (80012cc <HAL_RCC_GetSysClockFreq+0xbc>)
 8001228:	ca13      	ldmia	r2!, {r0, r1, r4}
 800122a:	c313      	stmia	r3!, {r0, r1, r4}
 800122c:	6812      	ldr	r2, [r2, #0]
 800122e:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001230:	2300      	movs	r3, #0
 8001232:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001234:	2300      	movs	r3, #0
 8001236:	62bb      	str	r3, [r7, #40]	; 0x28
 8001238:	2300      	movs	r3, #0
 800123a:	637b      	str	r3, [r7, #52]	; 0x34
 800123c:	2300      	movs	r3, #0
 800123e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8001240:	2300      	movs	r3, #0
 8001242:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8001244:	4b22      	ldr	r3, [pc, #136]	; (80012d0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001246:	685b      	ldr	r3, [r3, #4]
 8001248:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800124a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800124c:	220c      	movs	r2, #12
 800124e:	4013      	ands	r3, r2
 8001250:	2b04      	cmp	r3, #4
 8001252:	d002      	beq.n	800125a <HAL_RCC_GetSysClockFreq+0x4a>
 8001254:	2b08      	cmp	r3, #8
 8001256:	d003      	beq.n	8001260 <HAL_RCC_GetSysClockFreq+0x50>
 8001258:	e02d      	b.n	80012b6 <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800125a:	4b1e      	ldr	r3, [pc, #120]	; (80012d4 <HAL_RCC_GetSysClockFreq+0xc4>)
 800125c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800125e:	e02d      	b.n	80012bc <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001260:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001262:	0c9b      	lsrs	r3, r3, #18
 8001264:	220f      	movs	r2, #15
 8001266:	4013      	ands	r3, r2
 8001268:	2214      	movs	r2, #20
 800126a:	18ba      	adds	r2, r7, r2
 800126c:	5cd3      	ldrb	r3, [r2, r3]
 800126e:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001270:	4b17      	ldr	r3, [pc, #92]	; (80012d0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001272:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001274:	220f      	movs	r2, #15
 8001276:	4013      	ands	r3, r2
 8001278:	1d3a      	adds	r2, r7, #4
 800127a:	5cd3      	ldrb	r3, [r2, r3]
 800127c:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800127e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001280:	2380      	movs	r3, #128	; 0x80
 8001282:	025b      	lsls	r3, r3, #9
 8001284:	4013      	ands	r3, r2
 8001286:	d009      	beq.n	800129c <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 8001288:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800128a:	4812      	ldr	r0, [pc, #72]	; (80012d4 <HAL_RCC_GetSysClockFreq+0xc4>)
 800128c:	f7fe ff3c 	bl	8000108 <__udivsi3>
 8001290:	0003      	movs	r3, r0
 8001292:	001a      	movs	r2, r3
 8001294:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001296:	4353      	muls	r3, r2
 8001298:	637b      	str	r3, [r7, #52]	; 0x34
 800129a:	e009      	b.n	80012b0 <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1U) * pllmul);
 800129c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800129e:	000a      	movs	r2, r1
 80012a0:	0152      	lsls	r2, r2, #5
 80012a2:	1a52      	subs	r2, r2, r1
 80012a4:	0193      	lsls	r3, r2, #6
 80012a6:	1a9b      	subs	r3, r3, r2
 80012a8:	00db      	lsls	r3, r3, #3
 80012aa:	185b      	adds	r3, r3, r1
 80012ac:	021b      	lsls	r3, r3, #8
 80012ae:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 80012b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80012b2:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80012b4:	e002      	b.n	80012bc <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80012b6:	4b07      	ldr	r3, [pc, #28]	; (80012d4 <HAL_RCC_GetSysClockFreq+0xc4>)
 80012b8:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80012ba:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80012bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 80012be:	0018      	movs	r0, r3
 80012c0:	46bd      	mov	sp, r7
 80012c2:	b00f      	add	sp, #60	; 0x3c
 80012c4:	bd90      	pop	{r4, r7, pc}
 80012c6:	46c0      	nop			; (mov r8, r8)
 80012c8:	080020f8 	.word	0x080020f8
 80012cc:	08002108 	.word	0x08002108
 80012d0:	40021000 	.word	0x40021000
 80012d4:	007a1200 	.word	0x007a1200

080012d8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80012dc:	4b02      	ldr	r3, [pc, #8]	; (80012e8 <HAL_RCC_GetHCLKFreq+0x10>)
 80012de:	681b      	ldr	r3, [r3, #0]
}
 80012e0:	0018      	movs	r0, r3
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bd80      	pop	{r7, pc}
 80012e6:	46c0      	nop			; (mov r8, r8)
 80012e8:	20000000 	.word	0x20000000

080012ec <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b086      	sub	sp, #24
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80012f4:	2300      	movs	r3, #0
 80012f6:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 80012f8:	2300      	movs	r3, #0
 80012fa:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	681a      	ldr	r2, [r3, #0]
 8001300:	2380      	movs	r3, #128	; 0x80
 8001302:	025b      	lsls	r3, r3, #9
 8001304:	4013      	ands	r3, r2
 8001306:	d100      	bne.n	800130a <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8001308:	e08f      	b.n	800142a <HAL_RCCEx_PeriphCLKConfig+0x13e>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 800130a:	2317      	movs	r3, #23
 800130c:	18fb      	adds	r3, r7, r3
 800130e:	2200      	movs	r2, #0
 8001310:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001312:	4b57      	ldr	r3, [pc, #348]	; (8001470 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001314:	69da      	ldr	r2, [r3, #28]
 8001316:	2380      	movs	r3, #128	; 0x80
 8001318:	055b      	lsls	r3, r3, #21
 800131a:	4013      	ands	r3, r2
 800131c:	d111      	bne.n	8001342 <HAL_RCCEx_PeriphCLKConfig+0x56>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 800131e:	4b54      	ldr	r3, [pc, #336]	; (8001470 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001320:	69da      	ldr	r2, [r3, #28]
 8001322:	4b53      	ldr	r3, [pc, #332]	; (8001470 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001324:	2180      	movs	r1, #128	; 0x80
 8001326:	0549      	lsls	r1, r1, #21
 8001328:	430a      	orrs	r2, r1
 800132a:	61da      	str	r2, [r3, #28]
 800132c:	4b50      	ldr	r3, [pc, #320]	; (8001470 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800132e:	69da      	ldr	r2, [r3, #28]
 8001330:	2380      	movs	r3, #128	; 0x80
 8001332:	055b      	lsls	r3, r3, #21
 8001334:	4013      	ands	r3, r2
 8001336:	60bb      	str	r3, [r7, #8]
 8001338:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800133a:	2317      	movs	r3, #23
 800133c:	18fb      	adds	r3, r7, r3
 800133e:	2201      	movs	r2, #1
 8001340:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001342:	4b4c      	ldr	r3, [pc, #304]	; (8001474 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8001344:	681a      	ldr	r2, [r3, #0]
 8001346:	2380      	movs	r3, #128	; 0x80
 8001348:	005b      	lsls	r3, r3, #1
 800134a:	4013      	ands	r3, r2
 800134c:	d11a      	bne.n	8001384 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800134e:	4b49      	ldr	r3, [pc, #292]	; (8001474 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8001350:	681a      	ldr	r2, [r3, #0]
 8001352:	4b48      	ldr	r3, [pc, #288]	; (8001474 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8001354:	2180      	movs	r1, #128	; 0x80
 8001356:	0049      	lsls	r1, r1, #1
 8001358:	430a      	orrs	r2, r1
 800135a:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800135c:	f7fe ff9c 	bl	8000298 <HAL_GetTick>
 8001360:	0003      	movs	r3, r0
 8001362:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001364:	e008      	b.n	8001378 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001366:	f7fe ff97 	bl	8000298 <HAL_GetTick>
 800136a:	0002      	movs	r2, r0
 800136c:	693b      	ldr	r3, [r7, #16]
 800136e:	1ad3      	subs	r3, r2, r3
 8001370:	2b64      	cmp	r3, #100	; 0x64
 8001372:	d901      	bls.n	8001378 <HAL_RCCEx_PeriphCLKConfig+0x8c>
        {
          return HAL_TIMEOUT;
 8001374:	2303      	movs	r3, #3
 8001376:	e077      	b.n	8001468 <HAL_RCCEx_PeriphCLKConfig+0x17c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001378:	4b3e      	ldr	r3, [pc, #248]	; (8001474 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 800137a:	681a      	ldr	r2, [r3, #0]
 800137c:	2380      	movs	r3, #128	; 0x80
 800137e:	005b      	lsls	r3, r3, #1
 8001380:	4013      	ands	r3, r2
 8001382:	d0f0      	beq.n	8001366 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001384:	4b3a      	ldr	r3, [pc, #232]	; (8001470 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001386:	6a1a      	ldr	r2, [r3, #32]
 8001388:	23c0      	movs	r3, #192	; 0xc0
 800138a:	009b      	lsls	r3, r3, #2
 800138c:	4013      	ands	r3, r2
 800138e:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001390:	68fb      	ldr	r3, [r7, #12]
 8001392:	2b00      	cmp	r3, #0
 8001394:	d034      	beq.n	8001400 <HAL_RCCEx_PeriphCLKConfig+0x114>
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	685a      	ldr	r2, [r3, #4]
 800139a:	23c0      	movs	r3, #192	; 0xc0
 800139c:	009b      	lsls	r3, r3, #2
 800139e:	4013      	ands	r3, r2
 80013a0:	68fa      	ldr	r2, [r7, #12]
 80013a2:	429a      	cmp	r2, r3
 80013a4:	d02c      	beq.n	8001400 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80013a6:	4b32      	ldr	r3, [pc, #200]	; (8001470 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80013a8:	6a1b      	ldr	r3, [r3, #32]
 80013aa:	4a33      	ldr	r2, [pc, #204]	; (8001478 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 80013ac:	4013      	ands	r3, r2
 80013ae:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80013b0:	4b2f      	ldr	r3, [pc, #188]	; (8001470 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80013b2:	6a1a      	ldr	r2, [r3, #32]
 80013b4:	4b2e      	ldr	r3, [pc, #184]	; (8001470 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80013b6:	2180      	movs	r1, #128	; 0x80
 80013b8:	0249      	lsls	r1, r1, #9
 80013ba:	430a      	orrs	r2, r1
 80013bc:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80013be:	4b2c      	ldr	r3, [pc, #176]	; (8001470 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80013c0:	6a1a      	ldr	r2, [r3, #32]
 80013c2:	4b2b      	ldr	r3, [pc, #172]	; (8001470 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80013c4:	492d      	ldr	r1, [pc, #180]	; (800147c <HAL_RCCEx_PeriphCLKConfig+0x190>)
 80013c6:	400a      	ands	r2, r1
 80013c8:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80013ca:	4b29      	ldr	r3, [pc, #164]	; (8001470 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80013cc:	68fa      	ldr	r2, [r7, #12]
 80013ce:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	2201      	movs	r2, #1
 80013d4:	4013      	ands	r3, r2
 80013d6:	d013      	beq.n	8001400 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013d8:	f7fe ff5e 	bl	8000298 <HAL_GetTick>
 80013dc:	0003      	movs	r3, r0
 80013de:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80013e0:	e009      	b.n	80013f6 <HAL_RCCEx_PeriphCLKConfig+0x10a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80013e2:	f7fe ff59 	bl	8000298 <HAL_GetTick>
 80013e6:	0002      	movs	r2, r0
 80013e8:	693b      	ldr	r3, [r7, #16]
 80013ea:	1ad3      	subs	r3, r2, r3
 80013ec:	4a24      	ldr	r2, [pc, #144]	; (8001480 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 80013ee:	4293      	cmp	r3, r2
 80013f0:	d901      	bls.n	80013f6 <HAL_RCCEx_PeriphCLKConfig+0x10a>
          {
            return HAL_TIMEOUT;
 80013f2:	2303      	movs	r3, #3
 80013f4:	e038      	b.n	8001468 <HAL_RCCEx_PeriphCLKConfig+0x17c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80013f6:	4b1e      	ldr	r3, [pc, #120]	; (8001470 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80013f8:	6a1b      	ldr	r3, [r3, #32]
 80013fa:	2202      	movs	r2, #2
 80013fc:	4013      	ands	r3, r2
 80013fe:	d0f0      	beq.n	80013e2 <HAL_RCCEx_PeriphCLKConfig+0xf6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001400:	4b1b      	ldr	r3, [pc, #108]	; (8001470 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001402:	6a1b      	ldr	r3, [r3, #32]
 8001404:	4a1c      	ldr	r2, [pc, #112]	; (8001478 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8001406:	4013      	ands	r3, r2
 8001408:	0019      	movs	r1, r3
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	685a      	ldr	r2, [r3, #4]
 800140e:	4b18      	ldr	r3, [pc, #96]	; (8001470 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001410:	430a      	orrs	r2, r1
 8001412:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001414:	2317      	movs	r3, #23
 8001416:	18fb      	adds	r3, r7, r3
 8001418:	781b      	ldrb	r3, [r3, #0]
 800141a:	2b01      	cmp	r3, #1
 800141c:	d105      	bne.n	800142a <HAL_RCCEx_PeriphCLKConfig+0x13e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800141e:	4b14      	ldr	r3, [pc, #80]	; (8001470 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001420:	69da      	ldr	r2, [r3, #28]
 8001422:	4b13      	ldr	r3, [pc, #76]	; (8001470 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001424:	4917      	ldr	r1, [pc, #92]	; (8001484 <HAL_RCCEx_PeriphCLKConfig+0x198>)
 8001426:	400a      	ands	r2, r1
 8001428:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	2201      	movs	r2, #1
 8001430:	4013      	ands	r3, r2
 8001432:	d009      	beq.n	8001448 <HAL_RCCEx_PeriphCLKConfig+0x15c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001434:	4b0e      	ldr	r3, [pc, #56]	; (8001470 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001436:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001438:	2203      	movs	r2, #3
 800143a:	4393      	bics	r3, r2
 800143c:	0019      	movs	r1, r3
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	689a      	ldr	r2, [r3, #8]
 8001442:	4b0b      	ldr	r3, [pc, #44]	; (8001470 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001444:	430a      	orrs	r2, r1
 8001446:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	2220      	movs	r2, #32
 800144e:	4013      	ands	r3, r2
 8001450:	d009      	beq.n	8001466 <HAL_RCCEx_PeriphCLKConfig+0x17a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001452:	4b07      	ldr	r3, [pc, #28]	; (8001470 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001454:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001456:	2210      	movs	r2, #16
 8001458:	4393      	bics	r3, r2
 800145a:	0019      	movs	r1, r3
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	68da      	ldr	r2, [r3, #12]
 8001460:	4b03      	ldr	r3, [pc, #12]	; (8001470 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001462:	430a      	orrs	r2, r1
 8001464:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8001466:	2300      	movs	r3, #0
}
 8001468:	0018      	movs	r0, r3
 800146a:	46bd      	mov	sp, r7
 800146c:	b006      	add	sp, #24
 800146e:	bd80      	pop	{r7, pc}
 8001470:	40021000 	.word	0x40021000
 8001474:	40007000 	.word	0x40007000
 8001478:	fffffcff 	.word	0xfffffcff
 800147c:	fffeffff 	.word	0xfffeffff
 8001480:	00001388 	.word	0x00001388
 8001484:	efffffff 	.word	0xefffffff

08001488 <HAL_TIM_Base_Init>:
  *         parameters in the TIM_HandleTypeDef and create the associated handle.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b082      	sub	sp, #8
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	2b00      	cmp	r3, #0
 8001494:	d101      	bne.n	800149a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001496:	2301      	movs	r3, #1
 8001498:	e01e      	b.n	80014d8 <HAL_TIM_Base_Init+0x50>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	223d      	movs	r2, #61	; 0x3d
 800149e:	5c9b      	ldrb	r3, [r3, r2]
 80014a0:	b2db      	uxtb	r3, r3
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d107      	bne.n	80014b6 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	223c      	movs	r2, #60	; 0x3c
 80014aa:	2100      	movs	r1, #0
 80014ac:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	0018      	movs	r0, r3
 80014b2:	f000 fd2f 	bl	8001f14 <HAL_TIM_Base_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	223d      	movs	r2, #61	; 0x3d
 80014ba:	2102      	movs	r1, #2
 80014bc:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	681a      	ldr	r2, [r3, #0]
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	3304      	adds	r3, #4
 80014c6:	0019      	movs	r1, r3
 80014c8:	0010      	movs	r0, r2
 80014ca:	f000 f959 	bl	8001780 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	223d      	movs	r2, #61	; 0x3d
 80014d2:	2101      	movs	r1, #1
 80014d4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80014d6:	2300      	movs	r3, #0
}
 80014d8:	0018      	movs	r0, r3
 80014da:	46bd      	mov	sp, r7
 80014dc:	b002      	add	sp, #8
 80014de:	bd80      	pop	{r7, pc}

080014e0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM handle
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b082      	sub	sp, #8
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	68da      	ldr	r2, [r3, #12]
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	2101      	movs	r1, #1
 80014f4:	430a      	orrs	r2, r1
 80014f6:	60da      	str	r2, [r3, #12]

   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	681a      	ldr	r2, [r3, #0]
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	2101      	movs	r1, #1
 8001504:	430a      	orrs	r2, r1
 8001506:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8001508:	2300      	movs	r3, #0
}
 800150a:	0018      	movs	r0, r3
 800150c:	46bd      	mov	sp, r7
 800150e:	b002      	add	sp, #8
 8001510:	bd80      	pop	{r7, pc}

08001512 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001512:	b580      	push	{r7, lr}
 8001514:	b082      	sub	sp, #8
 8001516:	af00      	add	r7, sp, #0
 8001518:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	691b      	ldr	r3, [r3, #16]
 8001520:	2202      	movs	r2, #2
 8001522:	4013      	ands	r3, r2
 8001524:	2b02      	cmp	r3, #2
 8001526:	d124      	bne.n	8001572 <HAL_TIM_IRQHandler+0x60>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	68db      	ldr	r3, [r3, #12]
 800152e:	2202      	movs	r2, #2
 8001530:	4013      	ands	r3, r2
 8001532:	2b02      	cmp	r3, #2
 8001534:	d11d      	bne.n	8001572 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	2203      	movs	r2, #3
 800153c:	4252      	negs	r2, r2
 800153e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	2201      	movs	r2, #1
 8001544:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	699b      	ldr	r3, [r3, #24]
 800154c:	2203      	movs	r2, #3
 800154e:	4013      	ands	r3, r2
 8001550:	d004      	beq.n	800155c <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	0018      	movs	r0, r3
 8001556:	f000 f8fa 	bl	800174e <HAL_TIM_IC_CaptureCallback>
 800155a:	e007      	b.n	800156c <HAL_TIM_IRQHandler+0x5a>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	0018      	movs	r0, r3
 8001560:	f000 f8ed 	bl	800173e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	0018      	movs	r0, r3
 8001568:	f000 f8f9 	bl	800175e <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	2200      	movs	r2, #0
 8001570:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	691b      	ldr	r3, [r3, #16]
 8001578:	2204      	movs	r2, #4
 800157a:	4013      	ands	r3, r2
 800157c:	2b04      	cmp	r3, #4
 800157e:	d125      	bne.n	80015cc <HAL_TIM_IRQHandler+0xba>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	68db      	ldr	r3, [r3, #12]
 8001586:	2204      	movs	r2, #4
 8001588:	4013      	ands	r3, r2
 800158a:	2b04      	cmp	r3, #4
 800158c:	d11e      	bne.n	80015cc <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	2205      	movs	r2, #5
 8001594:	4252      	negs	r2, r2
 8001596:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	2202      	movs	r2, #2
 800159c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	699a      	ldr	r2, [r3, #24]
 80015a4:	23c0      	movs	r3, #192	; 0xc0
 80015a6:	009b      	lsls	r3, r3, #2
 80015a8:	4013      	ands	r3, r2
 80015aa:	d004      	beq.n	80015b6 <HAL_TIM_IRQHandler+0xa4>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	0018      	movs	r0, r3
 80015b0:	f000 f8cd 	bl	800174e <HAL_TIM_IC_CaptureCallback>
 80015b4:	e007      	b.n	80015c6 <HAL_TIM_IRQHandler+0xb4>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	0018      	movs	r0, r3
 80015ba:	f000 f8c0 	bl	800173e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	0018      	movs	r0, r3
 80015c2:	f000 f8cc 	bl	800175e <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	2200      	movs	r2, #0
 80015ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	691b      	ldr	r3, [r3, #16]
 80015d2:	2208      	movs	r2, #8
 80015d4:	4013      	ands	r3, r2
 80015d6:	2b08      	cmp	r3, #8
 80015d8:	d124      	bne.n	8001624 <HAL_TIM_IRQHandler+0x112>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	68db      	ldr	r3, [r3, #12]
 80015e0:	2208      	movs	r2, #8
 80015e2:	4013      	ands	r3, r2
 80015e4:	2b08      	cmp	r3, #8
 80015e6:	d11d      	bne.n	8001624 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	2209      	movs	r2, #9
 80015ee:	4252      	negs	r2, r2
 80015f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	2204      	movs	r2, #4
 80015f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	69db      	ldr	r3, [r3, #28]
 80015fe:	2203      	movs	r2, #3
 8001600:	4013      	ands	r3, r2
 8001602:	d004      	beq.n	800160e <HAL_TIM_IRQHandler+0xfc>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	0018      	movs	r0, r3
 8001608:	f000 f8a1 	bl	800174e <HAL_TIM_IC_CaptureCallback>
 800160c:	e007      	b.n	800161e <HAL_TIM_IRQHandler+0x10c>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	0018      	movs	r0, r3
 8001612:	f000 f894 	bl	800173e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	0018      	movs	r0, r3
 800161a:	f000 f8a0 	bl	800175e <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	2200      	movs	r2, #0
 8001622:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	691b      	ldr	r3, [r3, #16]
 800162a:	2210      	movs	r2, #16
 800162c:	4013      	ands	r3, r2
 800162e:	2b10      	cmp	r3, #16
 8001630:	d125      	bne.n	800167e <HAL_TIM_IRQHandler+0x16c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	68db      	ldr	r3, [r3, #12]
 8001638:	2210      	movs	r2, #16
 800163a:	4013      	ands	r3, r2
 800163c:	2b10      	cmp	r3, #16
 800163e:	d11e      	bne.n	800167e <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	2211      	movs	r2, #17
 8001646:	4252      	negs	r2, r2
 8001648:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	2208      	movs	r2, #8
 800164e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	69da      	ldr	r2, [r3, #28]
 8001656:	23c0      	movs	r3, #192	; 0xc0
 8001658:	009b      	lsls	r3, r3, #2
 800165a:	4013      	ands	r3, r2
 800165c:	d004      	beq.n	8001668 <HAL_TIM_IRQHandler+0x156>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	0018      	movs	r0, r3
 8001662:	f000 f874 	bl	800174e <HAL_TIM_IC_CaptureCallback>
 8001666:	e007      	b.n	8001678 <HAL_TIM_IRQHandler+0x166>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	0018      	movs	r0, r3
 800166c:	f000 f867 	bl	800173e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	0018      	movs	r0, r3
 8001674:	f000 f873 	bl	800175e <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	2200      	movs	r2, #0
 800167c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	691b      	ldr	r3, [r3, #16]
 8001684:	2201      	movs	r2, #1
 8001686:	4013      	ands	r3, r2
 8001688:	2b01      	cmp	r3, #1
 800168a:	d10f      	bne.n	80016ac <HAL_TIM_IRQHandler+0x19a>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	68db      	ldr	r3, [r3, #12]
 8001692:	2201      	movs	r2, #1
 8001694:	4013      	ands	r3, r2
 8001696:	2b01      	cmp	r3, #1
 8001698:	d108      	bne.n	80016ac <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	2202      	movs	r2, #2
 80016a0:	4252      	negs	r2, r2
 80016a2:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	0018      	movs	r0, r3
 80016a8:	f000 fa90 	bl	8001bcc <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	691b      	ldr	r3, [r3, #16]
 80016b2:	2280      	movs	r2, #128	; 0x80
 80016b4:	4013      	ands	r3, r2
 80016b6:	2b80      	cmp	r3, #128	; 0x80
 80016b8:	d10f      	bne.n	80016da <HAL_TIM_IRQHandler+0x1c8>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	68db      	ldr	r3, [r3, #12]
 80016c0:	2280      	movs	r2, #128	; 0x80
 80016c2:	4013      	ands	r3, r2
 80016c4:	2b80      	cmp	r3, #128	; 0x80
 80016c6:	d108      	bne.n	80016da <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	2281      	movs	r2, #129	; 0x81
 80016ce:	4252      	negs	r2, r2
 80016d0:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	0018      	movs	r0, r3
 80016d6:	f000 f8d3 	bl	8001880 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	691b      	ldr	r3, [r3, #16]
 80016e0:	2240      	movs	r2, #64	; 0x40
 80016e2:	4013      	ands	r3, r2
 80016e4:	2b40      	cmp	r3, #64	; 0x40
 80016e6:	d10f      	bne.n	8001708 <HAL_TIM_IRQHandler+0x1f6>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	68db      	ldr	r3, [r3, #12]
 80016ee:	2240      	movs	r2, #64	; 0x40
 80016f0:	4013      	ands	r3, r2
 80016f2:	2b40      	cmp	r3, #64	; 0x40
 80016f4:	d108      	bne.n	8001708 <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	2241      	movs	r2, #65	; 0x41
 80016fc:	4252      	negs	r2, r2
 80016fe:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	0018      	movs	r0, r3
 8001704:	f000 f833 	bl	800176e <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	691b      	ldr	r3, [r3, #16]
 800170e:	2220      	movs	r2, #32
 8001710:	4013      	ands	r3, r2
 8001712:	2b20      	cmp	r3, #32
 8001714:	d10f      	bne.n	8001736 <HAL_TIM_IRQHandler+0x224>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	68db      	ldr	r3, [r3, #12]
 800171c:	2220      	movs	r2, #32
 800171e:	4013      	ands	r3, r2
 8001720:	2b20      	cmp	r3, #32
 8001722:	d108      	bne.n	8001736 <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	2221      	movs	r2, #33	; 0x21
 800172a:	4252      	negs	r2, r2
 800172c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	0018      	movs	r0, r3
 8001732:	f000 f89d 	bl	8001870 <HAL_TIMEx_CommutationCallback>
    }
  }
}
 8001736:	46c0      	nop			; (mov r8, r8)
 8001738:	46bd      	mov	sp, r7
 800173a:	b002      	add	sp, #8
 800173c:	bd80      	pop	{r7, pc}

0800173e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non blocking mode 
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800173e:	b580      	push	{r7, lr}
 8001740:	b082      	sub	sp, #8
 8001742:	af00      	add	r7, sp, #0
 8001744:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001746:	46c0      	nop			; (mov r8, r8)
 8001748:	46bd      	mov	sp, r7
 800174a:	b002      	add	sp, #8
 800174c:	bd80      	pop	{r7, pc}

0800174e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non blocking mode 
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800174e:	b580      	push	{r7, lr}
 8001750:	b082      	sub	sp, #8
 8001752:	af00      	add	r7, sp, #0
 8001754:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001756:	46c0      	nop			; (mov r8, r8)
 8001758:	46bd      	mov	sp, r7
 800175a:	b002      	add	sp, #8
 800175c:	bd80      	pop	{r7, pc}

0800175e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800175e:	b580      	push	{r7, lr}
 8001760:	b082      	sub	sp, #8
 8001762:	af00      	add	r7, sp, #0
 8001764:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001766:	46c0      	nop			; (mov r8, r8)
 8001768:	46bd      	mov	sp, r7
 800176a:	b002      	add	sp, #8
 800176c:	bd80      	pop	{r7, pc}

0800176e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800176e:	b580      	push	{r7, lr}
 8001770:	b082      	sub	sp, #8
 8001772:	af00      	add	r7, sp, #0
 8001774:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001776:	46c0      	nop			; (mov r8, r8)
 8001778:	46bd      	mov	sp, r7
 800177a:	b002      	add	sp, #8
 800177c:	bd80      	pop	{r7, pc}
	...

08001780 <TIM_Base_SetConfig>:
  * @param  TIMx TIM periheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b084      	sub	sp, #16
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
 8001788:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 800178a:	2300      	movs	r3, #0
 800178c:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	4a2f      	ldr	r2, [pc, #188]	; (8001854 <TIM_Base_SetConfig+0xd4>)
 8001798:	4293      	cmp	r3, r2
 800179a:	d003      	beq.n	80017a4 <TIM_Base_SetConfig+0x24>
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	4a2e      	ldr	r2, [pc, #184]	; (8001858 <TIM_Base_SetConfig+0xd8>)
 80017a0:	4293      	cmp	r3, r2
 80017a2:	d108      	bne.n	80017b6 <TIM_Base_SetConfig+0x36>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	2270      	movs	r2, #112	; 0x70
 80017a8:	4393      	bics	r3, r2
 80017aa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80017ac:	683b      	ldr	r3, [r7, #0]
 80017ae:	685b      	ldr	r3, [r3, #4]
 80017b0:	68fa      	ldr	r2, [r7, #12]
 80017b2:	4313      	orrs	r3, r2
 80017b4:	60fb      	str	r3, [r7, #12]
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	4a26      	ldr	r2, [pc, #152]	; (8001854 <TIM_Base_SetConfig+0xd4>)
 80017ba:	4293      	cmp	r3, r2
 80017bc:	d013      	beq.n	80017e6 <TIM_Base_SetConfig+0x66>
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	4a25      	ldr	r2, [pc, #148]	; (8001858 <TIM_Base_SetConfig+0xd8>)
 80017c2:	4293      	cmp	r3, r2
 80017c4:	d00f      	beq.n	80017e6 <TIM_Base_SetConfig+0x66>
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	4a24      	ldr	r2, [pc, #144]	; (800185c <TIM_Base_SetConfig+0xdc>)
 80017ca:	4293      	cmp	r3, r2
 80017cc:	d00b      	beq.n	80017e6 <TIM_Base_SetConfig+0x66>
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	4a23      	ldr	r2, [pc, #140]	; (8001860 <TIM_Base_SetConfig+0xe0>)
 80017d2:	4293      	cmp	r3, r2
 80017d4:	d007      	beq.n	80017e6 <TIM_Base_SetConfig+0x66>
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	4a22      	ldr	r2, [pc, #136]	; (8001864 <TIM_Base_SetConfig+0xe4>)
 80017da:	4293      	cmp	r3, r2
 80017dc:	d003      	beq.n	80017e6 <TIM_Base_SetConfig+0x66>
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	4a21      	ldr	r2, [pc, #132]	; (8001868 <TIM_Base_SetConfig+0xe8>)
 80017e2:	4293      	cmp	r3, r2
 80017e4:	d108      	bne.n	80017f8 <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	4a20      	ldr	r2, [pc, #128]	; (800186c <TIM_Base_SetConfig+0xec>)
 80017ea:	4013      	ands	r3, r2
 80017ec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80017ee:	683b      	ldr	r3, [r7, #0]
 80017f0:	68db      	ldr	r3, [r3, #12]
 80017f2:	68fa      	ldr	r2, [r7, #12]
 80017f4:	4313      	orrs	r3, r2
 80017f6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	2280      	movs	r2, #128	; 0x80
 80017fc:	4393      	bics	r3, r2
 80017fe:	001a      	movs	r2, r3
 8001800:	683b      	ldr	r3, [r7, #0]
 8001802:	695b      	ldr	r3, [r3, #20]
 8001804:	4313      	orrs	r3, r2
 8001806:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	68fa      	ldr	r2, [r7, #12]
 800180c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800180e:	683b      	ldr	r3, [r7, #0]
 8001810:	689a      	ldr	r2, [r3, #8]
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8001816:	683b      	ldr	r3, [r7, #0]
 8001818:	681a      	ldr	r2, [r3, #0]
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	4a0c      	ldr	r2, [pc, #48]	; (8001854 <TIM_Base_SetConfig+0xd4>)
 8001822:	4293      	cmp	r3, r2
 8001824:	d00b      	beq.n	800183e <TIM_Base_SetConfig+0xbe>
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	4a0d      	ldr	r2, [pc, #52]	; (8001860 <TIM_Base_SetConfig+0xe0>)
 800182a:	4293      	cmp	r3, r2
 800182c:	d007      	beq.n	800183e <TIM_Base_SetConfig+0xbe>
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	4a0c      	ldr	r2, [pc, #48]	; (8001864 <TIM_Base_SetConfig+0xe4>)
 8001832:	4293      	cmp	r3, r2
 8001834:	d003      	beq.n	800183e <TIM_Base_SetConfig+0xbe>
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	4a0b      	ldr	r2, [pc, #44]	; (8001868 <TIM_Base_SetConfig+0xe8>)
 800183a:	4293      	cmp	r3, r2
 800183c:	d103      	bne.n	8001846 <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800183e:	683b      	ldr	r3, [r7, #0]
 8001840:	691a      	ldr	r2, [r3, #16]
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	2201      	movs	r2, #1
 800184a:	615a      	str	r2, [r3, #20]
}
 800184c:	46c0      	nop			; (mov r8, r8)
 800184e:	46bd      	mov	sp, r7
 8001850:	b004      	add	sp, #16
 8001852:	bd80      	pop	{r7, pc}
 8001854:	40012c00 	.word	0x40012c00
 8001858:	40000400 	.word	0x40000400
 800185c:	40002000 	.word	0x40002000
 8001860:	40014000 	.word	0x40014000
 8001864:	40014400 	.word	0x40014400
 8001868:	40014800 	.word	0x40014800
 800186c:	fffffcff 	.word	0xfffffcff

08001870 <HAL_TIMEx_CommutationCallback>:
  * @brief  Hall commutation changed callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b082      	sub	sp, #8
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 8001878:	46c0      	nop			; (mov r8, r8)
 800187a:	46bd      	mov	sp, r7
 800187c:	b002      	add	sp, #8
 800187e:	bd80      	pop	{r7, pc}

08001880 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b082      	sub	sp, #8
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001888:	46c0      	nop			; (mov r8, r8)
 800188a:	46bd      	mov	sp, r7
 800188c:	b002      	add	sp, #8
 800188e:	bd80      	pop	{r7, pc}

08001890 <updateLED>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

/* USER CODE END 0 */
void updateLED(void){
 8001890:	b580      	push	{r7, lr}
 8001892:	af00      	add	r7, sp, #0

	switch(status){
 8001894:	4b1c      	ldr	r3, [pc, #112]	; (8001908 <updateLED+0x78>)
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	2b01      	cmp	r3, #1
 800189a:	d017      	beq.n	80018cc <updateLED+0x3c>
 800189c:	2b02      	cmp	r3, #2
 800189e:	d028      	beq.n	80018f2 <updateLED+0x62>
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d000      	beq.n	80018a6 <updateLED+0x16>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, false); 				//rode led uitzetten
		break;*/
	}


}
 80018a4:	e02c      	b.n	8001900 <updateLED+0x70>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, 0); 				//blauwe led aanzetten
 80018a6:	4b19      	ldr	r3, [pc, #100]	; (800190c <updateLED+0x7c>)
 80018a8:	2200      	movs	r2, #0
 80018aa:	2101      	movs	r1, #1
 80018ac:	0018      	movs	r0, r3
 80018ae:	f7fe ff86 	bl	80007be <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, 1); 				//groene led uitzetten
 80018b2:	4b16      	ldr	r3, [pc, #88]	; (800190c <updateLED+0x7c>)
 80018b4:	2201      	movs	r2, #1
 80018b6:	2102      	movs	r1, #2
 80018b8:	0018      	movs	r0, r3
 80018ba:	f7fe ff80 	bl	80007be <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, 1); 				//rode led uitzetten
 80018be:	4b13      	ldr	r3, [pc, #76]	; (800190c <updateLED+0x7c>)
 80018c0:	2201      	movs	r2, #1
 80018c2:	2104      	movs	r1, #4
 80018c4:	0018      	movs	r0, r3
 80018c6:	f7fe ff7a 	bl	80007be <HAL_GPIO_WritePin>
		break;
 80018ca:	e019      	b.n	8001900 <updateLED+0x70>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, 1); 				//blauwe led uitzetten
 80018cc:	4b0f      	ldr	r3, [pc, #60]	; (800190c <updateLED+0x7c>)
 80018ce:	2201      	movs	r2, #1
 80018d0:	2101      	movs	r1, #1
 80018d2:	0018      	movs	r0, r3
 80018d4:	f7fe ff73 	bl	80007be <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, 0); 				//groene led aanzetten
 80018d8:	4b0c      	ldr	r3, [pc, #48]	; (800190c <updateLED+0x7c>)
 80018da:	2200      	movs	r2, #0
 80018dc:	2102      	movs	r1, #2
 80018de:	0018      	movs	r0, r3
 80018e0:	f7fe ff6d 	bl	80007be <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, 1); 				//rode led uitzetten
 80018e4:	4b09      	ldr	r3, [pc, #36]	; (800190c <updateLED+0x7c>)
 80018e6:	2201      	movs	r2, #1
 80018e8:	2104      	movs	r1, #4
 80018ea:	0018      	movs	r0, r3
 80018ec:	f7fe ff67 	bl	80007be <HAL_GPIO_WritePin>
		break;
 80018f0:	e006      	b.n	8001900 <updateLED+0x70>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, 0); 				//rode led aanzetten
 80018f2:	4b06      	ldr	r3, [pc, #24]	; (800190c <updateLED+0x7c>)
 80018f4:	2200      	movs	r2, #0
 80018f6:	2104      	movs	r1, #4
 80018f8:	0018      	movs	r0, r3
 80018fa:	f7fe ff60 	bl	80007be <HAL_GPIO_WritePin>
		break;
 80018fe:	46c0      	nop			; (mov r8, r8)
}
 8001900:	46c0      	nop			; (mov r8, r8)
 8001902:	46bd      	mov	sp, r7
 8001904:	bd80      	pop	{r7, pc}
 8001906:	46c0      	nop			; (mov r8, r8)
 8001908:	20000020 	.word	0x20000020
 800190c:	48000400 	.word	0x48000400

08001910 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b082      	sub	sp, #8
 8001914:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001916:	f7fe fc83 	bl	8000220 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800191a:	f000 f89b 	bl	8001a54 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800191e:	f000 fa27 	bl	8001d70 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001922:	f000 f8ef 	bl	8001b04 <MX_I2C1_Init>
  MX_TIM6_Init();
 8001926:	f000 f92f 	bl	8001b88 <MX_TIM6_Init>
  //while(status==0){
	  updateLED();
 800192a:	f7ff ffb1 	bl	8001890 <updateLED>
	  /* USER CODE BEGIN 2 */
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, 1);
 800192e:	4b42      	ldr	r3, [pc, #264]	; (8001a38 <main+0x128>)
 8001930:	2201      	movs	r2, #1
 8001932:	2101      	movs	r1, #1
 8001934:	0018      	movs	r0, r3
 8001936:	f7fe ff42 	bl	80007be <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, 1);
 800193a:	4b3f      	ldr	r3, [pc, #252]	; (8001a38 <main+0x128>)
 800193c:	2201      	movs	r2, #1
 800193e:	2102      	movs	r1, #2
 8001940:	0018      	movs	r0, r3
 8001942:	f7fe ff3c 	bl	80007be <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, 1);
 8001946:	4b3c      	ldr	r3, [pc, #240]	; (8001a38 <main+0x128>)
 8001948:	2201      	movs	r2, #1
 800194a:	2104      	movs	r1, #4
 800194c:	0018      	movs	r0, r3
 800194e:	f7fe ff36 	bl	80007be <HAL_GPIO_WritePin>
	  HAL_TIM_Base_Start_IT(&htim6);
 8001952:	4b3a      	ldr	r3, [pc, #232]	; (8001a3c <main+0x12c>)
 8001954:	0018      	movs	r0, r3
 8001956:	f7ff fdc3 	bl	80014e0 <HAL_TIM_Base_Start_IT>
	  HAL_I2C_Init(&hi2c1);
 800195a:	4b39      	ldr	r3, [pc, #228]	; (8001a40 <main+0x130>)
 800195c:	0018      	movs	r0, r3
 800195e:	f7fe ff4b 	bl	80007f8 <HAL_I2C_Init>
	  status=1;
 8001962:	4b38      	ldr	r3, [pc, #224]	; (8001a44 <main+0x134>)
 8001964:	2201      	movs	r2, #1
 8001966:	601a      	str	r2, [r3, #0]
	  //updateLED();
	  ram[0]= 0xFF;
 8001968:	4b37      	ldr	r3, [pc, #220]	; (8001a48 <main+0x138>)
 800196a:	22ff      	movs	r2, #255	; 0xff
 800196c:	701a      	strb	r2, [r3, #0]
	  for (int i = 1; i < 11; i++) {
 800196e:	2301      	movs	r3, #1
 8001970:	607b      	str	r3, [r7, #4]
 8001972:	e00b      	b.n	800198c <main+0x7c>
		  ram[i]= i+0xF0;
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	b2db      	uxtb	r3, r3
 8001978:	3b10      	subs	r3, #16
 800197a:	b2d9      	uxtb	r1, r3
 800197c:	4a32      	ldr	r2, [pc, #200]	; (8001a48 <main+0x138>)
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	18d3      	adds	r3, r2, r3
 8001982:	1c0a      	adds	r2, r1, #0
 8001984:	701a      	strb	r2, [r3, #0]
	  for (int i = 1; i < 11; i++) {
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	3301      	adds	r3, #1
 800198a:	607b      	str	r3, [r7, #4]
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	2b0a      	cmp	r3, #10
 8001990:	ddf0      	ble.n	8001974 <main+0x64>


	  //HAL_Delay(100);


	  uint32_t I2C_InterruptStatus = I2C1->ISR; /* Get interrupt status */
 8001992:	4b2e      	ldr	r3, [pc, #184]	; (8001a4c <main+0x13c>)
 8001994:	699b      	ldr	r3, [r3, #24]
 8001996:	603b      	str	r3, [r7, #0]
	  /* Check address match */
	  if ((I2C_InterruptStatus & I2C_ISR_ADDR) == I2C_ISR_ADDR)
 8001998:	683b      	ldr	r3, [r7, #0]
 800199a:	2208      	movs	r2, #8
 800199c:	4013      	ands	r3, r2
 800199e:	d021      	beq.n	80019e4 <main+0xd4>
	  {
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, 0);
 80019a0:	4b25      	ldr	r3, [pc, #148]	; (8001a38 <main+0x128>)
 80019a2:	2200      	movs	r2, #0
 80019a4:	2101      	movs	r1, #1
 80019a6:	0018      	movs	r0, r3
 80019a8:	f7fe ff09 	bl	80007be <HAL_GPIO_WritePin>
	   I2C1->ICR |= I2C_ICR_ADDRCF; /* Clear address match flag */
 80019ac:	4b27      	ldr	r3, [pc, #156]	; (8001a4c <main+0x13c>)
 80019ae:	69da      	ldr	r2, [r3, #28]
 80019b0:	4b26      	ldr	r3, [pc, #152]	; (8001a4c <main+0x13c>)
 80019b2:	2108      	movs	r1, #8
 80019b4:	430a      	orrs	r2, r1
 80019b6:	61da      	str	r2, [r3, #28]
	   /* Check if transfer direction is read (slave transmitter) */
	   if ((I2C1->ISR & I2C_ISR_DIR) == I2C_ISR_DIR)
 80019b8:	4b24      	ldr	r3, [pc, #144]	; (8001a4c <main+0x13c>)
 80019ba:	699a      	ldr	r2, [r3, #24]
 80019bc:	2380      	movs	r3, #128	; 0x80
 80019be:	025b      	lsls	r3, r3, #9
 80019c0:	401a      	ands	r2, r3
 80019c2:	2380      	movs	r3, #128	; 0x80
 80019c4:	025b      	lsls	r3, r3, #9
 80019c6:	429a      	cmp	r2, r3
 80019c8:	d131      	bne.n	8001a2e <main+0x11e>
	   {
		   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, 0);
 80019ca:	4b1b      	ldr	r3, [pc, #108]	; (8001a38 <main+0x128>)
 80019cc:	2200      	movs	r2, #0
 80019ce:	2104      	movs	r1, #4
 80019d0:	0018      	movs	r0, r3
 80019d2:	f7fe fef4 	bl	80007be <HAL_GPIO_WritePin>
	   I2C1->CR1 |= I2C_CR1_TXIE; /* Set transmit IT */
 80019d6:	4b1d      	ldr	r3, [pc, #116]	; (8001a4c <main+0x13c>)
 80019d8:	681a      	ldr	r2, [r3, #0]
 80019da:	4b1c      	ldr	r3, [pc, #112]	; (8001a4c <main+0x13c>)
 80019dc:	2102      	movs	r1, #2
 80019de:	430a      	orrs	r2, r1
 80019e0:	601a      	str	r2, [r3, #0]
 80019e2:	e024      	b.n	8001a2e <main+0x11e>
	   }
	  }
	  else if ((I2C_InterruptStatus & I2C_ISR_TXIS) == I2C_ISR_TXIS)
 80019e4:	683b      	ldr	r3, [r7, #0]
 80019e6:	2202      	movs	r2, #2
 80019e8:	4013      	ands	r3, r2
 80019ea:	d020      	beq.n	8001a2e <main+0x11e>
	  {
	   I2C1->CR1 &=~ I2C_CR1_TXIE; /* Disable transmit IT */
 80019ec:	4b17      	ldr	r3, [pc, #92]	; (8001a4c <main+0x13c>)
 80019ee:	681a      	ldr	r2, [r3, #0]
 80019f0:	4b16      	ldr	r3, [pc, #88]	; (8001a4c <main+0x13c>)
 80019f2:	2102      	movs	r1, #2
 80019f4:	438a      	bics	r2, r1
 80019f6:	601a      	str	r2, [r3, #0]
	   I2C1->TXDR = ram[i]; /* Byte to send */
 80019f8:	4b15      	ldr	r3, [pc, #84]	; (8001a50 <main+0x140>)
 80019fa:	781b      	ldrb	r3, [r3, #0]
 80019fc:	001a      	movs	r2, r3
 80019fe:	4b12      	ldr	r3, [pc, #72]	; (8001a48 <main+0x138>)
 8001a00:	5c9a      	ldrb	r2, [r3, r2]
 8001a02:	4b12      	ldr	r3, [pc, #72]	; (8001a4c <main+0x13c>)
 8001a04:	629a      	str	r2, [r3, #40]	; 0x28
	   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, 0);
 8001a06:	4b0c      	ldr	r3, [pc, #48]	; (8001a38 <main+0x128>)
 8001a08:	2200      	movs	r2, #0
 8001a0a:	2102      	movs	r1, #2
 8001a0c:	0018      	movs	r0, r3
 8001a0e:	f7fe fed6 	bl	80007be <HAL_GPIO_WritePin>
	   if(i<10) {
 8001a12:	4b0f      	ldr	r3, [pc, #60]	; (8001a50 <main+0x140>)
 8001a14:	781b      	ldrb	r3, [r3, #0]
 8001a16:	2b09      	cmp	r3, #9
 8001a18:	d806      	bhi.n	8001a28 <main+0x118>
		   i++;
 8001a1a:	4b0d      	ldr	r3, [pc, #52]	; (8001a50 <main+0x140>)
 8001a1c:	781b      	ldrb	r3, [r3, #0]
 8001a1e:	3301      	adds	r3, #1
 8001a20:	b2da      	uxtb	r2, r3
 8001a22:	4b0b      	ldr	r3, [pc, #44]	; (8001a50 <main+0x140>)
 8001a24:	701a      	strb	r2, [r3, #0]
 8001a26:	e002      	b.n	8001a2e <main+0x11e>
	   }else i = 0;
 8001a28:	4b09      	ldr	r3, [pc, #36]	; (8001a50 <main+0x140>)
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	701a      	strb	r2, [r3, #0]
	  }
	  HAL_Delay(1);
 8001a2e:	2001      	movs	r0, #1
 8001a30:	f7fe fc3c 	bl	80002ac <HAL_Delay>
  {
 8001a34:	e7ad      	b.n	8001992 <main+0x82>
 8001a36:	46c0      	nop			; (mov r8, r8)
 8001a38:	48000400 	.word	0x48000400
 8001a3c:	20000080 	.word	0x20000080
 8001a40:	20000034 	.word	0x20000034
 8001a44:	20000020 	.word	0x20000020
 8001a48:	20000024 	.word	0x20000024
 8001a4c:	40005400 	.word	0x40005400
 8001a50:	2000002f 	.word	0x2000002f

08001a54 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a54:	b590      	push	{r4, r7, lr}
 8001a56:	b095      	sub	sp, #84	; 0x54
 8001a58:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a5a:	2420      	movs	r4, #32
 8001a5c:	193b      	adds	r3, r7, r4
 8001a5e:	0018      	movs	r0, r3
 8001a60:	2330      	movs	r3, #48	; 0x30
 8001a62:	001a      	movs	r2, r3
 8001a64:	2100      	movs	r1, #0
 8001a66:	f000 fb33 	bl	80020d0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a6a:	2310      	movs	r3, #16
 8001a6c:	18fb      	adds	r3, r7, r3
 8001a6e:	0018      	movs	r0, r3
 8001a70:	2310      	movs	r3, #16
 8001a72:	001a      	movs	r2, r3
 8001a74:	2100      	movs	r1, #0
 8001a76:	f000 fb2b 	bl	80020d0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a7a:	003b      	movs	r3, r7
 8001a7c:	0018      	movs	r0, r3
 8001a7e:	2310      	movs	r3, #16
 8001a80:	001a      	movs	r2, r3
 8001a82:	2100      	movs	r1, #0
 8001a84:	f000 fb24 	bl	80020d0 <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001a88:	0021      	movs	r1, r4
 8001a8a:	187b      	adds	r3, r7, r1
 8001a8c:	2202      	movs	r2, #2
 8001a8e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001a90:	187b      	adds	r3, r7, r1
 8001a92:	2201      	movs	r2, #1
 8001a94:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001a96:	187b      	adds	r3, r7, r1
 8001a98:	2210      	movs	r2, #16
 8001a9a:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001a9c:	187b      	adds	r3, r7, r1
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001aa2:	187b      	adds	r3, r7, r1
 8001aa4:	0018      	movs	r0, r3
 8001aa6:	f7fe ffd7 	bl	8000a58 <HAL_RCC_OscConfig>
 8001aaa:	1e03      	subs	r3, r0, #0
 8001aac:	d001      	beq.n	8001ab2 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8001aae:	f000 f9b9 	bl	8001e24 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ab2:	2110      	movs	r1, #16
 8001ab4:	187b      	adds	r3, r7, r1
 8001ab6:	2207      	movs	r2, #7
 8001ab8:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001aba:	187b      	adds	r3, r7, r1
 8001abc:	2200      	movs	r2, #0
 8001abe:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ac0:	187b      	adds	r3, r7, r1
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001ac6:	187b      	adds	r3, r7, r1
 8001ac8:	2200      	movs	r2, #0
 8001aca:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001acc:	187b      	adds	r3, r7, r1
 8001ace:	2100      	movs	r1, #0
 8001ad0:	0018      	movs	r0, r3
 8001ad2:	f7ff fab5 	bl	8001040 <HAL_RCC_ClockConfig>
 8001ad6:	1e03      	subs	r3, r0, #0
 8001ad8:	d001      	beq.n	8001ade <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8001ada:	f000 f9a3 	bl	8001e24 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001ade:	003b      	movs	r3, r7
 8001ae0:	2220      	movs	r2, #32
 8001ae2:	601a      	str	r2, [r3, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8001ae4:	003b      	movs	r3, r7
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001aea:	003b      	movs	r3, r7
 8001aec:	0018      	movs	r0, r3
 8001aee:	f7ff fbfd 	bl	80012ec <HAL_RCCEx_PeriphCLKConfig>
 8001af2:	1e03      	subs	r3, r0, #0
 8001af4:	d001      	beq.n	8001afa <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001af6:	f000 f995 	bl	8001e24 <Error_Handler>
  }
}
 8001afa:	46c0      	nop			; (mov r8, r8)
 8001afc:	46bd      	mov	sp, r7
 8001afe:	b015      	add	sp, #84	; 0x54
 8001b00:	bd90      	pop	{r4, r7, pc}
	...

08001b04 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001b08:	4b1c      	ldr	r3, [pc, #112]	; (8001b7c <MX_I2C1_Init+0x78>)
 8001b0a:	4a1d      	ldr	r2, [pc, #116]	; (8001b80 <MX_I2C1_Init+0x7c>)
 8001b0c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x0000020B;
 8001b0e:	4b1b      	ldr	r3, [pc, #108]	; (8001b7c <MX_I2C1_Init+0x78>)
 8001b10:	4a1c      	ldr	r2, [pc, #112]	; (8001b84 <MX_I2C1_Init+0x80>)
 8001b12:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 20;
 8001b14:	4b19      	ldr	r3, [pc, #100]	; (8001b7c <MX_I2C1_Init+0x78>)
 8001b16:	2214      	movs	r2, #20
 8001b18:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001b1a:	4b18      	ldr	r3, [pc, #96]	; (8001b7c <MX_I2C1_Init+0x78>)
 8001b1c:	2201      	movs	r2, #1
 8001b1e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001b20:	4b16      	ldr	r3, [pc, #88]	; (8001b7c <MX_I2C1_Init+0x78>)
 8001b22:	2200      	movs	r2, #0
 8001b24:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001b26:	4b15      	ldr	r3, [pc, #84]	; (8001b7c <MX_I2C1_Init+0x78>)
 8001b28:	2200      	movs	r2, #0
 8001b2a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001b2c:	4b13      	ldr	r3, [pc, #76]	; (8001b7c <MX_I2C1_Init+0x78>)
 8001b2e:	2200      	movs	r2, #0
 8001b30:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001b32:	4b12      	ldr	r3, [pc, #72]	; (8001b7c <MX_I2C1_Init+0x78>)
 8001b34:	2200      	movs	r2, #0
 8001b36:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_ENABLE;
 8001b38:	4b10      	ldr	r3, [pc, #64]	; (8001b7c <MX_I2C1_Init+0x78>)
 8001b3a:	2280      	movs	r2, #128	; 0x80
 8001b3c:	0292      	lsls	r2, r2, #10
 8001b3e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001b40:	4b0e      	ldr	r3, [pc, #56]	; (8001b7c <MX_I2C1_Init+0x78>)
 8001b42:	0018      	movs	r0, r3
 8001b44:	f7fe fe58 	bl	80007f8 <HAL_I2C_Init>
 8001b48:	1e03      	subs	r3, r0, #0
 8001b4a:	d001      	beq.n	8001b50 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001b4c:	f000 f96a 	bl	8001e24 <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001b50:	4b0a      	ldr	r3, [pc, #40]	; (8001b7c <MX_I2C1_Init+0x78>)
 8001b52:	2100      	movs	r1, #0
 8001b54:	0018      	movs	r0, r3
 8001b56:	f7fe fee5 	bl	8000924 <HAL_I2CEx_ConfigAnalogFilter>
 8001b5a:	1e03      	subs	r3, r0, #0
 8001b5c:	d001      	beq.n	8001b62 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8001b5e:	f000 f961 	bl	8001e24 <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001b62:	4b06      	ldr	r3, [pc, #24]	; (8001b7c <MX_I2C1_Init+0x78>)
 8001b64:	2100      	movs	r1, #0
 8001b66:	0018      	movs	r0, r3
 8001b68:	f7fe ff28 	bl	80009bc <HAL_I2CEx_ConfigDigitalFilter>
 8001b6c:	1e03      	subs	r3, r0, #0
 8001b6e:	d001      	beq.n	8001b74 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8001b70:	f000 f958 	bl	8001e24 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001b74:	46c0      	nop			; (mov r8, r8)
 8001b76:	46bd      	mov	sp, r7
 8001b78:	bd80      	pop	{r7, pc}
 8001b7a:	46c0      	nop			; (mov r8, r8)
 8001b7c:	20000034 	.word	0x20000034
 8001b80:	40005400 	.word	0x40005400
 8001b84:	0000020b 	.word	0x0000020b

08001b88 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM6_Init 0 */

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001b8c:	4b0d      	ldr	r3, [pc, #52]	; (8001bc4 <MX_TIM6_Init+0x3c>)
 8001b8e:	4a0e      	ldr	r2, [pc, #56]	; (8001bc8 <MX_TIM6_Init+0x40>)
 8001b90:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 8000;
 8001b92:	4b0c      	ldr	r3, [pc, #48]	; (8001bc4 <MX_TIM6_Init+0x3c>)
 8001b94:	22fa      	movs	r2, #250	; 0xfa
 8001b96:	0152      	lsls	r2, r2, #5
 8001b98:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b9a:	4b0a      	ldr	r3, [pc, #40]	; (8001bc4 <MX_TIM6_Init+0x3c>)
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000;
 8001ba0:	4b08      	ldr	r3, [pc, #32]	; (8001bc4 <MX_TIM6_Init+0x3c>)
 8001ba2:	22fa      	movs	r2, #250	; 0xfa
 8001ba4:	0092      	lsls	r2, r2, #2
 8001ba6:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ba8:	4b06      	ldr	r3, [pc, #24]	; (8001bc4 <MX_TIM6_Init+0x3c>)
 8001baa:	2200      	movs	r2, #0
 8001bac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001bae:	4b05      	ldr	r3, [pc, #20]	; (8001bc4 <MX_TIM6_Init+0x3c>)
 8001bb0:	0018      	movs	r0, r3
 8001bb2:	f7ff fc69 	bl	8001488 <HAL_TIM_Base_Init>
 8001bb6:	1e03      	subs	r3, r0, #0
 8001bb8:	d001      	beq.n	8001bbe <MX_TIM6_Init+0x36>
  {
    Error_Handler();
 8001bba:	f000 f933 	bl	8001e24 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001bbe:	46c0      	nop			; (mov r8, r8)
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	bd80      	pop	{r7, pc}
 8001bc4:	20000080 	.word	0x20000080
 8001bc8:	40001000 	.word	0x40001000

08001bcc <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b082      	sub	sp, #8
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
	status=2; //running timer callback
 8001bd4:	4b62      	ldr	r3, [pc, #392]	; (8001d60 <HAL_TIM_PeriodElapsedCallback+0x194>)
 8001bd6:	2202      	movs	r2, #2
 8001bd8:	601a      	str	r2, [r3, #0]
	//updateLED();
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, 1);
 8001bda:	4b62      	ldr	r3, [pc, #392]	; (8001d64 <HAL_TIM_PeriodElapsedCallback+0x198>)
 8001bdc:	2201      	movs	r2, #1
 8001bde:	2101      	movs	r1, #1
 8001be0:	0018      	movs	r0, r3
 8001be2:	f7fe fdec 	bl	80007be <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, 1);
 8001be6:	4b5f      	ldr	r3, [pc, #380]	; (8001d64 <HAL_TIM_PeriodElapsedCallback+0x198>)
 8001be8:	2201      	movs	r2, #1
 8001bea:	2102      	movs	r1, #2
 8001bec:	0018      	movs	r0, r3
 8001bee:	f7fe fde6 	bl	80007be <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, 1);
 8001bf2:	4b5c      	ldr	r3, [pc, #368]	; (8001d64 <HAL_TIM_PeriodElapsedCallback+0x198>)
 8001bf4:	2201      	movs	r2, #1
 8001bf6:	2104      	movs	r1, #4
 8001bf8:	0018      	movs	r0, r3
 8001bfa:	f7fe fde0 	bl	80007be <HAL_GPIO_WritePin>
	if(htim->Instance==TIM6){
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	4a59      	ldr	r2, [pc, #356]	; (8001d68 <HAL_TIM_PeriodElapsedCallback+0x19c>)
 8001c04:	4293      	cmp	r3, r2
 8001c06:	d000      	beq.n	8001c0a <HAL_TIM_PeriodElapsedCallback+0x3e>
 8001c08:	e0a3      	b.n	8001d52 <HAL_TIM_PeriodElapsedCallback+0x186>
				ram[i]= 0xFi;
			}else{
				ram[i]= 0x0i;
			}
		}*/
		  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0)!=GPIO_PIN_SET){
 8001c0a:	2390      	movs	r3, #144	; 0x90
 8001c0c:	05db      	lsls	r3, r3, #23
 8001c0e:	2101      	movs	r1, #1
 8001c10:	0018      	movs	r0, r3
 8001c12:	f7fe fdb7 	bl	8000784 <HAL_GPIO_ReadPin>
 8001c16:	0003      	movs	r3, r0
 8001c18:	2b01      	cmp	r3, #1
 8001c1a:	d003      	beq.n	8001c24 <HAL_TIM_PeriodElapsedCallback+0x58>
			  //HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, 0);
			  ram[0]= 0xF0;
 8001c1c:	4b53      	ldr	r3, [pc, #332]	; (8001d6c <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 8001c1e:	22f0      	movs	r2, #240	; 0xf0
 8001c20:	701a      	strb	r2, [r3, #0]
 8001c22:	e002      	b.n	8001c2a <HAL_TIM_PeriodElapsedCallback+0x5e>
		  }else{
			  //HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, 1);
			  ram[0]= 0x00;
 8001c24:	4b51      	ldr	r3, [pc, #324]	; (8001d6c <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 8001c26:	2200      	movs	r2, #0
 8001c28:	701a      	strb	r2, [r3, #0]
		  }
		  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1)!=GPIO_PIN_SET){
 8001c2a:	2390      	movs	r3, #144	; 0x90
 8001c2c:	05db      	lsls	r3, r3, #23
 8001c2e:	2102      	movs	r1, #2
 8001c30:	0018      	movs	r0, r3
 8001c32:	f7fe fda7 	bl	8000784 <HAL_GPIO_ReadPin>
 8001c36:	0003      	movs	r3, r0
 8001c38:	2b01      	cmp	r3, #1
 8001c3a:	d003      	beq.n	8001c44 <HAL_TIM_PeriodElapsedCallback+0x78>
			  ram[1]= 0xF1;
 8001c3c:	4b4b      	ldr	r3, [pc, #300]	; (8001d6c <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 8001c3e:	22f1      	movs	r2, #241	; 0xf1
 8001c40:	705a      	strb	r2, [r3, #1]
 8001c42:	e002      	b.n	8001c4a <HAL_TIM_PeriodElapsedCallback+0x7e>
		  }else{
			  ram[1]= 0x01;
 8001c44:	4b49      	ldr	r3, [pc, #292]	; (8001d6c <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 8001c46:	2201      	movs	r2, #1
 8001c48:	705a      	strb	r2, [r3, #1]
		  }
		  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_2)!=GPIO_PIN_SET){
 8001c4a:	2390      	movs	r3, #144	; 0x90
 8001c4c:	05db      	lsls	r3, r3, #23
 8001c4e:	2104      	movs	r1, #4
 8001c50:	0018      	movs	r0, r3
 8001c52:	f7fe fd97 	bl	8000784 <HAL_GPIO_ReadPin>
 8001c56:	0003      	movs	r3, r0
 8001c58:	2b01      	cmp	r3, #1
 8001c5a:	d003      	beq.n	8001c64 <HAL_TIM_PeriodElapsedCallback+0x98>
			  ram[2]= 0xF2;
 8001c5c:	4b43      	ldr	r3, [pc, #268]	; (8001d6c <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 8001c5e:	22f2      	movs	r2, #242	; 0xf2
 8001c60:	709a      	strb	r2, [r3, #2]
 8001c62:	e002      	b.n	8001c6a <HAL_TIM_PeriodElapsedCallback+0x9e>
		  }else{
			  ram[2]= 0x02;
 8001c64:	4b41      	ldr	r3, [pc, #260]	; (8001d6c <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 8001c66:	2202      	movs	r2, #2
 8001c68:	709a      	strb	r2, [r3, #2]
		  }
		  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3)!=GPIO_PIN_SET){
 8001c6a:	2390      	movs	r3, #144	; 0x90
 8001c6c:	05db      	lsls	r3, r3, #23
 8001c6e:	2108      	movs	r1, #8
 8001c70:	0018      	movs	r0, r3
 8001c72:	f7fe fd87 	bl	8000784 <HAL_GPIO_ReadPin>
 8001c76:	0003      	movs	r3, r0
 8001c78:	2b01      	cmp	r3, #1
 8001c7a:	d003      	beq.n	8001c84 <HAL_TIM_PeriodElapsedCallback+0xb8>
			  ram[3]= 0xF3;
 8001c7c:	4b3b      	ldr	r3, [pc, #236]	; (8001d6c <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 8001c7e:	22f3      	movs	r2, #243	; 0xf3
 8001c80:	70da      	strb	r2, [r3, #3]
 8001c82:	e002      	b.n	8001c8a <HAL_TIM_PeriodElapsedCallback+0xbe>
		  }else{
			  ram[3]= 0x03;
 8001c84:	4b39      	ldr	r3, [pc, #228]	; (8001d6c <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 8001c86:	2203      	movs	r2, #3
 8001c88:	70da      	strb	r2, [r3, #3]
		  }
		  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4)!=GPIO_PIN_SET){
 8001c8a:	2390      	movs	r3, #144	; 0x90
 8001c8c:	05db      	lsls	r3, r3, #23
 8001c8e:	2110      	movs	r1, #16
 8001c90:	0018      	movs	r0, r3
 8001c92:	f7fe fd77 	bl	8000784 <HAL_GPIO_ReadPin>
 8001c96:	0003      	movs	r3, r0
 8001c98:	2b01      	cmp	r3, #1
 8001c9a:	d003      	beq.n	8001ca4 <HAL_TIM_PeriodElapsedCallback+0xd8>
			  ram[4]= 0xF4;
 8001c9c:	4b33      	ldr	r3, [pc, #204]	; (8001d6c <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 8001c9e:	22f4      	movs	r2, #244	; 0xf4
 8001ca0:	711a      	strb	r2, [r3, #4]
 8001ca2:	e002      	b.n	8001caa <HAL_TIM_PeriodElapsedCallback+0xde>
		  }else{
			  ram[4]= 0x04;
 8001ca4:	4b31      	ldr	r3, [pc, #196]	; (8001d6c <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 8001ca6:	2204      	movs	r2, #4
 8001ca8:	711a      	strb	r2, [r3, #4]
		  }
		  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_5)!=GPIO_PIN_SET){
 8001caa:	2390      	movs	r3, #144	; 0x90
 8001cac:	05db      	lsls	r3, r3, #23
 8001cae:	2120      	movs	r1, #32
 8001cb0:	0018      	movs	r0, r3
 8001cb2:	f7fe fd67 	bl	8000784 <HAL_GPIO_ReadPin>
 8001cb6:	0003      	movs	r3, r0
 8001cb8:	2b01      	cmp	r3, #1
 8001cba:	d003      	beq.n	8001cc4 <HAL_TIM_PeriodElapsedCallback+0xf8>
			  ram[5]= 0xF5;
 8001cbc:	4b2b      	ldr	r3, [pc, #172]	; (8001d6c <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 8001cbe:	22f5      	movs	r2, #245	; 0xf5
 8001cc0:	715a      	strb	r2, [r3, #5]
 8001cc2:	e002      	b.n	8001cca <HAL_TIM_PeriodElapsedCallback+0xfe>
		  }else{
			  ram[5]= 0x05;
 8001cc4:	4b29      	ldr	r3, [pc, #164]	; (8001d6c <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 8001cc6:	2205      	movs	r2, #5
 8001cc8:	715a      	strb	r2, [r3, #5]
		  }
		  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6)!=GPIO_PIN_SET){
 8001cca:	2390      	movs	r3, #144	; 0x90
 8001ccc:	05db      	lsls	r3, r3, #23
 8001cce:	2140      	movs	r1, #64	; 0x40
 8001cd0:	0018      	movs	r0, r3
 8001cd2:	f7fe fd57 	bl	8000784 <HAL_GPIO_ReadPin>
 8001cd6:	0003      	movs	r3, r0
 8001cd8:	2b01      	cmp	r3, #1
 8001cda:	d003      	beq.n	8001ce4 <HAL_TIM_PeriodElapsedCallback+0x118>
			  ram[6]= 0xF6;
 8001cdc:	4b23      	ldr	r3, [pc, #140]	; (8001d6c <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 8001cde:	22f6      	movs	r2, #246	; 0xf6
 8001ce0:	719a      	strb	r2, [r3, #6]
 8001ce2:	e002      	b.n	8001cea <HAL_TIM_PeriodElapsedCallback+0x11e>
		  }else{
			  ram[6]= 0x06;
 8001ce4:	4b21      	ldr	r3, [pc, #132]	; (8001d6c <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 8001ce6:	2206      	movs	r2, #6
 8001ce8:	719a      	strb	r2, [r3, #6]
		  }
		  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_7)!=GPIO_PIN_SET){
 8001cea:	2390      	movs	r3, #144	; 0x90
 8001cec:	05db      	lsls	r3, r3, #23
 8001cee:	2180      	movs	r1, #128	; 0x80
 8001cf0:	0018      	movs	r0, r3
 8001cf2:	f7fe fd47 	bl	8000784 <HAL_GPIO_ReadPin>
 8001cf6:	0003      	movs	r3, r0
 8001cf8:	2b01      	cmp	r3, #1
 8001cfa:	d003      	beq.n	8001d04 <HAL_TIM_PeriodElapsedCallback+0x138>
			  ram[7]= 0xF7;
 8001cfc:	4b1b      	ldr	r3, [pc, #108]	; (8001d6c <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 8001cfe:	22f7      	movs	r2, #247	; 0xf7
 8001d00:	71da      	strb	r2, [r3, #7]
 8001d02:	e002      	b.n	8001d0a <HAL_TIM_PeriodElapsedCallback+0x13e>
		  }else{
			  ram[7]= 0x07;
 8001d04:	4b19      	ldr	r3, [pc, #100]	; (8001d6c <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 8001d06:	2207      	movs	r2, #7
 8001d08:	71da      	strb	r2, [r3, #7]
		  }
		  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_8)!=GPIO_PIN_SET){
 8001d0a:	2380      	movs	r3, #128	; 0x80
 8001d0c:	005a      	lsls	r2, r3, #1
 8001d0e:	2390      	movs	r3, #144	; 0x90
 8001d10:	05db      	lsls	r3, r3, #23
 8001d12:	0011      	movs	r1, r2
 8001d14:	0018      	movs	r0, r3
 8001d16:	f7fe fd35 	bl	8000784 <HAL_GPIO_ReadPin>
 8001d1a:	0003      	movs	r3, r0
 8001d1c:	2b01      	cmp	r3, #1
 8001d1e:	d003      	beq.n	8001d28 <HAL_TIM_PeriodElapsedCallback+0x15c>
			  ram[8]= 0xF8;
 8001d20:	4b12      	ldr	r3, [pc, #72]	; (8001d6c <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 8001d22:	22f8      	movs	r2, #248	; 0xf8
 8001d24:	721a      	strb	r2, [r3, #8]
 8001d26:	e002      	b.n	8001d2e <HAL_TIM_PeriodElapsedCallback+0x162>
		  }else{
			  ram[8]= 0x08;
 8001d28:	4b10      	ldr	r3, [pc, #64]	; (8001d6c <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 8001d2a:	2208      	movs	r2, #8
 8001d2c:	721a      	strb	r2, [r3, #8]
		  }
		  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_9)!=GPIO_PIN_SET){
 8001d2e:	2380      	movs	r3, #128	; 0x80
 8001d30:	009a      	lsls	r2, r3, #2
 8001d32:	2390      	movs	r3, #144	; 0x90
 8001d34:	05db      	lsls	r3, r3, #23
 8001d36:	0011      	movs	r1, r2
 8001d38:	0018      	movs	r0, r3
 8001d3a:	f7fe fd23 	bl	8000784 <HAL_GPIO_ReadPin>
 8001d3e:	0003      	movs	r3, r0
 8001d40:	2b01      	cmp	r3, #1
 8001d42:	d003      	beq.n	8001d4c <HAL_TIM_PeriodElapsedCallback+0x180>
			  ram[9]= 0xF9;
 8001d44:	4b09      	ldr	r3, [pc, #36]	; (8001d6c <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 8001d46:	22f9      	movs	r2, #249	; 0xf9
 8001d48:	725a      	strb	r2, [r3, #9]
 8001d4a:	e002      	b.n	8001d52 <HAL_TIM_PeriodElapsedCallback+0x186>
		  }else{
			  ram[9]= 0x09;
 8001d4c:	4b07      	ldr	r3, [pc, #28]	; (8001d6c <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 8001d4e:	2209      	movs	r2, #9
 8001d50:	725a      	strb	r2, [r3, #9]
		  }
	}
	status = 1;
 8001d52:	4b03      	ldr	r3, [pc, #12]	; (8001d60 <HAL_TIM_PeriodElapsedCallback+0x194>)
 8001d54:	2201      	movs	r2, #1
 8001d56:	601a      	str	r2, [r3, #0]
}
 8001d58:	46c0      	nop			; (mov r8, r8)
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	b002      	add	sp, #8
 8001d5e:	bd80      	pop	{r7, pc}
 8001d60:	20000020 	.word	0x20000020
 8001d64:	48000400 	.word	0x48000400
 8001d68:	40001000 	.word	0x40001000
 8001d6c:	20000024 	.word	0x20000024

08001d70 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001d70:	b590      	push	{r4, r7, lr}
 8001d72:	b089      	sub	sp, #36	; 0x24
 8001d74:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d76:	240c      	movs	r4, #12
 8001d78:	193b      	adds	r3, r7, r4
 8001d7a:	0018      	movs	r0, r3
 8001d7c:	2314      	movs	r3, #20
 8001d7e:	001a      	movs	r2, r3
 8001d80:	2100      	movs	r1, #0
 8001d82:	f000 f9a5 	bl	80020d0 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d86:	4b24      	ldr	r3, [pc, #144]	; (8001e18 <MX_GPIO_Init+0xa8>)
 8001d88:	695a      	ldr	r2, [r3, #20]
 8001d8a:	4b23      	ldr	r3, [pc, #140]	; (8001e18 <MX_GPIO_Init+0xa8>)
 8001d8c:	2180      	movs	r1, #128	; 0x80
 8001d8e:	0289      	lsls	r1, r1, #10
 8001d90:	430a      	orrs	r2, r1
 8001d92:	615a      	str	r2, [r3, #20]
 8001d94:	4b20      	ldr	r3, [pc, #128]	; (8001e18 <MX_GPIO_Init+0xa8>)
 8001d96:	695a      	ldr	r2, [r3, #20]
 8001d98:	2380      	movs	r3, #128	; 0x80
 8001d9a:	029b      	lsls	r3, r3, #10
 8001d9c:	4013      	ands	r3, r2
 8001d9e:	60bb      	str	r3, [r7, #8]
 8001da0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001da2:	4b1d      	ldr	r3, [pc, #116]	; (8001e18 <MX_GPIO_Init+0xa8>)
 8001da4:	695a      	ldr	r2, [r3, #20]
 8001da6:	4b1c      	ldr	r3, [pc, #112]	; (8001e18 <MX_GPIO_Init+0xa8>)
 8001da8:	2180      	movs	r1, #128	; 0x80
 8001daa:	02c9      	lsls	r1, r1, #11
 8001dac:	430a      	orrs	r2, r1
 8001dae:	615a      	str	r2, [r3, #20]
 8001db0:	4b19      	ldr	r3, [pc, #100]	; (8001e18 <MX_GPIO_Init+0xa8>)
 8001db2:	695a      	ldr	r2, [r3, #20]
 8001db4:	2380      	movs	r3, #128	; 0x80
 8001db6:	02db      	lsls	r3, r3, #11
 8001db8:	4013      	ands	r3, r2
 8001dba:	607b      	str	r3, [r7, #4]
 8001dbc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2, GPIO_PIN_RESET);
 8001dbe:	4b17      	ldr	r3, [pc, #92]	; (8001e1c <MX_GPIO_Init+0xac>)
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	2107      	movs	r1, #7
 8001dc4:	0018      	movs	r0, r3
 8001dc6:	f7fe fcfa 	bl	80007be <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 PA1 PA2 PA3 
                           PA4 PA5 PA6 PA7 
                           PA8 PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 8001dca:	193b      	adds	r3, r7, r4
 8001dcc:	4a14      	ldr	r2, [pc, #80]	; (8001e20 <MX_GPIO_Init+0xb0>)
 8001dce:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7 
                          |GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001dd0:	193b      	adds	r3, r7, r4
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001dd6:	193b      	adds	r3, r7, r4
 8001dd8:	2202      	movs	r2, #2
 8001dda:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ddc:	193a      	adds	r2, r7, r4
 8001dde:	2390      	movs	r3, #144	; 0x90
 8001de0:	05db      	lsls	r3, r3, #23
 8001de2:	0011      	movs	r1, r2
 8001de4:	0018      	movs	r0, r3
 8001de6:	f7fe fb59 	bl	800049c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8001dea:	0021      	movs	r1, r4
 8001dec:	187b      	adds	r3, r7, r1
 8001dee:	2207      	movs	r2, #7
 8001df0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001df2:	187b      	adds	r3, r7, r1
 8001df4:	2201      	movs	r2, #1
 8001df6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001df8:	187b      	adds	r3, r7, r1
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dfe:	187b      	adds	r3, r7, r1
 8001e00:	2200      	movs	r2, #0
 8001e02:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e04:	187b      	adds	r3, r7, r1
 8001e06:	4a05      	ldr	r2, [pc, #20]	; (8001e1c <MX_GPIO_Init+0xac>)
 8001e08:	0019      	movs	r1, r3
 8001e0a:	0010      	movs	r0, r2
 8001e0c:	f7fe fb46 	bl	800049c <HAL_GPIO_Init>

}
 8001e10:	46c0      	nop			; (mov r8, r8)
 8001e12:	46bd      	mov	sp, r7
 8001e14:	b009      	add	sp, #36	; 0x24
 8001e16:	bd90      	pop	{r4, r7, pc}
 8001e18:	40021000 	.word	0x40021000
 8001e1c:	48000400 	.word	0x48000400
 8001e20:	000003ff 	.word	0x000003ff

08001e24 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001e28:	46c0      	nop			; (mov r8, r8)
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	bd80      	pop	{r7, pc}
	...

08001e30 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b082      	sub	sp, #8
 8001e34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e36:	4b0f      	ldr	r3, [pc, #60]	; (8001e74 <HAL_MspInit+0x44>)
 8001e38:	699a      	ldr	r2, [r3, #24]
 8001e3a:	4b0e      	ldr	r3, [pc, #56]	; (8001e74 <HAL_MspInit+0x44>)
 8001e3c:	2101      	movs	r1, #1
 8001e3e:	430a      	orrs	r2, r1
 8001e40:	619a      	str	r2, [r3, #24]
 8001e42:	4b0c      	ldr	r3, [pc, #48]	; (8001e74 <HAL_MspInit+0x44>)
 8001e44:	699b      	ldr	r3, [r3, #24]
 8001e46:	2201      	movs	r2, #1
 8001e48:	4013      	ands	r3, r2
 8001e4a:	607b      	str	r3, [r7, #4]
 8001e4c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e4e:	4b09      	ldr	r3, [pc, #36]	; (8001e74 <HAL_MspInit+0x44>)
 8001e50:	69da      	ldr	r2, [r3, #28]
 8001e52:	4b08      	ldr	r3, [pc, #32]	; (8001e74 <HAL_MspInit+0x44>)
 8001e54:	2180      	movs	r1, #128	; 0x80
 8001e56:	0549      	lsls	r1, r1, #21
 8001e58:	430a      	orrs	r2, r1
 8001e5a:	61da      	str	r2, [r3, #28]
 8001e5c:	4b05      	ldr	r3, [pc, #20]	; (8001e74 <HAL_MspInit+0x44>)
 8001e5e:	69da      	ldr	r2, [r3, #28]
 8001e60:	2380      	movs	r3, #128	; 0x80
 8001e62:	055b      	lsls	r3, r3, #21
 8001e64:	4013      	ands	r3, r2
 8001e66:	603b      	str	r3, [r7, #0]
 8001e68:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e6a:	46c0      	nop			; (mov r8, r8)
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	b002      	add	sp, #8
 8001e70:	bd80      	pop	{r7, pc}
 8001e72:	46c0      	nop			; (mov r8, r8)
 8001e74:	40021000 	.word	0x40021000

08001e78 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b08a      	sub	sp, #40	; 0x28
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e80:	2314      	movs	r3, #20
 8001e82:	18fb      	adds	r3, r7, r3
 8001e84:	0018      	movs	r0, r3
 8001e86:	2314      	movs	r3, #20
 8001e88:	001a      	movs	r2, r3
 8001e8a:	2100      	movs	r1, #0
 8001e8c:	f000 f920 	bl	80020d0 <memset>
  if(hi2c->Instance==I2C1)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	4a1c      	ldr	r2, [pc, #112]	; (8001f08 <HAL_I2C_MspInit+0x90>)
 8001e96:	4293      	cmp	r3, r2
 8001e98:	d131      	bne.n	8001efe <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e9a:	4b1c      	ldr	r3, [pc, #112]	; (8001f0c <HAL_I2C_MspInit+0x94>)
 8001e9c:	695a      	ldr	r2, [r3, #20]
 8001e9e:	4b1b      	ldr	r3, [pc, #108]	; (8001f0c <HAL_I2C_MspInit+0x94>)
 8001ea0:	2180      	movs	r1, #128	; 0x80
 8001ea2:	02c9      	lsls	r1, r1, #11
 8001ea4:	430a      	orrs	r2, r1
 8001ea6:	615a      	str	r2, [r3, #20]
 8001ea8:	4b18      	ldr	r3, [pc, #96]	; (8001f0c <HAL_I2C_MspInit+0x94>)
 8001eaa:	695a      	ldr	r2, [r3, #20]
 8001eac:	2380      	movs	r3, #128	; 0x80
 8001eae:	02db      	lsls	r3, r3, #11
 8001eb0:	4013      	ands	r3, r2
 8001eb2:	613b      	str	r3, [r7, #16]
 8001eb4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001eb6:	2114      	movs	r1, #20
 8001eb8:	187b      	adds	r3, r7, r1
 8001eba:	22c0      	movs	r2, #192	; 0xc0
 8001ebc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ebe:	187b      	adds	r3, r7, r1
 8001ec0:	2212      	movs	r2, #18
 8001ec2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ec4:	187b      	adds	r3, r7, r1
 8001ec6:	2201      	movs	r2, #1
 8001ec8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001eca:	187b      	adds	r3, r7, r1
 8001ecc:	2203      	movs	r2, #3
 8001ece:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8001ed0:	187b      	adds	r3, r7, r1
 8001ed2:	2201      	movs	r2, #1
 8001ed4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ed6:	187b      	adds	r3, r7, r1
 8001ed8:	4a0d      	ldr	r2, [pc, #52]	; (8001f10 <HAL_I2C_MspInit+0x98>)
 8001eda:	0019      	movs	r1, r3
 8001edc:	0010      	movs	r0, r2
 8001ede:	f7fe fadd 	bl	800049c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001ee2:	4b0a      	ldr	r3, [pc, #40]	; (8001f0c <HAL_I2C_MspInit+0x94>)
 8001ee4:	69da      	ldr	r2, [r3, #28]
 8001ee6:	4b09      	ldr	r3, [pc, #36]	; (8001f0c <HAL_I2C_MspInit+0x94>)
 8001ee8:	2180      	movs	r1, #128	; 0x80
 8001eea:	0389      	lsls	r1, r1, #14
 8001eec:	430a      	orrs	r2, r1
 8001eee:	61da      	str	r2, [r3, #28]
 8001ef0:	4b06      	ldr	r3, [pc, #24]	; (8001f0c <HAL_I2C_MspInit+0x94>)
 8001ef2:	69da      	ldr	r2, [r3, #28]
 8001ef4:	2380      	movs	r3, #128	; 0x80
 8001ef6:	039b      	lsls	r3, r3, #14
 8001ef8:	4013      	ands	r3, r2
 8001efa:	60fb      	str	r3, [r7, #12]
 8001efc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001efe:	46c0      	nop			; (mov r8, r8)
 8001f00:	46bd      	mov	sp, r7
 8001f02:	b00a      	add	sp, #40	; 0x28
 8001f04:	bd80      	pop	{r7, pc}
 8001f06:	46c0      	nop			; (mov r8, r8)
 8001f08:	40005400 	.word	0x40005400
 8001f0c:	40021000 	.word	0x40021000
 8001f10:	48000400 	.word	0x48000400

08001f14 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b084      	sub	sp, #16
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	4a0d      	ldr	r2, [pc, #52]	; (8001f58 <HAL_TIM_Base_MspInit+0x44>)
 8001f22:	4293      	cmp	r3, r2
 8001f24:	d113      	bne.n	8001f4e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001f26:	4b0d      	ldr	r3, [pc, #52]	; (8001f5c <HAL_TIM_Base_MspInit+0x48>)
 8001f28:	69da      	ldr	r2, [r3, #28]
 8001f2a:	4b0c      	ldr	r3, [pc, #48]	; (8001f5c <HAL_TIM_Base_MspInit+0x48>)
 8001f2c:	2110      	movs	r1, #16
 8001f2e:	430a      	orrs	r2, r1
 8001f30:	61da      	str	r2, [r3, #28]
 8001f32:	4b0a      	ldr	r3, [pc, #40]	; (8001f5c <HAL_TIM_Base_MspInit+0x48>)
 8001f34:	69db      	ldr	r3, [r3, #28]
 8001f36:	2210      	movs	r2, #16
 8001f38:	4013      	ands	r3, r2
 8001f3a:	60fb      	str	r3, [r7, #12]
 8001f3c:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 8001f3e:	2200      	movs	r2, #0
 8001f40:	2100      	movs	r1, #0
 8001f42:	2011      	movs	r0, #17
 8001f44:	f7fe fa78 	bl	8000438 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 8001f48:	2011      	movs	r0, #17
 8001f4a:	f7fe fa8a 	bl	8000462 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8001f4e:	46c0      	nop			; (mov r8, r8)
 8001f50:	46bd      	mov	sp, r7
 8001f52:	b004      	add	sp, #16
 8001f54:	bd80      	pop	{r7, pc}
 8001f56:	46c0      	nop			; (mov r8, r8)
 8001f58:	40001000 	.word	0x40001000
 8001f5c:	40021000 	.word	0x40021000

08001f60 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001f64:	46c0      	nop			; (mov r8, r8)
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bd80      	pop	{r7, pc}

08001f6a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f6a:	b580      	push	{r7, lr}
 8001f6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f6e:	e7fe      	b.n	8001f6e <HardFault_Handler+0x4>

08001f70 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001f74:	46c0      	nop			; (mov r8, r8)
 8001f76:	46bd      	mov	sp, r7
 8001f78:	bd80      	pop	{r7, pc}

08001f7a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f7a:	b580      	push	{r7, lr}
 8001f7c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f7e:	46c0      	nop			; (mov r8, r8)
 8001f80:	46bd      	mov	sp, r7
 8001f82:	bd80      	pop	{r7, pc}

08001f84 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f88:	f7fe f97a 	bl	8000280 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f8c:	46c0      	nop			; (mov r8, r8)
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	bd80      	pop	{r7, pc}
	...

08001f94 <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001f98:	4b03      	ldr	r3, [pc, #12]	; (8001fa8 <TIM6_IRQHandler+0x14>)
 8001f9a:	0018      	movs	r0, r3
 8001f9c:	f7ff fab9 	bl	8001512 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 8001fa0:	46c0      	nop			; (mov r8, r8)
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	bd80      	pop	{r7, pc}
 8001fa6:	46c0      	nop			; (mov r8, r8)
 8001fa8:	20000080 	.word	0x20000080

08001fac <SystemInit>:
  *         Initialize the default HSI clock source, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001U;
 8001fb0:	4b1a      	ldr	r3, [pc, #104]	; (800201c <SystemInit+0x70>)
 8001fb2:	681a      	ldr	r2, [r3, #0]
 8001fb4:	4b19      	ldr	r3, [pc, #100]	; (800201c <SystemInit+0x70>)
 8001fb6:	2101      	movs	r1, #1
 8001fb8:	430a      	orrs	r2, r1
 8001fba:	601a      	str	r2, [r3, #0]
#if defined (STM32F051x8) || defined (STM32F058x8)
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
#else
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
 8001fbc:	4b17      	ldr	r3, [pc, #92]	; (800201c <SystemInit+0x70>)
 8001fbe:	685a      	ldr	r2, [r3, #4]
 8001fc0:	4b16      	ldr	r3, [pc, #88]	; (800201c <SystemInit+0x70>)
 8001fc2:	4917      	ldr	r1, [pc, #92]	; (8002020 <SystemInit+0x74>)
 8001fc4:	400a      	ands	r2, r1
 8001fc6:	605a      	str	r2, [r3, #4]
#endif /* STM32F051x8 or STM32F058x8 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFFU;
 8001fc8:	4b14      	ldr	r3, [pc, #80]	; (800201c <SystemInit+0x70>)
 8001fca:	681a      	ldr	r2, [r3, #0]
 8001fcc:	4b13      	ldr	r3, [pc, #76]	; (800201c <SystemInit+0x70>)
 8001fce:	4915      	ldr	r1, [pc, #84]	; (8002024 <SystemInit+0x78>)
 8001fd0:	400a      	ands	r2, r1
 8001fd2:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8001fd4:	4b11      	ldr	r3, [pc, #68]	; (800201c <SystemInit+0x70>)
 8001fd6:	681a      	ldr	r2, [r3, #0]
 8001fd8:	4b10      	ldr	r3, [pc, #64]	; (800201c <SystemInit+0x70>)
 8001fda:	4913      	ldr	r1, [pc, #76]	; (8002028 <SystemInit+0x7c>)
 8001fdc:	400a      	ands	r2, r1
 8001fde:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 8001fe0:	4b0e      	ldr	r3, [pc, #56]	; (800201c <SystemInit+0x70>)
 8001fe2:	685a      	ldr	r2, [r3, #4]
 8001fe4:	4b0d      	ldr	r3, [pc, #52]	; (800201c <SystemInit+0x70>)
 8001fe6:	4911      	ldr	r1, [pc, #68]	; (800202c <SystemInit+0x80>)
 8001fe8:	400a      	ands	r2, r1
 8001fea:	605a      	str	r2, [r3, #4]

  /* Reset PREDIV[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 8001fec:	4b0b      	ldr	r3, [pc, #44]	; (800201c <SystemInit+0x70>)
 8001fee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ff0:	4b0a      	ldr	r3, [pc, #40]	; (800201c <SystemInit+0x70>)
 8001ff2:	210f      	movs	r1, #15
 8001ff4:	438a      	bics	r2, r1
 8001ff6:	62da      	str	r2, [r3, #44]	; 0x2c
#elif defined (STM32F091xC) || defined (STM32F098xx)
  /* Reset USART3SW[1:0], USART2SW[1:0], USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFF0FEACU;
#elif defined (STM32F030x6) || defined (STM32F030x8) || defined (STM32F031x6) || defined (STM32F038xx) || defined (STM32F030xC)
  /* Reset USART1SW[1:0], I2C1SW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEECU;
 8001ff8:	4b08      	ldr	r3, [pc, #32]	; (800201c <SystemInit+0x70>)
 8001ffa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001ffc:	4b07      	ldr	r3, [pc, #28]	; (800201c <SystemInit+0x70>)
 8001ffe:	490c      	ldr	r1, [pc, #48]	; (8002030 <SystemInit+0x84>)
 8002000:	400a      	ands	r2, r1
 8002002:	631a      	str	r2, [r3, #48]	; 0x30
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
 8002004:	4b05      	ldr	r3, [pc, #20]	; (800201c <SystemInit+0x70>)
 8002006:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002008:	4b04      	ldr	r3, [pc, #16]	; (800201c <SystemInit+0x70>)
 800200a:	2101      	movs	r1, #1
 800200c:	438a      	bics	r2, r1
 800200e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8002010:	4b02      	ldr	r3, [pc, #8]	; (800201c <SystemInit+0x70>)
 8002012:	2200      	movs	r2, #0
 8002014:	609a      	str	r2, [r3, #8]

}
 8002016:	46c0      	nop			; (mov r8, r8)
 8002018:	46bd      	mov	sp, r7
 800201a:	bd80      	pop	{r7, pc}
 800201c:	40021000 	.word	0x40021000
 8002020:	08ffb80c 	.word	0x08ffb80c
 8002024:	fef6ffff 	.word	0xfef6ffff
 8002028:	fffbffff 	.word	0xfffbffff
 800202c:	ffc0ffff 	.word	0xffc0ffff
 8002030:	fffffeec 	.word	0xfffffeec

08002034 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002034:	480d      	ldr	r0, [pc, #52]	; (800206c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002036:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002038:	480d      	ldr	r0, [pc, #52]	; (8002070 <LoopForever+0x6>)
  ldr r1, =_edata
 800203a:	490e      	ldr	r1, [pc, #56]	; (8002074 <LoopForever+0xa>)
  ldr r2, =_sidata
 800203c:	4a0e      	ldr	r2, [pc, #56]	; (8002078 <LoopForever+0xe>)
  movs r3, #0
 800203e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002040:	e002      	b.n	8002048 <LoopCopyDataInit>

08002042 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002042:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002044:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002046:	3304      	adds	r3, #4

08002048 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002048:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800204a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800204c:	d3f9      	bcc.n	8002042 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800204e:	4a0b      	ldr	r2, [pc, #44]	; (800207c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002050:	4c0b      	ldr	r4, [pc, #44]	; (8002080 <LoopForever+0x16>)
  movs r3, #0
 8002052:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002054:	e001      	b.n	800205a <LoopFillZerobss>

08002056 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002056:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002058:	3204      	adds	r2, #4

0800205a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800205a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800205c:	d3fb      	bcc.n	8002056 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800205e:	f7ff ffa5 	bl	8001fac <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8002062:	f000 f811 	bl	8002088 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002066:	f7ff fc53 	bl	8001910 <main>

0800206a <LoopForever>:

LoopForever:
    b LoopForever
 800206a:	e7fe      	b.n	800206a <LoopForever>
  ldr   r0, =_estack
 800206c:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8002070:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002074:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8002078:	08002130 	.word	0x08002130
  ldr r2, =_sbss
 800207c:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 8002080:	200000c0 	.word	0x200000c0

08002084 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002084:	e7fe      	b.n	8002084 <ADC1_IRQHandler>
	...

08002088 <__libc_init_array>:
 8002088:	b570      	push	{r4, r5, r6, lr}
 800208a:	2600      	movs	r6, #0
 800208c:	4d0c      	ldr	r5, [pc, #48]	; (80020c0 <__libc_init_array+0x38>)
 800208e:	4c0d      	ldr	r4, [pc, #52]	; (80020c4 <__libc_init_array+0x3c>)
 8002090:	1b64      	subs	r4, r4, r5
 8002092:	10a4      	asrs	r4, r4, #2
 8002094:	42a6      	cmp	r6, r4
 8002096:	d109      	bne.n	80020ac <__libc_init_array+0x24>
 8002098:	2600      	movs	r6, #0
 800209a:	f000 f821 	bl	80020e0 <_init>
 800209e:	4d0a      	ldr	r5, [pc, #40]	; (80020c8 <__libc_init_array+0x40>)
 80020a0:	4c0a      	ldr	r4, [pc, #40]	; (80020cc <__libc_init_array+0x44>)
 80020a2:	1b64      	subs	r4, r4, r5
 80020a4:	10a4      	asrs	r4, r4, #2
 80020a6:	42a6      	cmp	r6, r4
 80020a8:	d105      	bne.n	80020b6 <__libc_init_array+0x2e>
 80020aa:	bd70      	pop	{r4, r5, r6, pc}
 80020ac:	00b3      	lsls	r3, r6, #2
 80020ae:	58eb      	ldr	r3, [r5, r3]
 80020b0:	4798      	blx	r3
 80020b2:	3601      	adds	r6, #1
 80020b4:	e7ee      	b.n	8002094 <__libc_init_array+0xc>
 80020b6:	00b3      	lsls	r3, r6, #2
 80020b8:	58eb      	ldr	r3, [r5, r3]
 80020ba:	4798      	blx	r3
 80020bc:	3601      	adds	r6, #1
 80020be:	e7f2      	b.n	80020a6 <__libc_init_array+0x1e>
 80020c0:	08002128 	.word	0x08002128
 80020c4:	08002128 	.word	0x08002128
 80020c8:	08002128 	.word	0x08002128
 80020cc:	0800212c 	.word	0x0800212c

080020d0 <memset>:
 80020d0:	0003      	movs	r3, r0
 80020d2:	1812      	adds	r2, r2, r0
 80020d4:	4293      	cmp	r3, r2
 80020d6:	d100      	bne.n	80020da <memset+0xa>
 80020d8:	4770      	bx	lr
 80020da:	7019      	strb	r1, [r3, #0]
 80020dc:	3301      	adds	r3, #1
 80020de:	e7f9      	b.n	80020d4 <memset+0x4>

080020e0 <_init>:
 80020e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80020e2:	46c0      	nop			; (mov r8, r8)
 80020e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80020e6:	bc08      	pop	{r3}
 80020e8:	469e      	mov	lr, r3
 80020ea:	4770      	bx	lr

080020ec <_fini>:
 80020ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80020ee:	46c0      	nop			; (mov r8, r8)
 80020f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80020f2:	bc08      	pop	{r3}
 80020f4:	469e      	mov	lr, r3
 80020f6:	4770      	bx	lr
