<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>TP_Automatique_doxygen: C:/Users/alixh/STM32CubeIDE/workspace_1.10.1/TP_Automatique/Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">TP_Automatique_doxygen
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_bc84256498dc5614be2bf6f96d0ea448.html">STM32CubeIDE</a></li><li class="navelem"><a class="el" href="dir_dfb55194c2c68444493bdef932c181da.html">workspace_1.10.1</a></li><li class="navelem"><a class="el" href="dir_e453fc251c165cd57d57d4c5aa782d8d.html">TP_Automatique</a></li><li class="navelem"><a class="el" href="dir_6038fdb97950583bb209d690d2021192.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_2538948bb8e0f1d15e51c2721c3fc542.html">STM32G4xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_f152b5370408eb53d8f259ef0b5d792f.html">Inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">stm32g4xx_ll_rcc.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Header file of RCC LL module.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="stm32g4xx_8h_source.html">stm32g4xx.h</a>&quot;</code><br />
</div>
<p><a href="stm32g4xx__ll__rcc_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga53d0a35120bb5c1cf1c71c5386b24d5d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_OFFSET_CCIPR</b>&#160;&#160;&#160;0U</td></tr>
<tr class="separator:ga53d0a35120bb5c1cf1c71c5386b24d5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d2fb7fe1e8d4f2d83e4f23273b2a393"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_OFFSET_CCIPR2</b>&#160;&#160;&#160;0x14U</td></tr>
<tr class="separator:ga4d2fb7fe1e8d4f2d83e4f23273b2a393"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeafcff4f57440c60e64812dddd13e7cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___o_s_c___v_a_l_u_e_s.html#gaeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a>&#160;&#160;&#160;8000000U</td></tr>
<tr class="separator:gaeafcff4f57440c60e64812dddd13e7cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa8c76e274d0f6dd2cefb5d0b17fbc37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___o_s_c___v_a_l_u_e_s.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a>&#160;&#160;&#160;16000000U</td></tr>
<tr class="separator:gaaa8c76e274d0f6dd2cefb5d0b17fbc37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bbb9d19e5189a6ccd0fb6fa6177d20d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___o_s_c___v_a_l_u_e_s.html#ga7bbb9d19e5189a6ccd0fb6fa6177d20d">LSE_VALUE</a>&#160;&#160;&#160;32768U</td></tr>
<tr class="separator:ga7bbb9d19e5189a6ccd0fb6fa6177d20d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4872023e65449c0506aac3ea6bec99e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___o_s_c___v_a_l_u_e_s.html#ga4872023e65449c0506aac3ea6bec99e9">LSI_VALUE</a>&#160;&#160;&#160;32000U</td></tr>
<tr class="separator:ga4872023e65449c0506aac3ea6bec99e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47f01e5e3f2edfa94bf74c08835f3875"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___o_s_c___v_a_l_u_e_s.html#ga47f01e5e3f2edfa94bf74c08835f3875">HSI48_VALUE</a>&#160;&#160;&#160;48000000U</td></tr>
<tr class="separator:ga47f01e5e3f2edfa94bf74c08835f3875"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c47c935e91e70569098b41718558648"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___o_s_c___v_a_l_u_e_s.html#ga8c47c935e91e70569098b41718558648">EXTERNAL_CLOCK_VALUE</a>&#160;&#160;&#160;48000U</td></tr>
<tr class="separator:ga8c47c935e91e70569098b41718558648"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf62645b7305c4b7c0e8f43836f927075"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___c_l_e_a_r___f_l_a_g.html#gaf62645b7305c4b7c0e8f43836f927075">LL_RCC_CICR_LSIRDYC</a>&#160;&#160;&#160;RCC_CICR_LSIRDYC</td></tr>
<tr class="separator:gaf62645b7305c4b7c0e8f43836f927075"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8af492f3a88a6040195384e0c27ed639"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___c_l_e_a_r___f_l_a_g.html#ga8af492f3a88a6040195384e0c27ed639">LL_RCC_CICR_LSERDYC</a>&#160;&#160;&#160;RCC_CICR_LSERDYC</td></tr>
<tr class="separator:ga8af492f3a88a6040195384e0c27ed639"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75eb5e9822dc2314edc5ef65e1f2703c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___c_l_e_a_r___f_l_a_g.html#ga75eb5e9822dc2314edc5ef65e1f2703c">LL_RCC_CICR_HSIRDYC</a>&#160;&#160;&#160;RCC_CICR_HSIRDYC</td></tr>
<tr class="separator:ga75eb5e9822dc2314edc5ef65e1f2703c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bec8ce78d0f5b202159e02fa3f4fed1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___c_l_e_a_r___f_l_a_g.html#ga0bec8ce78d0f5b202159e02fa3f4fed1">LL_RCC_CICR_HSERDYC</a>&#160;&#160;&#160;RCC_CICR_HSERDYC</td></tr>
<tr class="separator:ga0bec8ce78d0f5b202159e02fa3f4fed1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e635b8d0cf062853c318b53498426a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___c_l_e_a_r___f_l_a_g.html#ga3e635b8d0cf062853c318b53498426a1">LL_RCC_CICR_PLLRDYC</a>&#160;&#160;&#160;RCC_CICR_PLLRDYC</td></tr>
<tr class="separator:ga3e635b8d0cf062853c318b53498426a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa5f6575a9b03cf3b5f066a1ebd7d9ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___c_l_e_a_r___f_l_a_g.html#gaaa5f6575a9b03cf3b5f066a1ebd7d9ef">LL_RCC_CICR_HSI48RDYC</a>&#160;&#160;&#160;RCC_CICR_HSI48RDYC</td></tr>
<tr class="separator:gaaa5f6575a9b03cf3b5f066a1ebd7d9ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga997b201d2784eb88c9e40deef1468192"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___c_l_e_a_r___f_l_a_g.html#ga997b201d2784eb88c9e40deef1468192">LL_RCC_CICR_LSECSSC</a>&#160;&#160;&#160;RCC_CICR_LSECSSC</td></tr>
<tr class="separator:ga997b201d2784eb88c9e40deef1468192"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa33806a206ee9d6e25075513935f3022"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___c_l_e_a_r___f_l_a_g.html#gaa33806a206ee9d6e25075513935f3022">LL_RCC_CICR_CSSC</a>&#160;&#160;&#160;RCC_CICR_CSSC</td></tr>
<tr class="separator:gaa33806a206ee9d6e25075513935f3022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28562581c28d62b1b9aa00f84e8ce097"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___g_e_t___f_l_a_g.html#ga28562581c28d62b1b9aa00f84e8ce097">LL_RCC_CIFR_LSIRDYF</a>&#160;&#160;&#160;RCC_CIFR_LSIRDYF</td></tr>
<tr class="separator:ga28562581c28d62b1b9aa00f84e8ce097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0980ee198a5c628ad28f4c00b9fc3c67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___g_e_t___f_l_a_g.html#ga0980ee198a5c628ad28f4c00b9fc3c67">LL_RCC_CIFR_LSERDYF</a>&#160;&#160;&#160;RCC_CIFR_LSERDYF</td></tr>
<tr class="separator:ga0980ee198a5c628ad28f4c00b9fc3c67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5355a729e1c5c17e29aca9cfef0369c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___g_e_t___f_l_a_g.html#ga5355a729e1c5c17e29aca9cfef0369c6">LL_RCC_CIFR_HSIRDYF</a>&#160;&#160;&#160;RCC_CIFR_HSIRDYF</td></tr>
<tr class="separator:ga5355a729e1c5c17e29aca9cfef0369c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5506993538e2e59f3d87fb35858d2f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___g_e_t___f_l_a_g.html#gae5506993538e2e59f3d87fb35858d2f5">LL_RCC_CIFR_HSERDYF</a>&#160;&#160;&#160;RCC_CIFR_HSERDYF</td></tr>
<tr class="separator:gae5506993538e2e59f3d87fb35858d2f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf897c749ec55407676df557b17c3648e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___g_e_t___f_l_a_g.html#gaf897c749ec55407676df557b17c3648e">LL_RCC_CIFR_PLLRDYF</a>&#160;&#160;&#160;RCC_CIFR_PLLRDYF</td></tr>
<tr class="separator:gaf897c749ec55407676df557b17c3648e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5a397505e05758bf324fd933a87da88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___g_e_t___f_l_a_g.html#gaf5a397505e05758bf324fd933a87da88">LL_RCC_CIFR_HSI48RDYF</a>&#160;&#160;&#160;RCC_CIFR_HSI48RDYF</td></tr>
<tr class="separator:gaf5a397505e05758bf324fd933a87da88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1733253879dff0f33c94f2ea0792a9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___g_e_t___f_l_a_g.html#gac1733253879dff0f33c94f2ea0792a9b">LL_RCC_CIFR_LSECSSF</a>&#160;&#160;&#160;RCC_CIFR_LSECSSF</td></tr>
<tr class="separator:gac1733253879dff0f33c94f2ea0792a9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga976cca6ac0e4558ff84ba30001b573f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___g_e_t___f_l_a_g.html#ga976cca6ac0e4558ff84ba30001b573f8">LL_RCC_CIFR_CSSF</a>&#160;&#160;&#160;RCC_CIFR_CSSF</td></tr>
<tr class="separator:ga976cca6ac0e4558ff84ba30001b573f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15b98b8d5c857b7cb86d4a125a3a477b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___g_e_t___f_l_a_g.html#ga15b98b8d5c857b7cb86d4a125a3a477b">LL_RCC_CSR_LPWRRSTF</a>&#160;&#160;&#160;RCC_CSR_LPWRRSTF</td></tr>
<tr class="separator:ga15b98b8d5c857b7cb86d4a125a3a477b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2af1b23f4b08cf9ca8abf2c630d64bb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___g_e_t___f_l_a_g.html#ga2af1b23f4b08cf9ca8abf2c630d64bb4">LL_RCC_CSR_OBLRSTF</a>&#160;&#160;&#160;RCC_CSR_OBLRSTF</td></tr>
<tr class="separator:ga2af1b23f4b08cf9ca8abf2c630d64bb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad01b9f469d3985f6b7d3d90efbff524c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___g_e_t___f_l_a_g.html#gad01b9f469d3985f6b7d3d90efbff524c">LL_RCC_CSR_PINRSTF</a>&#160;&#160;&#160;RCC_CSR_PINRSTF</td></tr>
<tr class="separator:gad01b9f469d3985f6b7d3d90efbff524c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76f16aff84b6188c0178344abd21c51e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___g_e_t___f_l_a_g.html#ga76f16aff84b6188c0178344abd21c51e">LL_RCC_CSR_SFTRSTF</a>&#160;&#160;&#160;RCC_CSR_SFTRSTF</td></tr>
<tr class="separator:ga76f16aff84b6188c0178344abd21c51e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga442850372b77921e8d5988a99f100c90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___g_e_t___f_l_a_g.html#ga442850372b77921e8d5988a99f100c90">LL_RCC_CSR_IWDGRSTF</a>&#160;&#160;&#160;RCC_CSR_IWDGRSTF</td></tr>
<tr class="separator:ga442850372b77921e8d5988a99f100c90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c46eaa5dd3d707822fa4217be4e5da9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___g_e_t___f_l_a_g.html#ga7c46eaa5dd3d707822fa4217be4e5da9">LL_RCC_CSR_WWDGRSTF</a>&#160;&#160;&#160;RCC_CSR_WWDGRSTF</td></tr>
<tr class="separator:ga7c46eaa5dd3d707822fa4217be4e5da9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6261a207b97f22b4a8beafc37d5f2a4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___g_e_t___f_l_a_g.html#ga6261a207b97f22b4a8beafc37d5f2a4a">LL_RCC_CSR_BORRSTF</a>&#160;&#160;&#160;RCC_CSR_BORRSTF</td></tr>
<tr class="separator:ga6261a207b97f22b4a8beafc37d5f2a4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40e9b293bb6d780c259d807c4e2af176"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___i_t.html#ga40e9b293bb6d780c259d807c4e2af176">LL_RCC_CIER_LSIRDYIE</a>&#160;&#160;&#160;RCC_CIER_LSIRDYIE</td></tr>
<tr class="separator:ga40e9b293bb6d780c259d807c4e2af176"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ddd6f94dbdc668e9bfd8213b008d0f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___i_t.html#ga2ddd6f94dbdc668e9bfd8213b008d0f0">LL_RCC_CIER_LSERDYIE</a>&#160;&#160;&#160;RCC_CIER_LSERDYIE</td></tr>
<tr class="separator:ga2ddd6f94dbdc668e9bfd8213b008d0f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ee99db7606e2e4b15aea74ccefae6ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___i_t.html#ga7ee99db7606e2e4b15aea74ccefae6ee">LL_RCC_CIER_HSIRDYIE</a>&#160;&#160;&#160;RCC_CIER_HSIRDYIE</td></tr>
<tr class="separator:ga7ee99db7606e2e4b15aea74ccefae6ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96fc00ae8335a0557ff19398ddb31879"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___i_t.html#ga96fc00ae8335a0557ff19398ddb31879">LL_RCC_CIER_HSERDYIE</a>&#160;&#160;&#160;RCC_CIER_HSERDYIE</td></tr>
<tr class="separator:ga96fc00ae8335a0557ff19398ddb31879"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dd5ff2b195264ed331113d3489e83df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___i_t.html#ga6dd5ff2b195264ed331113d3489e83df">LL_RCC_CIER_PLLRDYIE</a>&#160;&#160;&#160;RCC_CIER_PLLRDYIE</td></tr>
<tr class="separator:ga6dd5ff2b195264ed331113d3489e83df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f9334d6223801a08528b7a42332ae71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___i_t.html#ga0f9334d6223801a08528b7a42332ae71">LL_RCC_CIER_HSI48RDYIE</a>&#160;&#160;&#160;RCC_CIER_HSI48RDYIE</td></tr>
<tr class="separator:ga0f9334d6223801a08528b7a42332ae71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga953a1adb8aa2b1b97406254c550f942a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___i_t.html#ga953a1adb8aa2b1b97406254c550f942a">LL_RCC_CIER_LSECSSIE</a>&#160;&#160;&#160;RCC_CIER_LSECSSIE</td></tr>
<tr class="separator:ga953a1adb8aa2b1b97406254c550f942a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga899d3b948284672b8253b9963538584d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___l_s_e_d_r_i_v_e.html#ga899d3b948284672b8253b9963538584d">LL_RCC_LSEDRIVE_LOW</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga899d3b948284672b8253b9963538584d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0273a3571c9c7475ebd97e332a193f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___l_s_e_d_r_i_v_e.html#gac0273a3571c9c7475ebd97e332a193f6">LL_RCC_LSEDRIVE_MEDIUMLOW</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2bf168a5913ecf4eb6eb5f87a825aa58">RCC_BDCR_LSEDRV_0</a></td></tr>
<tr class="separator:gac0273a3571c9c7475ebd97e332a193f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga404fe7bab9c93e3547237f39c27c29f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___l_s_e_d_r_i_v_e.html#ga404fe7bab9c93e3547237f39c27c29f7">LL_RCC_LSEDRIVE_MEDIUMHIGH</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9a3c17caf7eb216d874b7cf1d90358e">RCC_BDCR_LSEDRV_1</a></td></tr>
<tr class="separator:ga404fe7bab9c93e3547237f39c27c29f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cfd0ec70ed5626e428da0d2ed793e5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___l_s_e_d_r_i_v_e.html#ga6cfd0ec70ed5626e428da0d2ed793e5c">LL_RCC_LSEDRIVE_HIGH</a>&#160;&#160;&#160;RCC_BDCR_LSEDRV</td></tr>
<tr class="separator:ga6cfd0ec70ed5626e428da0d2ed793e5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c9ef30624c3e6de16d656cd8c6b19d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___l_s_c_o___c_l_k_s_o_u_r_c_e.html#ga0c9ef30624c3e6de16d656cd8c6b19d1">LL_RCC_LSCO_CLKSOURCE_LSI</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga0c9ef30624c3e6de16d656cd8c6b19d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8a88632051b8aa3c8c49c38b8c7a3f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___l_s_c_o___c_l_k_s_o_u_r_c_e.html#gad8a88632051b8aa3c8c49c38b8c7a3f2">LL_RCC_LSCO_CLKSOURCE_LSE</a>&#160;&#160;&#160;RCC_BDCR_LSCOSEL</td></tr>
<tr class="separator:gad8a88632051b8aa3c8c49c38b8c7a3f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4340558f32a9cd1b5ad4953eef90bf65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___s_y_s___c_l_k_s_o_u_r_c_e.html#ga4340558f32a9cd1b5ad4953eef90bf65">LL_RCC_SYS_CLKSOURCE_HSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacbac8bae4f0808b3c3a5185aa10081fb">RCC_CFGR_SW_HSI</a></td></tr>
<tr class="separator:ga4340558f32a9cd1b5ad4953eef90bf65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga311d41bc162d539bd38d745deb878a05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___s_y_s___c_l_k_s_o_u_r_c_e.html#ga311d41bc162d539bd38d745deb878a05">LL_RCC_SYS_CLKSOURCE_HSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb563f217242d969f4355d0818fde705">RCC_CFGR_SW_HSE</a></td></tr>
<tr class="separator:ga311d41bc162d539bd38d745deb878a05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9afc95ef42b49164b87663a89312e7ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___s_y_s___c_l_k_s_o_u_r_c_e.html#ga9afc95ef42b49164b87663a89312e7ac">LL_RCC_SYS_CLKSOURCE_PLL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga87389cacb2eaf53730da13a2a33cd487">RCC_CFGR_SW_PLL</a></td></tr>
<tr class="separator:ga9afc95ef42b49164b87663a89312e7ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24710bf1b28cd90bb382687e108f8ed3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___s_y_s___c_l_k_s_o_u_r_c_e___s_t_a_t_u_s.html#ga24710bf1b28cd90bb382687e108f8ed3">LL_RCC_SYS_CLKSOURCE_STATUS_HSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6764639cf221e1ebc0b5448dcaed590a">RCC_CFGR_SWS_HSI</a></td></tr>
<tr class="separator:ga24710bf1b28cd90bb382687e108f8ed3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad11a38a680049fd44e212124ca69ead7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___s_y_s___c_l_k_s_o_u_r_c_e___s_t_a_t_u_s.html#gad11a38a680049fd44e212124ca69ead7">LL_RCC_SYS_CLKSOURCE_STATUS_HSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae09a0202f441c1a43e69c62331d50a08">RCC_CFGR_SWS_HSE</a></td></tr>
<tr class="separator:gad11a38a680049fd44e212124ca69ead7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ce61c433f9dd47b049cde5c48affde8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___s_y_s___c_l_k_s_o_u_r_c_e___s_t_a_t_u_s.html#ga0ce61c433f9dd47b049cde5c48affde8">LL_RCC_SYS_CLKSOURCE_STATUS_PLL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c67e2279804a83ef24438267d9d4a6c">RCC_CFGR_SWS_PLL</a></td></tr>
<tr class="separator:ga0ce61c433f9dd47b049cde5c48affde8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2822f1b5e4e5823a07b727df599d6209"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___s_y_s_c_l_k___d_i_v.html#ga2822f1b5e4e5823a07b727df599d6209">LL_RCC_SYSCLK_DIV_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b7d7f29b09a49c31404fc0d44645c84">RCC_CFGR_HPRE_DIV1</a></td></tr>
<tr class="separator:ga2822f1b5e4e5823a07b727df599d6209"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4881c3e70771c5f1d7ab767c2387269"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___s_y_s_c_l_k___d_i_v.html#gac4881c3e70771c5f1d7ab767c2387269">LL_RCC_SYSCLK_DIV_2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9eeb5e38e53e79b08a4ac438497ebea">RCC_CFGR_HPRE_DIV2</a></td></tr>
<tr class="separator:gac4881c3e70771c5f1d7ab767c2387269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55bf4a1e422f90d58563fdf6ca9d9080"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___s_y_s_c_l_k___d_i_v.html#ga55bf4a1e422f90d58563fdf6ca9d9080">LL_RCC_SYSCLK_DIV_4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaffe860867ae4b1b6d28473ded1546d91">RCC_CFGR_HPRE_DIV4</a></td></tr>
<tr class="separator:ga55bf4a1e422f90d58563fdf6ca9d9080"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3c29ccf5abd8504a88b1ce9134295ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___s_y_s_c_l_k___d_i_v.html#gae3c29ccf5abd8504a88b1ce9134295ca">LL_RCC_SYSCLK_DIV_8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaca71d6b42bdb83b5ff5320578869a058">RCC_CFGR_HPRE_DIV8</a></td></tr>
<tr class="separator:gae3c29ccf5abd8504a88b1ce9134295ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa1397c2d0f4e72529f16e10d11c8a75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___s_y_s_c_l_k___d_i_v.html#gaaa1397c2d0f4e72529f16e10d11c8a75">LL_RCC_SYSCLK_DIV_16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3806da4f1afc9e5be0fca001c8c57815">RCC_CFGR_HPRE_DIV16</a></td></tr>
<tr class="separator:gaaa1397c2d0f4e72529f16e10d11c8a75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga585ffbb05508b5740364d60e78e3b224"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___s_y_s_c_l_k___d_i_v.html#ga585ffbb05508b5740364d60e78e3b224">LL_RCC_SYSCLK_DIV_64</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1caeba8dc2b4c0bb11be600e983e3370">RCC_CFGR_HPRE_DIV64</a></td></tr>
<tr class="separator:ga585ffbb05508b5740364d60e78e3b224"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70d7c2bf339a001963e93d062c949bac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___s_y_s_c_l_k___d_i_v.html#ga70d7c2bf339a001963e93d062c949bac">LL_RCC_SYSCLK_DIV_128</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga280da821f0da1bec1f4c0e132ddf8eab">RCC_CFGR_HPRE_DIV128</a></td></tr>
<tr class="separator:ga70d7c2bf339a001963e93d062c949bac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c7c7959a1f7847c7827c65bfcad188f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___s_y_s_c_l_k___d_i_v.html#ga1c7c7959a1f7847c7827c65bfcad188f">LL_RCC_SYSCLK_DIV_256</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga089930cedd5b2cb201e717438f29d25b">RCC_CFGR_HPRE_DIV256</a></td></tr>
<tr class="separator:ga1c7c7959a1f7847c7827c65bfcad188f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f84bdbc7b8f511e6aaff490ac07e713"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___s_y_s_c_l_k___d_i_v.html#ga9f84bdbc7b8f511e6aaff490ac07e713">LL_RCC_SYSCLK_DIV_512</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae5088dcbaefc55d4b6693e9b1e595ed0">RCC_CFGR_HPRE_DIV512</a></td></tr>
<tr class="separator:ga9f84bdbc7b8f511e6aaff490ac07e713"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b5b7c3a43aeda8f90ceb733343cd450"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___a_p_b1___d_i_v.html#ga6b5b7c3a43aeda8f90ceb733343cd450">LL_RCC_APB1_DIV_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac8f6562bb2ecf65055a2f42cbb48ef11">RCC_CFGR_PPRE1_DIV1</a></td></tr>
<tr class="separator:ga6b5b7c3a43aeda8f90ceb733343cd450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8a57a2f6f86b6c7397d9ac166c16126"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___a_p_b1___d_i_v.html#gad8a57a2f6f86b6c7397d9ac166c16126">LL_RCC_APB1_DIV_2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf832ad6844c907d9bb37c1536defcb0d">RCC_CFGR_PPRE1_DIV2</a></td></tr>
<tr class="separator:gad8a57a2f6f86b6c7397d9ac166c16126"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1169e7d89bd094be53bf94b977f37e16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___a_p_b1___d_i_v.html#ga1169e7d89bd094be53bf94b977f37e16">LL_RCC_APB1_DIV_4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0e340725f46e9462d9b02a079b9fa8ae">RCC_CFGR_PPRE1_DIV4</a></td></tr>
<tr class="separator:ga1169e7d89bd094be53bf94b977f37e16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga299a18aba20c83e0033b8799a2dec357"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___a_p_b1___d_i_v.html#ga299a18aba20c83e0033b8799a2dec357">LL_RCC_APB1_DIV_8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ddd6d657837e1971bb86e3bf1c15e72">RCC_CFGR_PPRE1_DIV8</a></td></tr>
<tr class="separator:ga299a18aba20c83e0033b8799a2dec357"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03796dedb27006a296938b3023b58b72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___a_p_b1___d_i_v.html#ga03796dedb27006a296938b3023b58b72">LL_RCC_APB1_DIV_16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c38ba326bde7c7a18c4f7f2aacf823f">RCC_CFGR_PPRE1_DIV16</a></td></tr>
<tr class="separator:ga03796dedb27006a296938b3023b58b72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7943edb9406cc5267c782e1d8e87dfbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___a_p_b2___d_i_v.html#ga7943edb9406cc5267c782e1d8e87dfbb">LL_RCC_APB2_DIV_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga247aebf1999a38ea07785558d277bb1a">RCC_CFGR_PPRE2_DIV1</a></td></tr>
<tr class="separator:ga7943edb9406cc5267c782e1d8e87dfbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3270a1aab160f79c6e0657583a89c7cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___a_p_b2___d_i_v.html#ga3270a1aab160f79c6e0657583a89c7cf">LL_RCC_APB2_DIV_2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga99d9c91eaad122460d324a71cc939d1b">RCC_CFGR_PPRE2_DIV2</a></td></tr>
<tr class="separator:ga3270a1aab160f79c6e0657583a89c7cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0deb2648c11fde50a6eec21a30a9da2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___a_p_b2___d_i_v.html#gae0deb2648c11fde50a6eec21a30a9da2">LL_RCC_APB2_DIV_4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4340fc3fc52eca36eb302959fbecb715">RCC_CFGR_PPRE2_DIV4</a></td></tr>
<tr class="separator:gae0deb2648c11fde50a6eec21a30a9da2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f03b4b4266803f12f764f7c7ee0e3e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___a_p_b2___d_i_v.html#ga1f03b4b4266803f12f764f7c7ee0e3e4">LL_RCC_APB2_DIV_8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga412b382a1134e0ee5614e0f4bcf97552">RCC_CFGR_PPRE2_DIV8</a></td></tr>
<tr class="separator:ga1f03b4b4266803f12f764f7c7ee0e3e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga499303a545fd5e63d349ab83a126b2ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___a_p_b2___d_i_v.html#ga499303a545fd5e63d349ab83a126b2ba">LL_RCC_APB2_DIV_16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaece3ee58d4138f7452733bfa1ad37eb9">RCC_CFGR_PPRE2_DIV16</a></td></tr>
<tr class="separator:ga499303a545fd5e63d349ab83a126b2ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6d27a5044eeff50dfc855a5b2c3c635"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___m_c_o1_s_o_u_r_c_e.html#gac6d27a5044eeff50dfc855a5b2c3c635">LL_RCC_MCO1SOURCE_NOCLOCK</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gac6d27a5044eeff50dfc855a5b2c3c635"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb5d5d588294f802c487ad623fade53b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___m_c_o1_s_o_u_r_c_e.html#gabb5d5d588294f802c487ad623fade53b">LL_RCC_MCO1SOURCE_SYSCLK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab02d2500aaedb40c512793f8c38290a9">RCC_CFGR_MCOSEL_0</a></td></tr>
<tr class="separator:gabb5d5d588294f802c487ad623fade53b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8550bb95b1ec23ba2d9f0812dafb4a81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___m_c_o1_s_o_u_r_c_e.html#ga8550bb95b1ec23ba2d9f0812dafb4a81">LL_RCC_MCO1SOURCE_HSI</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gab02d2500aaedb40c512793f8c38290a9">RCC_CFGR_MCOSEL_0</a>| <a class="el" href="group___peripheral___registers___bits___definition.html#ga85fcf02df023f6a18ceb6ba85478ff64">RCC_CFGR_MCOSEL_1</a>)</td></tr>
<tr class="separator:ga8550bb95b1ec23ba2d9f0812dafb4a81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1817b6d43b59f4748197a282155ab748"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___m_c_o1_s_o_u_r_c_e.html#ga1817b6d43b59f4748197a282155ab748">LL_RCC_MCO1SOURCE_HSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga136d5fb2b22442eca6796b45dfa72d84">RCC_CFGR_MCOSEL_2</a></td></tr>
<tr class="separator:ga1817b6d43b59f4748197a282155ab748"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab309a28b7b2e43e73d42be0252e14f21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___m_c_o1_s_o_u_r_c_e.html#gab309a28b7b2e43e73d42be0252e14f21">LL_RCC_MCO1SOURCE_PLLCLK</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gab02d2500aaedb40c512793f8c38290a9">RCC_CFGR_MCOSEL_0</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga136d5fb2b22442eca6796b45dfa72d84">RCC_CFGR_MCOSEL_2</a>)</td></tr>
<tr class="separator:gab309a28b7b2e43e73d42be0252e14f21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e863bb229ec4edbdb885ab92652b3e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___m_c_o1_s_o_u_r_c_e.html#ga8e863bb229ec4edbdb885ab92652b3e3">LL_RCC_MCO1SOURCE_LSI</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga85fcf02df023f6a18ceb6ba85478ff64">RCC_CFGR_MCOSEL_1</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga136d5fb2b22442eca6796b45dfa72d84">RCC_CFGR_MCOSEL_2</a>)</td></tr>
<tr class="separator:ga8e863bb229ec4edbdb885ab92652b3e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga766a5226b5f104807979e97bac7cf562"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___m_c_o1_s_o_u_r_c_e.html#ga766a5226b5f104807979e97bac7cf562">LL_RCC_MCO1SOURCE_LSE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gab02d2500aaedb40c512793f8c38290a9">RCC_CFGR_MCOSEL_0</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga85fcf02df023f6a18ceb6ba85478ff64">RCC_CFGR_MCOSEL_1</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga136d5fb2b22442eca6796b45dfa72d84">RCC_CFGR_MCOSEL_2</a>)</td></tr>
<tr class="separator:ga766a5226b5f104807979e97bac7cf562"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a2d9ac182e61c34ca9f4cb8689badd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___m_c_o1_s_o_u_r_c_e.html#ga8a2d9ac182e61c34ca9f4cb8689badd2">LL_RCC_MCO1SOURCE_HSI48</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab2ea37574c4ff4551a32baa511c9a794">RCC_CFGR_MCOSEL_3</a></td></tr>
<tr class="separator:ga8a2d9ac182e61c34ca9f4cb8689badd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86260616d43262526712774c1296e4fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___m_c_o1___d_i_v.html#ga86260616d43262526712774c1296e4fc">LL_RCC_MCO1_DIV_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac0bd335b38b0a72a0f42661829727fbd">RCC_CFGR_MCOPRE_DIV1</a></td></tr>
<tr class="separator:ga86260616d43262526712774c1296e4fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa622c2788270f0797d7909fb67417e6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___m_c_o1___d_i_v.html#gaa622c2788270f0797d7909fb67417e6f">LL_RCC_MCO1_DIV_2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga41db56060b3511b3091d081c7c1ef659">RCC_CFGR_MCOPRE_DIV2</a></td></tr>
<tr class="separator:gaa622c2788270f0797d7909fb67417e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4955433175aa1a1c3dd2560fcfa04e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___m_c_o1___d_i_v.html#gad4955433175aa1a1c3dd2560fcfa04e9">LL_RCC_MCO1_DIV_4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae98d1559e9bebb8a7221f23e87772dd">RCC_CFGR_MCOPRE_DIV4</a></td></tr>
<tr class="separator:gad4955433175aa1a1c3dd2560fcfa04e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27e0ffb2d158d6a77089afe4746556c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___m_c_o1___d_i_v.html#ga27e0ffb2d158d6a77089afe4746556c9">LL_RCC_MCO1_DIV_8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb847ba58050383bb4f73e743fb05ee4">RCC_CFGR_MCOPRE_DIV8</a></td></tr>
<tr class="separator:ga27e0ffb2d158d6a77089afe4746556c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4c4c6db14a37c490b4aa94b3ebbc928"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___m_c_o1___d_i_v.html#gaa4c4c6db14a37c490b4aa94b3ebbc928">LL_RCC_MCO1_DIV_16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8aaa21720ceabda4cee4c9dcb8684ccf">RCC_CFGR_MCOPRE_DIV16</a></td></tr>
<tr class="separator:gaa4c4c6db14a37c490b4aa94b3ebbc928"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fe86c09929bf094c240503201250643"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e.html#ga4fe86c09929bf094c240503201250643">LL_RCC_USART1_CLKSOURCE_PCLK2</a>&#160;&#160;&#160;(RCC_CCIPR_USART1SEL &lt;&lt; 16U)</td></tr>
<tr class="separator:ga4fe86c09929bf094c240503201250643"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66798a0cd20ee22d2250c2feec550cde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e.html#ga66798a0cd20ee22d2250c2feec550cde">LL_RCC_USART1_CLKSOURCE_SYSCLK</a>&#160;&#160;&#160;((RCC_CCIPR_USART1SEL &lt;&lt; 16U) | <a class="el" href="group___peripheral___registers___bits___definition.html#gaf6dd3eb41f18788e0a23e69aa381c70c">RCC_CCIPR_USART1SEL_0</a>)</td></tr>
<tr class="separator:ga66798a0cd20ee22d2250c2feec550cde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga276c5d0672eb55f392e6914251103947"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e.html#ga276c5d0672eb55f392e6914251103947">LL_RCC_USART1_CLKSOURCE_HSI</a>&#160;&#160;&#160;((RCC_CCIPR_USART1SEL &lt;&lt; 16U) | <a class="el" href="group___peripheral___registers___bits___definition.html#gad47cd43189231fab97390f10ca36708e">RCC_CCIPR_USART1SEL_1</a>)</td></tr>
<tr class="separator:ga276c5d0672eb55f392e6914251103947"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf760f039a46bf49ea7c38cc9e95c1cd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e.html#gaf760f039a46bf49ea7c38cc9e95c1cd2">LL_RCC_USART1_CLKSOURCE_LSE</a>&#160;&#160;&#160;((RCC_CCIPR_USART1SEL &lt;&lt; 16U) | RCC_CCIPR_USART1SEL)</td></tr>
<tr class="separator:gaf760f039a46bf49ea7c38cc9e95c1cd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga291413ae464230071eb9dd95aca54f4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e.html#ga291413ae464230071eb9dd95aca54f4a">LL_RCC_USART2_CLKSOURCE_PCLK1</a>&#160;&#160;&#160;(RCC_CCIPR_USART2SEL &lt;&lt; 16U)</td></tr>
<tr class="separator:ga291413ae464230071eb9dd95aca54f4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7eed7101518f6d0434c8860412aad1b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e.html#ga7eed7101518f6d0434c8860412aad1b9">LL_RCC_USART2_CLKSOURCE_SYSCLK</a>&#160;&#160;&#160;((RCC_CCIPR_USART2SEL &lt;&lt; 16U) | <a class="el" href="group___peripheral___registers___bits___definition.html#gad1490e1fbe2652068968465672856e2a">RCC_CCIPR_USART2SEL_0</a>)</td></tr>
<tr class="separator:ga7eed7101518f6d0434c8860412aad1b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3be8325622fa78a093a8689aa68af787"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e.html#ga3be8325622fa78a093a8689aa68af787">LL_RCC_USART2_CLKSOURCE_HSI</a>&#160;&#160;&#160;((RCC_CCIPR_USART2SEL &lt;&lt; 16U) | <a class="el" href="group___peripheral___registers___bits___definition.html#gac25b3af6ced5f74059e46853bb0394ad">RCC_CCIPR_USART2SEL_1</a>)</td></tr>
<tr class="separator:ga3be8325622fa78a093a8689aa68af787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7785b8b34046a66f7547978d9de4ae6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e.html#ga7785b8b34046a66f7547978d9de4ae6b">LL_RCC_USART2_CLKSOURCE_LSE</a>&#160;&#160;&#160;((RCC_CCIPR_USART2SEL &lt;&lt; 16U) | RCC_CCIPR_USART2SEL)</td></tr>
<tr class="separator:ga7785b8b34046a66f7547978d9de4ae6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3ba83ec084a7b2da4c7a39074f5aa5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e.html#gaa3ba83ec084a7b2da4c7a39074f5aa5c">LL_RCC_USART3_CLKSOURCE_PCLK1</a>&#160;&#160;&#160;(RCC_CCIPR_USART3SEL &lt;&lt; 16U)</td></tr>
<tr class="separator:gaa3ba83ec084a7b2da4c7a39074f5aa5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ea835fe2ed4475b83c1799bf950ffda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e.html#ga3ea835fe2ed4475b83c1799bf950ffda">LL_RCC_USART3_CLKSOURCE_SYSCLK</a>&#160;&#160;&#160;((RCC_CCIPR_USART3SEL &lt;&lt; 16U) | <a class="el" href="group___peripheral___registers___bits___definition.html#gaa5f40ee5384baedc9f14ee2f1558286a">RCC_CCIPR_USART3SEL_0</a>)</td></tr>
<tr class="separator:ga3ea835fe2ed4475b83c1799bf950ffda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga352552875e77d3330e3d810793c3eecd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e.html#ga352552875e77d3330e3d810793c3eecd">LL_RCC_USART3_CLKSOURCE_HSI</a>&#160;&#160;&#160;((RCC_CCIPR_USART3SEL &lt;&lt; 16U) | <a class="el" href="group___peripheral___registers___bits___definition.html#gaa5d10091587b8184d315def88623e9b6">RCC_CCIPR_USART3SEL_1</a>)</td></tr>
<tr class="separator:ga352552875e77d3330e3d810793c3eecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab61dcbcbc96838ad5eac54499534c34e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___u_s_a_r_tx___c_l_k_s_o_u_r_c_e.html#gab61dcbcbc96838ad5eac54499534c34e">LL_RCC_USART3_CLKSOURCE_LSE</a>&#160;&#160;&#160;((RCC_CCIPR_USART3SEL &lt;&lt; 16U) | RCC_CCIPR_USART3SEL)</td></tr>
<tr class="separator:gab61dcbcbc96838ad5eac54499534c34e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7294b402d602c665ceb12f2f65f2483"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___l_p_u_a_r_t1___c_l_k_s_o_u_r_c_e.html#gac7294b402d602c665ceb12f2f65f2483">LL_RCC_LPUART1_CLKSOURCE_PCLK1</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gac7294b402d602c665ceb12f2f65f2483"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbc3f69ae413e1f3cd98dbf7cc1022e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___l_p_u_a_r_t1___c_l_k_s_o_u_r_c_e.html#gabbc3f69ae413e1f3cd98dbf7cc1022e9">LL_RCC_LPUART1_CLKSOURCE_SYSCLK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadc899330ac150c5a6c3c491df3cbcd15">RCC_CCIPR_LPUART1SEL_0</a></td></tr>
<tr class="separator:gabbc3f69ae413e1f3cd98dbf7cc1022e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13365e31cbed9cd0aeff881e798b91be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___l_p_u_a_r_t1___c_l_k_s_o_u_r_c_e.html#ga13365e31cbed9cd0aeff881e798b91be">LL_RCC_LPUART1_CLKSOURCE_HSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5d0b151d2b2b4ccac4bc4e7417d462de">RCC_CCIPR_LPUART1SEL_1</a></td></tr>
<tr class="separator:ga13365e31cbed9cd0aeff881e798b91be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43955e13ed54563d534e531d36c24db8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___l_p_u_a_r_t1___c_l_k_s_o_u_r_c_e.html#ga43955e13ed54563d534e531d36c24db8">LL_RCC_LPUART1_CLKSOURCE_LSE</a>&#160;&#160;&#160;RCC_CCIPR_LPUART1SEL</td></tr>
<tr class="separator:ga43955e13ed54563d534e531d36c24db8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebb3f6d8c0ea369bb17ac9fa98e84688"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___i2_cx___c_l_k_s_o_u_r_c_e.html#gaebb3f6d8c0ea369bb17ac9fa98e84688">LL_RCC_I2C1_CLKSOURCE_PCLK1</a>&#160;&#160;&#160;((RCC_OFFSET_CCIPR &lt;&lt; 24U) | (RCC_CCIPR_I2C1SEL_Pos &lt;&lt; 16U))</td></tr>
<tr class="separator:gaebb3f6d8c0ea369bb17ac9fa98e84688"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5ae19abef47789b7f886bbdfd571fc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___i2_cx___c_l_k_s_o_u_r_c_e.html#gad5ae19abef47789b7f886bbdfd571fc7">LL_RCC_I2C1_CLKSOURCE_SYSCLK</a>&#160;&#160;&#160;((RCC_OFFSET_CCIPR &lt;&lt; 24U) | (RCC_CCIPR_I2C1SEL_Pos &lt;&lt; 16U) | (<a class="el" href="group___peripheral___registers___bits___definition.html#ga80f25be5114707e38b2e8acc9dbb6da7">RCC_CCIPR_I2C1SEL_0</a> &gt;&gt; RCC_CCIPR_I2C1SEL_Pos))</td></tr>
<tr class="separator:gad5ae19abef47789b7f886bbdfd571fc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83165a23f1391489a50e3ca8f84a15ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___i2_cx___c_l_k_s_o_u_r_c_e.html#ga83165a23f1391489a50e3ca8f84a15ee">LL_RCC_I2C1_CLKSOURCE_HSI</a>&#160;&#160;&#160;((RCC_OFFSET_CCIPR &lt;&lt; 24U) | (RCC_CCIPR_I2C1SEL_Pos &lt;&lt; 16U) | (<a class="el" href="group___peripheral___registers___bits___definition.html#ga93e71b9151729a98fa44ac992f06aeda">RCC_CCIPR_I2C1SEL_1</a> &gt;&gt; RCC_CCIPR_I2C1SEL_Pos))</td></tr>
<tr class="separator:ga83165a23f1391489a50e3ca8f84a15ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa012987331cebc15d45525cb992d300a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___i2_cx___c_l_k_s_o_u_r_c_e.html#gaa012987331cebc15d45525cb992d300a">LL_RCC_I2C2_CLKSOURCE_PCLK1</a>&#160;&#160;&#160;((RCC_OFFSET_CCIPR &lt;&lt; 24U) | (RCC_CCIPR_I2C2SEL_Pos &lt;&lt; 16U))</td></tr>
<tr class="separator:gaa012987331cebc15d45525cb992d300a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga099101d8101e141bd70540f8a336234a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___i2_cx___c_l_k_s_o_u_r_c_e.html#ga099101d8101e141bd70540f8a336234a">LL_RCC_I2C2_CLKSOURCE_SYSCLK</a>&#160;&#160;&#160;((RCC_OFFSET_CCIPR &lt;&lt; 24U) | (RCC_CCIPR_I2C2SEL_Pos &lt;&lt; 16U) | (<a class="el" href="group___peripheral___registers___bits___definition.html#ga4de86cec5bfb22251fc71089f81042a4">RCC_CCIPR_I2C2SEL_0</a> &gt;&gt; RCC_CCIPR_I2C2SEL_Pos))</td></tr>
<tr class="separator:ga099101d8101e141bd70540f8a336234a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7166bb4312462a2328cce12b4aa5f99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___i2_cx___c_l_k_s_o_u_r_c_e.html#gaa7166bb4312462a2328cce12b4aa5f99">LL_RCC_I2C2_CLKSOURCE_HSI</a>&#160;&#160;&#160;((RCC_OFFSET_CCIPR &lt;&lt; 24U) | (RCC_CCIPR_I2C2SEL_Pos &lt;&lt; 16U) | (<a class="el" href="group___peripheral___registers___bits___definition.html#gae5a9a7eca644074f5340a85bf1ea3645">RCC_CCIPR_I2C2SEL_1</a> &gt;&gt; RCC_CCIPR_I2C2SEL_Pos))</td></tr>
<tr class="separator:gaa7166bb4312462a2328cce12b4aa5f99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab04d84ceeddb472ce90912520c37b141"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___i2_cx___c_l_k_s_o_u_r_c_e.html#gab04d84ceeddb472ce90912520c37b141">LL_RCC_I2C3_CLKSOURCE_PCLK1</a>&#160;&#160;&#160;((RCC_OFFSET_CCIPR &lt;&lt; 24U) | (RCC_CCIPR_I2C3SEL_Pos &lt;&lt; 16U))</td></tr>
<tr class="separator:gab04d84ceeddb472ce90912520c37b141"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98e9e50df7787f577f9aa7f024734019"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___i2_cx___c_l_k_s_o_u_r_c_e.html#ga98e9e50df7787f577f9aa7f024734019">LL_RCC_I2C3_CLKSOURCE_SYSCLK</a>&#160;&#160;&#160;((RCC_OFFSET_CCIPR &lt;&lt; 24U) | (RCC_CCIPR_I2C3SEL_Pos &lt;&lt; 16U) | (<a class="el" href="group___peripheral___registers___bits___definition.html#gaf0e8aee6feb929026ce03f0e79bfc004">RCC_CCIPR_I2C3SEL_0</a> &gt;&gt; RCC_CCIPR_I2C3SEL_Pos))</td></tr>
<tr class="separator:ga98e9e50df7787f577f9aa7f024734019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1e3bd98756229b5ead59109698ed1cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___i2_cx___c_l_k_s_o_u_r_c_e.html#gad1e3bd98756229b5ead59109698ed1cf">LL_RCC_I2C3_CLKSOURCE_HSI</a>&#160;&#160;&#160;((RCC_OFFSET_CCIPR &lt;&lt; 24U) | (RCC_CCIPR_I2C3SEL_Pos &lt;&lt; 16U) | (<a class="el" href="group___peripheral___registers___bits___definition.html#ga78e9d517a1d55788cd4b9272789106c2">RCC_CCIPR_I2C3SEL_1</a> &gt;&gt; RCC_CCIPR_I2C3SEL_Pos))</td></tr>
<tr class="separator:gad1e3bd98756229b5ead59109698ed1cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3092db8be696297c68aa6a8d19c4d06d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___l_p_t_i_m1___c_l_k_s_o_u_r_c_e.html#ga3092db8be696297c68aa6a8d19c4d06d">LL_RCC_LPTIM1_CLKSOURCE_PCLK1</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga3092db8be696297c68aa6a8d19c4d06d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5e1584d7936a1c6baed7858a0ba119d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___l_p_t_i_m1___c_l_k_s_o_u_r_c_e.html#gaf5e1584d7936a1c6baed7858a0ba119d">LL_RCC_LPTIM1_CLKSOURCE_LSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9e0ed727cae5d39d8bc65c94a9ce9d8b">RCC_CCIPR_LPTIM1SEL_0</a></td></tr>
<tr class="separator:gaf5e1584d7936a1c6baed7858a0ba119d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae54303cbedfd73fe83c6f72c4a5ce27d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___l_p_t_i_m1___c_l_k_s_o_u_r_c_e.html#gae54303cbedfd73fe83c6f72c4a5ce27d">LL_RCC_LPTIM1_CLKSOURCE_HSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabc1b11ae30a53195d0a67e7236b573b2">RCC_CCIPR_LPTIM1SEL_1</a></td></tr>
<tr class="separator:gae54303cbedfd73fe83c6f72c4a5ce27d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c3ced535541f80d641577ceb79eec53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___l_p_t_i_m1___c_l_k_s_o_u_r_c_e.html#ga7c3ced535541f80d641577ceb79eec53">LL_RCC_LPTIM1_CLKSOURCE_LSE</a>&#160;&#160;&#160;RCC_CCIPR_LPTIM1SEL</td></tr>
<tr class="separator:ga7c3ced535541f80d641577ceb79eec53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e7f90409a78845f526a4d67fe5d9ced"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___s_a_i1___c_l_k_s_o_u_r_c_e.html#ga4e7f90409a78845f526a4d67fe5d9ced">LL_RCC_SAI1_CLKSOURCE_SYSCLK</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga4e7f90409a78845f526a4d67fe5d9ced"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga663591967a3710c1ff56f8d3d3d86fcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___s_a_i1___c_l_k_s_o_u_r_c_e.html#ga663591967a3710c1ff56f8d3d3d86fcf">LL_RCC_SAI1_CLKSOURCE_PLL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f5839e9de9112d61cae5e716a4878e7">RCC_CCIPR_SAI1SEL_0</a></td></tr>
<tr class="separator:ga663591967a3710c1ff56f8d3d3d86fcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0504a7d07a1f2a4011853532faf548a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___s_a_i1___c_l_k_s_o_u_r_c_e.html#gae0504a7d07a1f2a4011853532faf548a">LL_RCC_SAI1_CLKSOURCE_PIN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadae00534cd8347338399de234e04279d">RCC_CCIPR_SAI1SEL_1</a></td></tr>
<tr class="separator:gae0504a7d07a1f2a4011853532faf548a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38d5f7aec83cf8ad0dc7ca847458e7c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___s_a_i1___c_l_k_s_o_u_r_c_e.html#ga38d5f7aec83cf8ad0dc7ca847458e7c7">LL_RCC_SAI1_CLKSOURCE_HSI</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f5839e9de9112d61cae5e716a4878e7">RCC_CCIPR_SAI1SEL_0</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gadae00534cd8347338399de234e04279d">RCC_CCIPR_SAI1SEL_1</a>)</td></tr>
<tr class="separator:ga38d5f7aec83cf8ad0dc7ca847458e7c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08173bc0d173fc5b6c66f5455785b7f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___i2_s___c_l_k_s_o_u_r_c_e.html#ga08173bc0d173fc5b6c66f5455785b7f8">LL_RCC_I2S_CLKSOURCE_SYSCLK</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga08173bc0d173fc5b6c66f5455785b7f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9097da0ef4c1503e8379c55a2c61594"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___i2_s___c_l_k_s_o_u_r_c_e.html#gab9097da0ef4c1503e8379c55a2c61594">LL_RCC_I2S_CLKSOURCE_PLL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaedfeaeeb72229c03562f0c1a145963c5">RCC_CCIPR_I2S23SEL_0</a></td></tr>
<tr class="separator:gab9097da0ef4c1503e8379c55a2c61594"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcdba2c1cfe379e2f293e4c02ff0e06d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___i2_s___c_l_k_s_o_u_r_c_e.html#gadcdba2c1cfe379e2f293e4c02ff0e06d">LL_RCC_I2S_CLKSOURCE_PIN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4175acccc7833dd79b7a2e90dbc354f1">RCC_CCIPR_I2S23SEL_1</a></td></tr>
<tr class="separator:gadcdba2c1cfe379e2f293e4c02ff0e06d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5041b0a62b6756ff24c4337807b02715"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___i2_s___c_l_k_s_o_u_r_c_e.html#ga5041b0a62b6756ff24c4337807b02715">LL_RCC_I2S_CLKSOURCE_HSI</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaedfeaeeb72229c03562f0c1a145963c5">RCC_CCIPR_I2S23SEL_0</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga4175acccc7833dd79b7a2e90dbc354f1">RCC_CCIPR_I2S23SEL_1</a>)</td></tr>
<tr class="separator:ga5041b0a62b6756ff24c4337807b02715"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac70000dea429cd40b0303d0ee880bdec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___r_n_g___c_l_k_s_o_u_r_c_e.html#gac70000dea429cd40b0303d0ee880bdec">LL_RCC_RNG_CLKSOURCE_HSI48</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gac70000dea429cd40b0303d0ee880bdec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf710716936f5198993f89396e0c471f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___r_n_g___c_l_k_s_o_u_r_c_e.html#gaf710716936f5198993f89396e0c471f6">LL_RCC_RNG_CLKSOURCE_PLL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac1af2495dfbb2dda93bc3b8f8a88ea1a">RCC_CCIPR_CLK48SEL_1</a></td></tr>
<tr class="separator:gaf710716936f5198993f89396e0c471f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33c7f3c683c91ec72de82ea39551a98b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___u_s_b___c_l_k_s_o_u_r_c_e.html#ga33c7f3c683c91ec72de82ea39551a98b">LL_RCC_USB_CLKSOURCE_HSI48</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga33c7f3c683c91ec72de82ea39551a98b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae25eb33372dd9f834d460a6601e48f3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___u_s_b___c_l_k_s_o_u_r_c_e.html#gae25eb33372dd9f834d460a6601e48f3e">LL_RCC_USB_CLKSOURCE_PLL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac1af2495dfbb2dda93bc3b8f8a88ea1a">RCC_CCIPR_CLK48SEL_1</a></td></tr>
<tr class="separator:gae25eb33372dd9f834d460a6601e48f3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4560e972d30fe1dc2ed644a08e034ae5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___a_d_c___c_l_k_s_o_u_r_c_e.html#ga4560e972d30fe1dc2ed644a08e034ae5">LL_RCC_ADC12_CLKSOURCE_NONE</a>&#160;&#160;&#160;((RCC_OFFSET_CCIPR &lt;&lt; 24U) | (RCC_CCIPR_ADC12SEL_Pos &lt;&lt; 16U))</td></tr>
<tr class="separator:ga4560e972d30fe1dc2ed644a08e034ae5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa929622b61e69f650be0f52b6ee53aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___a_d_c___c_l_k_s_o_u_r_c_e.html#gafa929622b61e69f650be0f52b6ee53aa">LL_RCC_ADC12_CLKSOURCE_PLL</a>&#160;&#160;&#160;((RCC_OFFSET_CCIPR &lt;&lt; 24U) | (RCC_CCIPR_ADC12SEL_Pos &lt;&lt; 16U) | (<a class="el" href="group___peripheral___registers___bits___definition.html#ga20ddb3cd4d1fd5d96332afe3ae38d8f4">RCC_CCIPR_ADC12SEL_0</a> &gt;&gt; RCC_CCIPR_ADC12SEL_Pos))</td></tr>
<tr class="separator:gafa929622b61e69f650be0f52b6ee53aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1b33c3d55a46d7b9d720609ef16c2ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___a_d_c___c_l_k_s_o_u_r_c_e.html#gae1b33c3d55a46d7b9d720609ef16c2ac">LL_RCC_ADC12_CLKSOURCE_SYSCLK</a>&#160;&#160;&#160;((RCC_OFFSET_CCIPR &lt;&lt; 24U) | (RCC_CCIPR_ADC12SEL_Pos &lt;&lt; 16U) | (<a class="el" href="group___peripheral___registers___bits___definition.html#gad6ad9ad01be4f7e68ef4109afec3df8f">RCC_CCIPR_ADC12SEL_1</a> &gt;&gt; RCC_CCIPR_ADC12SEL_Pos))</td></tr>
<tr class="separator:gae1b33c3d55a46d7b9d720609ef16c2ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b4efad2b293a303a5d97e811f6477d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___q_u_a_d_s_p_i.html#ga9b4efad2b293a303a5d97e811f6477d3">LL_RCC_QUADSPI_CLKSOURCE_SYSCLK</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga9b4efad2b293a303a5d97e811f6477d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab379404617e4368437f1f1ab2d6cfcaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___q_u_a_d_s_p_i.html#gab379404617e4368437f1f1ab2d6cfcaa">LL_RCC_QUADSPI_CLKSOURCE_HSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga52e202fc1e5b6d4b2ecca2a6a6765fcb">RCC_CCIPR2_QSPISEL_0</a></td></tr>
<tr class="separator:gab379404617e4368437f1f1ab2d6cfcaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ccc6fb42056a1dbf578f8d88d303b79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___q_u_a_d_s_p_i.html#ga4ccc6fb42056a1dbf578f8d88d303b79">LL_RCC_QUADSPI_CLKSOURCE_PLL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac1ff27d6d97050fa67d5e90971d526eb">RCC_CCIPR2_QSPISEL_1</a></td></tr>
<tr class="separator:ga4ccc6fb42056a1dbf578f8d88d303b79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c96124e7cbc14a822f6cb241063fdad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___u_s_a_r_tx.html#ga5c96124e7cbc14a822f6cb241063fdad">LL_RCC_USART1_CLKSOURCE</a>&#160;&#160;&#160;RCC_CCIPR_USART1SEL</td></tr>
<tr class="separator:ga5c96124e7cbc14a822f6cb241063fdad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57e5ecf906c6ade45dffef3eb0ca550a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___u_s_a_r_tx.html#ga57e5ecf906c6ade45dffef3eb0ca550a">LL_RCC_USART2_CLKSOURCE</a>&#160;&#160;&#160;RCC_CCIPR_USART2SEL</td></tr>
<tr class="separator:ga57e5ecf906c6ade45dffef3eb0ca550a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga743be1657cf37c84cff8d44b5f64c4db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___u_s_a_r_tx.html#ga743be1657cf37c84cff8d44b5f64c4db">LL_RCC_USART3_CLKSOURCE</a>&#160;&#160;&#160;RCC_CCIPR_USART3SEL</td></tr>
<tr class="separator:ga743be1657cf37c84cff8d44b5f64c4db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb52e064b43191d283c24c9d366bae9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___l_p_u_a_r_t1.html#gafb52e064b43191d283c24c9d366bae9a">LL_RCC_LPUART1_CLKSOURCE</a>&#160;&#160;&#160;RCC_CCIPR_LPUART1SEL</td></tr>
<tr class="separator:gafb52e064b43191d283c24c9d366bae9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72df97420055d5d5546bc52061598174"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___i2_c1.html#ga72df97420055d5d5546bc52061598174">LL_RCC_I2C1_CLKSOURCE</a>&#160;&#160;&#160;((RCC_OFFSET_CCIPR &lt;&lt; 24U) | (RCC_CCIPR_I2C1SEL_Pos &lt;&lt; 16U) | (RCC_CCIPR_I2C1SEL &gt;&gt; RCC_CCIPR_I2C1SEL_Pos))</td></tr>
<tr class="separator:ga72df97420055d5d5546bc52061598174"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5816937d2fa5ac094dd9709bf85d967d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___i2_c1.html#ga5816937d2fa5ac094dd9709bf85d967d">LL_RCC_I2C2_CLKSOURCE</a>&#160;&#160;&#160;((RCC_OFFSET_CCIPR &lt;&lt; 24U) | (RCC_CCIPR_I2C2SEL_Pos &lt;&lt; 16U) | (RCC_CCIPR_I2C2SEL &gt;&gt; RCC_CCIPR_I2C2SEL_Pos))</td></tr>
<tr class="separator:ga5816937d2fa5ac094dd9709bf85d967d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9b2875c594ceb2f58fd3490ba311707"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___i2_c1.html#gae9b2875c594ceb2f58fd3490ba311707">LL_RCC_I2C3_CLKSOURCE</a>&#160;&#160;&#160;((RCC_OFFSET_CCIPR &lt;&lt; 24U) | (RCC_CCIPR_I2C3SEL_Pos &lt;&lt; 16U) | (RCC_CCIPR_I2C3SEL &gt;&gt; RCC_CCIPR_I2C3SEL_Pos))</td></tr>
<tr class="separator:gae9b2875c594ceb2f58fd3490ba311707"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc8039feccb66b96dfc6f3d0b565d1aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___l_p_t_i_m1.html#gadc8039feccb66b96dfc6f3d0b565d1aa">LL_RCC_LPTIM1_CLKSOURCE</a>&#160;&#160;&#160;RCC_CCIPR_LPTIM1SEL</td></tr>
<tr class="separator:gadc8039feccb66b96dfc6f3d0b565d1aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a282a66e82a7061300c17059092a3b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___s_a_i1.html#ga8a282a66e82a7061300c17059092a3b3">LL_RCC_SAI1_CLKSOURCE</a>&#160;&#160;&#160;RCC_CCIPR_SAI1SEL</td></tr>
<tr class="separator:ga8a282a66e82a7061300c17059092a3b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc892b89c354c34c3430b404133c6eee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___i2_s.html#gabc892b89c354c34c3430b404133c6eee">LL_RCC_I2S_CLKSOURCE</a>&#160;&#160;&#160;RCC_CCIPR_I2S23SEL</td></tr>
<tr class="separator:gabc892b89c354c34c3430b404133c6eee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0563c6368dc43e41277245997560305"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___r_n_g.html#gae0563c6368dc43e41277245997560305">LL_RCC_RNG_CLKSOURCE</a>&#160;&#160;&#160;RCC_CCIPR_CLK48SEL</td></tr>
<tr class="separator:gae0563c6368dc43e41277245997560305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25d005ab85fc2bacd3809c2b7088666d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___u_s_b.html#ga25d005ab85fc2bacd3809c2b7088666d">LL_RCC_USB_CLKSOURCE</a>&#160;&#160;&#160;RCC_CCIPR_CLK48SEL</td></tr>
<tr class="separator:ga25d005ab85fc2bacd3809c2b7088666d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45d6fb9f7572ced4413683d7b9c2e330"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___a_d_c.html#ga45d6fb9f7572ced4413683d7b9c2e330">LL_RCC_ADC12_CLKSOURCE</a>&#160;&#160;&#160;((RCC_OFFSET_CCIPR &lt;&lt; 24U) | (RCC_CCIPR_ADC12SEL_Pos &lt;&lt; 16U) | (RCC_CCIPR_ADC12SEL &gt;&gt; RCC_CCIPR_ADC12SEL_Pos))</td></tr>
<tr class="separator:ga45d6fb9f7572ced4413683d7b9c2e330"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6eeb8b676e03f6b61d65c900f599719a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___q_u_a_d_s_p_i.html#ga6eeb8b676e03f6b61d65c900f599719a">LL_RCC_QUADSPI_CLKSOURCE</a>&#160;&#160;&#160;RCC_CCIPR2_QSPISEL</td></tr>
<tr class="separator:ga6eeb8b676e03f6b61d65c900f599719a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5231fb190792c1c832cb7ad07ab8a7da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___r_t_c___c_l_k_s_o_u_r_c_e.html#ga5231fb190792c1c832cb7ad07ab8a7da">LL_RCC_RTC_CLKSOURCE_NONE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga5231fb190792c1c832cb7ad07ab8a7da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e641ca38144e8364554ce6a6aa5b4cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___r_t_c___c_l_k_s_o_u_r_c_e.html#ga4e641ca38144e8364554ce6a6aa5b4cf">LL_RCC_RTC_CLKSOURCE_LSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6701d58e40e4c16e9be49436fcbe23d0">RCC_BDCR_RTCSEL_0</a></td></tr>
<tr class="separator:ga4e641ca38144e8364554ce6a6aa5b4cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8f4b2bff521954b051e908a6cf7d0d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___r_t_c___c_l_k_s_o_u_r_c_e.html#gad8f4b2bff521954b051e908a6cf7d0d6">LL_RCC_RTC_CLKSOURCE_LSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaac4e378027f3293ec520ed6d18c633f4">RCC_BDCR_RTCSEL_1</a></td></tr>
<tr class="separator:gad8f4b2bff521954b051e908a6cf7d0d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92c414fab818fd02c1113d328c5fab4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___r_t_c___c_l_k_s_o_u_r_c_e.html#ga92c414fab818fd02c1113d328c5fab4e">LL_RCC_RTC_CLKSOURCE_HSE_DIV32</a>&#160;&#160;&#160;RCC_BDCR_RTCSEL</td></tr>
<tr class="separator:ga92c414fab818fd02c1113d328c5fab4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90a71ed6ed4b44a5b6ad271fd8b6c570"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_s_o_u_r_c_e.html#ga90a71ed6ed4b44a5b6ad271fd8b6c570">LL_RCC_PLLSOURCE_NONE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga90a71ed6ed4b44a5b6ad271fd8b6c570"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga709a71b78d39545b3eb3fcbf0cb72ff8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_s_o_u_r_c_e.html#ga709a71b78d39545b3eb3fcbf0cb72ff8">LL_RCC_PLLSOURCE_HSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadf688c4f038f29247cc0280dbdda24a7">RCC_PLLCFGR_PLLSRC_HSI</a></td></tr>
<tr class="separator:ga709a71b78d39545b3eb3fcbf0cb72ff8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1016d09eeee6f436b77fc117a9c67ffb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_s_o_u_r_c_e.html#ga1016d09eeee6f436b77fc117a9c67ffb">LL_RCC_PLLSOURCE_HSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae3a86c3918526efe2258ecbb34b91587">RCC_PLLCFGR_PLLSRC_HSE</a></td></tr>
<tr class="separator:ga1016d09eeee6f436b77fc117a9c67ffb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabebea61bf9311026af93837f6b4edc2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gabebea61bf9311026af93837f6b4edc2b">LL_RCC_PLLM_DIV_1</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gabebea61bf9311026af93837f6b4edc2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac24f9fd7bd4b98cfd66e6439d8ea6468"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gac24f9fd7bd4b98cfd66e6439d8ea6468">LL_RCC_PLLM_DIV_2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a></td></tr>
<tr class="separator:gac24f9fd7bd4b98cfd66e6439d8ea6468"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84c779907aef2a45b744187bfaa5a7ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga84c779907aef2a45b744187bfaa5a7ac">LL_RCC_PLLM_DIV_3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a></td></tr>
<tr class="separator:ga84c779907aef2a45b744187bfaa5a7ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c370c08ce98f8025cc122d3453ba72e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga0c370c08ce98f8025cc122d3453ba72e">LL_RCC_PLLM_DIV_4</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td></tr>
<tr class="separator:ga0c370c08ce98f8025cc122d3453ba72e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2bc0d39cf3bf69c75be87bf94c68fb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gad2bc0d39cf3bf69c75be87bf94c68fb9">LL_RCC_PLLM_DIV_5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a></td></tr>
<tr class="separator:gad2bc0d39cf3bf69c75be87bf94c68fb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29223ad8f6ab1fbcda8cc303b4d22f37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga29223ad8f6ab1fbcda8cc303b4d22f37">LL_RCC_PLLM_DIV_6</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td></tr>
<tr class="separator:ga29223ad8f6ab1fbcda8cc303b4d22f37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7d3200118b71984e365f868a9ecf4fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gaf7d3200118b71984e365f868a9ecf4fe">LL_RCC_PLLM_DIV_7</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a>)</td></tr>
<tr class="separator:gaf7d3200118b71984e365f868a9ecf4fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc20d37373e295e42048a50f71f5d337"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gacc20d37373e295e42048a50f71f5d337">LL_RCC_PLLM_DIV_8</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td></tr>
<tr class="separator:gacc20d37373e295e42048a50f71f5d337"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa13233eefc6d1f17cc8e7c9093362026"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gaa13233eefc6d1f17cc8e7c9093362026">LL_RCC_PLLM_DIV_9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a></td></tr>
<tr class="separator:gaa13233eefc6d1f17cc8e7c9093362026"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94c363b53c77ffec11cab0dfe3b4d163"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga94c363b53c77ffec11cab0dfe3b4d163">LL_RCC_PLLM_DIV_10</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td></tr>
<tr class="separator:ga94c363b53c77ffec11cab0dfe3b4d163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1499bff2e796ed9791f2a1882d6edde7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga1499bff2e796ed9791f2a1882d6edde7">LL_RCC_PLLM_DIV_11</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a>)</td></tr>
<tr class="separator:ga1499bff2e796ed9791f2a1882d6edde7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf714b0704e3a58639f7a22adcca0255d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gaf714b0704e3a58639f7a22adcca0255d">LL_RCC_PLLM_DIV_12</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td></tr>
<tr class="separator:gaf714b0704e3a58639f7a22adcca0255d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8acbd833732976d12555631478208ec4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga8acbd833732976d12555631478208ec4">LL_RCC_PLLM_DIV_13</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a>)</td></tr>
<tr class="separator:ga8acbd833732976d12555631478208ec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeec81f5619ee987139148bed80eee61a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gaeec81f5619ee987139148bed80eee61a">LL_RCC_PLLM_DIV_14</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td></tr>
<tr class="separator:gaeec81f5619ee987139148bed80eee61a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab48bc188d9a40159a287bc14d05c5dc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#gab48bc188d9a40159a287bc14d05c5dc9">LL_RCC_PLLM_DIV_15</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a>)</td></tr>
<tr class="separator:gab48bc188d9a40159a287bc14d05c5dc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d0c0f311ad441943661a8cf2f354a24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_m___d_i_v.html#ga0d0c0f311ad441943661a8cf2f354a24">LL_RCC_PLLM_DIV_16</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</a>)</td></tr>
<tr class="separator:ga0d0c0f311ad441943661a8cf2f354a24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac27e19980121da34c0eedd414bd22124"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_r___d_i_v.html#gac27e19980121da34c0eedd414bd22124">LL_RCC_PLLR_DIV_2</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gac27e19980121da34c0eedd414bd22124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff60dae6a7b530aa26b8712d22f002f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_r___d_i_v.html#gaff60dae6a7b530aa26b8712d22f002f5">LL_RCC_PLLR_DIV_4</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga027e178a5cc3e86c8f1994b1a182781e">RCC_PLLCFGR_PLLR_0</a>)</td></tr>
<tr class="separator:gaff60dae6a7b530aa26b8712d22f002f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58c29e7d62eeb6c59a42771b5ee921f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_r___d_i_v.html#ga58c29e7d62eeb6c59a42771b5ee921f4">LL_RCC_PLLR_DIV_6</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9e60c52e5aab5a5edbccac0f55283c7f">RCC_PLLCFGR_PLLR_1</a>)</td></tr>
<tr class="separator:ga58c29e7d62eeb6c59a42771b5ee921f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d01c19cdf626ae6055fada37a65d079"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_r___d_i_v.html#ga9d01c19cdf626ae6055fada37a65d079">LL_RCC_PLLR_DIV_8</a>&#160;&#160;&#160;(RCC_PLLCFGR_PLLR)</td></tr>
<tr class="separator:ga9d01c19cdf626ae6055fada37a65d079"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3edf8c5068934ce4c6e0dba896ba08d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga3edf8c5068934ce4c6e0dba896ba08d3">LL_RCC_PLLP_DIV_2</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gab42dcb54989dc0c0d25cd8dc725abbda">RCC_PLLCFGR_PLLPDIV_1</a>)</td></tr>
<tr class="separator:ga3edf8c5068934ce4c6e0dba896ba08d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5aa963724bf2bf600b0bbcf84234af21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga5aa963724bf2bf600b0bbcf84234af21">LL_RCC_PLLP_DIV_3</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gab42dcb54989dc0c0d25cd8dc725abbda">RCC_PLLCFGR_PLLPDIV_1</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gada5198d1f02fa308a5f3b2a4bcc35295">RCC_PLLCFGR_PLLPDIV_0</a>)</td></tr>
<tr class="separator:ga5aa963724bf2bf600b0bbcf84234af21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56b3badb5b903f446602242beec4719e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga56b3badb5b903f446602242beec4719e">LL_RCC_PLLP_DIV_4</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gac2d11206247ae1826e1f82bf650acb20">RCC_PLLCFGR_PLLPDIV_2</a>)</td></tr>
<tr class="separator:ga56b3badb5b903f446602242beec4719e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8fe0b27fb5ab96469437702b3dbf361"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#gaa8fe0b27fb5ab96469437702b3dbf361">LL_RCC_PLLP_DIV_5</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gac2d11206247ae1826e1f82bf650acb20">RCC_PLLCFGR_PLLPDIV_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gada5198d1f02fa308a5f3b2a4bcc35295">RCC_PLLCFGR_PLLPDIV_0</a>)</td></tr>
<tr class="separator:gaa8fe0b27fb5ab96469437702b3dbf361"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46c4368f091fad0c985a572a090f2248"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga46c4368f091fad0c985a572a090f2248">LL_RCC_PLLP_DIV_6</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gac2d11206247ae1826e1f82bf650acb20">RCC_PLLCFGR_PLLPDIV_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gab42dcb54989dc0c0d25cd8dc725abbda">RCC_PLLCFGR_PLLPDIV_1</a>)</td></tr>
<tr class="separator:ga46c4368f091fad0c985a572a090f2248"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga756034d29371e52379a88565b84e7391"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga756034d29371e52379a88565b84e7391">LL_RCC_PLLP_DIV_7</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gac2d11206247ae1826e1f82bf650acb20">RCC_PLLCFGR_PLLPDIV_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gab42dcb54989dc0c0d25cd8dc725abbda">RCC_PLLCFGR_PLLPDIV_1</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gada5198d1f02fa308a5f3b2a4bcc35295">RCC_PLLCFGR_PLLPDIV_0</a>)</td></tr>
<tr class="separator:ga756034d29371e52379a88565b84e7391"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga334f469572145faafd7f209bdcb95127"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga334f469572145faafd7f209bdcb95127">LL_RCC_PLLP_DIV_8</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6dd053fd7538edb0dde8bf2d68312c0">RCC_PLLCFGR_PLLPDIV_3</a>)</td></tr>
<tr class="separator:ga334f469572145faafd7f209bdcb95127"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89b9dd1778b4a1c69ac204a9ca3a52b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga89b9dd1778b4a1c69ac204a9ca3a52b2">LL_RCC_PLLP_DIV_9</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6dd053fd7538edb0dde8bf2d68312c0">RCC_PLLCFGR_PLLPDIV_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gada5198d1f02fa308a5f3b2a4bcc35295">RCC_PLLCFGR_PLLPDIV_0</a>)</td></tr>
<tr class="separator:ga89b9dd1778b4a1c69ac204a9ca3a52b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8adc785b325a8d9ace5806b0af73240c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga8adc785b325a8d9ace5806b0af73240c">LL_RCC_PLLP_DIV_10</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6dd053fd7538edb0dde8bf2d68312c0">RCC_PLLCFGR_PLLPDIV_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gab42dcb54989dc0c0d25cd8dc725abbda">RCC_PLLCFGR_PLLPDIV_1</a>)</td></tr>
<tr class="separator:ga8adc785b325a8d9ace5806b0af73240c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e40ede643bedc75c2d0ec4cd699d575"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga9e40ede643bedc75c2d0ec4cd699d575">LL_RCC_PLLP_DIV_11</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6dd053fd7538edb0dde8bf2d68312c0">RCC_PLLCFGR_PLLPDIV_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gab42dcb54989dc0c0d25cd8dc725abbda">RCC_PLLCFGR_PLLPDIV_1</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gada5198d1f02fa308a5f3b2a4bcc35295">RCC_PLLCFGR_PLLPDIV_0</a>)</td></tr>
<tr class="separator:ga9e40ede643bedc75c2d0ec4cd699d575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5c8f949e49e6d0c26a31d22e575e81b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#gab5c8f949e49e6d0c26a31d22e575e81b">LL_RCC_PLLP_DIV_12</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6dd053fd7538edb0dde8bf2d68312c0">RCC_PLLCFGR_PLLPDIV_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gac2d11206247ae1826e1f82bf650acb20">RCC_PLLCFGR_PLLPDIV_2</a>)</td></tr>
<tr class="separator:gab5c8f949e49e6d0c26a31d22e575e81b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dc355ebaea666e9c88197d749aa1763"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga4dc355ebaea666e9c88197d749aa1763">LL_RCC_PLLP_DIV_13</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6dd053fd7538edb0dde8bf2d68312c0">RCC_PLLCFGR_PLLPDIV_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gac2d11206247ae1826e1f82bf650acb20">RCC_PLLCFGR_PLLPDIV_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gada5198d1f02fa308a5f3b2a4bcc35295">RCC_PLLCFGR_PLLPDIV_0</a>)</td></tr>
<tr class="separator:ga4dc355ebaea666e9c88197d749aa1763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd556a5a065fc9750c59acd3cd1b7dbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#gacd556a5a065fc9750c59acd3cd1b7dbf">LL_RCC_PLLP_DIV_14</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6dd053fd7538edb0dde8bf2d68312c0">RCC_PLLCFGR_PLLPDIV_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gac2d11206247ae1826e1f82bf650acb20">RCC_PLLCFGR_PLLPDIV_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gab42dcb54989dc0c0d25cd8dc725abbda">RCC_PLLCFGR_PLLPDIV_1</a>)</td></tr>
<tr class="separator:gacd556a5a065fc9750c59acd3cd1b7dbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9dcbe3e9baadd67c651bf74a18b9629"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#gaf9dcbe3e9baadd67c651bf74a18b9629">LL_RCC_PLLP_DIV_15</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6dd053fd7538edb0dde8bf2d68312c0">RCC_PLLCFGR_PLLPDIV_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gac2d11206247ae1826e1f82bf650acb20">RCC_PLLCFGR_PLLPDIV_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gab42dcb54989dc0c0d25cd8dc725abbda">RCC_PLLCFGR_PLLPDIV_1</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gada5198d1f02fa308a5f3b2a4bcc35295">RCC_PLLCFGR_PLLPDIV_0</a>)</td></tr>
<tr class="separator:gaf9dcbe3e9baadd67c651bf74a18b9629"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7916a4363fcf740781c9f20d0033a4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#gac7916a4363fcf740781c9f20d0033a4a">LL_RCC_PLLP_DIV_16</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga42a5c6c069bbee67b12ef368d0cd8237">RCC_PLLCFGR_PLLPDIV_4</a>)</td></tr>
<tr class="separator:gac7916a4363fcf740781c9f20d0033a4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f87bf6c3c509434b412a841f09142fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga2f87bf6c3c509434b412a841f09142fc">LL_RCC_PLLP_DIV_17</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga42a5c6c069bbee67b12ef368d0cd8237">RCC_PLLCFGR_PLLPDIV_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gada5198d1f02fa308a5f3b2a4bcc35295">RCC_PLLCFGR_PLLPDIV_0</a>)</td></tr>
<tr class="separator:ga2f87bf6c3c509434b412a841f09142fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9936cac6a0beac587c928deb58053617"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga9936cac6a0beac587c928deb58053617">LL_RCC_PLLP_DIV_18</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga42a5c6c069bbee67b12ef368d0cd8237">RCC_PLLCFGR_PLLPDIV_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gab42dcb54989dc0c0d25cd8dc725abbda">RCC_PLLCFGR_PLLPDIV_1</a>)</td></tr>
<tr class="separator:ga9936cac6a0beac587c928deb58053617"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabffbca59cef0f982296001ec00d6592e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#gabffbca59cef0f982296001ec00d6592e">LL_RCC_PLLP_DIV_19</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga42a5c6c069bbee67b12ef368d0cd8237">RCC_PLLCFGR_PLLPDIV_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gab42dcb54989dc0c0d25cd8dc725abbda">RCC_PLLCFGR_PLLPDIV_1</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gada5198d1f02fa308a5f3b2a4bcc35295">RCC_PLLCFGR_PLLPDIV_0</a>)</td></tr>
<tr class="separator:gabffbca59cef0f982296001ec00d6592e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd528c007e7a9b4803b7e1fab13b5a7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#gabd528c007e7a9b4803b7e1fab13b5a7d">LL_RCC_PLLP_DIV_20</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga42a5c6c069bbee67b12ef368d0cd8237">RCC_PLLCFGR_PLLPDIV_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gac2d11206247ae1826e1f82bf650acb20">RCC_PLLCFGR_PLLPDIV_2</a>)</td></tr>
<tr class="separator:gabd528c007e7a9b4803b7e1fab13b5a7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5301fed4a08424e8589a54a95db3cd29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga5301fed4a08424e8589a54a95db3cd29">LL_RCC_PLLP_DIV_21</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga42a5c6c069bbee67b12ef368d0cd8237">RCC_PLLCFGR_PLLPDIV_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gac2d11206247ae1826e1f82bf650acb20">RCC_PLLCFGR_PLLPDIV_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gada5198d1f02fa308a5f3b2a4bcc35295">RCC_PLLCFGR_PLLPDIV_0</a>)</td></tr>
<tr class="separator:ga5301fed4a08424e8589a54a95db3cd29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca0519b243160cd3f364112aea262de2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#gaca0519b243160cd3f364112aea262de2">LL_RCC_PLLP_DIV_22</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga42a5c6c069bbee67b12ef368d0cd8237">RCC_PLLCFGR_PLLPDIV_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gac2d11206247ae1826e1f82bf650acb20">RCC_PLLCFGR_PLLPDIV_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gab42dcb54989dc0c0d25cd8dc725abbda">RCC_PLLCFGR_PLLPDIV_1</a>)</td></tr>
<tr class="separator:gaca0519b243160cd3f364112aea262de2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b1864ab87b3128548191d845b5f3ded"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga2b1864ab87b3128548191d845b5f3ded">LL_RCC_PLLP_DIV_23</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga42a5c6c069bbee67b12ef368d0cd8237">RCC_PLLCFGR_PLLPDIV_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gac2d11206247ae1826e1f82bf650acb20">RCC_PLLCFGR_PLLPDIV_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gab42dcb54989dc0c0d25cd8dc725abbda">RCC_PLLCFGR_PLLPDIV_1</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gada5198d1f02fa308a5f3b2a4bcc35295">RCC_PLLCFGR_PLLPDIV_0</a>)</td></tr>
<tr class="separator:ga2b1864ab87b3128548191d845b5f3ded"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f669eced056a53ad18283ec3660da10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga4f669eced056a53ad18283ec3660da10">LL_RCC_PLLP_DIV_24</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga42a5c6c069bbee67b12ef368d0cd8237">RCC_PLLCFGR_PLLPDIV_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6dd053fd7538edb0dde8bf2d68312c0">RCC_PLLCFGR_PLLPDIV_3</a>)</td></tr>
<tr class="separator:ga4f669eced056a53ad18283ec3660da10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dc9c10b862e0e6bf5a1a7732abf1d36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga5dc9c10b862e0e6bf5a1a7732abf1d36">LL_RCC_PLLP_DIV_25</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga42a5c6c069bbee67b12ef368d0cd8237">RCC_PLLCFGR_PLLPDIV_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6dd053fd7538edb0dde8bf2d68312c0">RCC_PLLCFGR_PLLPDIV_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gada5198d1f02fa308a5f3b2a4bcc35295">RCC_PLLCFGR_PLLPDIV_0</a>)</td></tr>
<tr class="separator:ga5dc9c10b862e0e6bf5a1a7732abf1d36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36dc00779f2c1290bb46925b165d5a5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga36dc00779f2c1290bb46925b165d5a5a">LL_RCC_PLLP_DIV_26</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga42a5c6c069bbee67b12ef368d0cd8237">RCC_PLLCFGR_PLLPDIV_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6dd053fd7538edb0dde8bf2d68312c0">RCC_PLLCFGR_PLLPDIV_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gab42dcb54989dc0c0d25cd8dc725abbda">RCC_PLLCFGR_PLLPDIV_1</a>)</td></tr>
<tr class="separator:ga36dc00779f2c1290bb46925b165d5a5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8e5921f9c0dee5e5ca60ad66e299ce7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#gab8e5921f9c0dee5e5ca60ad66e299ce7">LL_RCC_PLLP_DIV_27</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga42a5c6c069bbee67b12ef368d0cd8237">RCC_PLLCFGR_PLLPDIV_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6dd053fd7538edb0dde8bf2d68312c0">RCC_PLLCFGR_PLLPDIV_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gab42dcb54989dc0c0d25cd8dc725abbda">RCC_PLLCFGR_PLLPDIV_1</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gada5198d1f02fa308a5f3b2a4bcc35295">RCC_PLLCFGR_PLLPDIV_0</a>)</td></tr>
<tr class="separator:gab8e5921f9c0dee5e5ca60ad66e299ce7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccc3b67761a26d889b5e8648a8f1aaca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#gaccc3b67761a26d889b5e8648a8f1aaca">LL_RCC_PLLP_DIV_28</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga42a5c6c069bbee67b12ef368d0cd8237">RCC_PLLCFGR_PLLPDIV_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6dd053fd7538edb0dde8bf2d68312c0">RCC_PLLCFGR_PLLPDIV_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gac2d11206247ae1826e1f82bf650acb20">RCC_PLLCFGR_PLLPDIV_2</a>)</td></tr>
<tr class="separator:gaccc3b67761a26d889b5e8648a8f1aaca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08224042cb020fbe18004ea898fdc061"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga08224042cb020fbe18004ea898fdc061">LL_RCC_PLLP_DIV_29</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga42a5c6c069bbee67b12ef368d0cd8237">RCC_PLLCFGR_PLLPDIV_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6dd053fd7538edb0dde8bf2d68312c0">RCC_PLLCFGR_PLLPDIV_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gac2d11206247ae1826e1f82bf650acb20">RCC_PLLCFGR_PLLPDIV_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gada5198d1f02fa308a5f3b2a4bcc35295">RCC_PLLCFGR_PLLPDIV_0</a>)</td></tr>
<tr class="separator:ga08224042cb020fbe18004ea898fdc061"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4e8ebaf6c1fed2ec606204115915425"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#gaf4e8ebaf6c1fed2ec606204115915425">LL_RCC_PLLP_DIV_30</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga42a5c6c069bbee67b12ef368d0cd8237">RCC_PLLCFGR_PLLPDIV_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6dd053fd7538edb0dde8bf2d68312c0">RCC_PLLCFGR_PLLPDIV_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gac2d11206247ae1826e1f82bf650acb20">RCC_PLLCFGR_PLLPDIV_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gab42dcb54989dc0c0d25cd8dc725abbda">RCC_PLLCFGR_PLLPDIV_1</a>)</td></tr>
<tr class="separator:gaf4e8ebaf6c1fed2ec606204115915425"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1aa1846ce0b2537e766ffbdc44ce73a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_p___d_i_v.html#ga1aa1846ce0b2537e766ffbdc44ce73a5">LL_RCC_PLLP_DIV_31</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga42a5c6c069bbee67b12ef368d0cd8237">RCC_PLLCFGR_PLLPDIV_4</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6dd053fd7538edb0dde8bf2d68312c0">RCC_PLLCFGR_PLLPDIV_3</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gac2d11206247ae1826e1f82bf650acb20">RCC_PLLCFGR_PLLPDIV_2</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gab42dcb54989dc0c0d25cd8dc725abbda">RCC_PLLCFGR_PLLPDIV_1</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gada5198d1f02fa308a5f3b2a4bcc35295">RCC_PLLCFGR_PLLPDIV_0</a>)</td></tr>
<tr class="separator:ga1aa1846ce0b2537e766ffbdc44ce73a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf38bd2100e9509177cd2547beaae71a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_q___d_i_v.html#gaf38bd2100e9509177cd2547beaae71a8">LL_RCC_PLLQ_DIV_2</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gaf38bd2100e9509177cd2547beaae71a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02e6914db7c67fc460a128c564248b37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_q___d_i_v.html#ga02e6914db7c67fc460a128c564248b37">LL_RCC_PLLQ_DIV_4</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga56fe140a22f66d2dd7250bb1f39ab451">RCC_PLLCFGR_PLLQ_0</a>)</td></tr>
<tr class="separator:ga02e6914db7c67fc460a128c564248b37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16712e41719abb2e1dd05b5e1c61351d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_q___d_i_v.html#ga16712e41719abb2e1dd05b5e1c61351d">LL_RCC_PLLQ_DIV_6</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga7703def670b8ef3ec634f8f09a56ce00">RCC_PLLCFGR_PLLQ_1</a>)</td></tr>
<tr class="separator:ga16712e41719abb2e1dd05b5e1c61351d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab501e88c2532da4b353cbcacb6e3f35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_c___p_l_l_q___d_i_v.html#gaab501e88c2532da4b353cbcacb6e3f35">LL_RCC_PLLQ_DIV_8</a>&#160;&#160;&#160;(RCC_PLLCFGR_PLLQ)</td></tr>
<tr class="separator:gaab501e88c2532da4b353cbcacb6e3f35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa75e228b3f74b4da38f930d3a9fb23d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_m___w_r_i_t_e___r_e_a_d.html#gaa75e228b3f74b4da38f930d3a9fb23d8">LL_RCC_WriteReg</a>(__REG__,  __VALUE__)&#160;&#160;&#160;WRITE_REG(RCC-&gt;__REG__, __VALUE__)</td></tr>
<tr class="memdesc:gaa75e228b3f74b4da38f930d3a9fb23d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write a value in RCC register.  <a href="group___r_c_c___l_l___e_m___w_r_i_t_e___r_e_a_d.html#gaa75e228b3f74b4da38f930d3a9fb23d8">More...</a><br /></td></tr>
<tr class="separator:gaa75e228b3f74b4da38f930d3a9fb23d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6ed2d949e3add7bf8dd292f2194d80e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_m___w_r_i_t_e___r_e_a_d.html#gad6ed2d949e3add7bf8dd292f2194d80e">LL_RCC_ReadReg</a>(__REG__)&#160;&#160;&#160;READ_REG(RCC-&gt;__REG__)</td></tr>
<tr class="memdesc:gad6ed2d949e3add7bf8dd292f2194d80e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read a value in RCC register.  <a href="group___r_c_c___l_l___e_m___w_r_i_t_e___r_e_a_d.html#gad6ed2d949e3add7bf8dd292f2194d80e">More...</a><br /></td></tr>
<tr class="separator:gad6ed2d949e3add7bf8dd292f2194d80e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaece6f01c8d2eb19007c7c206421b41f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_m___c_a_l_c___f_r_e_q.html#gaece6f01c8d2eb19007c7c206421b41f1">__LL_RCC_CALC_PLLCLK_FREQ</a>(__INPUTFREQ__,  __PLLM__,  __PLLN__,  __PLLR__)</td></tr>
<tr class="memdesc:gaece6f01c8d2eb19007c7c206421b41f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper macro to calculate the PLLCLK frequency on system domain.  <a href="group___r_c_c___l_l___e_m___c_a_l_c___f_r_e_q.html#gaece6f01c8d2eb19007c7c206421b41f1">More...</a><br /></td></tr>
<tr class="separator:gaece6f01c8d2eb19007c7c206421b41f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac79745c8240aa1116b0ef05c828b7bed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_m___c_a_l_c___f_r_e_q.html#gac79745c8240aa1116b0ef05c828b7bed">__LL_RCC_CALC_PLLCLK_ADC_FREQ</a>(__INPUTFREQ__,  __PLLM__,  __PLLN__,  __PLLP__)</td></tr>
<tr class="memdesc:gac79745c8240aa1116b0ef05c828b7bed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper macro to calculate the PLLCLK frequency used on ADC domain.  <a href="group___r_c_c___l_l___e_m___c_a_l_c___f_r_e_q.html#gac79745c8240aa1116b0ef05c828b7bed">More...</a><br /></td></tr>
<tr class="separator:gac79745c8240aa1116b0ef05c828b7bed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdeec592d0ce229c48871deedf5b5a95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_m___c_a_l_c___f_r_e_q.html#gacdeec592d0ce229c48871deedf5b5a95">__LL_RCC_CALC_PLLCLK_48M_FREQ</a>(__INPUTFREQ__,  __PLLM__,  __PLLN__,  __PLLQ__)</td></tr>
<tr class="memdesc:gacdeec592d0ce229c48871deedf5b5a95"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper macro to calculate the PLLCLK frequency used on 48M domain.  <a href="group___r_c_c___l_l___e_m___c_a_l_c___f_r_e_q.html#gacdeec592d0ce229c48871deedf5b5a95">More...</a><br /></td></tr>
<tr class="separator:gacdeec592d0ce229c48871deedf5b5a95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49278d42cf8bff0cb67906156cddd42c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_m___c_a_l_c___f_r_e_q.html#ga49278d42cf8bff0cb67906156cddd42c">__LL_RCC_CALC_HCLK_FREQ</a>(__SYSCLKFREQ__,  __AHBPRESCALER__)&#160;&#160;&#160;((__SYSCLKFREQ__) &gt;&gt; (<a class="el" href="group___s_t_m32_g4xx___system___private___variables.html#ga6e1d9cd666f0eacbfde31e9932a93466">AHBPrescTable</a>[((__AHBPRESCALER__) &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a>) &gt;&gt;  RCC_CFGR_HPRE_Pos] &amp; 0x1FU))</td></tr>
<tr class="memdesc:ga49278d42cf8bff0cb67906156cddd42c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper macro to calculate the HCLK frequency.  <a href="group___r_c_c___l_l___e_m___c_a_l_c___f_r_e_q.html#ga49278d42cf8bff0cb67906156cddd42c">More...</a><br /></td></tr>
<tr class="separator:ga49278d42cf8bff0cb67906156cddd42c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2ec8161a253e802118432ec9ca5422c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_m___c_a_l_c___f_r_e_q.html#gae2ec8161a253e802118432ec9ca5422c">__LL_RCC_CALC_PCLK1_FREQ</a>(__HCLKFREQ__,  __APB1PRESCALER__)&#160;&#160;&#160;((__HCLKFREQ__) &gt;&gt; (<a class="el" href="group___s_t_m32_g4xx___system___private___variables.html#ga5b4f8b768465842cf854a8f993b375e9">APBPrescTable</a>[(__APB1PRESCALER__) &gt;&gt;  RCC_CFGR_PPRE1_Pos] &amp; 0x1FU))</td></tr>
<tr class="memdesc:gae2ec8161a253e802118432ec9ca5422c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper macro to calculate the PCLK1 frequency (ABP1)  <a href="group___r_c_c___l_l___e_m___c_a_l_c___f_r_e_q.html#gae2ec8161a253e802118432ec9ca5422c">More...</a><br /></td></tr>
<tr class="separator:gae2ec8161a253e802118432ec9ca5422c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67c9b1b48e2b3391c1c9d3d88c9f96f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_m___c_a_l_c___f_r_e_q.html#ga67c9b1b48e2b3391c1c9d3d88c9f96f5">__LL_RCC_CALC_PCLK2_FREQ</a>(__HCLKFREQ__,  __APB2PRESCALER__)&#160;&#160;&#160;((__HCLKFREQ__) &gt;&gt; (<a class="el" href="group___s_t_m32_g4xx___system___private___variables.html#ga5b4f8b768465842cf854a8f993b375e9">APBPrescTable</a>[(__APB2PRESCALER__) &gt;&gt;  RCC_CFGR_PPRE2_Pos] &amp; 0x1FU))</td></tr>
<tr class="memdesc:ga67c9b1b48e2b3391c1c9d3d88c9f96f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper macro to calculate the PCLK2 frequency (ABP2)  <a href="group___r_c_c___l_l___e_m___c_a_l_c___f_r_e_q.html#ga67c9b1b48e2b3391c1c9d3d88c9f96f5">More...</a><br /></td></tr>
<tr class="separator:ga67c9b1b48e2b3391c1c9d3d88c9f96f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gac9185c0d34b7774d5c5b96c2799ae776"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___h_s_e.html#gac9185c0d34b7774d5c5b96c2799ae776">LL_RCC_HSE_EnableCSS</a> (void)</td></tr>
<tr class="memdesc:gac9185c0d34b7774d5c5b96c2799ae776"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the Clock Security System. @rmtoll CR CSSON LL_RCC_HSE_EnableCSS.  <a href="group___r_c_c___l_l___e_f___h_s_e.html#gac9185c0d34b7774d5c5b96c2799ae776">More...</a><br /></td></tr>
<tr class="separator:gac9185c0d34b7774d5c5b96c2799ae776"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe89f332b1d8d6be385e0ac742102faf"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___h_s_e.html#gabe89f332b1d8d6be385e0ac742102faf">LL_RCC_HSE_EnableBypass</a> (void)</td></tr>
<tr class="memdesc:gabe89f332b1d8d6be385e0ac742102faf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable HSE external oscillator (HSE Bypass) @rmtoll CR HSEBYP LL_RCC_HSE_EnableBypass.  <a href="group___r_c_c___l_l___e_f___h_s_e.html#gabe89f332b1d8d6be385e0ac742102faf">More...</a><br /></td></tr>
<tr class="separator:gabe89f332b1d8d6be385e0ac742102faf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ff0a43387450b9e82bdc850c3d85c77"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___h_s_e.html#ga3ff0a43387450b9e82bdc850c3d85c77">LL_RCC_HSE_DisableBypass</a> (void)</td></tr>
<tr class="memdesc:ga3ff0a43387450b9e82bdc850c3d85c77"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable HSE external oscillator (HSE Bypass) @rmtoll CR HSEBYP LL_RCC_HSE_DisableBypass.  <a href="group___r_c_c___l_l___e_f___h_s_e.html#ga3ff0a43387450b9e82bdc850c3d85c77">More...</a><br /></td></tr>
<tr class="separator:ga3ff0a43387450b9e82bdc850c3d85c77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03f1df72bbbe1079a10d290e01797afc"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___h_s_e.html#ga03f1df72bbbe1079a10d290e01797afc">LL_RCC_HSE_Enable</a> (void)</td></tr>
<tr class="memdesc:ga03f1df72bbbe1079a10d290e01797afc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable HSE crystal oscillator (HSE ON) @rmtoll CR HSEON LL_RCC_HSE_Enable.  <a href="group___r_c_c___l_l___e_f___h_s_e.html#ga03f1df72bbbe1079a10d290e01797afc">More...</a><br /></td></tr>
<tr class="separator:ga03f1df72bbbe1079a10d290e01797afc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb26387b241a14f93d1d8310aff74078"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___h_s_e.html#gacb26387b241a14f93d1d8310aff74078">LL_RCC_HSE_Disable</a> (void)</td></tr>
<tr class="memdesc:gacb26387b241a14f93d1d8310aff74078"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable HSE crystal oscillator (HSE ON) @rmtoll CR HSEON LL_RCC_HSE_Disable.  <a href="group___r_c_c___l_l___e_f___h_s_e.html#gacb26387b241a14f93d1d8310aff74078">More...</a><br /></td></tr>
<tr class="separator:gacb26387b241a14f93d1d8310aff74078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e974a4c506e1983f3cc34031473037e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___h_s_e.html#ga6e974a4c506e1983f3cc34031473037e">LL_RCC_HSE_IsReady</a> (void)</td></tr>
<tr class="memdesc:ga6e974a4c506e1983f3cc34031473037e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if HSE oscillator Ready @rmtoll CR HSERDY LL_RCC_HSE_IsReady.  <a href="group___r_c_c___l_l___e_f___h_s_e.html#ga6e974a4c506e1983f3cc34031473037e">More...</a><br /></td></tr>
<tr class="separator:ga6e974a4c506e1983f3cc34031473037e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69fc96a7bd05f2d221c8c57ade09cde5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___h_s_i.html#ga69fc96a7bd05f2d221c8c57ade09cde5">LL_RCC_HSI_EnableInStopMode</a> (void)</td></tr>
<tr class="memdesc:ga69fc96a7bd05f2d221c8c57ade09cde5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable HSI even in stop mode.  <a href="group___r_c_c___l_l___e_f___h_s_i.html#ga69fc96a7bd05f2d221c8c57ade09cde5">More...</a><br /></td></tr>
<tr class="separator:ga69fc96a7bd05f2d221c8c57ade09cde5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38d4fd158c616677a19398a9ace73706"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___h_s_i.html#ga38d4fd158c616677a19398a9ace73706">LL_RCC_HSI_DisableInStopMode</a> (void)</td></tr>
<tr class="memdesc:ga38d4fd158c616677a19398a9ace73706"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable HSI in stop mode @rmtoll CR HSIKERON LL_RCC_HSI_DisableInStopMode.  <a href="group___r_c_c___l_l___e_f___h_s_i.html#ga38d4fd158c616677a19398a9ace73706">More...</a><br /></td></tr>
<tr class="separator:ga38d4fd158c616677a19398a9ace73706"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7df3a3681aaf5d6fffc190698e66fbc6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___h_s_i.html#ga7df3a3681aaf5d6fffc190698e66fbc6">LL_RCC_HSI_Enable</a> (void)</td></tr>
<tr class="memdesc:ga7df3a3681aaf5d6fffc190698e66fbc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable HSI oscillator @rmtoll CR HSION LL_RCC_HSI_Enable.  <a href="group___r_c_c___l_l___e_f___h_s_i.html#ga7df3a3681aaf5d6fffc190698e66fbc6">More...</a><br /></td></tr>
<tr class="separator:ga7df3a3681aaf5d6fffc190698e66fbc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7378e93867ba13383054e284b8ec4b46"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___h_s_i.html#ga7378e93867ba13383054e284b8ec4b46">LL_RCC_HSI_Disable</a> (void)</td></tr>
<tr class="memdesc:ga7378e93867ba13383054e284b8ec4b46"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable HSI oscillator @rmtoll CR HSION LL_RCC_HSI_Disable.  <a href="group___r_c_c___l_l___e_f___h_s_i.html#ga7378e93867ba13383054e284b8ec4b46">More...</a><br /></td></tr>
<tr class="separator:ga7378e93867ba13383054e284b8ec4b46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80b799f34d7a32793c6298c66034e65f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___h_s_i.html#ga80b799f34d7a32793c6298c66034e65f">LL_RCC_HSI_IsReady</a> (void)</td></tr>
<tr class="memdesc:ga80b799f34d7a32793c6298c66034e65f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if HSI clock is ready @rmtoll CR HSIRDY LL_RCC_HSI_IsReady.  <a href="group___r_c_c___l_l___e_f___h_s_i.html#ga80b799f34d7a32793c6298c66034e65f">More...</a><br /></td></tr>
<tr class="separator:ga80b799f34d7a32793c6298c66034e65f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga944e422d8e8429f77f68216f00017cd1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___h_s_i.html#ga944e422d8e8429f77f68216f00017cd1">LL_RCC_HSI_GetCalibration</a> (void)</td></tr>
<tr class="memdesc:ga944e422d8e8429f77f68216f00017cd1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get HSI Calibration value.  <a href="group___r_c_c___l_l___e_f___h_s_i.html#ga944e422d8e8429f77f68216f00017cd1">More...</a><br /></td></tr>
<tr class="separator:ga944e422d8e8429f77f68216f00017cd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8cfa820b4109a38cad940831419719d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___h_s_i.html#gae8cfa820b4109a38cad940831419719d">LL_RCC_HSI_SetCalibTrimming</a> (uint32_t Value)</td></tr>
<tr class="memdesc:gae8cfa820b4109a38cad940831419719d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set HSI Calibration trimming.  <a href="group___r_c_c___l_l___e_f___h_s_i.html#gae8cfa820b4109a38cad940831419719d">More...</a><br /></td></tr>
<tr class="separator:gae8cfa820b4109a38cad940831419719d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5a3798ae9bf99631ec710e5e5978d4e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___h_s_i.html#gaf5a3798ae9bf99631ec710e5e5978d4e">LL_RCC_HSI_GetCalibTrimming</a> (void)</td></tr>
<tr class="memdesc:gaf5a3798ae9bf99631ec710e5e5978d4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get HSI Calibration trimming @rmtoll ICSCR HSITRIM LL_RCC_HSI_GetCalibTrimming.  <a href="group___r_c_c___l_l___e_f___h_s_i.html#gaf5a3798ae9bf99631ec710e5e5978d4e">More...</a><br /></td></tr>
<tr class="separator:gaf5a3798ae9bf99631ec710e5e5978d4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae500243e0a9ac7fe177b6c72d03ee84f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___h_s_i48.html#gae500243e0a9ac7fe177b6c72d03ee84f">LL_RCC_HSI48_Enable</a> (void)</td></tr>
<tr class="memdesc:gae500243e0a9ac7fe177b6c72d03ee84f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable HSI48 @rmtoll CRRCR HSI48ON LL_RCC_HSI48_Enable.  <a href="group___r_c_c___l_l___e_f___h_s_i48.html#gae500243e0a9ac7fe177b6c72d03ee84f">More...</a><br /></td></tr>
<tr class="separator:gae500243e0a9ac7fe177b6c72d03ee84f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad134aeb01e6a2f522027eee74861fee2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___h_s_i48.html#gad134aeb01e6a2f522027eee74861fee2">LL_RCC_HSI48_Disable</a> (void)</td></tr>
<tr class="memdesc:gad134aeb01e6a2f522027eee74861fee2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable HSI48 @rmtoll CRRCR HSI48ON LL_RCC_HSI48_Disable.  <a href="group___r_c_c___l_l___e_f___h_s_i48.html#gad134aeb01e6a2f522027eee74861fee2">More...</a><br /></td></tr>
<tr class="separator:gad134aeb01e6a2f522027eee74861fee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4fe802f294ffda3cc71d997f77b4e85"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___h_s_i48.html#gad4fe802f294ffda3cc71d997f77b4e85">LL_RCC_HSI48_IsReady</a> (void)</td></tr>
<tr class="memdesc:gad4fe802f294ffda3cc71d997f77b4e85"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if HSI48 oscillator Ready @rmtoll CRRCR HSI48RDY LL_RCC_HSI48_IsReady.  <a href="group___r_c_c___l_l___e_f___h_s_i48.html#gad4fe802f294ffda3cc71d997f77b4e85">More...</a><br /></td></tr>
<tr class="separator:gad4fe802f294ffda3cc71d997f77b4e85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdadc0acb74e9fe44000b0b9ffe89d25"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___h_s_i48.html#gacdadc0acb74e9fe44000b0b9ffe89d25">LL_RCC_HSI48_GetCalibration</a> (void)</td></tr>
<tr class="memdesc:gacdadc0acb74e9fe44000b0b9ffe89d25"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get HSI48 Calibration value @rmtoll CRRCR HSI48CAL LL_RCC_HSI48_GetCalibration.  <a href="group___r_c_c___l_l___e_f___h_s_i48.html#gacdadc0acb74e9fe44000b0b9ffe89d25">More...</a><br /></td></tr>
<tr class="separator:gacdadc0acb74e9fe44000b0b9ffe89d25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga936246430a6af1b5655b1b7c9173c36a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___l_s_e.html#ga936246430a6af1b5655b1b7c9173c36a">LL_RCC_LSE_Enable</a> (void)</td></tr>
<tr class="memdesc:ga936246430a6af1b5655b1b7c9173c36a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Low Speed External (LSE) crystal. @rmtoll BDCR LSEON LL_RCC_LSE_Enable.  <a href="group___r_c_c___l_l___e_f___l_s_e.html#ga936246430a6af1b5655b1b7c9173c36a">More...</a><br /></td></tr>
<tr class="separator:ga936246430a6af1b5655b1b7c9173c36a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d7d65f46d5f2a53e20aee053a20e432"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___l_s_e.html#ga2d7d65f46d5f2a53e20aee053a20e432">LL_RCC_LSE_Disable</a> (void)</td></tr>
<tr class="memdesc:ga2d7d65f46d5f2a53e20aee053a20e432"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Low Speed External (LSE) crystal. @rmtoll BDCR LSEON LL_RCC_LSE_Disable.  <a href="group___r_c_c___l_l___e_f___l_s_e.html#ga2d7d65f46d5f2a53e20aee053a20e432">More...</a><br /></td></tr>
<tr class="separator:ga2d7d65f46d5f2a53e20aee053a20e432"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6549e6703b0b96fc154f7b014961f890"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___l_s_e.html#ga6549e6703b0b96fc154f7b014961f890">LL_RCC_LSE_EnableBypass</a> (void)</td></tr>
<tr class="memdesc:ga6549e6703b0b96fc154f7b014961f890"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable external clock source (LSE bypass). @rmtoll BDCR LSEBYP LL_RCC_LSE_EnableBypass.  <a href="group___r_c_c___l_l___e_f___l_s_e.html#ga6549e6703b0b96fc154f7b014961f890">More...</a><br /></td></tr>
<tr class="separator:ga6549e6703b0b96fc154f7b014961f890"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6dd89879b0a57f02d7fea00ed894844"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___l_s_e.html#gae6dd89879b0a57f02d7fea00ed894844">LL_RCC_LSE_DisableBypass</a> (void)</td></tr>
<tr class="memdesc:gae6dd89879b0a57f02d7fea00ed894844"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable external clock source (LSE bypass). @rmtoll BDCR LSEBYP LL_RCC_LSE_DisableBypass.  <a href="group___r_c_c___l_l___e_f___l_s_e.html#gae6dd89879b0a57f02d7fea00ed894844">More...</a><br /></td></tr>
<tr class="separator:gae6dd89879b0a57f02d7fea00ed894844"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7fa11426f1ecc40dfbe1b2b7b253876"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___l_s_e.html#gaf7fa11426f1ecc40dfbe1b2b7b253876">LL_RCC_LSE_SetDriveCapability</a> (uint32_t LSEDrive)</td></tr>
<tr class="memdesc:gaf7fa11426f1ecc40dfbe1b2b7b253876"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set LSE oscillator drive capability.  <a href="group___r_c_c___l_l___e_f___l_s_e.html#gaf7fa11426f1ecc40dfbe1b2b7b253876">More...</a><br /></td></tr>
<tr class="separator:gaf7fa11426f1ecc40dfbe1b2b7b253876"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88c81420b7f4d8f799aeee46785511df"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___l_s_e.html#ga88c81420b7f4d8f799aeee46785511df">LL_RCC_LSE_GetDriveCapability</a> (void)</td></tr>
<tr class="memdesc:ga88c81420b7f4d8f799aeee46785511df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get LSE oscillator drive capability @rmtoll BDCR LSEDRV LL_RCC_LSE_GetDriveCapability.  <a href="group___r_c_c___l_l___e_f___l_s_e.html#ga88c81420b7f4d8f799aeee46785511df">More...</a><br /></td></tr>
<tr class="separator:ga88c81420b7f4d8f799aeee46785511df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9fd67e99fb33e348169a8a79862e9ef"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___l_s_e.html#gaf9fd67e99fb33e348169a8a79862e9ef">LL_RCC_LSE_EnableCSS</a> (void)</td></tr>
<tr class="memdesc:gaf9fd67e99fb33e348169a8a79862e9ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Clock security system on LSE. @rmtoll BDCR LSECSSON LL_RCC_LSE_EnableCSS.  <a href="group___r_c_c___l_l___e_f___l_s_e.html#gaf9fd67e99fb33e348169a8a79862e9ef">More...</a><br /></td></tr>
<tr class="separator:gaf9fd67e99fb33e348169a8a79862e9ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a021c25347c18d772f9d2643897578b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___l_s_e.html#ga7a021c25347c18d772f9d2643897578b">LL_RCC_LSE_DisableCSS</a> (void)</td></tr>
<tr class="memdesc:ga7a021c25347c18d772f9d2643897578b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Clock security system on LSE.  <a href="group___r_c_c___l_l___e_f___l_s_e.html#ga7a021c25347c18d772f9d2643897578b">More...</a><br /></td></tr>
<tr class="separator:ga7a021c25347c18d772f9d2643897578b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7753068082fb56a76c8dd718d8ab7c1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___l_s_e.html#gae7753068082fb56a76c8dd718d8ab7c1">LL_RCC_LSE_IsReady</a> (void)</td></tr>
<tr class="memdesc:gae7753068082fb56a76c8dd718d8ab7c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if LSE oscillator Ready @rmtoll BDCR LSERDY LL_RCC_LSE_IsReady.  <a href="group___r_c_c___l_l___e_f___l_s_e.html#gae7753068082fb56a76c8dd718d8ab7c1">More...</a><br /></td></tr>
<tr class="separator:gae7753068082fb56a76c8dd718d8ab7c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffd858ce9856a68d2d893cf75f37745f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___l_s_e.html#gaffd858ce9856a68d2d893cf75f37745f">LL_RCC_LSE_IsCSSDetected</a> (void)</td></tr>
<tr class="memdesc:gaffd858ce9856a68d2d893cf75f37745f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if CSS on LSE failure Detection @rmtoll BDCR LSECSSD LL_RCC_LSE_IsCSSDetected.  <a href="group___r_c_c___l_l___e_f___l_s_e.html#gaffd858ce9856a68d2d893cf75f37745f">More...</a><br /></td></tr>
<tr class="separator:gaffd858ce9856a68d2d893cf75f37745f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4165b73b9d05a0b0ebf283acc6db2f35"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___l_s_i.html#ga4165b73b9d05a0b0ebf283acc6db2f35">LL_RCC_LSI_Enable</a> (void)</td></tr>
<tr class="memdesc:ga4165b73b9d05a0b0ebf283acc6db2f35"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable LSI Oscillator @rmtoll CSR LSION LL_RCC_LSI_Enable.  <a href="group___r_c_c___l_l___e_f___l_s_i.html#ga4165b73b9d05a0b0ebf283acc6db2f35">More...</a><br /></td></tr>
<tr class="separator:ga4165b73b9d05a0b0ebf283acc6db2f35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5e7ebb7d4d7c88df0dbd9293e6a685b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___l_s_i.html#gaf5e7ebb7d4d7c88df0dbd9293e6a685b">LL_RCC_LSI_Disable</a> (void)</td></tr>
<tr class="memdesc:gaf5e7ebb7d4d7c88df0dbd9293e6a685b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable LSI Oscillator @rmtoll CSR LSION LL_RCC_LSI_Disable.  <a href="group___r_c_c___l_l___e_f___l_s_i.html#gaf5e7ebb7d4d7c88df0dbd9293e6a685b">More...</a><br /></td></tr>
<tr class="separator:gaf5e7ebb7d4d7c88df0dbd9293e6a685b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7661c6b0a8edd9d0f4466b22b11aae2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___l_s_i.html#gaa7661c6b0a8edd9d0f4466b22b11aae2">LL_RCC_LSI_IsReady</a> (void)</td></tr>
<tr class="memdesc:gaa7661c6b0a8edd9d0f4466b22b11aae2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if LSI is Ready @rmtoll CSR LSIRDY LL_RCC_LSI_IsReady.  <a href="group___r_c_c___l_l___e_f___l_s_i.html#gaa7661c6b0a8edd9d0f4466b22b11aae2">More...</a><br /></td></tr>
<tr class="separator:gaa7661c6b0a8edd9d0f4466b22b11aae2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f1577e2f8d09be3181b65e0c05b9beb"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___l_s_c_o.html#ga2f1577e2f8d09be3181b65e0c05b9beb">LL_RCC_LSCO_Enable</a> (void)</td></tr>
<tr class="memdesc:ga2f1577e2f8d09be3181b65e0c05b9beb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Low speed clock @rmtoll BDCR LSCOEN LL_RCC_LSCO_Enable.  <a href="group___r_c_c___l_l___e_f___l_s_c_o.html#ga2f1577e2f8d09be3181b65e0c05b9beb">More...</a><br /></td></tr>
<tr class="separator:ga2f1577e2f8d09be3181b65e0c05b9beb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c03ff9010071adf2196caa5b55e9d7b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___l_s_c_o.html#ga0c03ff9010071adf2196caa5b55e9d7b">LL_RCC_LSCO_Disable</a> (void)</td></tr>
<tr class="memdesc:ga0c03ff9010071adf2196caa5b55e9d7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Low speed clock @rmtoll BDCR LSCOEN LL_RCC_LSCO_Disable.  <a href="group___r_c_c___l_l___e_f___l_s_c_o.html#ga0c03ff9010071adf2196caa5b55e9d7b">More...</a><br /></td></tr>
<tr class="separator:ga0c03ff9010071adf2196caa5b55e9d7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a5c131f74a18545e4cd993ac5ec2a37"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___l_s_c_o.html#ga4a5c131f74a18545e4cd993ac5ec2a37">LL_RCC_LSCO_SetSource</a> (uint32_t Source)</td></tr>
<tr class="memdesc:ga4a5c131f74a18545e4cd993ac5ec2a37"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure Low speed clock selection @rmtoll BDCR LSCOSEL LL_RCC_LSCO_SetSource.  <a href="group___r_c_c___l_l___e_f___l_s_c_o.html#ga4a5c131f74a18545e4cd993ac5ec2a37">More...</a><br /></td></tr>
<tr class="separator:ga4a5c131f74a18545e4cd993ac5ec2a37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9012b6d17ca8d8993dd543c55bc3517a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___l_s_c_o.html#ga9012b6d17ca8d8993dd543c55bc3517a">LL_RCC_LSCO_GetSource</a> (void)</td></tr>
<tr class="memdesc:ga9012b6d17ca8d8993dd543c55bc3517a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Low speed clock selection @rmtoll BDCR LSCOSEL LL_RCC_LSCO_GetSource.  <a href="group___r_c_c___l_l___e_f___l_s_c_o.html#ga9012b6d17ca8d8993dd543c55bc3517a">More...</a><br /></td></tr>
<tr class="separator:ga9012b6d17ca8d8993dd543c55bc3517a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade07cf0061a8196c45276d7d87caa74e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___system.html#gade07cf0061a8196c45276d7d87caa74e">LL_RCC_SetSysClkSource</a> (uint32_t Source)</td></tr>
<tr class="memdesc:gade07cf0061a8196c45276d7d87caa74e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the system clock source @rmtoll CFGR SW LL_RCC_SetSysClkSource.  <a href="group___r_c_c___l_l___e_f___system.html#gade07cf0061a8196c45276d7d87caa74e">More...</a><br /></td></tr>
<tr class="separator:gade07cf0061a8196c45276d7d87caa74e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46141696cad09a131c4a0d6d799269aa"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___system.html#ga46141696cad09a131c4a0d6d799269aa">LL_RCC_GetSysClkSource</a> (void)</td></tr>
<tr class="memdesc:ga46141696cad09a131c4a0d6d799269aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the system clock source @rmtoll CFGR SWS LL_RCC_GetSysClkSource.  <a href="group___r_c_c___l_l___e_f___system.html#ga46141696cad09a131c4a0d6d799269aa">More...</a><br /></td></tr>
<tr class="separator:ga46141696cad09a131c4a0d6d799269aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e26a68b86dfe285aabaa5d6707086e4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___system.html#ga2e26a68b86dfe285aabaa5d6707086e4">LL_RCC_SetAHBPrescaler</a> (uint32_t Prescaler)</td></tr>
<tr class="memdesc:ga2e26a68b86dfe285aabaa5d6707086e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set AHB prescaler @rmtoll CFGR HPRE LL_RCC_SetAHBPrescaler.  <a href="group___r_c_c___l_l___e_f___system.html#ga2e26a68b86dfe285aabaa5d6707086e4">More...</a><br /></td></tr>
<tr class="separator:ga2e26a68b86dfe285aabaa5d6707086e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a644ead8a37cf74b0544d45db576285"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___system.html#ga7a644ead8a37cf74b0544d45db576285">LL_RCC_SetAPB1Prescaler</a> (uint32_t Prescaler)</td></tr>
<tr class="memdesc:ga7a644ead8a37cf74b0544d45db576285"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set APB1 prescaler @rmtoll CFGR PPRE1 LL_RCC_SetAPB1Prescaler.  <a href="group___r_c_c___l_l___e_f___system.html#ga7a644ead8a37cf74b0544d45db576285">More...</a><br /></td></tr>
<tr class="separator:ga7a644ead8a37cf74b0544d45db576285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1ff004532ea545d151b41b6820b7cf4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___system.html#gaa1ff004532ea545d151b41b6820b7cf4">LL_RCC_SetAPB2Prescaler</a> (uint32_t Prescaler)</td></tr>
<tr class="memdesc:gaa1ff004532ea545d151b41b6820b7cf4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set APB2 prescaler @rmtoll CFGR PPRE2 LL_RCC_SetAPB2Prescaler.  <a href="group___r_c_c___l_l___e_f___system.html#gaa1ff004532ea545d151b41b6820b7cf4">More...</a><br /></td></tr>
<tr class="separator:gaa1ff004532ea545d151b41b6820b7cf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19c9cd16c74bf79bc08e75e1a182d98b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___system.html#ga19c9cd16c74bf79bc08e75e1a182d98b">LL_RCC_GetAHBPrescaler</a> (void)</td></tr>
<tr class="memdesc:ga19c9cd16c74bf79bc08e75e1a182d98b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get AHB prescaler @rmtoll CFGR HPRE LL_RCC_GetAHBPrescaler.  <a href="group___r_c_c___l_l___e_f___system.html#ga19c9cd16c74bf79bc08e75e1a182d98b">More...</a><br /></td></tr>
<tr class="separator:ga19c9cd16c74bf79bc08e75e1a182d98b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c3940f271ef48caf597abe88668ecf1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___system.html#ga0c3940f271ef48caf597abe88668ecf1">LL_RCC_GetAPB1Prescaler</a> (void)</td></tr>
<tr class="memdesc:ga0c3940f271ef48caf597abe88668ecf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get APB1 prescaler @rmtoll CFGR PPRE1 LL_RCC_GetAPB1Prescaler.  <a href="group___r_c_c___l_l___e_f___system.html#ga0c3940f271ef48caf597abe88668ecf1">More...</a><br /></td></tr>
<tr class="separator:ga0c3940f271ef48caf597abe88668ecf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae36073790d83b6245c874b3f61cca3f3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___system.html#gae36073790d83b6245c874b3f61cca3f3">LL_RCC_GetAPB2Prescaler</a> (void)</td></tr>
<tr class="memdesc:gae36073790d83b6245c874b3f61cca3f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get APB2 prescaler @rmtoll CFGR PPRE2 LL_RCC_GetAPB2Prescaler.  <a href="group___r_c_c___l_l___e_f___system.html#gae36073790d83b6245c874b3f61cca3f3">More...</a><br /></td></tr>
<tr class="separator:gae36073790d83b6245c874b3f61cca3f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga531fbb087ed71e95a1c47c848fad6638"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___m_c_o.html#ga531fbb087ed71e95a1c47c848fad6638">LL_RCC_ConfigMCO</a> (uint32_t MCOxSource, uint32_t MCOxPrescaler)</td></tr>
<tr class="memdesc:ga531fbb087ed71e95a1c47c848fad6638"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure MCOx @rmtoll CFGR MCOSEL LL_RCC_ConfigMCO<br  />
 CFGR MCOPRE LL_RCC_ConfigMCO.  <a href="group___r_c_c___l_l___e_f___m_c_o.html#ga531fbb087ed71e95a1c47c848fad6638">More...</a><br /></td></tr>
<tr class="separator:ga531fbb087ed71e95a1c47c848fad6638"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga288672391403904722b1f3dd2110aa02"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga288672391403904722b1f3dd2110aa02">LL_RCC_SetUSARTClockSource</a> (uint32_t USARTxSource)</td></tr>
<tr class="memdesc:ga288672391403904722b1f3dd2110aa02"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure USARTx clock source @rmtoll CCIPR USARTxSEL LL_RCC_SetUSARTClockSource.  <a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga288672391403904722b1f3dd2110aa02">More...</a><br /></td></tr>
<tr class="separator:ga288672391403904722b1f3dd2110aa02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0908786ed2341af7205871be632d2f7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gaa0908786ed2341af7205871be632d2f7">LL_RCC_SetLPUARTClockSource</a> (uint32_t LPUARTxSource)</td></tr>
<tr class="memdesc:gaa0908786ed2341af7205871be632d2f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure LPUART1x clock source @rmtoll CCIPR LPUART1SEL LL_RCC_SetLPUARTClockSource.  <a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gaa0908786ed2341af7205871be632d2f7">More...</a><br /></td></tr>
<tr class="separator:gaa0908786ed2341af7205871be632d2f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fd46129fa862aeadf9d63a4c5af5804"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga6fd46129fa862aeadf9d63a4c5af5804">LL_RCC_SetI2CClockSource</a> (uint32_t I2CxSource)</td></tr>
<tr class="memdesc:ga6fd46129fa862aeadf9d63a4c5af5804"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure I2Cx clock source @rmtoll CCIPR I2CxSEL LL_RCC_SetI2CClockSource.  <a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga6fd46129fa862aeadf9d63a4c5af5804">More...</a><br /></td></tr>
<tr class="separator:ga6fd46129fa862aeadf9d63a4c5af5804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b8c19ec0e2ef7490fa7f1894fa2ec29"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga8b8c19ec0e2ef7490fa7f1894fa2ec29">LL_RCC_SetLPTIMClockSource</a> (uint32_t LPTIMxSource)</td></tr>
<tr class="memdesc:ga8b8c19ec0e2ef7490fa7f1894fa2ec29"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure LPTIMx clock source @rmtoll CCIPR LPTIM1SEL LL_RCC_SetLPTIMClockSource.  <a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga8b8c19ec0e2ef7490fa7f1894fa2ec29">More...</a><br /></td></tr>
<tr class="separator:ga8b8c19ec0e2ef7490fa7f1894fa2ec29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40076a8498dfb238311e64e035ebf352"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga40076a8498dfb238311e64e035ebf352">LL_RCC_SetSAIClockSource</a> (uint32_t SAIxSource)</td></tr>
<tr class="memdesc:ga40076a8498dfb238311e64e035ebf352"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure SAIx clock source @rmtoll CCIPR SAI1SEL LL_RCC_SetSAIClockSource.  <a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga40076a8498dfb238311e64e035ebf352">More...</a><br /></td></tr>
<tr class="separator:ga40076a8498dfb238311e64e035ebf352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7361e7d803625b5b5730d2fb62f1142"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gac7361e7d803625b5b5730d2fb62f1142">LL_RCC_SetI2SClockSource</a> (uint32_t I2SxSource)</td></tr>
<tr class="memdesc:gac7361e7d803625b5b5730d2fb62f1142"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure I2S clock source @rmtoll CCIPR I2S23SEL LL_RCC_SetI2SClockSource.  <a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gac7361e7d803625b5b5730d2fb62f1142">More...</a><br /></td></tr>
<tr class="separator:gac7361e7d803625b5b5730d2fb62f1142"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84816623364baa5eedd967cc8a34cd97"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga84816623364baa5eedd967cc8a34cd97">LL_RCC_SetRNGClockSource</a> (uint32_t RNGxSource)</td></tr>
<tr class="memdesc:ga84816623364baa5eedd967cc8a34cd97"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure RNG clock source @rmtoll CCIPR CLK48SEL LL_RCC_SetRNGClockSource.  <a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga84816623364baa5eedd967cc8a34cd97">More...</a><br /></td></tr>
<tr class="separator:ga84816623364baa5eedd967cc8a34cd97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc995cb54503060fa5ddd21ac2050f0f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gabc995cb54503060fa5ddd21ac2050f0f">LL_RCC_SetUSBClockSource</a> (uint32_t USBxSource)</td></tr>
<tr class="memdesc:gabc995cb54503060fa5ddd21ac2050f0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure USB clock source @rmtoll CCIPR CLK48SEL LL_RCC_SetUSBClockSource.  <a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gabc995cb54503060fa5ddd21ac2050f0f">More...</a><br /></td></tr>
<tr class="separator:gabc995cb54503060fa5ddd21ac2050f0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga805a723838574f6b0a0f7bfbf504c605"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga805a723838574f6b0a0f7bfbf504c605">LL_RCC_SetADCClockSource</a> (uint32_t ADCxSource)</td></tr>
<tr class="memdesc:ga805a723838574f6b0a0f7bfbf504c605"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure ADC clock source @rmtoll CCIPR ADC12SEL LL_RCC_SetADCClockSource<br  />
 CCIPR ADC345SEL LL_RCC_SetADCClockSource.  <a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga805a723838574f6b0a0f7bfbf504c605">More...</a><br /></td></tr>
<tr class="separator:ga805a723838574f6b0a0f7bfbf504c605"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75d659a6d7a98ef34b4444ddc57b5e7b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga75d659a6d7a98ef34b4444ddc57b5e7b">LL_RCC_GetUSARTClockSource</a> (uint32_t USARTx)</td></tr>
<tr class="memdesc:ga75d659a6d7a98ef34b4444ddc57b5e7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get USARTx clock source @rmtoll CCIPR USARTxSEL LL_RCC_GetUSARTClockSource.  <a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga75d659a6d7a98ef34b4444ddc57b5e7b">More...</a><br /></td></tr>
<tr class="separator:ga75d659a6d7a98ef34b4444ddc57b5e7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0f41525892cbb58c7df0eaafd5596f7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gaa0f41525892cbb58c7df0eaafd5596f7">LL_RCC_GetLPUARTClockSource</a> (uint32_t LPUARTx)</td></tr>
<tr class="memdesc:gaa0f41525892cbb58c7df0eaafd5596f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get LPUARTx clock source @rmtoll CCIPR LPUART1SEL LL_RCC_GetLPUARTClockSource.  <a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gaa0f41525892cbb58c7df0eaafd5596f7">More...</a><br /></td></tr>
<tr class="separator:gaa0f41525892cbb58c7df0eaafd5596f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad758b03a0bc66710b19b02b2337024ec"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gad758b03a0bc66710b19b02b2337024ec">LL_RCC_GetI2CClockSource</a> (uint32_t I2Cx)</td></tr>
<tr class="memdesc:gad758b03a0bc66710b19b02b2337024ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get I2Cx clock source @rmtoll CCIPR I2CxSEL LL_RCC_GetI2CClockSource.  <a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gad758b03a0bc66710b19b02b2337024ec">More...</a><br /></td></tr>
<tr class="separator:gad758b03a0bc66710b19b02b2337024ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc8d8c7f8d3660828000b0bbef9dacef"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gabc8d8c7f8d3660828000b0bbef9dacef">LL_RCC_GetLPTIMClockSource</a> (uint32_t LPTIMx)</td></tr>
<tr class="memdesc:gabc8d8c7f8d3660828000b0bbef9dacef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get LPTIMx clock source @rmtoll CCIPR LPTIMxSEL LL_RCC_GetLPTIMClockSource.  <a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gabc8d8c7f8d3660828000b0bbef9dacef">More...</a><br /></td></tr>
<tr class="separator:gabc8d8c7f8d3660828000b0bbef9dacef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga885fc4f302fc2c94d362c6f430c1f409"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga885fc4f302fc2c94d362c6f430c1f409">LL_RCC_GetSAIClockSource</a> (uint32_t SAIx)</td></tr>
<tr class="memdesc:ga885fc4f302fc2c94d362c6f430c1f409"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SAIx clock source @rmtoll CCIPR SAI1SEL LL_RCC_GetSAIClockSource.  <a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga885fc4f302fc2c94d362c6f430c1f409">More...</a><br /></td></tr>
<tr class="separator:ga885fc4f302fc2c94d362c6f430c1f409"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21a95ac87202467d9210b0cbdb3b1e96"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga21a95ac87202467d9210b0cbdb3b1e96">LL_RCC_GetI2SClockSource</a> (uint32_t I2Sx)</td></tr>
<tr class="memdesc:ga21a95ac87202467d9210b0cbdb3b1e96"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get I2Sx clock source @rmtoll CCIPR I2S23SEL LL_RCC_GetI2SClockSource.  <a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga21a95ac87202467d9210b0cbdb3b1e96">More...</a><br /></td></tr>
<tr class="separator:ga21a95ac87202467d9210b0cbdb3b1e96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d996455f1d3262334a768759c21dcb9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga2d996455f1d3262334a768759c21dcb9">LL_RCC_GetRNGClockSource</a> (uint32_t RNGx)</td></tr>
<tr class="memdesc:ga2d996455f1d3262334a768759c21dcb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get RNGx clock source @rmtoll CCIPR CLK48SEL LL_RCC_GetRNGClockSource.  <a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga2d996455f1d3262334a768759c21dcb9">More...</a><br /></td></tr>
<tr class="separator:ga2d996455f1d3262334a768759c21dcb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd2971a16f3fb323324233cdc1c20f76"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gadd2971a16f3fb323324233cdc1c20f76">LL_RCC_GetUSBClockSource</a> (uint32_t USBx)</td></tr>
<tr class="memdesc:gadd2971a16f3fb323324233cdc1c20f76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get USBx clock source @rmtoll CCIPR CLK48SEL LL_RCC_GetUSBClockSource.  <a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#gadd2971a16f3fb323324233cdc1c20f76">More...</a><br /></td></tr>
<tr class="separator:gadd2971a16f3fb323324233cdc1c20f76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cb85b3dbfb4a2dbf1d4954c5899af3d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga3cb85b3dbfb4a2dbf1d4954c5899af3d">LL_RCC_GetADCClockSource</a> (uint32_t ADCx)</td></tr>
<tr class="memdesc:ga3cb85b3dbfb4a2dbf1d4954c5899af3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get ADCx clock source @rmtoll CCIPR ADCSEL LL_RCC_GetADCClockSource.  <a href="group___r_c_c___l_l___e_f___peripheral___clock___source.html#ga3cb85b3dbfb4a2dbf1d4954c5899af3d">More...</a><br /></td></tr>
<tr class="separator:ga3cb85b3dbfb4a2dbf1d4954c5899af3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5916910fa30029f1741fa6835d23db6b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___r_t_c.html#ga5916910fa30029f1741fa6835d23db6b">LL_RCC_SetRTCClockSource</a> (uint32_t Source)</td></tr>
<tr class="memdesc:ga5916910fa30029f1741fa6835d23db6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set RTC Clock Source.  <a href="group___r_c_c___l_l___e_f___r_t_c.html#ga5916910fa30029f1741fa6835d23db6b">More...</a><br /></td></tr>
<tr class="separator:ga5916910fa30029f1741fa6835d23db6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a628a30073b69f94c6141ecd58295d6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___r_t_c.html#ga2a628a30073b69f94c6141ecd58295d6">LL_RCC_GetRTCClockSource</a> (void)</td></tr>
<tr class="memdesc:ga2a628a30073b69f94c6141ecd58295d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get RTC Clock Source @rmtoll BDCR RTCSEL LL_RCC_GetRTCClockSource.  <a href="group___r_c_c___l_l___e_f___r_t_c.html#ga2a628a30073b69f94c6141ecd58295d6">More...</a><br /></td></tr>
<tr class="separator:ga2a628a30073b69f94c6141ecd58295d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd55bc3513e4b60cf5341efb57d49789"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___r_t_c.html#gafd55bc3513e4b60cf5341efb57d49789">LL_RCC_EnableRTC</a> (void)</td></tr>
<tr class="memdesc:gafd55bc3513e4b60cf5341efb57d49789"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable RTC @rmtoll BDCR RTCEN LL_RCC_EnableRTC.  <a href="group___r_c_c___l_l___e_f___r_t_c.html#gafd55bc3513e4b60cf5341efb57d49789">More...</a><br /></td></tr>
<tr class="separator:gafd55bc3513e4b60cf5341efb57d49789"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb6141a9d0d986192babfb1b5b0849b5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___r_t_c.html#gacb6141a9d0d986192babfb1b5b0849b5">LL_RCC_DisableRTC</a> (void)</td></tr>
<tr class="memdesc:gacb6141a9d0d986192babfb1b5b0849b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable RTC @rmtoll BDCR RTCEN LL_RCC_DisableRTC.  <a href="group___r_c_c___l_l___e_f___r_t_c.html#gacb6141a9d0d986192babfb1b5b0849b5">More...</a><br /></td></tr>
<tr class="separator:gacb6141a9d0d986192babfb1b5b0849b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47fad22a32a0f7132868e28289b16f88"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___r_t_c.html#ga47fad22a32a0f7132868e28289b16f88">LL_RCC_IsEnabledRTC</a> (void)</td></tr>
<tr class="memdesc:ga47fad22a32a0f7132868e28289b16f88"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if RTC has been enabled or not @rmtoll BDCR RTCEN LL_RCC_IsEnabledRTC.  <a href="group___r_c_c___l_l___e_f___r_t_c.html#ga47fad22a32a0f7132868e28289b16f88">More...</a><br /></td></tr>
<tr class="separator:ga47fad22a32a0f7132868e28289b16f88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga227a3b3aa0575d595313790175e76435"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___r_t_c.html#ga227a3b3aa0575d595313790175e76435">LL_RCC_ForceBackupDomainReset</a> (void)</td></tr>
<tr class="memdesc:ga227a3b3aa0575d595313790175e76435"><td class="mdescLeft">&#160;</td><td class="mdescRight">Force the Backup domain reset @rmtoll BDCR BDRST LL_RCC_ForceBackupDomainReset.  <a href="group___r_c_c___l_l___e_f___r_t_c.html#ga227a3b3aa0575d595313790175e76435">More...</a><br /></td></tr>
<tr class="separator:ga227a3b3aa0575d595313790175e76435"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac52a1db0154301559c493145c3e5a37d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___r_t_c.html#gac52a1db0154301559c493145c3e5a37d">LL_RCC_ReleaseBackupDomainReset</a> (void)</td></tr>
<tr class="memdesc:gac52a1db0154301559c493145c3e5a37d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Release the Backup domain reset @rmtoll BDCR BDRST LL_RCC_ReleaseBackupDomainReset.  <a href="group___r_c_c___l_l___e_f___r_t_c.html#gac52a1db0154301559c493145c3e5a37d">More...</a><br /></td></tr>
<tr class="separator:gac52a1db0154301559c493145c3e5a37d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86d714579aac9b2f9b3216b6825c369b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#ga86d714579aac9b2f9b3216b6825c369b">LL_RCC_PLL_Enable</a> (void)</td></tr>
<tr class="memdesc:ga86d714579aac9b2f9b3216b6825c369b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable PLL @rmtoll CR PLLON LL_RCC_PLL_Enable.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#ga86d714579aac9b2f9b3216b6825c369b">More...</a><br /></td></tr>
<tr class="separator:ga86d714579aac9b2f9b3216b6825c369b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e3b0e21f16147d992e0df9b87c410bd"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#ga9e3b0e21f16147d992e0df9b87c410bd">LL_RCC_PLL_Disable</a> (void)</td></tr>
<tr class="memdesc:ga9e3b0e21f16147d992e0df9b87c410bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable PLL.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#ga9e3b0e21f16147d992e0df9b87c410bd">More...</a><br /></td></tr>
<tr class="separator:ga9e3b0e21f16147d992e0df9b87c410bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86334eeeb7d86032a1087bf1b0fb1860"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#ga86334eeeb7d86032a1087bf1b0fb1860">LL_RCC_PLL_IsReady</a> (void)</td></tr>
<tr class="memdesc:ga86334eeeb7d86032a1087bf1b0fb1860"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if PLL Ready @rmtoll CR PLLRDY LL_RCC_PLL_IsReady.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#ga86334eeeb7d86032a1087bf1b0fb1860">More...</a><br /></td></tr>
<tr class="separator:ga86334eeeb7d86032a1087bf1b0fb1860"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2750df8ba57b39f426e73de366444bd2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#ga2750df8ba57b39f426e73de366444bd2">LL_RCC_PLL_ConfigDomain_SYS</a> (uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)</td></tr>
<tr class="memdesc:ga2750df8ba57b39f426e73de366444bd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure PLL used for SYSCLK Domain.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#ga2750df8ba57b39f426e73de366444bd2">More...</a><br /></td></tr>
<tr class="separator:ga2750df8ba57b39f426e73de366444bd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga721b467fddb230113bfd9d78ea682483"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#ga721b467fddb230113bfd9d78ea682483">LL_RCC_PLL_ConfigDomain_ADC</a> (uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP)</td></tr>
<tr class="memdesc:ga721b467fddb230113bfd9d78ea682483"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure PLL used for ADC domain clock.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#ga721b467fddb230113bfd9d78ea682483">More...</a><br /></td></tr>
<tr class="separator:ga721b467fddb230113bfd9d78ea682483"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5073ee320f5b0711bba681f9364f46ec"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#ga5073ee320f5b0711bba681f9364f46ec">LL_RCC_PLL_ConfigDomain_48M</a> (uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLQ)</td></tr>
<tr class="memdesc:ga5073ee320f5b0711bba681f9364f46ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure PLL used for 48Mhz domain clock.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#ga5073ee320f5b0711bba681f9364f46ec">More...</a><br /></td></tr>
<tr class="separator:ga5073ee320f5b0711bba681f9364f46ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab03a55b3dfe05c5901bbd9b6c6fee0a0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#gab03a55b3dfe05c5901bbd9b6c6fee0a0">LL_RCC_PLL_SetMainSource</a> (uint32_t PLLSource)</td></tr>
<tr class="memdesc:gab03a55b3dfe05c5901bbd9b6c6fee0a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure PLL clock source @rmtoll PLLCFGR PLLSRC LL_RCC_PLL_SetMainSource.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#gab03a55b3dfe05c5901bbd9b6c6fee0a0">More...</a><br /></td></tr>
<tr class="separator:gab03a55b3dfe05c5901bbd9b6c6fee0a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d9b3802b37694ec9290e80438637a85"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#ga9d9b3802b37694ec9290e80438637a85">LL_RCC_PLL_GetMainSource</a> (void)</td></tr>
<tr class="memdesc:ga9d9b3802b37694ec9290e80438637a85"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the oscillator used as PLL clock source. @rmtoll PLLCFGR PLLSRC LL_RCC_PLL_GetMainSource.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#ga9d9b3802b37694ec9290e80438637a85">More...</a><br /></td></tr>
<tr class="separator:ga9d9b3802b37694ec9290e80438637a85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6a634beb13d8d21b62ba996eeab53c4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#gad6a634beb13d8d21b62ba996eeab53c4">LL_RCC_PLL_GetN</a> (void)</td></tr>
<tr class="memdesc:gad6a634beb13d8d21b62ba996eeab53c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Main PLL multiplication factor for VCO @rmtoll PLLCFGR PLLN LL_RCC_PLL_GetN.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#gad6a634beb13d8d21b62ba996eeab53c4">More...</a><br /></td></tr>
<tr class="separator:gad6a634beb13d8d21b62ba996eeab53c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99fe1b554c8f04d8fed520689c3ec3b8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#ga99fe1b554c8f04d8fed520689c3ec3b8">LL_RCC_PLL_GetP</a> (void)</td></tr>
<tr class="memdesc:ga99fe1b554c8f04d8fed520689c3ec3b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Main PLL division factor for PLLP.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#ga99fe1b554c8f04d8fed520689c3ec3b8">More...</a><br /></td></tr>
<tr class="separator:ga99fe1b554c8f04d8fed520689c3ec3b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fa76fbe2c7f4db07eee43dc259c53fd"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#ga2fa76fbe2c7f4db07eee43dc259c53fd">LL_RCC_PLL_GetQ</a> (void)</td></tr>
<tr class="memdesc:ga2fa76fbe2c7f4db07eee43dc259c53fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Main PLL division factor for PLLQ.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#ga2fa76fbe2c7f4db07eee43dc259c53fd">More...</a><br /></td></tr>
<tr class="separator:ga2fa76fbe2c7f4db07eee43dc259c53fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2eda08d7c23715c04620e5dfac0fd1d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#gab2eda08d7c23715c04620e5dfac0fd1d">LL_RCC_PLL_GetR</a> (void)</td></tr>
<tr class="memdesc:gab2eda08d7c23715c04620e5dfac0fd1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Main PLL division factor for PLLR.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#gab2eda08d7c23715c04620e5dfac0fd1d">More...</a><br /></td></tr>
<tr class="separator:gab2eda08d7c23715c04620e5dfac0fd1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d5975a2bb7111ff9dc46cfbffd3d832"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#ga0d5975a2bb7111ff9dc46cfbffd3d832">LL_RCC_PLL_GetDivider</a> (void)</td></tr>
<tr class="memdesc:ga0d5975a2bb7111ff9dc46cfbffd3d832"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Division factor for the main PLL and other PLL @rmtoll PLLCFGR PLLM LL_RCC_PLL_GetDivider.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#ga0d5975a2bb7111ff9dc46cfbffd3d832">More...</a><br /></td></tr>
<tr class="separator:ga0d5975a2bb7111ff9dc46cfbffd3d832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcb759b1d1f25ffb7625a30cd5b9cafa"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#gabcb759b1d1f25ffb7625a30cd5b9cafa">LL_RCC_PLL_EnableDomain_ADC</a> (void)</td></tr>
<tr class="memdesc:gabcb759b1d1f25ffb7625a30cd5b9cafa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable PLL output mapped on ADC domain clock @rmtoll PLLCFGR PLLPEN LL_RCC_PLL_EnableDomain_ADC.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#gabcb759b1d1f25ffb7625a30cd5b9cafa">More...</a><br /></td></tr>
<tr class="separator:gabcb759b1d1f25ffb7625a30cd5b9cafa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d08058714eed86b99b64833dcfdc89d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#ga6d08058714eed86b99b64833dcfdc89d">LL_RCC_PLL_DisableDomain_ADC</a> (void)</td></tr>
<tr class="memdesc:ga6d08058714eed86b99b64833dcfdc89d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable PLL output mapped on ADC domain clock.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#ga6d08058714eed86b99b64833dcfdc89d">More...</a><br /></td></tr>
<tr class="separator:ga6d08058714eed86b99b64833dcfdc89d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70f96967bb551a506fca31eb0840a1be"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#ga70f96967bb551a506fca31eb0840a1be">LL_RCC_PLL_IsEnabledDomain_ADC</a> (void)</td></tr>
<tr class="memdesc:ga70f96967bb551a506fca31eb0840a1be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if PLL output mapped on ADC domain clock is enabled @rmtoll PLLCFGR PLLPEN LL_RCC_PLL_IsEnabledDomain_ADC.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#ga70f96967bb551a506fca31eb0840a1be">More...</a><br /></td></tr>
<tr class="separator:ga70f96967bb551a506fca31eb0840a1be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1ee48fdb4cfaf2d758b5e169b4f51e9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#gaf1ee48fdb4cfaf2d758b5e169b4f51e9">LL_RCC_PLL_EnableDomain_48M</a> (void)</td></tr>
<tr class="memdesc:gaf1ee48fdb4cfaf2d758b5e169b4f51e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable PLL output mapped on 48MHz domain clock @rmtoll PLLCFGR PLLQEN LL_RCC_PLL_EnableDomain_48M.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#gaf1ee48fdb4cfaf2d758b5e169b4f51e9">More...</a><br /></td></tr>
<tr class="separator:gaf1ee48fdb4cfaf2d758b5e169b4f51e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ded7a3fe19720a3818098b097a6d777"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#ga4ded7a3fe19720a3818098b097a6d777">LL_RCC_PLL_DisableDomain_48M</a> (void)</td></tr>
<tr class="memdesc:ga4ded7a3fe19720a3818098b097a6d777"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable PLL output mapped on 48MHz domain clock.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#ga4ded7a3fe19720a3818098b097a6d777">More...</a><br /></td></tr>
<tr class="separator:ga4ded7a3fe19720a3818098b097a6d777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37de31cae3138fb9557f1f7a5c1d4097"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#ga37de31cae3138fb9557f1f7a5c1d4097">LL_RCC_PLL_IsEnabledDomain_48M</a> (void)</td></tr>
<tr class="memdesc:ga37de31cae3138fb9557f1f7a5c1d4097"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if PLL output mapped on 48MHz domain clock is enabled @rmtoll PLLCFGR PLLQEN LL_RCC_PLL_IsEnabledDomain_48M.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#ga37de31cae3138fb9557f1f7a5c1d4097">More...</a><br /></td></tr>
<tr class="separator:ga37de31cae3138fb9557f1f7a5c1d4097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaed1b53cb0a74900e6636eaa447e421"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#gacaed1b53cb0a74900e6636eaa447e421">LL_RCC_PLL_EnableDomain_SYS</a> (void)</td></tr>
<tr class="memdesc:gacaed1b53cb0a74900e6636eaa447e421"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable PLL output mapped on SYSCLK domain @rmtoll PLLCFGR PLLREN LL_RCC_PLL_EnableDomain_SYS.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#gacaed1b53cb0a74900e6636eaa447e421">More...</a><br /></td></tr>
<tr class="separator:gacaed1b53cb0a74900e6636eaa447e421"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88b78c3e1c52643b0770e59fa6b27b30"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#ga88b78c3e1c52643b0770e59fa6b27b30">LL_RCC_PLL_DisableDomain_SYS</a> (void)</td></tr>
<tr class="memdesc:ga88b78c3e1c52643b0770e59fa6b27b30"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable PLL output mapped on SYSCLK domain.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#ga88b78c3e1c52643b0770e59fa6b27b30">More...</a><br /></td></tr>
<tr class="separator:ga88b78c3e1c52643b0770e59fa6b27b30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcbd16f33a9493c356620b6fb1accc37"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___p_l_l.html#gabcbd16f33a9493c356620b6fb1accc37">LL_RCC_PLL_IsEnabledDomain_SYS</a> (void)</td></tr>
<tr class="memdesc:gabcbd16f33a9493c356620b6fb1accc37"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if PLL output mapped on SYSCLK domain clock is enabled @rmtoll PLLCFGR PLLREN LL_RCC_PLL_IsEnabledDomain_SYS.  <a href="group___r_c_c___l_l___e_f___p_l_l.html#gabcbd16f33a9493c356620b6fb1accc37">More...</a><br /></td></tr>
<tr class="separator:gabcbd16f33a9493c356620b6fb1accc37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59419749c6b98cd0e35346cb0dd521ce"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga59419749c6b98cd0e35346cb0dd521ce">LL_RCC_ClearFlag_LSIRDY</a> (void)</td></tr>
<tr class="memdesc:ga59419749c6b98cd0e35346cb0dd521ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear LSI ready interrupt flag @rmtoll CICR LSIRDYC LL_RCC_ClearFlag_LSIRDY.  <a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga59419749c6b98cd0e35346cb0dd521ce">More...</a><br /></td></tr>
<tr class="separator:ga59419749c6b98cd0e35346cb0dd521ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga199e2bf0b316d313385cd7daab65150b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga199e2bf0b316d313385cd7daab65150b">LL_RCC_ClearFlag_LSERDY</a> (void)</td></tr>
<tr class="memdesc:ga199e2bf0b316d313385cd7daab65150b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear LSE ready interrupt flag @rmtoll CICR LSERDYC LL_RCC_ClearFlag_LSERDY.  <a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga199e2bf0b316d313385cd7daab65150b">More...</a><br /></td></tr>
<tr class="separator:ga199e2bf0b316d313385cd7daab65150b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga864ca67fd541996b3698a26fce641fb6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga864ca67fd541996b3698a26fce641fb6">LL_RCC_ClearFlag_HSIRDY</a> (void)</td></tr>
<tr class="memdesc:ga864ca67fd541996b3698a26fce641fb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear HSI ready interrupt flag @rmtoll CICR HSIRDYC LL_RCC_ClearFlag_HSIRDY.  <a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga864ca67fd541996b3698a26fce641fb6">More...</a><br /></td></tr>
<tr class="separator:ga864ca67fd541996b3698a26fce641fb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae05d5688ca8491724652ab6243685c65"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#gae05d5688ca8491724652ab6243685c65">LL_RCC_ClearFlag_HSERDY</a> (void)</td></tr>
<tr class="memdesc:gae05d5688ca8491724652ab6243685c65"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear HSE ready interrupt flag @rmtoll CICR HSERDYC LL_RCC_ClearFlag_HSERDY.  <a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#gae05d5688ca8491724652ab6243685c65">More...</a><br /></td></tr>
<tr class="separator:gae05d5688ca8491724652ab6243685c65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1b4e9e482781bd59f8ea7f573694fbc"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#gac1b4e9e482781bd59f8ea7f573694fbc">LL_RCC_ClearFlag_PLLRDY</a> (void)</td></tr>
<tr class="memdesc:gac1b4e9e482781bd59f8ea7f573694fbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear PLL ready interrupt flag @rmtoll CICR PLLRDYC LL_RCC_ClearFlag_PLLRDY.  <a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#gac1b4e9e482781bd59f8ea7f573694fbc">More...</a><br /></td></tr>
<tr class="separator:gac1b4e9e482781bd59f8ea7f573694fbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab720be8166a7f08639d8a0e5476a8078"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#gab720be8166a7f08639d8a0e5476a8078">LL_RCC_ClearFlag_HSI48RDY</a> (void)</td></tr>
<tr class="memdesc:gab720be8166a7f08639d8a0e5476a8078"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear HSI48 ready interrupt flag @rmtoll CICR HSI48RDYC LL_RCC_ClearFlag_HSI48RDY.  <a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#gab720be8166a7f08639d8a0e5476a8078">More...</a><br /></td></tr>
<tr class="separator:gab720be8166a7f08639d8a0e5476a8078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabc9f1f6f55e23c9a7c3d8f7dabca4df"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#gaabc9f1f6f55e23c9a7c3d8f7dabca4df">LL_RCC_ClearFlag_HSECSS</a> (void)</td></tr>
<tr class="memdesc:gaabc9f1f6f55e23c9a7c3d8f7dabca4df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Clock security system interrupt flag @rmtoll CICR CSSC LL_RCC_ClearFlag_HSECSS.  <a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#gaabc9f1f6f55e23c9a7c3d8f7dabca4df">More...</a><br /></td></tr>
<tr class="separator:gaabc9f1f6f55e23c9a7c3d8f7dabca4df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59e12ff611d18a1a937425f507b59955"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga59e12ff611d18a1a937425f507b59955">LL_RCC_ClearFlag_LSECSS</a> (void)</td></tr>
<tr class="memdesc:ga59e12ff611d18a1a937425f507b59955"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear LSE Clock security system interrupt flag @rmtoll CICR LSECSSC LL_RCC_ClearFlag_LSECSS.  <a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga59e12ff611d18a1a937425f507b59955">More...</a><br /></td></tr>
<tr class="separator:ga59e12ff611d18a1a937425f507b59955"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40cc11ad218ea6afe9a357d2ba842db0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga40cc11ad218ea6afe9a357d2ba842db0">LL_RCC_IsActiveFlag_LSIRDY</a> (void)</td></tr>
<tr class="memdesc:ga40cc11ad218ea6afe9a357d2ba842db0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if LSI ready interrupt occurred or not @rmtoll CIFR LSIRDYF LL_RCC_IsActiveFlag_LSIRDY.  <a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga40cc11ad218ea6afe9a357d2ba842db0">More...</a><br /></td></tr>
<tr class="separator:ga40cc11ad218ea6afe9a357d2ba842db0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c57d5122b8aeac3a3743cec6abf00c0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga2c57d5122b8aeac3a3743cec6abf00c0">LL_RCC_IsActiveFlag_LSERDY</a> (void)</td></tr>
<tr class="memdesc:ga2c57d5122b8aeac3a3743cec6abf00c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if LSE ready interrupt occurred or not @rmtoll CIFR LSERDYF LL_RCC_IsActiveFlag_LSERDY.  <a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga2c57d5122b8aeac3a3743cec6abf00c0">More...</a><br /></td></tr>
<tr class="separator:ga2c57d5122b8aeac3a3743cec6abf00c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8adac88d2ed06a18eaecb7aeeb35fea5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga8adac88d2ed06a18eaecb7aeeb35fea5">LL_RCC_IsActiveFlag_HSIRDY</a> (void)</td></tr>
<tr class="memdesc:ga8adac88d2ed06a18eaecb7aeeb35fea5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if HSI ready interrupt occurred or not @rmtoll CIFR HSIRDYF LL_RCC_IsActiveFlag_HSIRDY.  <a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga8adac88d2ed06a18eaecb7aeeb35fea5">More...</a><br /></td></tr>
<tr class="separator:ga8adac88d2ed06a18eaecb7aeeb35fea5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga776f8f14237167c515e37ae8d4a4dc1c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga776f8f14237167c515e37ae8d4a4dc1c">LL_RCC_IsActiveFlag_HSERDY</a> (void)</td></tr>
<tr class="memdesc:ga776f8f14237167c515e37ae8d4a4dc1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if HSE ready interrupt occurred or not @rmtoll CIFR HSERDYF LL_RCC_IsActiveFlag_HSERDY.  <a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga776f8f14237167c515e37ae8d4a4dc1c">More...</a><br /></td></tr>
<tr class="separator:ga776f8f14237167c515e37ae8d4a4dc1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeffbf3feb91809ca66880737cb0043f0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#gaeffbf3feb91809ca66880737cb0043f0">LL_RCC_IsActiveFlag_PLLRDY</a> (void)</td></tr>
<tr class="memdesc:gaeffbf3feb91809ca66880737cb0043f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if PLL ready interrupt occurred or not @rmtoll CIFR PLLRDYF LL_RCC_IsActiveFlag_PLLRDY.  <a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#gaeffbf3feb91809ca66880737cb0043f0">More...</a><br /></td></tr>
<tr class="separator:gaeffbf3feb91809ca66880737cb0043f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga077ad7472f9bfdb96536f8617670c974"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga077ad7472f9bfdb96536f8617670c974">LL_RCC_IsActiveFlag_HSI48RDY</a> (void)</td></tr>
<tr class="memdesc:ga077ad7472f9bfdb96536f8617670c974"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if HSI48 ready interrupt occurred or not @rmtoll CIR HSI48RDYF LL_RCC_IsActiveFlag_HSI48RDY.  <a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga077ad7472f9bfdb96536f8617670c974">More...</a><br /></td></tr>
<tr class="separator:ga077ad7472f9bfdb96536f8617670c974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28c7daaeb707dcf1a6e1487f37314e74"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga28c7daaeb707dcf1a6e1487f37314e74">LL_RCC_IsActiveFlag_HSECSS</a> (void)</td></tr>
<tr class="memdesc:ga28c7daaeb707dcf1a6e1487f37314e74"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if Clock security system interrupt occurred or not @rmtoll CIFR CSSF LL_RCC_IsActiveFlag_HSECSS.  <a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga28c7daaeb707dcf1a6e1487f37314e74">More...</a><br /></td></tr>
<tr class="separator:ga28c7daaeb707dcf1a6e1487f37314e74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75256a4edeb3869e15056b8b3975e92d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga75256a4edeb3869e15056b8b3975e92d">LL_RCC_IsActiveFlag_LSECSS</a> (void)</td></tr>
<tr class="memdesc:ga75256a4edeb3869e15056b8b3975e92d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if LSE Clock security system interrupt occurred or not @rmtoll CIFR LSECSSF LL_RCC_IsActiveFlag_LSECSS.  <a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga75256a4edeb3869e15056b8b3975e92d">More...</a><br /></td></tr>
<tr class="separator:ga75256a4edeb3869e15056b8b3975e92d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f59d03837414fda32efaf766a756a57"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga1f59d03837414fda32efaf766a756a57">LL_RCC_IsActiveFlag_IWDGRST</a> (void)</td></tr>
<tr class="memdesc:ga1f59d03837414fda32efaf766a756a57"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if RCC flag Independent Watchdog reset is set or not. @rmtoll CSR IWDGRSTF LL_RCC_IsActiveFlag_IWDGRST.  <a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga1f59d03837414fda32efaf766a756a57">More...</a><br /></td></tr>
<tr class="separator:ga1f59d03837414fda32efaf766a756a57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b21463ff921d3c6df3260161d097f03"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga7b21463ff921d3c6df3260161d097f03">LL_RCC_IsActiveFlag_LPWRRST</a> (void)</td></tr>
<tr class="memdesc:ga7b21463ff921d3c6df3260161d097f03"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if RCC flag Low Power reset is set or not. @rmtoll CSR LPWRRSTF LL_RCC_IsActiveFlag_LPWRRST.  <a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga7b21463ff921d3c6df3260161d097f03">More...</a><br /></td></tr>
<tr class="separator:ga7b21463ff921d3c6df3260161d097f03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga892f827893a8a11d8af24d561574c9a1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga892f827893a8a11d8af24d561574c9a1">LL_RCC_IsActiveFlag_OBLRST</a> (void)</td></tr>
<tr class="memdesc:ga892f827893a8a11d8af24d561574c9a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if RCC flag Option byte reset is set or not. @rmtoll CSR OBLRSTF LL_RCC_IsActiveFlag_OBLRST.  <a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga892f827893a8a11d8af24d561574c9a1">More...</a><br /></td></tr>
<tr class="separator:ga892f827893a8a11d8af24d561574c9a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2efd60d7f7935b86a4d3d380ac3b6298"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga2efd60d7f7935b86a4d3d380ac3b6298">LL_RCC_IsActiveFlag_PINRST</a> (void)</td></tr>
<tr class="memdesc:ga2efd60d7f7935b86a4d3d380ac3b6298"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if RCC flag Pin reset is set or not. @rmtoll CSR PINRSTF LL_RCC_IsActiveFlag_PINRST.  <a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga2efd60d7f7935b86a4d3d380ac3b6298">More...</a><br /></td></tr>
<tr class="separator:ga2efd60d7f7935b86a4d3d380ac3b6298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cc90ee97c37c0ab453b70fc429a840c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga3cc90ee97c37c0ab453b70fc429a840c">LL_RCC_IsActiveFlag_SFTRST</a> (void)</td></tr>
<tr class="memdesc:ga3cc90ee97c37c0ab453b70fc429a840c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if RCC flag Software reset is set or not. @rmtoll CSR SFTRSTF LL_RCC_IsActiveFlag_SFTRST.  <a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga3cc90ee97c37c0ab453b70fc429a840c">More...</a><br /></td></tr>
<tr class="separator:ga3cc90ee97c37c0ab453b70fc429a840c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77b73340c1ea5ce32f4e06b7af655ab1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga77b73340c1ea5ce32f4e06b7af655ab1">LL_RCC_IsActiveFlag_WWDGRST</a> (void)</td></tr>
<tr class="memdesc:ga77b73340c1ea5ce32f4e06b7af655ab1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if RCC flag Window Watchdog reset is set or not. @rmtoll CSR WWDGRSTF LL_RCC_IsActiveFlag_WWDGRST.  <a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga77b73340c1ea5ce32f4e06b7af655ab1">More...</a><br /></td></tr>
<tr class="separator:ga77b73340c1ea5ce32f4e06b7af655ab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b1da3c3690c268b28f120bfd7c3857f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga0b1da3c3690c268b28f120bfd7c3857f">LL_RCC_IsActiveFlag_BORRST</a> (void)</td></tr>
<tr class="memdesc:ga0b1da3c3690c268b28f120bfd7c3857f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if RCC flag BOR reset is set or not. @rmtoll CSR BORRSTF LL_RCC_IsActiveFlag_BORRST.  <a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga0b1da3c3690c268b28f120bfd7c3857f">More...</a><br /></td></tr>
<tr class="separator:ga0b1da3c3690c268b28f120bfd7c3857f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a420ff865f5aac33a3ab6956add866a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga5a420ff865f5aac33a3ab6956add866a">LL_RCC_ClearResetFlags</a> (void)</td></tr>
<tr class="memdesc:ga5a420ff865f5aac33a3ab6956add866a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set RMVF bit to clear the reset flags. @rmtoll CSR RMVF LL_RCC_ClearResetFlags.  <a href="group___r_c_c___l_l___e_f___f_l_a_g___management.html#ga5a420ff865f5aac33a3ab6956add866a">More...</a><br /></td></tr>
<tr class="separator:ga5a420ff865f5aac33a3ab6956add866a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafe55dd64d4da300ce613afca3f7ba66"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___i_t___management.html#gaafe55dd64d4da300ce613afca3f7ba66">LL_RCC_EnableIT_LSIRDY</a> (void)</td></tr>
<tr class="memdesc:gaafe55dd64d4da300ce613afca3f7ba66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable LSI ready interrupt @rmtoll CIER LSIRDYIE LL_RCC_EnableIT_LSIRDY.  <a href="group___r_c_c___l_l___e_f___i_t___management.html#gaafe55dd64d4da300ce613afca3f7ba66">More...</a><br /></td></tr>
<tr class="separator:gaafe55dd64d4da300ce613afca3f7ba66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5623fca17b94ba2c0cb92257acff82be"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___i_t___management.html#ga5623fca17b94ba2c0cb92257acff82be">LL_RCC_EnableIT_LSERDY</a> (void)</td></tr>
<tr class="memdesc:ga5623fca17b94ba2c0cb92257acff82be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable LSE ready interrupt @rmtoll CIER LSERDYIE LL_RCC_EnableIT_LSERDY.  <a href="group___r_c_c___l_l___e_f___i_t___management.html#ga5623fca17b94ba2c0cb92257acff82be">More...</a><br /></td></tr>
<tr class="separator:ga5623fca17b94ba2c0cb92257acff82be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37bf674135c2aba7f1a4dc9e6eebbbe1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___i_t___management.html#ga37bf674135c2aba7f1a4dc9e6eebbbe1">LL_RCC_EnableIT_HSIRDY</a> (void)</td></tr>
<tr class="memdesc:ga37bf674135c2aba7f1a4dc9e6eebbbe1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable HSI ready interrupt @rmtoll CIER HSIRDYIE LL_RCC_EnableIT_HSIRDY.  <a href="group___r_c_c___l_l___e_f___i_t___management.html#ga37bf674135c2aba7f1a4dc9e6eebbbe1">More...</a><br /></td></tr>
<tr class="separator:ga37bf674135c2aba7f1a4dc9e6eebbbe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga237dba6e7cfc2ce2db8293948b5955e0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___i_t___management.html#ga237dba6e7cfc2ce2db8293948b5955e0">LL_RCC_EnableIT_HSERDY</a> (void)</td></tr>
<tr class="memdesc:ga237dba6e7cfc2ce2db8293948b5955e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable HSE ready interrupt @rmtoll CIER HSERDYIE LL_RCC_EnableIT_HSERDY.  <a href="group___r_c_c___l_l___e_f___i_t___management.html#ga237dba6e7cfc2ce2db8293948b5955e0">More...</a><br /></td></tr>
<tr class="separator:ga237dba6e7cfc2ce2db8293948b5955e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4a5f02eec2dc17771b5a832c8f7cc20"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___i_t___management.html#gab4a5f02eec2dc17771b5a832c8f7cc20">LL_RCC_EnableIT_PLLRDY</a> (void)</td></tr>
<tr class="memdesc:gab4a5f02eec2dc17771b5a832c8f7cc20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable PLL ready interrupt @rmtoll CIER PLLRDYIE LL_RCC_EnableIT_PLLRDY.  <a href="group___r_c_c___l_l___e_f___i_t___management.html#gab4a5f02eec2dc17771b5a832c8f7cc20">More...</a><br /></td></tr>
<tr class="separator:gab4a5f02eec2dc17771b5a832c8f7cc20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac035d09727cf565eaf1a28edcac6f305"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___i_t___management.html#gac035d09727cf565eaf1a28edcac6f305">LL_RCC_EnableIT_HSI48RDY</a> (void)</td></tr>
<tr class="memdesc:gac035d09727cf565eaf1a28edcac6f305"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable HSI48 ready interrupt @rmtoll CIER HSI48RDYIE LL_RCC_EnableIT_HSI48RDY.  <a href="group___r_c_c___l_l___e_f___i_t___management.html#gac035d09727cf565eaf1a28edcac6f305">More...</a><br /></td></tr>
<tr class="separator:gac035d09727cf565eaf1a28edcac6f305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d00ac4b072e6e1422f67d7e3595d9de"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___i_t___management.html#ga5d00ac4b072e6e1422f67d7e3595d9de">LL_RCC_EnableIT_LSECSS</a> (void)</td></tr>
<tr class="memdesc:ga5d00ac4b072e6e1422f67d7e3595d9de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable LSE clock security system interrupt @rmtoll CIER LSECSSIE LL_RCC_EnableIT_LSECSS.  <a href="group___r_c_c___l_l___e_f___i_t___management.html#ga5d00ac4b072e6e1422f67d7e3595d9de">More...</a><br /></td></tr>
<tr class="separator:ga5d00ac4b072e6e1422f67d7e3595d9de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7ee6c86ab3c267e951d668d384c985f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___i_t___management.html#gad7ee6c86ab3c267e951d668d384c985f">LL_RCC_DisableIT_LSIRDY</a> (void)</td></tr>
<tr class="memdesc:gad7ee6c86ab3c267e951d668d384c985f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable LSI ready interrupt @rmtoll CIER LSIRDYIE LL_RCC_DisableIT_LSIRDY.  <a href="group___r_c_c___l_l___e_f___i_t___management.html#gad7ee6c86ab3c267e951d668d384c985f">More...</a><br /></td></tr>
<tr class="separator:gad7ee6c86ab3c267e951d668d384c985f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad493f92dcecd124f9faaa76fd7710e9a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___i_t___management.html#gad493f92dcecd124f9faaa76fd7710e9a">LL_RCC_DisableIT_LSERDY</a> (void)</td></tr>
<tr class="memdesc:gad493f92dcecd124f9faaa76fd7710e9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable LSE ready interrupt @rmtoll CIER LSERDYIE LL_RCC_DisableIT_LSERDY.  <a href="group___r_c_c___l_l___e_f___i_t___management.html#gad493f92dcecd124f9faaa76fd7710e9a">More...</a><br /></td></tr>
<tr class="separator:gad493f92dcecd124f9faaa76fd7710e9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81e030cb31b2e1cc5138b19bda80571e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___i_t___management.html#ga81e030cb31b2e1cc5138b19bda80571e">LL_RCC_DisableIT_HSIRDY</a> (void)</td></tr>
<tr class="memdesc:ga81e030cb31b2e1cc5138b19bda80571e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable HSI ready interrupt @rmtoll CIER HSIRDYIE LL_RCC_DisableIT_HSIRDY.  <a href="group___r_c_c___l_l___e_f___i_t___management.html#ga81e030cb31b2e1cc5138b19bda80571e">More...</a><br /></td></tr>
<tr class="separator:ga81e030cb31b2e1cc5138b19bda80571e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65d995145544b397d216df77846883c8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___i_t___management.html#ga65d995145544b397d216df77846883c8">LL_RCC_DisableIT_HSERDY</a> (void)</td></tr>
<tr class="memdesc:ga65d995145544b397d216df77846883c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable HSE ready interrupt @rmtoll CIER HSERDYIE LL_RCC_DisableIT_HSERDY.  <a href="group___r_c_c___l_l___e_f___i_t___management.html#ga65d995145544b397d216df77846883c8">More...</a><br /></td></tr>
<tr class="separator:ga65d995145544b397d216df77846883c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf678409ed4633ae53cf2edf3e16995d6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___i_t___management.html#gaf678409ed4633ae53cf2edf3e16995d6">LL_RCC_DisableIT_PLLRDY</a> (void)</td></tr>
<tr class="memdesc:gaf678409ed4633ae53cf2edf3e16995d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable PLL ready interrupt @rmtoll CIER PLLRDYIE LL_RCC_DisableIT_PLLRDY.  <a href="group___r_c_c___l_l___e_f___i_t___management.html#gaf678409ed4633ae53cf2edf3e16995d6">More...</a><br /></td></tr>
<tr class="separator:gaf678409ed4633ae53cf2edf3e16995d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d8899de36e29c13f2031eb3ef9eb151"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___i_t___management.html#ga3d8899de36e29c13f2031eb3ef9eb151">LL_RCC_DisableIT_HSI48RDY</a> (void)</td></tr>
<tr class="memdesc:ga3d8899de36e29c13f2031eb3ef9eb151"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable HSI48 ready interrupt @rmtoll CIER HSI48RDYIE LL_RCC_DisableIT_HSI48RDY.  <a href="group___r_c_c___l_l___e_f___i_t___management.html#ga3d8899de36e29c13f2031eb3ef9eb151">More...</a><br /></td></tr>
<tr class="separator:ga3d8899de36e29c13f2031eb3ef9eb151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94f56cf6e49b2c0b5c1ce4c7ee80294d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___i_t___management.html#ga94f56cf6e49b2c0b5c1ce4c7ee80294d">LL_RCC_DisableIT_LSECSS</a> (void)</td></tr>
<tr class="memdesc:ga94f56cf6e49b2c0b5c1ce4c7ee80294d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable LSE clock security system interrupt @rmtoll CIER LSECSSIE LL_RCC_DisableIT_LSECSS.  <a href="group___r_c_c___l_l___e_f___i_t___management.html#ga94f56cf6e49b2c0b5c1ce4c7ee80294d">More...</a><br /></td></tr>
<tr class="separator:ga94f56cf6e49b2c0b5c1ce4c7ee80294d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4f804969488a06489ea8550088c541f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___i_t___management.html#gaf4f804969488a06489ea8550088c541f">LL_RCC_IsEnabledIT_LSIRDY</a> (void)</td></tr>
<tr class="memdesc:gaf4f804969488a06489ea8550088c541f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if LSI ready interrupt source is enabled or disabled. @rmtoll CIER LSIRDYIE LL_RCC_IsEnabledIT_LSIRDY.  <a href="group___r_c_c___l_l___e_f___i_t___management.html#gaf4f804969488a06489ea8550088c541f">More...</a><br /></td></tr>
<tr class="separator:gaf4f804969488a06489ea8550088c541f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0042575ccc553581464d7a3c9770c415"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___i_t___management.html#ga0042575ccc553581464d7a3c9770c415">LL_RCC_IsEnabledIT_LSERDY</a> (void)</td></tr>
<tr class="memdesc:ga0042575ccc553581464d7a3c9770c415"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if LSE ready interrupt source is enabled or disabled. @rmtoll CIER LSERDYIE LL_RCC_IsEnabledIT_LSERDY.  <a href="group___r_c_c___l_l___e_f___i_t___management.html#ga0042575ccc553581464d7a3c9770c415">More...</a><br /></td></tr>
<tr class="separator:ga0042575ccc553581464d7a3c9770c415"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0436c0ec61c028646dcf4b04c3b634c9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___i_t___management.html#ga0436c0ec61c028646dcf4b04c3b634c9">LL_RCC_IsEnabledIT_HSIRDY</a> (void)</td></tr>
<tr class="memdesc:ga0436c0ec61c028646dcf4b04c3b634c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if HSI ready interrupt source is enabled or disabled. @rmtoll CIER HSIRDYIE LL_RCC_IsEnabledIT_HSIRDY.  <a href="group___r_c_c___l_l___e_f___i_t___management.html#ga0436c0ec61c028646dcf4b04c3b634c9">More...</a><br /></td></tr>
<tr class="separator:ga0436c0ec61c028646dcf4b04c3b634c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c8bf947fe00b2914a52a62664062420"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___i_t___management.html#ga6c8bf947fe00b2914a52a62664062420">LL_RCC_IsEnabledIT_HSERDY</a> (void)</td></tr>
<tr class="memdesc:ga6c8bf947fe00b2914a52a62664062420"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if HSE ready interrupt source is enabled or disabled. @rmtoll CIER HSERDYIE LL_RCC_IsEnabledIT_HSERDY.  <a href="group___r_c_c___l_l___e_f___i_t___management.html#ga6c8bf947fe00b2914a52a62664062420">More...</a><br /></td></tr>
<tr class="separator:ga6c8bf947fe00b2914a52a62664062420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b83ce2e0a1d86e22c36df9e05599f20"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___i_t___management.html#ga4b83ce2e0a1d86e22c36df9e05599f20">LL_RCC_IsEnabledIT_PLLRDY</a> (void)</td></tr>
<tr class="memdesc:ga4b83ce2e0a1d86e22c36df9e05599f20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if PLL ready interrupt source is enabled or disabled. @rmtoll CIER PLLRDYIE LL_RCC_IsEnabledIT_PLLRDY.  <a href="group___r_c_c___l_l___e_f___i_t___management.html#ga4b83ce2e0a1d86e22c36df9e05599f20">More...</a><br /></td></tr>
<tr class="separator:ga4b83ce2e0a1d86e22c36df9e05599f20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb9bd2161857a04a1b018118d24945e1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___i_t___management.html#gafb9bd2161857a04a1b018118d24945e1">LL_RCC_IsEnabledIT_HSI48RDY</a> (void)</td></tr>
<tr class="memdesc:gafb9bd2161857a04a1b018118d24945e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if HSI48 ready interrupt source is enabled or disabled. @rmtoll CIER HSI48RDYIE LL_RCC_IsEnabledIT_HSI48RDY.  <a href="group___r_c_c___l_l___e_f___i_t___management.html#gafb9bd2161857a04a1b018118d24945e1">More...</a><br /></td></tr>
<tr class="separator:gafb9bd2161857a04a1b018118d24945e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47c995fe74c429c0323fa5be5518e5de"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_l___e_f___i_t___management.html#ga47c995fe74c429c0323fa5be5518e5de">LL_RCC_IsEnabledIT_LSECSS</a> (void)</td></tr>
<tr class="memdesc:ga47c995fe74c429c0323fa5be5518e5de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if LSECSS interrupt source is enabled or disabled. @rmtoll CIER LSECSSIE LL_RCC_IsEnabledIT_LSECSS.  <a href="group___r_c_c___l_l___e_f___i_t___management.html#ga47c995fe74c429c0323fa5be5518e5de">More...</a><br /></td></tr>
<tr class="separator:ga47c995fe74c429c0323fa5be5518e5de"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >Header file of RCC LL module. </p>
<dl class="section author"><dt>Author</dt><dd>MCD Application Team </dd></dl>
<dl class="section attention"><dt>Attention</dt><dd></dd></dl>
<p>Copyright (c) 2019 STMicroelectronics. All rights reserved.</p>
<p >This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-IS. </p>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
