<!DOCTYPE html>
<html class="client-nojs" lang="en" dir="ltr">

<!-- Mirrored from processors.wiki.ti.com/index.php/SysLink_UserGuide by HTTrack Website Copier/3.x [XR&CO'2014], Tue, 01 Dec 2020 04:35:05 GMT -->
<!-- Added by HTTrack --><meta http-equiv="content-type" content="text/html;charset=UTF-8" /><!-- /Added by HTTrack -->
<head>
<meta charset="UTF-8"/>
<title>SysLink UserGuide - Texas Instruments Wiki</title>
<script>document.documentElement.className = document.documentElement.className.replace( /(^|\s)client-nojs(\s|$)/, "$1client-js$2" );</script>
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":0,"wgPageName":"SysLink_UserGuide","wgTitle":"SysLink UserGuide","wgCurRevisionId":182193,"wgRevisionId":182193,"wgArticleId":7303,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["SysLink"],"wgBreakFrames":false,"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgMonthNamesShort":["","Jan","Feb","Mar","Apr","May","Jun","Jul","Aug","Sep","Oct","Nov","Dec"],"wgRelevantPageName":"SysLink_UserGuide","wgRelevantArticleId":7303,"wgRequestId":"28d2c6fc4f440fc879c0185a","wgIsProbablyEditable":false,"wgRelevantPageIsProbablyEditable":false,"wgRestrictionEdit":[],"wgRestrictionMove":[]});mw.loader.state({"site.styles":"ready","noscript":"ready","user.styles":"ready","user":"ready","user.options":"ready","user.tokens":"loading","mediawiki.legacy.shared":"ready","mediawiki.legacy.commonPrint":"ready","mediawiki.sectionAnchor":"ready","mediawiki.skinning.interface":"ready","skins.vector.styles":"ready"});mw.loader.implement("user.tokens@19o3a1s",function($,jQuery,require,module){/*@nomin*/mw.user.tokens.set({"editToken":"+\\","patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});
});mw.loader.load(["site","mediawiki.page.startup","mediawiki.user","mediawiki.hidpi","mediawiki.page.ready","mediawiki.toc","mediawiki.searchSuggest","skins.vector.js"]);});</script>
<link rel="stylesheet" href="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=mediawiki.legacy.commonPrint%2Cshared%7Cmediawiki.sectionAnchor%7Cmediawiki.skinning.interface%7Cskins.vector.styles&amp;only=styles&amp;skin=vector"/>
<script async="" src="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=startup&amp;only=scripts&amp;skin=vector"></script>
<meta name="ResourceLoaderDynamicStyles" content=""/>
<link rel="stylesheet" href="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=vector"/>
<meta name="generator" content="MediaWiki 1.31.6"/>
<link rel="shortcut icon" href="https://processors.wiki.ti.com/favicon.ico"/>
<link rel="search" type="application/opensearchdescription+xml" href="https://processors.wiki.ti.com/opensearch_desc.php" title="Texas Instruments Wiki (en)"/>
<link rel="EditURI" type="application/rsd+xml" href="https://processors.wiki.ti.com/api.php?action=rsd"/>
<link rel="license" href="http://creativecommons.org/licenses/by-sa/3.0/"/>
<link rel="alternate" type="application/atom+xml" title="Texas Instruments Wiki Atom feed" href="https://processors.wiki.ti.com/index.php?title=Special:RecentChanges&amp;feed=atom"/>
<!--[if lt IE 9]><script src="/load.php?debug=false&amp;lang=en&amp;modules=html5shiv&amp;only=scripts&amp;skin=Vector&amp;sync=1"></script><![endif]-->
</head>
<body class="mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject page-SysLink_UserGuide rootpage-SysLink_UserGuide skin-vector action-view">		<div id="mw-page-base" class="noprint"></div>
		<div id="mw-head-base" class="noprint"></div>
		<div id="content" class="mw-body" role="main">
			<a id="top"></a>
			<div id="siteNotice" class="mw-body-content"><div id="localNotice" lang="en" dir="ltr"><div class="mw-parser-output"><p><br />
<span style="color:#ff0000"><b>NOTICE: The Processors Wiki will End-of-Life on January 15, 2021. It is recommended to download any files or other content you may need that are hosted on processors.wiki.ti.com. The site is now set to read only.</b></span>
</p></div></div></div><div class="mw-indicators mw-body-content">
</div>
<h1 id="firstHeading" class="firstHeading" lang="en">SysLink UserGuide</h1>			<div id="bodyContent" class="mw-body-content">
				<div id="siteSub" class="noprint">From Texas Instruments Wiki</div>				<div id="contentSub"></div>
								<div id="jump-to-nav" class="mw-jump">
					Jump to:					<a href="#mw-head">navigation</a>, 					<a href="#p-search">search</a>
				</div>
				<div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><div class="mw-parser-output"><p>SysLink User Guide
</p>
<div id="toc" class="toc"><div class="toctitle" lang="en" dir="ltr"><h2>Contents</h2></div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#Introduction"><span class="tocnumber">1</span> <span class="toctext">Introduction</span></a></li>
<li class="toclevel-1 tocsection-2"><a href="#Terms_and_Abbreviations"><span class="tocnumber">2</span> <span class="toctext">Terms and Abbreviations</span></a></li>
<li class="toclevel-1 tocsection-3"><a href="#Features"><span class="tocnumber">3</span> <span class="toctext">Features</span></a>
<ul>
<li class="toclevel-2 tocsection-4"><a href="#Product_structure"><span class="tocnumber">3.1</span> <span class="toctext">Product structure</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-5"><a href="#System_Purpose"><span class="tocnumber">4</span> <span class="toctext">System Purpose</span></a>
<ul>
<li class="toclevel-2 tocsection-6"><a href="#System_Interface"><span class="tocnumber">4.1</span> <span class="toctext">System Interface</span></a></li>
<li class="toclevel-2 tocsection-7"><a href="#Architecture_goals"><span class="tocnumber">4.2</span> <span class="toctext">Architecture goals</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-8"><a href="#Architecture_Overview"><span class="tocnumber">5</span> <span class="toctext">Architecture Overview</span></a>
<ul>
<li class="toclevel-2 tocsection-9"><a href="#Dependencies"><span class="tocnumber">5.1</span> <span class="toctext">Dependencies</span></a></li>
<li class="toclevel-2 tocsection-10"><a href="#SysLink_SYS.2FBIOS_Module_Architecture"><span class="tocnumber">5.2</span> <span class="toctext">SysLink SYS/BIOS Module Architecture</span></a></li>
<li class="toclevel-2 tocsection-11"><a href="#SysLink_HLOS_Module_Architecture"><span class="tocnumber">5.3</span> <span class="toctext">SysLink HLOS Module Architecture</span></a>
<ul>
<li class="toclevel-3 tocsection-12"><a href="#User-kernel_Separated_Operating_Systems"><span class="tocnumber">5.3.1</span> <span class="toctext">User-kernel Separated Operating Systems</span></a></li>
<li class="toclevel-3 tocsection-13"><a href="#Flat_Memory_Operating_Systems"><span class="tocnumber">5.3.2</span> <span class="toctext">Flat Memory Operating Systems</span></a></li>
</ul>
</li>
</ul>
</li>
<li class="toclevel-1 tocsection-14"><a href="#Modules"><span class="tocnumber">6</span> <span class="toctext">Modules</span></a>
<ul>
<li class="toclevel-2 tocsection-15"><a href="#System_Manager"><span class="tocnumber">6.1</span> <span class="toctext">System Manager</span></a></li>
<li class="toclevel-2 tocsection-16"><a href="#Processor_Manager"><span class="tocnumber">6.2</span> <span class="toctext">Processor Manager</span></a>
<ul>
<li class="toclevel-3 tocsection-17"><a href="#Types_of_slave_executable_loaders"><span class="tocnumber">6.2.1</span> <span class="toctext">Types of slave executable loaders</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-18"><a href="#Inter-Processor_Communication_Protocols"><span class="tocnumber">6.3</span> <span class="toctext">Inter-Processor Communication Protocols</span></a>
<ul>
<li class="toclevel-3 tocsection-19"><a href="#Notify"><span class="tocnumber">6.3.1</span> <span class="toctext">Notify</span></a>
<ul>
<li class="toclevel-4 tocsection-20"><a href="#Reserved_Events"><span class="tocnumber">6.3.1.1</span> <span class="toctext">Reserved Events</span></a></li>
<li class="toclevel-4 tocsection-21"><a href="#Notify_sendEvent_calling_context"><span class="tocnumber">6.3.1.2</span> <span class="toctext">Notify_sendEvent calling context</span></a></li>
</ul>
</li>
<li class="toclevel-3 tocsection-22"><a href="#MessageQ"><span class="tocnumber">6.3.2</span> <span class="toctext">MessageQ</span></a></li>
<li class="toclevel-3 tocsection-23"><a href="#ListMP"><span class="tocnumber">6.3.3</span> <span class="toctext">ListMP</span></a></li>
<li class="toclevel-3 tocsection-24"><a href="#GateMP"><span class="tocnumber">6.3.4</span> <span class="toctext">GateMP</span></a></li>
<li class="toclevel-3 tocsection-25"><a href="#Multi-processor_Heaps"><span class="tocnumber">6.3.5</span> <span class="toctext">Multi-processor Heaps</span></a>
<ul>
<li class="toclevel-4 tocsection-26"><a href="#HeapBufMP"><span class="tocnumber">6.3.5.1</span> <span class="toctext">HeapBufMP</span></a></li>
<li class="toclevel-4 tocsection-27"><a href="#HeapMultiBufMP"><span class="tocnumber">6.3.5.2</span> <span class="toctext">HeapMultiBufMP</span></a></li>
<li class="toclevel-4 tocsection-28"><a href="#HeapMemMP"><span class="tocnumber">6.3.5.3</span> <span class="toctext">HeapMemMP</span></a></li>
</ul>
</li>
<li class="toclevel-3 tocsection-29"><a href="#FrameQ"><span class="tocnumber">6.3.6</span> <span class="toctext">FrameQ</span></a>
<ul>
<li class="toclevel-4 tocsection-30"><a href="#Usage_of_Extended_Header"><span class="tocnumber">6.3.6.1</span> <span class="toctext">Usage of Extended Header</span></a></li>
</ul>
</li>
<li class="toclevel-3 tocsection-31"><a href="#RingIO"><span class="tocnumber">6.3.7</span> <span class="toctext">RingIO</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-32"><a href="#Utility_modules"><span class="tocnumber">6.4</span> <span class="toctext">Utility modules</span></a>
<ul>
<li class="toclevel-3 tocsection-33"><a href="#SharedRegion"><span class="tocnumber">6.4.1</span> <span class="toctext">SharedRegion</span></a>
<ul>
<li class="toclevel-4 tocsection-34"><a href="#Static_configuration"><span class="tocnumber">6.4.1.1</span> <span class="toctext">Static configuration</span></a></li>
<li class="toclevel-4 tocsection-35"><a href="#Adding_dynamic_entries"><span class="tocnumber">6.4.1.2</span> <span class="toctext">Adding dynamic entries</span></a></li>
<li class="toclevel-4 tocsection-36"><a href="#.28QNX-only.2C_SysLink_2.20_and_above.29_Use_of_CACHE_module_in_QNX_for_cache_maintenance_operations"><span class="tocnumber">6.4.1.3</span> <span class="toctext">(QNX-only, SysLink 2.20 and above) Use of CACHE module in QNX for cache maintenance operations</span></a></li>
</ul>
</li>
<li class="toclevel-3 tocsection-37"><a href="#MultiProc"><span class="tocnumber">6.4.2</span> <span class="toctext">MultiProc</span></a></li>
<li class="toclevel-3 tocsection-38"><a href="#List"><span class="tocnumber">6.4.3</span> <span class="toctext">List</span></a></li>
<li class="toclevel-3 tocsection-39"><a href="#NameServer"><span class="tocnumber">6.4.4</span> <span class="toctext">NameServer</span></a></li>
<li class="toclevel-3 tocsection-40"><a href="#Trace"><span class="tocnumber">6.4.5</span> <span class="toctext">Trace</span></a></li>
</ul>
</li>
</ul>
</li>
<li class="toclevel-1 tocsection-41"><a href="#Configuration"><span class="tocnumber">7</span> <span class="toctext">Configuration</span></a>
<ul>
<li class="toclevel-2 tocsection-42"><a href="#RTOS_module_configuration"><span class="tocnumber">7.1</span> <span class="toctext">RTOS module configuration</span></a></li>
<li class="toclevel-2 tocsection-43"><a href="#HLOS_module_configuration"><span class="tocnumber">7.2</span> <span class="toctext">HLOS module configuration</span></a></li>
<li class="toclevel-2 tocsection-44"><a href="#Trace.2C_debug_and_build_configuration"><span class="tocnumber">7.3</span> <span class="toctext">Trace, debug and build configuration</span></a>
<ul>
<li class="toclevel-3 tocsection-45"><a href="#Trace_logging"><span class="tocnumber">7.3.1</span> <span class="toctext">Trace logging</span></a>
<ul>
<li class="toclevel-4 tocsection-46"><a href="#Trace_types"><span class="tocnumber">7.3.1.1</span> <span class="toctext">Trace types</span></a></li>
<li class="toclevel-4 tocsection-47"><a href="#Configuring_trace"><span class="tocnumber">7.3.1.2</span> <span class="toctext">Configuring trace</span></a></li>
<li class="toclevel-4 tocsection-48"><a href="#Changing_trace_configuration_from_application"><span class="tocnumber">7.3.1.3</span> <span class="toctext">Changing trace configuration from application</span></a></li>
</ul>
</li>
<li class="toclevel-3 tocsection-49"><a href="#Debug_Build_Configuration"><span class="tocnumber">7.3.2</span> <span class="toctext">Debug Build Configuration</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-50"><a href="#Configuring_an_optimized_build"><span class="tocnumber">7.4</span> <span class="toctext">Configuring an optimized build</span></a></li>
<li class="toclevel-2 tocsection-51"><a href="#Interpreting_SysLink_status_codes"><span class="tocnumber">7.5</span> <span class="toctext">Interpreting SysLink status codes</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-52"><a href="#Build"><span class="tocnumber">8</span> <span class="toctext">Build</span></a>
<ul>
<li class="toclevel-2 tocsection-53"><a href="#HLOS_Build_system"><span class="tocnumber">8.1</span> <span class="toctext">HLOS Build system</span></a>
<ul>
<li class="toclevel-3 tocsection-54"><a href="#Miscellaneous"><span class="tocnumber">8.1.1</span> <span class="toctext">Miscellaneous</span></a></li>
</ul>
</li>
</ul>
</li>
</ul>
</div>

<h1><span class="mw-headline" id="Introduction">Introduction</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=SysLink_UserGuide&amp;action=edit&amp;section=1" title="Edit section: Introduction">edit</a><span class="mw-editsection-bracket">]</span></span></h1>
<p>This is the SysLink User's Guide.  It provides information about the SysLink product - its architecture, features, concepts and programming tips.
</p><p>SysLink is runtime software and an associated porting kit that simplifies the development of embedded applications in which either General-Purpose microprocessors (GPP) or DSPs communicate with each other.  The SysLink product provides software connectivity between multiple processors.  Each processor may run either an HLOS such as Linux, WinCE, etc. or an operating system such as SYS/BIOS or QNX. In addition, a processor may also be designated as the master for another slave processor, and may be responsible for controlling the slave processor's execution (including boot-loading the slave).
</p><p>SysLink provides the following services to frameworks and applications:
</p>
<ul><li>Processor Manager</li>
<li>Inter-Processor Communication</li>
<li>Utility modules</li></ul>
<h1><span class="mw-headline" id="Terms_and_Abbreviations">Terms and Abbreviations</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=SysLink_UserGuide&amp;action=edit&amp;section=2" title="Edit section: Terms and Abbreviations">edit</a><span class="mw-editsection-bracket">]</span></span></h1>
<table class="package" border="1">

<tbody><tr>
<th align="left">Abbreviation</th>
<th align="left">Description
</th></tr>
<tr>
<td>HLOS</td>
<td>Higher Level Operating System
</td></tr>
<tr>
<td>RTOS</td>
<td>Real Time Operating System
</td></tr>
<tr>
<td>CCS</td>
<td>Code Composer Studio
</td></tr>
<tr>
<td>IPC</td>
<td>Inter-Processor Communication
</td></tr>
<tr>
<td>GPP</td>
<td>General Purpose Processor e.g. ARM
</td></tr>
<tr>
<td>DSP</td>
<td>Digital Signal Processor e.g. C64X
</td></tr>
<tr>
<td>CGTools</td>
<td>Code Gen Tools, e.g. Compiler, Linker, Archiver
</td></tr></tbody></table>
<h1><span class="mw-headline" id="Features">Features</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=SysLink_UserGuide&amp;action=edit&amp;section=3" title="Edit section: Features">edit</a><span class="mw-editsection-bracket">]</span></span></h1>
<p>SysLink provides communication and control infrastructure between multiple processors present on the target platform and is aimed at traditional embedded applications.
SysLink comprises of the following sub-components:
</p>
<ul><li>System Manager</li>
<li>Processor Manager</li>
<li>Inter-Processor Communication (IPC)</li>
<li>Utility modules</li></ul>
<p>The target configurations addressed by the SysLink architecture are:
</p>
<ul><li>Intra-Processor</li>
<li>Inter-Processor</li>
<li>Processor may be GPP or DSP, running HLOS or SYS/Bios</li></ul>
<div class="center"><div class="thumb tnone"><div class="thumbinner" style="width:586px;"><a href="File_SysLinkScope.html" class="image"><img alt="" src="https://processors.wiki.ti.com/images/e/e0/SysLinkScope.png" width="584" height="144" class="thumbimage" /></a>  <div class="thumbcaption">SysLink Scope</div></div></div></div>
<h2><span class="mw-headline" id="Product_structure">Product structure</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=SysLink_UserGuide&amp;action=edit&amp;section=4" title="Edit section: Product structure">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>The SysLink product is used in conjunction with the IPC product. The product structuring is as shown below:
</p>
<div class="center"><div class="thumb tnone"><div class="thumbinner" style="width:876px;"><a href="File_SysLinkIpcProducts.html" class="image"><img alt="" src="https://processors.wiki.ti.com/images/4/40/SysLinkIpcProducts.png" width="874" height="491" class="thumbimage" /></a>  <div class="thumbcaption">SysLink and Ipc Product structure and partitioning</div></div></div></div>
<ul><li>The common header files for IPC implemented by both the IPC product (on RTOS-side) and the SysLink product (on HLOS-side) are available within ti/ipc package.</li>
<li>The SysLink product, in addition to implementing the HLOS-side of all IPC modules available within the RTOS IPC product, adds the following:
<ul><li>ProcMgr</li>
<li>FrameQ (HLOS &amp; RTOS)</li>
<li>RingIO (HLOS &amp; RTOS)</li></ul></li></ul>
<h1><span class="mw-headline" id="System_Purpose">System Purpose</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=SysLink_UserGuide&amp;action=edit&amp;section=5" title="Edit section: System Purpose">edit</a><span class="mw-editsection-bracket">]</span></span></h1>
<h2><span class="mw-headline" id="System_Interface">System Interface</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=SysLink_UserGuide&amp;action=edit&amp;section=6" title="Edit section: System Interface">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>The SysLink product provides software connectivity between multiple processors.  Each processor may run either an HLOS such as Linux, WinCE, etc. or an RTOS such as SYS/BIOS or QNX.  Based on specific characteristics of the Operating system running on the processor, the software architecture of each module shall differ.
</p><p>The SysLink product provides three types of services to frameworks and applications:
</p>
<ul><li>System Manager: The System Manager manages system level resources and overall initialization/finalization for the system. It provides a mechanism of integrating and providing a uniform view for the various sub-components in the system. In addition to overall system management, it also includes the System Memory Manager sub-component.</li>
<li>Processor Manager: The Processor Manager on a master processor provides control functionality for a slave device.</li>
<li>IPC: IPC modules are peer-to-peer protocols providing logical software connectivity between the processors.</li>
<li>Utility modules: Utility modules provide utility services utilized by the IPCs and ProcMgr.</li></ul>
<h2><span class="mw-headline" id="Architecture_goals">Architecture goals</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=SysLink_UserGuide&amp;action=edit&amp;section=7" title="Edit section: Architecture goals">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li>The architecture aims to provide reusable &amp; portable modules for the sub-components within SysLink.</li>
<li>The architecture is portable to multiple Operating Systems such as:
<ul><li>SYS/BIOS 6</li>
<li>Linux</li>
<li>WinCE</li>
<li>QNX</li>
<li>etc...</li></ul></li>
<li>The SysLink architecture is modularized in a way to enable clear interfaces and ownership for module definition.</li>
<li>Identical SysLink APIs are provided across all processors and Operating Systems.</li></ul>
<h1><span class="mw-headline" id="Architecture_Overview">Architecture Overview</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=SysLink_UserGuide&amp;action=edit&amp;section=8" title="Edit section: Architecture Overview">edit</a><span class="mw-editsection-bracket">]</span></span></h1>
<h2><span class="mw-headline" id="Dependencies">Dependencies</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=SysLink_UserGuide&amp;action=edit&amp;section=9" title="Edit section: Dependencies">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>The SysLink product has dependencies on other several other components:
On HLOS side:
</p>
<ol><li>Base port: SysLink has a dependency on the base port to the target device.</li>
<li>OSAL: In user-space, SysLink utilizes the Operating System Adaptation Layer</li>
<li>Kernel utils: In kernel-space, the SysLink product utilizes the services available within the kernel utils. This includes OSAL services as well as generic utilities such as trace, string functions etc.</li>
<li>Types: SysLink uses types matching those defined within xdc/std.h available with the xdctools product.</li>
<li>Configuration: SysLink provides dynamic configuration for all modules in both user-side and kernel-side. For the Linux product, kernel configuration mechanisms shall be used.</li></ol>
<p>On SYS/Bios-side:
</p>
<ol><li>SYS/Bios: SysLink depends on SYS/Bios port available on the target device.</li>
<li>Build: The SysLink product uses xdc build mechanism</li>
<li>Configuration: SysLink uses XDC configuration.</li>
<li>XDC runtime: SysLink uses services available within XDC runtime such as trace, asserts etc.</li></ol>
<h2><span id="SysLink_SYS/BIOS_Module_Architecture"></span><span class="mw-headline" id="SysLink_SYS.2FBIOS_Module_Architecture">SysLink SYS/BIOS Module Architecture</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=SysLink_UserGuide&amp;action=edit&amp;section=10" title="Edit section: SysLink SYS/BIOS Module Architecture">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>The architecture of each module on SYS/BIOS shall follow the following structure:
</p>
<div class="center"><div class="thumb tnone"><div class="thumbinner" style="width:559px;"><a href="File_SysLinkSysBiosModuleArchitecture.html" class="image"><img alt="" src="https://processors.wiki.ti.com/images/7/71/SysLinkSysBiosModuleArchitecture.png" width="557" height="256" class="thumbimage" /></a>  <div class="thumbcaption">SysLink SYS/BIOS Module Architecture</div></div></div></div>
<p>Each module (System Manager/Processor Manager/IPC) on SYS/BIOS is a RTSC module. It uses the XDC configure and build mechanism to ensure that the advantages of whole-program optimization are fully utilized. It also makes use of XDC runtime utils, asserts and tracing mechanisms.
</p><p>Each module implements the common C Header interface APIs defined for SysLink.
</p><p>The module additionally defines internal interfaces as required to ensure plug-and-play of different types of implementations of the physical drivers.
</p><p>In SYS/BIOS, all module initialization get plugged into the startup sequence of the Operating System itself.  Due to this, users do not need to call specific initialization functions for the modules.
</p>
<h2><span class="mw-headline" id="SysLink_HLOS_Module_Architecture">SysLink HLOS Module Architecture</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=SysLink_UserGuide&amp;action=edit&amp;section=11" title="Edit section: SysLink HLOS Module Architecture">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>The architecture of each module on the HLOS shall follow the following structure:
</p>
<div class="center"><div class="thumb tnone"><div class="thumbinner" style="width:721px;"><a href="File_SysLinkHlosModuleArchitecture.html" class="image"><img alt="" src="https://processors.wiki.ti.com/images/5/58/SysLinkHlosModuleArchitecture.png" width="719" height="452" class="thumbimage" /></a>  <div class="thumbcaption">SysLink HLOS Module Architecture</div></div></div></div>
<p>On the HLOS, the module configuration is done from the kernel-side, by the system integrator at startup. More details on this are given in a later section on Configuration.
</p><p>The HLOS modules use a make-file based build system. They utilize an OSAL on user-side for abstracting OS-specifics from the implementation.
</p><p>In HLOS, the modules are implemented as drivers within the HLOS. The drivers may be statically or dynamically loaded. Each module has one top-level initialization function that must be called only once. This happens as part of the driver loading.
SysLink supports multiple applications/clients using the modules simultaneously, and hence internally has all the checks required to ensure that multiple applications attempting system-level actions are controlled. For example, multiple clients attempting to change the state of the co-processor shall not be allowed to disrupt the co-processor state machine. Only the first client to initiate each state change shall be complied with, and other requests ignored. For example, only the first client to call <code>ProcMgr_start()</code> shall actually result in starting the co-processor. Other clients making this call for the same co-processor shall be ignored unless the co-processor had reached the appropriate state from which the 'start' state change can be initiated.
The build system supports optionally building all modules into a single driver or having separate drivers for each module.
</p>
<ul><li>If all modules are integrated into a single driver, it provides better ease-of-use to customers who do not wish to load separate one or more drivers for each module. For this use-case, the static configuration can be used to decide which modules are included within the build.</li>
<li>If each module is provided as one or more separate drivers, it enables easier plug-ability and allows users to dynamically add new drivers for different hardware/usage without having to modify existing modules.</li></ul>
<h3><span class="mw-headline" id="User-kernel_Separated_Operating_Systems">User-kernel Separated Operating Systems</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=SysLink_UserGuide&amp;action=edit&amp;section=12" title="Edit section: User-kernel Separated Operating Systems">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>For such Operating Systems, the APIs shall drop down into the kernel-side.
</p>
<ul><li>The core implementation for all modules shall be available on kernel-side. This shall enable provision of both user-side and kernel-side APIs for all modules.</li>
<li>The configuration of the modules shall be done from kernel-side. This shall enable application clients on both kernel and user-sides to directly start using SysLink.</li>
<li>There are two types of configuration: Module system-level configuration and application specific configuration.
<ul><li>The module-level configuration shall happen only once.</li>
<li>The application-level configuration is limited to specific instances of the module (e.g. MessageQ instances) that are created and used by the application. This configuration shall not happen at system initialization time, but shall happen whenever the instance is created by the module. This may happen either from user-side or kernel-side, depending on whether the specific instance is being created from user-side or kernel-side.</li></ul></li>
<li>A set of Util services shall be designed for the kernel-side, which shall provide OS abstraction and generic utility services, to enable easy porting to other Operating Systems.</li></ul>
<h3><span class="mw-headline" id="Flat_Memory_Operating_Systems">Flat Memory Operating Systems</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=SysLink_UserGuide&amp;action=edit&amp;section=13" title="Edit section: Flat Memory Operating Systems">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>For such Operating Systems, only the kernel-side implementation shall be directly used. The user-side does not need to be ported at all.
</p>
<h1><span class="mw-headline" id="Modules">Modules</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=SysLink_UserGuide&amp;action=edit&amp;section=14" title="Edit section: Modules">edit</a><span class="mw-editsection-bracket">]</span></span></h1>
<h2><span class="mw-headline" id="System_Manager">System Manager</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=SysLink_UserGuide&amp;action=edit&amp;section=15" title="Edit section: System Manager">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>The Ipc module (System Manager) provides a means of integrating all the individual Processor Managers and IPCs into a single comprehensive product. It also provides management of system resources such as system memory.
</p><p>The basic functionality provided by the Ipc module on all processors includes:
</p>
<ul><li>Initialization and Finalization of the SysLink product
<ul><li>This includes internally calling the initialization and finalization functions for the individual modules included in the build, including IPCs and Processor Managers.</li>
<li>Providing memory (for example, shared memory) to the other SysLink modules. This includes interaction with the IPCs and Processor Manager as required.</li></ul></li>
<li>System configuration
<ul><li>Any system level configuration information is taken by the System Manager.</li>
<li>The Ipc module also consolidates configuration information for other modules to present a unified SysLink view.</li>
<li>The Ipc module on HLOS also configures itself with the information from the slave-side when the slave executable is loaded. This enables the HLOS-side to configure itself with the identical configuration as the slave-side (for example, shared memory configuration). This ensures that the user is not required to modify HLOS-side configuration whenever the slave-side configuration changes.</li></ul></li></ul>
<h2><span class="mw-headline" id="Processor_Manager">Processor Manager</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=SysLink_UserGuide&amp;action=edit&amp;section=16" title="Edit section: Processor Manager">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>The ProcMgr module provides the following services for the slave processor:
</p>
<ul><li>Slave processor boot-loading</li>
<li>Read from or write to slave processor memory</li>
<li>Slave processor power management</li></ul>
<p><br />
The Processor Manager (Processor module) shall have interfaces for:
</p>
<ul><li>Loader: There may be multiple implementations of the Loader interface within a single Processor Manager. For example, COFF, ELF, dynamic loader, custom types of loaders may be written and plugged in.</li>
<li>Power Manager: The Power Manager implementation can be a separate module that is plugged into the Processor Manager. This allows the Processor Manager code to remain generic, and the Power Manager may be written and maintained either by a separate team, or by customer.</li>
<li>Processor: The implementation of this interface provides all other functionality for the slave processor, including setup and initialization of the Processor module, management of slave processor MMU (if available), functions to write to and read from slave memory etc.</li></ul>
<div class="center"><div class="thumb tnone"><div class="thumbinner" style="width:924px;"><a href="File_SysLinkProcMgrArchitecture.html" class="image"><img alt="" src="https://processors.wiki.ti.com/images/8/82/SysLinkProcMgrArchitecture.png" width="922" height="574" class="thumbimage" /></a>  <div class="thumbcaption">SysLink ProcMgr Architecture</div></div></div></div>
<p>All processors in the system shall be identified by unique processor ID.
</p><p>As per need, a Hardware Abstraction Layer (HAL) shall be internally used to abstract hardware-specific details from generic implementation. This shall enable easier port to different underlying hardware.
</p>
<h3><span class="mw-headline" id="Types_of_slave_executable_loaders">Types of slave executable loaders</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=SysLink_UserGuide&amp;action=edit&amp;section=17" title="Edit section: Types of slave executable loaders">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>SysLink ProcMgr module is designed to support multiple types of loaders for the slave executable. Two loader types, supporting COFF and ELF formats are provided as part of the SysLink release, although they may not be supported on all platforms.
</p><p>Additional points to note:
</p>
<ul><li>The config.bld file has been updated to build the above mentioned targets for both COFF and ELF
<ul><li>For the ELF targets in the config.bld, the following additional linker options need to be specified:
<ul><li><code>--dynamic</code></li>
<li><code>-retain=_Ipc_ResetVector</code></li>
<li>Note that these linker options are <i>automatically</i> added to the generated linker command file for ELF executables when the user's .cfg script contains <code>xdc.useModule('ti.syslink.ipc.rtos.Syslink');</code>, which is recommended.</li></ul></li>
<li>Note that the extension of generated ELF executables has an 'e' in it, e.g. notify_omap3530dsp.xe64P as compared to the corresponding COFF executable, which is notify_omap3530dsp.x64P</li></ul></li>
<li>On Platforms with multiple slaves:
<ul><li>The current ELF loader only supports sequential loading of the slaves.</li>
<li>One slave must be fully loaded and started before the load &amp; start of the next slave is commenced.  Parallel load/start is not supported</li></ul></li></ul>
<h2><span class="mw-headline" id="Inter-Processor_Communication_Protocols">Inter-Processor Communication Protocols</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=SysLink_UserGuide&amp;action=edit&amp;section=18" title="Edit section: Inter-Processor Communication Protocols">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>The Inter-Processor Communication (IPC) Protocols supported by SysLink are generally defined by TI's IPC product.  They include:
</p>
<ul><li>Notify</li>
<li>MessageQ</li>
<li>ListMP</li>
<li>GateMP</li>
<li>HeapBufMP</li>
<li>HeapMemMP</li></ul>
<p>In addition, SysLink currently supports two additional forms of IPC tailored for multimedia frameworks:
</p>
<ul><li>FrameQ (typically used for raw video data)</li>
<li>RingIO (typically used for audio data)</li></ul>
<p>All IPC modules have the following common features:
</p>
<ul><li>Instances of the IPC are identified by system-wide unique names</li>
<li>On HLOS-side, each IPC has a &lt;Module&gt;_setup() and &lt;Module&gt;_destroy() API that initializes/finalizes the IPC module. IPC-specific configuration may be provided to the &lt;IPC&gt;_setup() call.</li>
<li>An instance of the IPC shall be created with a &lt;Module&gt;_create() and deleted with &lt;Module&gt;_delete() API. A system-wide unique name is used to create and delete the IPC instance</li>
<li>&lt;Module&gt;_open() API is used to get a handle to the instance that can be used for further operations on the IPC instance. The handle can be relinquished through a call to &lt;Module&gt;_close().</li>
<li>Further calls to the IPC depend on the type of IPC.</li>
<li>The configuration of IPC and their physical transports is either dynamic or static as decided by the system integrator, and the Operating System on each processor. Where XDC configuration is supported, some configuration is possible through static configuration.</li>
<li>Each IPC module supports enabling trace information for debugging. Different levels of trace shall be supported.</li>
<li>Some IPCs support APIs to provide profiling information.</li></ul>
<p>The architecture of each IPC module follows the generic module architecture described in the earlier sections. For some IPC modules, there may be different implementations of the IPCs transports/drivers depending on the physical link supported and chosen on the device.
</p><p>As per need, a Hardware Abstraction Layer (HAL) shall be internally used to abstract hardware-specific details from generic implementation. This shall enable easier port to different underlying hardware.
</p>
<h3><span class="mw-headline" id="Notify">Notify</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=SysLink_UserGuide&amp;action=edit&amp;section=19" title="Edit section: Notify">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The Notify module abstracts physical hardware interrupts into multiple logical events. It is a simple and quick method of sending up to a 32-bit message.
</p><p>The Notify IPC provides the following functionality:
</p>
<ul><li>Initialize and configure the Notify component</li>
<li>Register and un-register for an event.
<ul><li>Multiple clients can register for same event
<ul><li>Clients may be processes or threads/tasks</li>
<li>Callback function can be registered with an associated parameter to receive events from remote processor</li>
<li>All clients get notified when an event is received</li></ul></li>
<li>Notification can be unregistered when no longer required</li></ul></li>
<li>Send an event with a value to the specified processor.
<ul><li>Multiple clients can send notifications to the same event
<ul><li>Events are sent across to the remote processor</li>
<li>32-bit payload value can be sent along-with the event</li></ul></li></ul></li>
<li>Receive an event through registered callback function.
<ul><li>Event IDs may be prioritized.
<ul><li>0 &lt;-&gt; Highest priority</li>
<li>(Max Events - 1) &lt;-&gt;Lowest priority</li>
<li>If multiple events are set, highest priority event is always signaled first</li></ul></li></ul></li>
<li>Disable/enable events</li></ul>
<p>Notify component may be used for messaging/data transfer if:
</p>
<ol><li>Only 32-bit information (payload) needs to be sent between the processors.</li>
<li>Prioritization of notifications is required. For example, one low priority event (e.g. 30) can be used for sending buffer pointers. A higher priority event (e.g. 5) can be used to send commands.</li>
<li>The notification is to be sent infrequently. Notify module allows the user to specify, when sending an event, whether it wishes to spin till the previous event (for the same event number) has been cleared by the other side, or send the event and potentially lose it.
<ol><li>If the waitClear option is chosen, if multiple notifications for the same event are sent very quickly in succession, each attempt to send a specific event spins, waiting till the previous event has been read by the other processor. This may result in inefficiency.</li>
<li>If the waitClear option is not chosen, the application protocol must not use the payload value being sent along with the notification. This is because since there is no wait for the other side to clear the previous event, the payload will get overwritten. Also, if this option is used, the application protocol must be able to withstand 'lost' events. i.e. it may receive only one event notification even if the same event has been sent multiple times.</li></ol></li>
<li>Multiple clients need to be able to register for the same notification event. When the event notification is received, the same notification with payload is broadcast to all clients registered for that event.</li></ol>
<p><br />
</p>
<h4><span class="mw-headline" id="Reserved_Events">Reserved Events</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=SysLink_UserGuide&amp;action=edit&amp;section=20" title="Edit section: Reserved Events">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>Out of total available events some are reserved for use by different modules for special notification purposes.
Following is the list of events that are currently reserved by different modules:
</p>
<table class="package" border="1">

<tbody><tr>
<th align="left">Module</th>
<th align="left">Event Ids
</th></tr>
<tr>
<td>FrameQBufMgr</td>
<td>0
</td></tr>
<tr>
<td>FrameQ</td>
<td>1
</td></tr>
<tr>
<td>MessageQ(TransportShm)</td>
<td>2
</td></tr>
<tr>
<td>RingIO</td>
<td>3
</td></tr>
<tr>
<td>NameServerRemoteNotify</td>
<td>4
</td></tr></tbody></table>
<h4><span class="mw-headline" id="Notify_sendEvent_calling_context">Notify_sendEvent calling context</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=SysLink_UserGuide&amp;action=edit&amp;section=21" title="Edit section: Notify sendEvent calling context">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<ul><li>Applications should not call Notify_sendEvent from ISR context.
<ul><li>When Notify_sendEvent is called with waitClear as TRUE, it spins waiting for the receiving processor to clear the previous event for the same event ID.</li>
<li>Due to this, if Notify_sendEvent is called from ISR context, it may result in high interrupt latency.</li>
<li>The receiving processor may be occupied in higher priority activities due to which it may not be able to process the event in a deterministic amount of time.</li>
<li>If Notify_sendEvent is called from ISR context, this may result in the interrupt latency on the sending processor to become non-deterministic, which is not advisable.</li></ul></li>
<li>This API must not be called under GateMP lock protection to avoid deadlocks</li></ul>
<h3><span class="mw-headline" id="MessageQ">MessageQ</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=SysLink_UserGuide&amp;action=edit&amp;section=22" title="Edit section: MessageQ">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>This component represents queue based messaging.
</p><p>MessageQ has the following features:
</p>
<ul><li>Messages of variable length are exchanged between one or more processors.</li>
<li>The messages are sent and received through message queues.</li>
<li>Each Message Queue is identified by a system-wide unique name.</li>
<li>A reader gets the message from the queue and a writer puts the message on a queue. A message queue can have only one reader and many writers. A task may read from and write to multiple message queues.</li>
<li>The client is responsible for creating the message queue if it expects to receive messages. Before sending the message, it must open the queue where message is destined.</li></ul>
<p>The MessageQ component may be used for messaging/data transfer if:
</p>
<ol><li>Application requires single reader and one or more writers.</li>
<li>More than 32-bit information needs to be sent between the processors using application-defined message structures.</li>
<li>Variable sized messages are required.</li>
<li>Reader and writer operate on the same buffer sizes.</li>
<li>Messages need to be sent frequently. In this case, the messages are queued and there is no spin-wait for the previous event to be cleared.</li>
<li>The ability to wait when the queue is empty is desired. This is inbuilt within the MessageQ protocol, and no extra application code is required. If <code>MessageQ_get()</code> is called on an empty queue, it waits till a message is received. If Notify is used, the application must register the callback, or wait on a semaphore that is posted by the application's notification callback function.</li>
<li>It is desired to have the ability to move the Message Queue between processors. In this case, the <code>MessageQ_open()</code> on other processors internally takes care of locating the queue, and the application code sending messages to this queue does not need to change.</li></ol>
<h3><span class="mw-headline" id="ListMP">ListMP</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=SysLink_UserGuide&amp;action=edit&amp;section=23" title="Edit section: ListMP">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The ListMP module provides multi-processor doubly-linked circular linked list (ListMP) between multiple processors in the system.
Features of the ListMP module include:
</p>
<ul><li>Simple multi-reader, multi-writer protocol.</li>
<li>Instances of ListMP objects can be created and deleted by any processor in the system.</li>
<li>Each instance of the ListMP is identified by a system-wide unique string name.</li>
<li>To use the ListMP instance, client opens it by name and receives a handle.</li>
<li>Elements can be put at the tail of the list, removed from head of the list</li>
<li>APIs are also available for inserting &amp; removing elements at/from an intermediate location</li>
<li>To peek into list contents, APIs are available for list traversal.</li>
<li>The APIs are protected internally using Gate.</li>
<li>ListMP does not have any inbuilt notification mechanism. If required, it can be built on top using Notify module.</li>
<li>Buffers placed into the ListMP need to be from shared memory. This includes buffers allocated from Heap, as well as those mapped using Dynamic Memory Mapping.</li></ul>
<p>ListMP component may be used for messaging/data transfer if:
</p>
<ol><li>Application requires multiple writers and multiple readers.</li>
<li>The application wishes to perform out-of-order processing on received packets. This is not possible with MessageQ or with Notify. With ListMP, the reader may traverse the shared list and choose any buffer within the list to be removed. However, this is possible only when 'shared' ListMP is used, i.e. ListMPSharedMemory is used. If fast queues are used (hardware assisted), then list traversing may not be possible.</li>
<li>Making a specific buffer as high priority is desired. The sender to an ListMP can make a specific buffer/message as high priority by pushing it to the head of the queue instead of placing it at the end of the queue. APIs are provided to traverse the list and insert element before any specified element in the queue. However, this is possible only when 'shared' ListMP is used, i.e. ListMPSharedMemory is used. If fast queues are used (hardware assisted), then this may not be possible.</li>
<li>Inbuilt notification is not required. If the application desires flexibility in when notification is to be sent/received, ListMP module can be used. The application may use Notify module to send &amp; receive notifications as per its specific requirements. This may result in better performance and lesser number of interrupts, tuned to application's requirements. However, the disadvantage is that additional application code needs to be written for notification, which is present inherently within MessageQ component.</li>
<li>Reader and writer operate on the same buffer sizes.</li>
<li>More than 32-bit information needs to be sent between the processors using application-defined message structures.</li>
<li>Variable sized messages/data buffers are required.</li>
<li>Messages/data buffers need to be sent frequently. In this case, the messages are queued directly. No notification/spin-wait for notification is performed.</li></ol>
<h3><span class="mw-headline" id="GateMP">GateMP</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=SysLink_UserGuide&amp;action=edit&amp;section=24" title="Edit section: GateMP">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The GateMP module provides the Multi-processor critical section between multiple processors in the system. Depending on the hardware functionality available, it shall be possible to write different types of Gate implementations. For example, GatePeterson is a software multi-processor Gate where h/w support is not available. GateHwSpinlock is a Gate that uses h/w spin-lock feature.
</p>
<div class="center"><div class="thumb tnone"><div class="thumbinner" style="width:661px;"><a href="File_SysLinkGateMP.html" class="image"><img alt="" src="https://processors.wiki.ti.com/images/d/dd/SysLinkGateMP.PNG" width="659" height="385" class="thumbimage" /></a>  <div class="thumbcaption">GateMP module</div></div></div></div>
<p>The Multi-processor Gate module provides the following functionality:
</p>
<ul><li>Achieves mutually exclusive access to shared objects (data structures, buffers, peripherals etc.)</li>
<li>Instances of Multi-processor Gate objects can be created and deleted by any processor in the system.</li>
<li>Each instance of the Multi-processor Gate is identified by a system-wide unique string name.</li>
<li>To use the Multi-processor Gate instance, client opens it by name and receives a handle.</li>
<li>Client calls an enter API to achieve exclusive access to the protected region. It blocks/spins till access is granted.</li>
<li>Client calls a leave API to release the critical section.</li></ul>
<h3><span class="mw-headline" id="Multi-processor_Heaps">Multi-processor Heaps</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=SysLink_UserGuide&amp;action=edit&amp;section=25" title="Edit section: Multi-processor Heaps">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The HeapMemMP, HeapBufMP, and HeapMultiBufMP modules configure and manage shared memory regions across processors.
The features provided by these modules include:
</p>
<ul><li>Support for multiple clients on HLOS and SYS/Bios</li>
<li>Allows configuration of shared memory regions as buffer pools</li>
<li>Support for allocation and freeing of buffers from the shared memory region.</li>
<li>These buffers are used by other modules from IPC for providing inter-processor communication functionality.</li></ul>
<p>The Memory APIs, into which the individual modules plug in, provide a uniform view of different memory pool implementations, which may be specific to the hardware architecture or OS on which IPC is ported.
</p><p>This component is based on the IHeap interface in XDC.
</p>
<h4><span class="mw-headline" id="HeapBufMP">HeapBufMP</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=SysLink_UserGuide&amp;action=edit&amp;section=26" title="Edit section: HeapBufMP">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>This module provides a single fixed size buffer pool manager. It manages multiple buffers of one fixed size, as specified while configuring the Heap.
</p><p>This module is similar to the SYS/Bios HeapBuf, however it works off shared memory and ensures the appropriate protection and features to allow other processors to use this Heap to allocate and free buffers.
</p>
<h4><span class="mw-headline" id="HeapMultiBufMP">HeapMultiBufMP</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=SysLink_UserGuide&amp;action=edit&amp;section=27" title="Edit section: HeapMultiBufMP">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>This module provides a fixed size buffer pool manager. It manages multiple buffers of some fixed sizes, as specified while configuring the Heap. For example, it would support a pre-configured set of 'n' buffers of size 'x', 'm' buffers of size 'y' etc.
</p><p>This module is similar to the SYS/Bios HeapMultiBuf, however it works off shared memory and ensures the appropriate protection and features to allow other processors to use this Heap to allocate and free buffers.
</p>
<h4><span class="mw-headline" id="HeapMemMP">HeapMemMP</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=SysLink_UserGuide&amp;action=edit&amp;section=28" title="Edit section: HeapMemMP">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>This module provides a heap based variable sized memory allocation mechanism.
</p><p>The main difference between this module and the HeapMem available with SYS/Bios, is that the HeapMemSM works off shared memory regions, and also takes into account the fact that other processors would be also using this Heap to allocate and free buffers.
</p>
<h3><span class="mw-headline" id="FrameQ">FrameQ</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=SysLink_UserGuide&amp;action=edit&amp;section=29" title="Edit section: FrameQ">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>FrameQ is a connecting component designed to carry video frames from one processing component in the system to another. FrameQ is a queue data structure which allows queuing and de-queuing of frames; frame carries all the relevant information for a video frame such as frame buffer pointers (YUV data), frame type (RGB565/YUV420/YUV422 etc.), frame width, frame height, presentation timestamp etc.
</p><p>FrameQ can be implemented to operate across processors/processes boundaries, hiding the nuances of IPC, address translation and cache management etc.
</p><p>FrameQ internally uses a special buffer manager: FrameQBufMgr.
The FrameQ module provides the following features:
</p>
<ul><li>Single writer, multiple readers</li>
<li>FrameQ instances identified by system-wide unique names.</li>
<li>Frames can be allocated and freed</li>
<li>Duplicate operation allocates and initializes an additional frame which points to the same frame buffer</li>
<li>The frame can be put into the Frame Queue by the writer</li>
<li>Notifications can be set by writer for free buffer available to allocate the frames. For reader, notifications provide a capability to minimize interrupts by choosing specific notification type. The notification is configurable based on threshold and type (ONCE/ALWAYS)</li>
<li>Readers can retrieve frames from the Frame Queue.</li>
<li>Multi-Queue operations are also supported, in which multiple frames can simultaneously be allocated/freed/put/get into multiple channels in each FrameQ, for better multi-channel performance.</li></ul>
<p>FrameQ module internally uses the FrameQBufMgr, which provides allocation, free and notification mechanisms for frames.
</p>
<ul><li>FrameQBufMgr is configured at create time with all characteristics of the frame, including number of frame buffers, sizes, characteristics etc.</li>
<li>The API to allocate a new frame returns a fully constructed frame as per the configuration done at create time.</li>
<li>The module maintains reference count for frame buffers to allow the same buffers to be used by multiple clients (duplication)</li>
<li>The module free the allocated buffers by decrementing the reference count. When all clients using the buffer have freed it, it actually frees the buffer to the pool. If there are clients registered for notification on free, this results in sending a notification to the client waiting for a free buffer. The client may be on the same or a different processor.</li>
<li>The frames can be allocated/duplicated and freed on any processor in the system.</li></ul>
<p>FrameQ component may be used for data transfer if:
</p>
<ol><li>Multiple readers and single writer are required.</li>
<li>This module is suitable for video processing.</li>
<li>The data is exchanged as a set of frames with each frame pointing to one or more frame buffers.</li>
<li>The same data is required to be consumed (read) by multiple clients. FrameQ module allows the 'dup' functionality, which creates a new frame with the same data buffers plugged into it. This new frame can be sent to a different client, which can also read the same data. The frame data buffers are reference counted, and freed only when all clients using the 'duplicated' frames free them. However, care should be taken when using this feature, since any modifications in-place in the frame buffers can impact other clients using the same buffers.</li>
<li>The writer and reader(s) work with the same buffer sizes.</li>
<li>By creating multiple readers, the FrameQ module internally supports automatic duplication and sending of the frames to multiple clients. If a FrameQ instance has multiple readers, each frame sent to the FrameQ instance is duplicated and placed into all readers.</li>
<li>One or more buffers can be attached to a single frame. This is useful when multiple buffers (e.g. YUV) are to be sent as a single unit.</li>
<li>In case free buffers are no longer available, it is required for application to be able to wait on a notification when free buffers become available. FrameQ module supports such notification based on buffer threshold and notification types.</li>
<li>Applications have different notification needs. The application can minimize interrupts by choosing the most appropriate type of notification based on watermark.</li></ol>
<h4><span class="mw-headline" id="Usage_of_Extended_Header">Usage of Extended Header</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=SysLink_UserGuide&amp;action=edit&amp;section=30" title="Edit section: Usage of Extended Header">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p><b>Frame</b>
</p><p>A frame contains Frame Header and Frame Buffer.To send frames (frame buffer and associated frame Header) to reader client, writer needs to allocate frames using <code>FrameQ_alloc()</code>.  <code>FrameQ_alloc()</code> internally allocates buffers for frame header and frame buffer and populates the base frame Header and returns the frame to the caller.  The physical size of the frame and frame buffer are fixed and specified during creation time.
</p><p><b>Frame Header</b>
</p><p>The frame Header contains Base Frame Header. Base Frame Header is the initial portion of the Frame Header (in turn Frame) which is mandatory and should be at the beginning of the frame Header (Frame)
</p><p>Base Frame Header contains the following fields:
&lt;syntaxhighlight lang='c'&gt;
{
	reserved0;
</p>
<pre>	reserved1;
	baseHeaderSize;
	headerSize;
	frmAllocaterId;
	frameBufType;
	freeFrmQueueNo;
</pre>
<p>	numFrameBuffers;
	frameBufInfo[1];
</p>
<pre>           /* ... */
       frameBufInfo[n-1]; //based on number of Frame Buffers
</pre>
<p>}
&lt;/syntaxhighlight&gt;
Caller can modify the non reserved fields of Base Frame Header using FrameQ header manipulation API.
</p><p><b>Extended Frame Header</b>
</p><p>Frame Header can be extended to contain application specific header. But such extended frame header must start after base frame header contents in a frame header(frame). Extended Header is user defined and can be used by applications based on their requirement.  They can pass additional information such as codec params, additional attributes of the frame buffers etc.
</p><p>For example, consider an application with a header structure like this:
&lt;syntaxhighlight lang='c'&gt;
struct appHeader {
</p>
<pre>   int a;
   int b;
</pre>
<p>};
&lt;/syntaxhighlight&gt;
</p><p>The application should configure the frame header equal to <code>sizeof(appHeader) + sizeof(baseFrameHeader)</code>.
</p><p>If application wants to write application header or Read application header, <code>FrameQ_getExtendedHeaderPtr()</code> will give a pointer where application can write/read their application header information.
&lt;syntaxhighlight lang='c'&gt;
/* Example of write*/
struct appHeader *apphdr;
</p><p>extptr  = FrameQ_getExtendedHeaderPtr(frame); /* frame is the pointer to a frame obtained through FrameQ_alloc */
</p><p>apphdr = (struct appHeader *)extptr;
apphdr-&gt;a = 1080;
apphdr-&gt;b = 60;
&lt;/syntaxhighlight&gt;
&lt;syntaxhighlight lang='c'&gt;
/* Example of Read*/
int a;
int b;
struct appHeader *apphdr;
</p><p>extptr  = FrameQ_getExtendedHeaderPtr (frame);/* frame is the pointer to a frame obtained through FrameQ_get */
</p><p>apphdr  =(struct appHeader *)extptr;
a = apphdr-&gt;a;
b = apphdr-&gt;b;
&lt;/syntaxhighlight&gt;
</p>
<h3><span class="mw-headline" id="RingIO">RingIO</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=SysLink_UserGuide&amp;action=edit&amp;section=31" title="Edit section: RingIO">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>This component provides Ring Buffer based data streaming, optimized for audio/video processing.
The RingIO IPC has the following features:
</p>
<ul><li>Single reader, single writer</li>
<li>RingIO instances identified by system-wide unique names.</li>
<li>Provides true circular buffer view to the application
<ul><li>Internally handles wraparound</li></ul></li>
<li>Data and attributes/messages associated with data can be sent
<ul><li>In-band attributes are supported</li></ul></li>
<li>Reader and writer can work on different data sizes
<ul><li>Use case: Writer can be unaware of reader buffer size needs</li></ul></li>
<li>Reader and writer can operate completely independent of each other
<ul><li>Synchronization only needed when acquire fails due to insufficient available size</li></ul></li>
<li>Capability to minimize interrupts by choosing specific notification type
<ul><li>Notification configurable based on threshold and type (ONCE/ALWAYS)</li></ul></li>
<li>Ability to cancel unused (acquired but unreleased) data
<ul><li>Use case: Simultaneously work on two frames: previous and new</li></ul></li>
<li>Ability to flush out released data
<ul><li>Use case: stop/fast forward</li></ul></li>
<li>Optimum usage of memory
<ul><li>One large ring buffer used by reader &amp; writer for smaller buffer sizes as required</li>
<li>Avoids fragmentation issues</li>
<li>Variable sized buffers can be used</li></ul></li></ul>
<p>RingIO component may be used for messaging &amp; data transfer if:
</p>
<ol><li>Single reader and single writer are required.</li>
<li>This module is suitable for audio processing.</li>
<li>Data, as well as attributes/messages associated with data are to be sent &amp; received.</li>
<li>Writer and reader need to execute independently of each other. The size of buffer used by writer may be different from the buffer size needed by reader.</li>
<li>The buffer sizes for acquire and release for writer &amp; reader do not need to match. Writer/reader may choose to release lesser buffer size than was acquired, or may choose to acquire more data before releasing any data.</li>
<li>Applications have different notification needs. The application can minimize interrupts by choosing the most appropriate type of notification based on watermark.</li>
<li>It is desired to have the capability to cancel unused data that was acquired but not released.</li>
<li>It is desired to flush the contents of the ring buffer to clear the ring buffer of released data. For example, when ongoing media file play is stopped and new media file is to be streamed and decoded.</li></ol>
<div style="margin: 5px; padding: 2px 10px; background-color: #ecffff; border-left: 5px solid #3399ff;"><b>NOTE</b><br /><br />More details on RingIO can be found in the <a href="RingIO_Users_Guide.html" title="RingIO Users Guide">RingIO Users Guide</a></div>
<h2><span class="mw-headline" id="Utility_modules">Utility modules</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=SysLink_UserGuide&amp;action=edit&amp;section=32" title="Edit section: Utility modules">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>The following utility modules are supported by SysLink:
</p>
<ul><li>SharedRegion</li>
<li>List</li>
<li>Trace</li>
<li>MultiProc</li>
<li>NameServer</li></ul>
<h3><span class="mw-headline" id="SharedRegion">SharedRegion</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=SysLink_UserGuide&amp;action=edit&amp;section=33" title="Edit section: SharedRegion">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The SharedRegion module manages shared memory across processors. It provides a way to configure (statically or dynamically) shared memory regions, which can be used by other IPC modules for standardized addressing, including address translation. On each core, the virtual address on that core must be specified when configuring or adding the SharedRegion entry.
</p>
<div style="margin: 5px; padding: 2px 10px; background-color: #ecffff; border-left: 5px solid #3399ff;"><b>NOTE</b><br /><br /><a rel="nofollow" class="external text" href="http://software-dl.ti.com/dsps/dsps_public_sw/sdo_sb/targetcontent/syslink/latest/docs/html/_shared_region_8h.html">The SharedRegion API documentation is available here</a>.</div>
<div class="center"><div class="thumb tnone"><div class="thumbinner" style="width:684px;"><a href="File_SysLinkSharedRegion.html" class="image"><img alt="" src="https://processors.wiki.ti.com/images/5/5e/SysLinkSharedRegion.PNG" width="682" height="428" class="thumbimage" /></a>  <div class="thumbcaption">SharedRegion module</div></div></div></div>
<ul><li>SharedRegion + system heap + system gate (for protection) gives a similar look and feel for multi-core version of OS heap</li>
<li>Multiple SharedRegions can be defined in different regions of memory. They may be in cacheabe or non-cacheable memory. The cache characteristics are used by other modules to determine whether cache coherence should be done on buffers allocated within that SharedRegion.</li>
<li>Creation of heaps is simple, just by specifying createHeap as TRUE when configuring the Shared Region. This gives similar behavior to how heap can be configured in SYS/Bios memory segment.</li>
<li>Multiple heaps can be created, one in each memory region designated as a Shared Region
<ul><li>System heaps can be used to allocate/free any sized buffers from any cores in the system.</li>
<li>Usage of system heaps enables zero-copy by passing buffer pointers across cores without any copy of content</li>
<li>The system heaps are protected by system gate (multi-core protection). This gate is also used as the default gate for other modules/instances.</li></ul></li>
<li>The SharedRegion module is designed to be used in a multi-processor environment in which memory regions are shared and accessed across different processors. The module itself does not use any shared memory, because all module state is stored locally. SharedRegion APIs use the system gate for thread protection.</li>
<li>This module creates and stores a local shared memory region table.  The table contains the processor's view for every shared region in the system. The table must not contain any overlapping regions. Each processor's view of a particular shared memory region is determined by the region id. In cases where a processor cannot access a certain shared memory region, that shared memory region should be left invalid for that processor.</li>
<li>A region is added by setting the SharedRegion entry. The length of a region must be the same across all processors. The owner of the region can be specified. If specified, the owner manages the shared region.  It creates a HeapMemMP instance which spans the full size of the region. The other processors open the same HeapMemMP instance.</li>
<li>SharedRegion 0 is a special region which needs to be configured by the application if any IPCs are to be used. The IPCs internally use SharedRegion 0 for their shared memory needs. The application can also get a handle to the SharedRegion heap and start using it for their own requirements by using the SharedRegion_getHeap() API.</li></ul>
<h4><span class="mw-headline" id="Static_configuration">Static configuration</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=SysLink_UserGuide&amp;action=edit&amp;section=34" title="Edit section: Static configuration">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>SharedRegion configuration can be done statically by updating the CFG file for a particular slave. Using this provided static configuration, the initial table is created on the local slave processor.
</p><p>On HLOS-side, information about Shared Regions is read from each slave executable when loaded from the host
</p>
<ul><li>System heap (memory manager) is created/opened automatically if required in the Shared Regions</li>
<li>Thus, the heap becomes usable from Linux side also</li></ul>
<h4><span class="mw-headline" id="Adding_dynamic_entries">Adding dynamic entries</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=SysLink_UserGuide&amp;action=edit&amp;section=35" title="Edit section: Adding dynamic entries">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>In addition to the static configuration, Shared Region entries can be created dynamically too. This is possible using the SharedRegion_setEntry() API on both RTOS and HLOS-sides. Since SharedRegion module always works on virtual addresses, information about the SharedRegion to be added for a particular SharedRegion ID includes the virtual address of the SharedRegion entry.
</p><p>The SharedRegion_setEntry() API only adds the SharedRegion into the local SharedRegion information table. To enable usage from other processors also, the same API must be called on each core that shares this SharedRegion with other cores.
</p><p>On each core, the virtual address on that core must be specified when adding the SharedRegion entry dynamically. On RTOS-side, this maps to the virtual memory map for that slave executable and SharedRegions. On HLOS-side, the physical address for that SharedRegion must be mapped into HLOS address space to generate a virtual address that can be passed to the dynamic SharedRegion_setEntry() API. When called from an HLOS user-mode app, the virtual address provided to SharedRegion_setEntry() must be the user virtual address. Also, applications must ensure that this memory region is mapped into the slave address space to map the physical memory region to the slave virtual address space, which was used to call SharedRegion_setEntry() on that slave processor.
SysLink provides the ProcMgr_map() API to enable the following mappings of a physical address range:
</p>
<ul><li>Mapping to HLOS kernel space</li>
<li>Mapping to HLOS user space</li>
<li>Mapping to slave virtual space</li></ul>
<p>Once these mappings are done, SharedRegion_setEntry() can be called with the appropriate virtual address to set the entry dynamically.
</p>
<div style="margin: 5px; padding: 2px 10px; background-color: #ecffff; border-left: 5px solid #3399ff;"><b>NOTE</b><br /><br />The number of SharedRegion entries must be the same on all processors.</div>
<h4><span id="(QNX-only,_SysLink_2.20_and_above)_Use_of_CACHE_module_in_QNX_for_cache_maintenance_operations"></span><span class="mw-headline" id=".28QNX-only.2C_SysLink_2.20_and_above.29_Use_of_CACHE_module_in_QNX_for_cache_maintenance_operations">(QNX-only, SysLink 2.20 and above) Use of CACHE module in QNX for cache maintenance operations</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=SysLink_UserGuide&amp;action=edit&amp;section=36" title="Edit section: (QNX-only, SysLink 2.20 and above) Use of CACHE module in QNX for cache maintenance operations">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>In QNX, by default cache maintenance operations are implemented using the msync() function. If the user wants SysLink to use the higher performance CACHE API instead, and if they do not mind opening up I/O privileges (_NTO_TCTL_IO) to the SysLink application process(es) which are required by the CACHE API, they can do so by uncommenting the lines
</p><p>&lt;syntaxhighlight lang='c'&gt;
</p>
<pre>  #define SYSLINK_USE_QNX_CACHE_API
</pre>
<p>&lt;/syntaxhighlight&gt;
</p><p>and
</p><p>&lt;syntaxhighlight lang='c'&gt;
</p>
<pre>  ThreadCtl( _NTO_TCTL_IO, 0 );
</pre>
<p>&lt;/syntaxhighlight&gt;
</p><p>in <i>&lt;SYSLINK_INSTALL_DIR&gt;/packages/ti/syslink/utils/hlos/usr/Cache_qnx.c</i>.
</p><p>In addition, every executable that links in the SysLink user library needs to link in the QNX ‘cache’ library as well. This requirement applies to both user applications and the slaveloader application in SysLink (same applies to the examples if they are needed). For the slaveloader, simply add the the line
</p><p><code>
LIBS += cache
</code>
</p><p>to each Makefile in each subdirectory under <i>&lt;SYSLINK_INSTALL_DIR&gt;/packages/ti/syslink/samples/hlos/slaveLoader/usr/Qnx/arm/</i> (e.g. o.g.le.v7).
</p><p>After modification, the user can rebuild the SysLink user library, the slaveloader and their application(s).
</p>
<h3><span class="mw-headline" id="MultiProc">MultiProc</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=SysLink_UserGuide&amp;action=edit&amp;section=37" title="Edit section: MultiProc">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>MultiProc module provides the management of Processor ID. The Processor ID can be used by other modules that communicate with remote processors. The processors can be identified by name and their corresponding IDs retrieved.
</p>
<div style="margin: 5px; padding: 2px 10px; background-color: #ecffff; border-left: 5px solid #3399ff;"><b>NOTE</b><br /><br />Note: The MultiProc configuration must be the same on all processors across the system.</div>
<h3><span class="mw-headline" id="List">List</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=SysLink_UserGuide&amp;action=edit&amp;section=38" title="Edit section: List">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The List module supports the creation and management of local doubly linked circular lists. All standard linked list operations including creation, construction, destruction, deletion, traversal, put, get, etc. are supported by the module.
</p>
<h3><span class="mw-headline" id="NameServer">NameServer</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=SysLink_UserGuide&amp;action=edit&amp;section=39" title="Edit section: NameServer">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The NameServer module manages local name/value pairs that enables an application and other modules to store and retrieve values based on a name.
</p>
<ul><li>The module supports different lengths of values.</li>
<li>It provides APIs to get and add variable length values.</li>
<li>Special optimized APIs are provided for UInt32 sized values.</li>
<li>The NameServer module maintains thread-safety for the APIs. However, the NameServer APIs cannot be called from an interrupt context.</li>
<li>Each NameServer instance manages a different name/value table. This allows each table to be customized to meet the requirements of user:
<ul><li>Size differences:one table could allow long values, (e.g. &gt; 32 bits) while another table could be used to store integers. This customization enables better memory usage.</li>
<li>Performance: improves search time when retrieving a name/value pair.</li>
<li>Relax name uniqueness:names in a specific table must be unique, but the same name can be used in different tables.</li></ul></li>
<li>When adding a name/value pair, the name and value are copied into internal buffers in NameServer.</li>
<li>NameServer maintains the name/values table in local memory (e.g. not shared memory). However the NameServer module can be used in a multiprocessor system.</li>
<li>The NameServer module uses the MultiProc module for identifying the different processors. Which remote processors and the order they are queried is determined by the procId array in the get function.</li></ul>
<h3><span class="mw-headline" id="Trace">Trace</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=SysLink_UserGuide&amp;action=edit&amp;section=40" title="Edit section: Trace">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The Trace module on HLOS provides the following functionality:
</p>
<ul><li>Enable entry/leave/intermediate trace prints
<ul><li>The prints can be configured at build time and run-time</li></ul></li>
<li>Enable prints whenever any failure occurs, which gives the exact file name, line number and function information, along with information on the cause of failure</li>
<li>Enable assertions in debug build, which indicate unexpected behavior</li></ul>
<p>The trace prints can be configured at build time and run-time. Details are given in a later section in this document.
</p>
<h1><span class="mw-headline" id="Configuration">Configuration</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=SysLink_UserGuide&amp;action=edit&amp;section=41" title="Edit section: Configuration">edit</a><span class="mw-editsection-bracket">]</span></span></h1>
<h2><span class="mw-headline" id="RTOS_module_configuration">RTOS module configuration</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=SysLink_UserGuide&amp;action=edit&amp;section=42" title="Edit section: RTOS module configuration">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>The RTOS side modules are configured by a config script (.cfg) using the XDC tools.  The default configuration can be overridden by explicitly changing the configuration through the application CFG file. For example, the number of SharedRegion entries can be modified from the default to 16 by using the following command in the CFG file:
&lt;syntaxhighlight lang='javascript'&gt;
var SharedRegion = xdc.useModule('ti.sdo.ipc.SharedRegion');
SharedRegion.numEntries = 16;
&lt;/syntaxhighlight&gt;
</p><p>The full set of module configuration items are detailed in the CDOC module reference available as part of the IPC and SysLink products.
</p>
<h2><span class="mw-headline" id="HLOS_module_configuration">HLOS module configuration</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=SysLink_UserGuide&amp;action=edit&amp;section=43" title="Edit section: HLOS module configuration">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>On the HLOS, the module configuration is done from the kernel-side, by the system integrator at startup. A platform-specific file syslink/family/hlos/knl/&lt;Platform&gt;/Platform.c needs to be updated to implement the function Platform_overrideConfig. The configuration structure corresponding to the module level configuration items for each module are defined in a structure &lt;Module&gt;_Config, defined in file _&lt;Module&gt;.h.
</p><p>The default values for all module configuration values match the defaults in the RTOS-side modules.
</p><p>This needs to be used only for reference to implement the Platform_overrideConfig function, since the application shall never make any calls to configure the modules.
</p><p>For example,
</p>
<ul><li><code>SharedRegion_Config</code> structure defined in file _SharedRegion.h has the configuration fields for the SharedRegion module on HLOS-side.</li></ul>
<p>To change the number of SharedRegion entries to match the modified RTOS-side configuration of 16, add the following code in the Platform_overrideConfig function:
&lt;syntaxhighlight lang='c'&gt;
config-&gt;sharedRegionConfig.numEntries = 16;
&lt;/syntaxhighlight&gt;
The SysLink kernel module needs to be rebuilt after this change.
</p>
<ul><li><code>MessageQ_Config</code> structure defined in file _MessageQ.h has the configuration fields for the MessageQ module on HLOS-side.</li></ul>
<p>To change the number of number of heaps that can be registered with MessageQ to match with the modified RTOS-side configuration, add the following code in the Platform_overrideConfig function:
&lt;syntaxhighlight lang='c'&gt;
config-&gt;messageQConfig.numHeaps = 10;  // value must match rtos side configuration!
&lt;/syntaxhighlight&gt;
The SysLink kernel module needs to be rebuilt after this change.
</p>
<h2><span id="Trace,_debug_and_build_configuration"></span><span class="mw-headline" id="Trace.2C_debug_and_build_configuration">Trace, debug and build configuration</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=SysLink_UserGuide&amp;action=edit&amp;section=44" title="Edit section: Trace, debug and build configuration">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span class="mw-headline" id="Trace_logging">Trace logging</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=SysLink_UserGuide&amp;action=edit&amp;section=45" title="Edit section: Trace logging">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>SysLink provides a mechanism to enable or disable different levels of trace prints on both the kernel and user side.
To use trace, SysLink must be built with the compile option <b>SYSLINK_TRACE_ENABLE.</b> By default, i.e. if not explicitly set to 0 when building SysLink, this compile option is enabled for the build. If this option is not provided during build, the trace prints code is compiled out to save on code size and optimize performance. To disable this build option, explicitly pass SYSLINK_TRACE_ENABLE=0 when invoking the make commands.
</p>
<h4><span class="mw-headline" id="Trace_types">Trace types</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=SysLink_UserGuide&amp;action=edit&amp;section=46" title="Edit section: Trace types">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>If the SYSLINK_TRACE_ENABLE compile option is provided during build, three different trace settings can be provided at run-time:
</p>
<ul><li><b>TRACE=[0|1]</b> Disables or enables all trace prints</li>
<li><b>TRACEFAILURE=[0|1]</b> Disables or enables prints about failures occurring within the SysLink implementation. If this feature is enabled and a failure occurs anywhere within the code, a print is put out, which indicates a descriptive reason for failure, the exact file name and line number where the failure has occurred, along-with the failure code value. This feature can be used for isolating the exact failure cause when an error code is returned from any SysLink API, and is usually the first mechanism used for debugging.</li>
<li><b>TRACEENTER=[0|1]</b> Disables or enables entry and leave prints from each function within SysLink. When the failure is difficult to isolate or does not result in an error being returned from any SysLink function, these prints can be enabled to give full information about the call flow within SysLink.</li>
<li><b>TRACECLASS=[1|2|3]</b> Class of additional trace prints. The number of trace prints that are given out increase with increasing trace class value. i.e TRACECLASS 1 gives the least number of prints. These are for block-level or critical information. TRACECLASS 2 includes the prints for class 1 and adds more information. TRACECLASS 3 includes prints for classes 1 and 2 and adds more information for prints that are in iterative loops (e.g. names of all loaded symbols, sections etc.</li></ul>
<h4><span class="mw-headline" id="Configuring_trace">Configuring trace</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=SysLink_UserGuide&amp;action=edit&amp;section=47" title="Edit section: Configuring trace">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>TRACE needs to be enabled for any of the prints to be given out. The others can be enabled or disabled independently of each other. i.e. it is possible to enable only failure prints, or failure prints and traceclass prints, etc.
</p><p>On the kernel-side, the trace values can be provided as insmod parameters while inserting the kernel module.
</p><p><u>For example:</u>
</p>
<pre>insmod syslink.ko TRACE=1 TRACEFAILURE=1</pre>
<p>On the user-side, the trace values can be exported on the shell as environment variables. In the application, these can be read from the environment and use the <code>GT_setTrace()</code> API to modify the tracing.  Refer to the SysLink sample applications for examples.
</p><p><u>For example:</u>
</p>
<pre>export TRACE=1
export TRACEFAILURE=1
export TRACECLASS=3</pre>
<h4><span class="mw-headline" id="Changing_trace_configuration_from_application">Changing trace configuration from application</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=SysLink_UserGuide&amp;action=edit&amp;section=48" title="Edit section: Changing trace configuration from application">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>The user or kernel trace configuration can be controlled from user application through the use of the <code>GT_setTrace()</code> API. This API is available in syslink/utils/Trace.h
</p><p>This feature is useful when the trace is to be enabled for a specific part of the user application only, so that a limited number of trace prints are seen, and the debugging can be more effective.
</p><p>For example, to enable full trace for a certain section of application processing that involves SysLink, the following can be used:
&lt;syntaxhighlight lang='c'&gt;
UInt32 oldMask;
UInt32 traceClass = 3;
</p><p>/* Temporarily enable full trace */
oldMask = GT_setTrace ((GT_TraceState_Enable | GT_TraceEnter_Enable |
</p>
<pre>       GT_TraceSetFailure_Enable | (traceClass &lt;&lt; (32 - GT_TRACECLASS_SHIFT))),
       GT_TraceType_Kernel);
</pre>
<p>/* Processing here */
</p><p>/* Restore trace to earlier value */
GT_setTrace(oldMask, GT_TraceType_Kernel);
&lt;/syntaxhighlight&gt;
</p><p>To enable user-side, use <code>GT_TraceType_User</code> instead of <code>GT_TraceType_Kernel</code> in the above. To modify both user and kernel-side trace, the API <code>GT_setTrace()</code> needs to be called twice, once for each user and kernel-side.
</p>
<h3><span class="mw-headline" id="Debug_Build_Configuration">Debug Build Configuration</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=SysLink_UserGuide&amp;action=edit&amp;section=49" title="Edit section: Debug Build Configuration">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>In addition to trace logging, SysLink also has a mechanism to display assertion prints when an unexpected condition is seen. The assertion prints display information about the failed condition and the line and file number where the issue is seen. These checks are present for failure conditions which are not expected in normal run, and usually indicate incorrect behavior.
To enable assertion prints, SysLink must be built with the compile option <b>SYSLINK_BUILD_DEBUG.</b> By default, i.e. if not explicitly set to 0 when building SysLink, this compile option is enabled for the build. If this option is not provided during build, the assertion condition checks and prints are compiled out to save on code size and optimize performance. To disable this build option, explicitly pass SYSLINK_BUILD_DEBUG=0 when invoking the make commands.
</p>
<h2><span class="mw-headline" id="Configuring_an_optimized_build">Configuring an optimized build</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=SysLink_UserGuide&amp;action=edit&amp;section=50" title="Edit section: Configuring an optimized build">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>SysLink provides a mechanism to substantially optimize the SysLink code through a compile option: <b>SYSLINK_BUILD_OPTIMIZE</b>.
</p><p>By default, this option is not enabled for the SysLink build. To ensure run-time stability and avoid kernel/user crashes, SysLink code has checks for error conditions, invalid parameter checks and intermediate failures. These are useful during application development, to ensure that the user does not need to reboot the hardware device due to incorrect usage of SysLink. However, once the application development is complete and the product is being deployed, these checks can be removed. SysLink provides a mechanism to perform such optimization through the SYSLINK_BUILD_OPTIMIZE compile time flag. If this flag is provided during SysLink build, all the parameter checks and checks for error conditions are stripped out during the build. This reduces code size, as well as substantially enhances performance. However, note that once the checks are removed, any run-time errors shall not get handled, and result in kernel/user crashes.
</p>
<h2><span class="mw-headline" id="Interpreting_SysLink_status_codes">Interpreting SysLink status codes</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=SysLink_UserGuide&amp;action=edit&amp;section=51" title="Edit section: Interpreting SysLink status codes">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Most SysLink module APIs return status codes to indicate whether they were successful, or if there was a failure during execution.
</p><p>At run-time, applications can check for success of SysLink APIs by checking the status codes. The status codes are signed 32-bit integers. Positive status codes indicate success and negative codes indicate failures. To check whether an API call was successful, the status code can be checked for a value greater than or equal to zero.
</p><p>In general, module success codes are named as <code>&lt;MODULE&gt;_S_&lt;STATUSCODE&gt;</code> and failure codes are named as <code>&lt;MODULE&gt;_E_&lt;STATUSCODE&gt;</code>.
For example:
&lt;syntaxhighlight lang='c'&gt;
Int status;
</p><p>status = SysLink_api(param1, param2);
</p><p>if (status &gt;= 0) {
</p>
<pre>   printf("The API was successful. Status [0x%x]", status);
</pre>
<p>}
else {
</p>
<pre>   printf("The API failed! Status [0x%x]", status);
</pre>
<p>}
&lt;/syntaxhighlight&gt;
</p><p>The SysLink API reference document and header files contain information about critical specific success or failure codes returned by the APIs.  Some modules return specific failure codes indicating a particular behavior, which may need to be specifically checked by applications.  For example, if a MessageQ instance is not found to be created when MessageQ_open is called, it returns <code>MessageQ_E_NOTFOUND</code> code.  In such cases, applications can specifically check for this code.
For example:
&lt;syntaxhighlight lang='c'&gt;
do {
</p>
<pre>   status = MessageQ_open (msgqName,
           &amp;MessageQApp_queueId [info-&gt;procId]);
</pre>
<p>} while (status == MessageQ_E_NOTFOUND);
&lt;/syntaxhighlight&gt;
</p><p>In most other scenarios, however, unless explicitly mentioned, checking for a <code>(status &gt;= 0)</code> is advised. In many cases modules return more than one possible success code. Hence, an explicit check against <code>MessageQ_S_SUCCESS</code> may fail, however, this does not indicate failure. Checking status code to be a positive value will ensure correct behavior.
</p>
<h1><span class="mw-headline" id="Build">Build</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=SysLink_UserGuide&amp;action=edit&amp;section=52" title="Edit section: Build">edit</a><span class="mw-editsection-bracket">]</span></span></h1>
<h2><span class="mw-headline" id="HLOS_Build_system">HLOS Build system</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=SysLink_UserGuide&amp;action=edit&amp;section=53" title="Edit section: HLOS Build system">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span class="mw-headline" id="Miscellaneous">Miscellaneous</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=SysLink_UserGuide&amp;action=edit&amp;section=54" title="Edit section: Miscellaneous">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul><li>The SysLink HLOS build system enables passing a semi-colon separated list of include paths for the build through the <code>SYSLINK_PKGPATH</code> variable. For example, the following can be specified to the kernel make command to override the defaults in the base Makefile.inc file.
<ul><li><code>make ARCH=arm CROSS_COMPILE=/toolchains/git/arm-2009q1-203/bin/arm-none-linux-gnueabi- SYSLINK_PKGPATH="/toolchains/IPC/ipc_&lt;version&gt;/packages;$HOME/syslink"</code></li>
<li>To do a verbose build where the make commands are printed out, use <code>V=1</code> when running make.</li></ul></li></ul>
<p><span style="color: BLUE"><i>Replace ipc_&lt;version&gt; above with the specific IPC versioned package name</i></span>
</p>
<!-- 
NewPP limit report
Cached time: 20201130182843
Cache expiry: 86400
Dynamic content: false
CPU time usage: 0.121 seconds
Real time usage: 0.127 seconds
Preprocessor visited node count: 262/1000000
Preprocessor generated node count: 348/1000000
Post‐expand include size: 923/2097152 bytes
Template argument size: 411/2097152 bytes
Highest expansion depth: 2/40
Expensive parser function count: 0/100
Unstrip recursion depth: 0/20
Unstrip post‐expand size: 118/5000000 bytes
-->
<!--
Transclusion expansion time report (%,ms,calls,template)
100.00%    2.020      1 -total
 81.48%    1.646      4 Template:SpNote
-->
</div>
<!-- Saved in parser cache with key procwiki:pcache:idhash:7303-0!canonical and timestamp 20201130182842 and revision id 182193
 -->
<div class='hf-nsfooter' id='hf-nsfooter-'><table style="text-align:center; background:white; width:100%; text-align:left; height: 65px border-top: 1px solid; border-bottom: 1px solid; border-left: 1px solid; border-right: 1px solid; border-width: 1px; border-style: solid;">
<tr>
<td width="305px"><a href="File_E2e.html" class="image"><img alt="E2e.jpg" src="https://processors.wiki.ti.com/images/8/82/E2e.jpg" width="305" height="63" /></a>
</td>
<td>{{
<ol><li>switchcategory:MultiCore=</li></ol>
<ul><li>For technical support on MultiCore devices, please post your questions in the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/c6000_multi-core_dsps/default.aspx">C6000 MultiCore Forum</a></li>
<li>For questions related to the BIOS MultiCore SDK (MCSDK), please use the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/embedded/f/355.aspx">BIOS Forum</a></li></ul>
<p>Please post only comments related to the article <b>SysLink UserGuide</b> here.<i></i>
</p>
</td>
<td>Keystone=
<ul><li>For technical support on MultiCore devices, please post your questions in the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/c6000_multi-core_dsps/default.aspx">C6000 MultiCore Forum</a></li>
<li>For questions related to the BIOS MultiCore SDK (MCSDK), please use the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/embedded/f/355.aspx">BIOS Forum</a></li></ul>
<p>Please post only comments related to the article <b>SysLink UserGuide</b> here.<i></i>
</p>
</td>
<td>C2000=<i>For technical support on the C2000 please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/microcontrollers/tms320c2000_32-bit_real-time_mcus/f/171.aspx">The C2000 Forum</a>. Please post only comments about the article <b>SysLink UserGuide</b> here.</i>
</td>
<td>DaVinci=<i>For technical support on DaVincoplease post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/davinci_digital_media_processors/default.aspx">The DaVinci Forum</a>. Please post only comments about the article <b>SysLink UserGuide</b> here.</i>
</td>
<td>MSP430=<i>For technical support on MSP430 please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/microcontrollers/msp43016-bit_ultra-low_power_mcus/default.aspx">The MSP430 Forum</a>. Please post only comments about the article <b>SysLink UserGuide</b> here.</i>
</td>
<td>OMAP35x=<i>For technical support on OMAP please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/omap_applications_processors/default.aspx">The OMAP Forum</a>. Please post only comments about the article <b>SysLink UserGuide</b> here.</i>
</td>
<td>OMAPL1=<i>For technical support on OMAP please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/omap_applications_processors/default.aspx">The OMAP Forum</a>. Please post only comments about the article <b>SysLink UserGuide</b> here.</i>
</td>
<td>MAVRK=<i>For technical support on MAVRK please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/development_tools/mavrk/default.aspx">The MAVRK Toolbox Forum</a>. Please post only comments about the article <b>SysLink UserGuide</b> here.</i>
</td>
<td><i>For technical support please post your questions at <a rel="nofollow" class="external text" href="http://e2e.ti.com/">http://e2e.ti.com</a>. Please post only comments about the article <b>SysLink UserGuide</b> here.</i>
<p>}}
</p>
</td></tr></table>
<table style="border-style:solid; border-width:1px; text-align:center; width:100%;">

<tr style="font-size:150%;">
<td rowspan="2"><a href="File_Hyperlink_blue.html" class="image"><img alt="Hyperlink blue.png" src="https://processors.wiki.ti.com/images/9/9f/Hyperlink_blue.png" width="96" height="96" /></a>
</td>
<td><b>Links</b>
</td></tr>
<tr>
<td>
<table style="text-align: left;">
<tr>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/amplifier_and_linear.page">Amplifiers &amp; Linear</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/audio/audio_overview.page">Audio</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/rfif.page">Broadband RF/IF &amp; Digital Radio</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/clocksandtimers/clocks_and_timers.page">Clocks &amp; Timers</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/dataconverters/data_converter.page">Data Converters</a>
</p>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/mems/mems.page">DLP &amp; MEMS</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/high_reliability.page">High-Reliability</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/interface/interface.page">Interface</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/logic/home_overview.page">Logic</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/powermanagement/power_portal.page">Power Management</a>
</p>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/embedded_processor.page">Processors</a>
</p>
<ul><li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/arm.page">ARM Processors</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/home.page">Digital Signal Processors (DSP)</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/microcontroller/home.page">Microcontrollers (MCU)</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/omap-applications-processors/the-omap-experience.page">OMAP Applications Processors</a></li></ul>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/switches_and_multiplexers.page">Switches &amp; Multiplexers</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/temperature_sensor.page">Temperature Sensors &amp; Control ICs</a><br/>
<a rel="nofollow" class="external text" href="http://focus.ti.com/wireless/docs/wirelessoverview.tsp?familyId=2003&amp;sectionId=646&amp;tabId=2735">Wireless Connectivity</a>
</p>
</td></tr></table>
</td></tr></table>
<div id="tiPrivacy"></div>
</div></div>					<div class="printfooter">
						Retrieved from "<a dir="ltr" href="https://processors.wiki.ti.com/index.php?title=SysLink_UserGuide&amp;oldid=182193">https://processors.wiki.ti.com/index.php?title=SysLink_UserGuide&amp;oldid=182193</a>"					</div>
				<div id="catlinks" class="catlinks" data-mw="interface"><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="Special_Categories.html" title="Special:Categories">Category</a>: <ul><li><a href="Category_SysLink.html" title="Category:SysLink">SysLink</a></li></ul></div></div>				<div class="visualClear"></div>
							</div>
		</div>
		<div id="mw-navigation">
			<h2>Navigation menu</h2>
			<div id="mw-head">
									<div id="p-personal" role="navigation" class="" aria-labelledby="p-personal-label">
						<h3 id="p-personal-label">Personal tools</h3>
						<ul>
							<li id="pt-login"><a href="https://processors.wiki.ti.com/index.php?title=Special:UserLogin&amp;returnto=SysLink+UserGuide" title="You are encouraged to log in; however, it is not mandatory [o]" accesskey="o">Log in</a></li><li id="pt-createaccount"><a href="Special_RequestAccount.html" title="You are encouraged to create an account and log in; however, it is not mandatory">Request account</a></li>						</ul>
					</div>
									<div id="left-navigation">
										<div id="p-namespaces" role="navigation" class="vectorTabs" aria-labelledby="p-namespaces-label">
						<h3 id="p-namespaces-label">Namespaces</h3>
						<ul>
							<li id="ca-nstab-main" class="selected"><span><a href="SysLink_UserGuide.html" title="View the content page [c]" accesskey="c">Page</a></span></li><li id="ca-talk" class="new"><span><a href="https://processors.wiki.ti.com/index.php?title=Talk:SysLink_UserGuide&amp;action=edit&amp;redlink=1" rel="discussion" title="Discussion about the content page (page does not exist) [t]" accesskey="t">Discussion</a></span></li>						</ul>
					</div>
										<div id="p-variants" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-variants-label">
												<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-variants-label" />
						<h3 id="p-variants-label">
							<span>Variants</span>
						</h3>
						<div class="menu">
							<ul>
															</ul>
						</div>
					</div>
									</div>
				<div id="right-navigation">
										<div id="p-views" role="navigation" class="vectorTabs" aria-labelledby="p-views-label">
						<h3 id="p-views-label">Views</h3>
						<ul>
							<li id="ca-view" class="collapsible selected"><span><a href="SysLink_UserGuide.html">Read</a></span></li><li id="ca-viewsource" class="collapsible"><span><a href="https://processors.wiki.ti.com/index.php?title=SysLink_UserGuide&amp;action=edit" title="This page is protected.&#10;You can view its source [e]" accesskey="e">View source</a></span></li><li id="ca-history" class="collapsible"><span><a href="https://processors.wiki.ti.com/index.php?title=SysLink_UserGuide&amp;action=history" title="Past revisions of this page [h]" accesskey="h">View history</a></span></li>						</ul>
					</div>
										<div id="p-cactions" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-cactions-label">
						<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-cactions-label" />
						<h3 id="p-cactions-label"><span>More</span></h3>
						<div class="menu">
							<ul>
															</ul>
						</div>
					</div>
										<div id="p-search" role="search">
						<h3>
							<label for="searchInput">Search</label>
						</h3>
						<form action="https://processors.wiki.ti.com/index.php" id="searchform">
							<div id="simpleSearch">
								<input type="search" name="search" placeholder="Search Texas Instruments Wiki" title="Search Texas Instruments Wiki [f]" accesskey="f" id="searchInput"/><input type="hidden" value="Special:Search" name="title"/><input type="submit" name="fulltext" value="Search" title="Search the pages for this text" id="mw-searchButton" class="searchButton mw-fallbackSearchButton"/><input type="submit" name="go" value="Go" title="Go to a page with this exact name if it exists" id="searchButton" class="searchButton"/>							</div>
						</form>
					</div>
									</div>
			</div>
			<div id="mw-panel">
				<div id="p-logo" role="banner"><a class="mw-wiki-logo" href="Main_Page.html"  title="Visit the main page"></a></div>
						<div class="portal" role="navigation" id="p-navigation" aria-labelledby="p-navigation-label">
			<h3 id="p-navigation-label">Navigation</h3>
			<div class="body">
								<ul>
					<li id="n-mainpage"><a href="Main_Page.html" title="Visit the main page [z]" accesskey="z">Main Page</a></li><li id="n-All-pages"><a href="Special_AllPages.html">All pages</a></li><li id="n-All-categories"><a href="Special_Categories.html">All categories</a></li><li id="n-recentchanges"><a href="Special_RecentChanges.html" title="A list of recent changes in the wiki [r]" accesskey="r">Recent changes</a></li><li id="n-randompage"><a href="Package_Reflow_Profiles.html" title="Load a random page [x]" accesskey="x">Random page</a></li><li id="n-help"><a href="https://www.mediawiki.org/wiki/Special:MyLanguage/Help:Contents" title="The place to find out">Help</a></li>				</ul>
							</div>
		</div>
			<div class="portal" role="navigation" id="p-tb" aria-labelledby="p-tb-label">
			<h3 id="p-tb-label">Toolbox</h3>
			<div class="body">
								<ul>
					<li id="t-whatlinkshere"><a href="Special_WhatLinksHere/SysLink_UserGuide.html" title="A list of all wiki pages that link here [j]" accesskey="j">What links here</a></li><li id="t-recentchangeslinked"><a href="Special_RecentChangesLinked/SysLink_UserGuide.html" rel="nofollow" title="Recent changes in pages linked from this page [k]" accesskey="k">Related changes</a></li><li id="t-specialpages"><a href="Special_SpecialPages.html" title="A list of all special pages [q]" accesskey="q">Special pages</a></li><li id="t-print"><a href="https://processors.wiki.ti.com/index.php?title=SysLink_UserGuide&amp;printable=yes" rel="alternate" title="Printable version of this page [p]" accesskey="p">Printable version</a></li><li id="t-permalink"><a href="https://processors.wiki.ti.com/index.php?title=SysLink_UserGuide&amp;oldid=182193" title="Permanent link to this revision of the page">Permanent link</a></li><li id="t-info"><a href="https://processors.wiki.ti.com/index.php?title=SysLink_UserGuide&amp;action=info" title="More information about this page">Page information</a></li>				</ul>
							</div>
		</div>
				</div>
		</div>
				<div id="footer" role="contentinfo">
						<ul id="footer-info">
								<li id="footer-info-lastmod"> This page was last edited on 24 July 2014, at 08:26.</li>
								<li id="footer-info-copyright">Content is available under <a class="external" rel="nofollow" href="http://creativecommons.org/licenses/by-sa/3.0/">Creative Commons Attribution-ShareAlike</a> unless otherwise noted.</li>
							</ul>
						<ul id="footer-places">
								<li id="footer-places-privacy"><a href="Project_Privacy_policy.html" title="Project:Privacy policy">Privacy policy</a></li>
								<li id="footer-places-about"><a href="Project_About.html" title="Project:About">About Texas Instruments Wiki</a></li>
								<li id="footer-places-disclaimer"><a href="Project_General_disclaimer.html" title="Project:General disclaimer">Disclaimers</a></li>
								<li id="footer-places-termsofservice"><a href="Project_Terms_of_Service.html" title="Project:Terms of Service">Terms of Use</a></li>
							</ul>
										<ul id="footer-icons" class="noprint">
										<li id="footer-copyrightico">
						<a href="http://creativecommons.org/licenses/by-sa/3.0/"><img src="https://processors.wiki.ti.com/resources/assets/licenses/cc-by-sa.png" alt="Creative Commons Attribution-ShareAlike" width="88" height="31"/></a>					</li>
										<li id="footer-poweredbyico">
						<a href="http://www.mediawiki.org/"><img src="https://processors.wiki.ti.com/resources/assets/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" srcset="/resources/assets/poweredby_mediawiki_132x47.png 1.5x, /resources/assets/poweredby_mediawiki_176x62.png 2x" width="88" height="31"/></a>					</li>
									</ul>
						<div style="clear: both;"></div>
		</div>
		<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgPageParseReport":{"limitreport":{"cputime":"0.121","walltime":"0.127","ppvisitednodes":{"value":262,"limit":1000000},"ppgeneratednodes":{"value":348,"limit":1000000},"postexpandincludesize":{"value":923,"limit":2097152},"templateargumentsize":{"value":411,"limit":2097152},"expansiondepth":{"value":2,"limit":40},"expensivefunctioncount":{"value":0,"limit":100},"unstrip-depth":{"value":0,"limit":20},"unstrip-size":{"value":118,"limit":5000000},"timingprofile":["100.00%    2.020      1 -total"," 81.48%    1.646      4 Template:SpNote"]},"cachereport":{"timestamp":"20201130182843","ttl":86400,"transientcontent":false}}});});</script><script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgBackendResponseTime":234});});</script>
	</body>

<!-- Mirrored from processors.wiki.ti.com/index.php/SysLink_UserGuide by HTTrack Website Copier/3.x [XR&CO'2014], Tue, 01 Dec 2020 04:35:14 GMT -->
</html>
