// Seed: 1558823226
module module_0 (
    input  wand id_0,
    output tri1 id_1,
    input  wire id_2,
    input  tri  id_3
);
  wand id_5 = id_0;
endmodule
module module_0 (
    output supply1 id_0
    , id_9,
    input wand id_1,
    output logic id_2,
    input tri id_3,
    input tri1 id_4,
    input logic module_1
    , id_10,
    input wor id_6,
    output wand id_7
);
  always_latch @(posedge 1'b0 & 1) begin
    id_2 = #id_11 id_5;
  end
  module_0(
      id_3, id_0, id_1, id_1
  );
  wire id_12 = 1;
endmodule
