{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 48, "design__inferred_latch__count": 0, "design__instance__count": 3854, "design__instance__area": 68040.2, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 64, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 9, "power__internal__total": 0.049072589725255966, "power__switching__total": 0.016013910993933678, "power__leakage__total": 9.88155193226703e-07, "power__total": 0.06508748978376389, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": 0.30492620402857756, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.30492620402857756, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.5962149831484793, "timing__setup__ws__corner:nom_tt_025C_5v00": 1.9262356699346823, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 64, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 9, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": 0.5477618513813228, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.5477618513813228, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.07396483634923576, "timing__setup__ws__corner:nom_ss_125C_4v50": -4.366349183580822, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -166.88426757308238, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -4.366349183580822, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 75, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -4.366349, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 63, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 64, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 9, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": 0.19631846703953137, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.19631846703953137, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.27199954169992246, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.04173372876518, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 64, "design__max_cap_violation__count": 9, "clock__skew__worst_hold": 0.5569076468722407, "clock__skew__worst_setup": 0.19354873807051448, "timing__hold__ws": 0.016048496319444036, "timing__setup__ws": -4.527794267674112, "timing__hold__tns": 0, "timing__setup__tns": -186.96588273446608, "timing__hold__wns": 0, "timing__setup__wns": -4.527794267674112, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": Infinity, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 254, "timing__setup_r2r__ws": -4.527794, "timing__setup_r2r_vio__count": 210, "design__die__bbox": "0.0 0.0 412.34 430.26", "design__core__bbox": "6.72 15.68 405.44 411.6", "flow__warnings__count": 1, "flow__errors__count": 0, "design__io": 55, "design__die__area": 177413, "design__core__area": 157861, "design__instance__count__stdcell": 3854, "design__instance__area__stdcell": 68040.2, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.431013, "design__instance__utilization__stdcell": 0.431013, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 53, "design__io__hpwl": 9590999, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 71444.6, "design__violations": 0, "design__instance__count__setup_buffer": 17, "design__instance__count__hold_buffer": 6, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 1921, "route__net__special": 2, "route__drc_errors__iter:1": 510, "route__wirelength__iter:1": 81602, "route__drc_errors__iter:2": 52, "route__wirelength__iter:2": 80687, "route__drc_errors__iter:3": 15, "route__wirelength__iter:3": 80404, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 80387, "route__drc_errors": 0, "route__wirelength": 80387, "route__vias": 13662, "route__vias__singlecut": 13662, "route__vias__multicut": 0, "design__disconnected_pin__count": 1, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 709.66, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 79, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 79, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 79, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 64, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 8, "clock__skew__worst_hold__corner:min_tt_025C_5v00": 0.30060532691683617, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.30060532691683617, "timing__hold__ws__corner:min_tt_025C_5v00": 0.5926590497223387, "timing__setup__ws__corner:min_tt_025C_5v00": 2.0226372260677263, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 79, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 64, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 9, "clock__skew__worst_hold__corner:min_ss_125C_4v50": 0.5400584576847919, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.5400584576847919, "timing__hold__ws__corner:min_ss_125C_4v50": 0.12230994341304106, "timing__setup__ws__corner:min_ss_125C_4v50": -4.22737945503369, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -154.76307606837597, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -4.22737945503369, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 71, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -4.227379, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 60, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 79, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 64, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 7, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": 0.19354873807051448, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.19354873807051448, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.26970670904462085, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.105418787794075, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 79, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 64, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 9, "clock__skew__worst_hold__corner:max_tt_025C_5v00": 0.3100755295847244, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.3100755295847244, "timing__hold__ws__corner:max_tt_025C_5v00": 0.6004805711520307, "timing__setup__ws__corner:max_tt_025C_5v00": 1.8120088165033326, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 79, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 64, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 9, "clock__skew__worst_hold__corner:max_ss_125C_4v50": 0.5569076468722407, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.5569076468722407, "timing__hold__ws__corner:max_ss_125C_4v50": 0.016048496319444036, "timing__setup__ws__corner:max_ss_125C_4v50": -4.527794267674112, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -186.96588273446608, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -4.527794267674112, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 108, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -4.527794, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 87, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 79, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 64, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 9, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": 0.1999531152803441, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.1999531152803441, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.274750674432751, "timing__setup__ws__corner:max_ff_n40C_5v50": 3.966295848465211, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 79, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 79, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.9983, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99968, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.0016952, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00162329, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.000325678, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00162329, "ir__voltage__worst": 5, "ir__drop__avg": 0.000324, "ir__drop__worst": 0.0017, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}