{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1414548281119 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1414548281119 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 28 21:04:40 2014 " "Processing started: Tue Oct 28 21:04:40 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1414548281119 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1414548281119 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MasterVerilog_FPGA -c MasterVerilog " "Command: quartus_map --read_settings_files=on --write_settings_files=off MasterVerilog_FPGA -c MasterVerilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1414548281119 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1414548281789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pushbutton_debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file pushbutton_debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 PushButton_Debouncer " "Found entity 1: PushButton_Debouncer" {  } { { "PushButton_Debouncer.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/PushButton_Debouncer.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414548281836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414548281836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_32b.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_32b.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_32b " "Found entity 1: reg_32b" {  } { { "reg_32b.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/reg_32b.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414548281836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414548281836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/ROM.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414548281836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414548281836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "masterverilog.v 1 1 " "Found 1 design units, including 1 entities, in source file masterverilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 MasterVerilog " "Found entity 1: MasterVerilog" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/MasterVerilog.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414548281836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414548281836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegmentdisplaydecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file sevensegmentdisplaydecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDisplayDecoder " "Found entity 1: SevenSegmentDisplayDecoder" {  } { { "SevenSegmentDisplayDecoder.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/SevenSegmentDisplayDecoder.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414548281836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414548281836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/RegisterFile.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414548281852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414548281852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionaddressgenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionaddressgenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionAddressGenerator " "Found entity 1: InstructionAddressGenerator" {  } { { "InstructionAddressGenerator.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/InstructionAddressGenerator.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414548281852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414548281852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "Processor.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/Processor.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414548281852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414548281852 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DisplayMux.v(96) " "Verilog HDL information at DisplayMux.v(96): always construct contains both blocking and non-blocking assignments" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/DisplayMux.v" 96 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1414548281852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaymux.v 1 1 " "Found 1 design units, including 1 entities, in source file displaymux.v" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayMux " "Found entity 1: DisplayMux" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/DisplayMux.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414548281852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414548281852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file clockcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockCounter " "Found entity 1: ClockCounter" {  } { { "ClockCounter.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/ClockCounter.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414548281852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414548281852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_nto1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_nto1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUXn " "Found entity 1: MUXn" {  } { { "MUX_NTO1.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/MUX_NTO1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414548281852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414548281852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "randomaccessmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file randomaccessmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 RandomAccessMemory " "Found entity 1: RandomAccessMemory" {  } { { "RandomAccessMemory.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/RandomAccessMemory.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414548281867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414548281867 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enable RandomAccessMemory.v(30) " "Verilog HDL Implicit Net warning at RandomAccessMemory.v(30): created implicit net for \"enable\"" {  } { { "RandomAccessMemory.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/RandomAccessMemory.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414548281867 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MasterVerilog " "Elaborating entity \"MasterVerilog\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1414548281914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PushButton_Debouncer PushButton_Debouncer:debounceit0 " "Elaborating entity \"PushButton_Debouncer\" for hierarchy \"PushButton_Debouncer:debounceit0\"" {  } { { "MasterVerilog.v" "debounceit0" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/MasterVerilog.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414548281914 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 PushButton_Debouncer.v(51) " "Verilog HDL assignment warning at PushButton_Debouncer.v(51): truncated value with size 32 to match size of target (16)" {  } { { "PushButton_Debouncer.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/PushButton_Debouncer.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1414548281914 "|MasterVerilog|PushButton_Debouncer:debounceit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:InstructionROM " "Elaborating entity \"ROM\" for hierarchy \"ROM:InstructionROM\"" {  } { { "MasterVerilog.v" "InstructionROM" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/MasterVerilog.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414548281914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM:InstructionROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM:InstructionROM\|altsyncram:altsyncram_component\"" {  } { { "ROM.v" "altsyncram_component" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/ROM.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414548281945 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:InstructionROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM:InstructionROM\|altsyncram:altsyncram_component\"" {  } { { "ROM.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/ROM.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414548281945 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:InstructionROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM:InstructionROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414548281945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414548281945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MemoryInitializationFile.mif " "Parameter \"init_file\" = \"MemoryInitializationFile.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414548281945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414548281945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414548281945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414548281945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414548281945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414548281945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414548281945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414548281945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414548281945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414548281945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414548281945 ""}  } { { "ROM.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/ROM.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1414548281945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cp91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cp91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cp91 " "Found entity 1: altsyncram_cp91" {  } { { "db/altsyncram_cp91.tdf" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/db/altsyncram_cp91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414548282023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414548282023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cp91 ROM:InstructionROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated " "Elaborating entity \"altsyncram_cp91\" for hierarchy \"ROM:InstructionROM\|altsyncram:altsyncram_component\|altsyncram_cp91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414548282023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Processor Processor:aProcessor " "Elaborating entity \"Processor\" for hierarchy \"Processor:aProcessor\"" {  } { { "MasterVerilog.v" "aProcessor" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/MasterVerilog.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414548282023 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TestLight Processor.v(16) " "Output port \"TestLight\" at Processor.v(16) has no driver" {  } { { "Processor.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/Processor.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1414548282023 "|MasterVerilog|Processor:aProcessor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_32b Processor:aProcessor\|reg_32b:RA " "Elaborating entity \"reg_32b\" for hierarchy \"Processor:aProcessor\|reg_32b:RA\"" {  } { { "Processor.v" "RA" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/Processor.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414548282023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockCounter Processor:aProcessor\|ClockCounter:CountClk " "Elaborating entity \"ClockCounter\" for hierarchy \"Processor:aProcessor\|ClockCounter:CountClk\"" {  } { { "Processor.v" "CountClk" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/Processor.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414548282039 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ClockCounter.v(18) " "Verilog HDL assignment warning at ClockCounter.v(18): truncated value with size 32 to match size of target (3)" {  } { { "ClockCounter.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/ClockCounter.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1414548282039 "|MasterVerilog|Processor:aProcessor|ClockCounter:CountClk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionAddressGenerator Processor:aProcessor\|InstructionAddressGenerator:InstAddGen " "Elaborating entity \"InstructionAddressGenerator\" for hierarchy \"Processor:aProcessor\|InstructionAddressGenerator:InstAddGen\"" {  } { { "Processor.v" "InstAddGen" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/Processor.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414548282039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile Processor:aProcessor\|RegisterFile:RegFile " "Elaborating entity \"RegisterFile\" for hierarchy \"Processor:aProcessor\|RegisterFile:RegFile\"" {  } { { "Processor.v" "RegFile" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/Processor.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414548282039 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decodeinstruction.v 1 1 " "Using design file decodeinstruction.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DecodeInstruction " "Found entity 1: DecodeInstruction" {  } { { "decodeinstruction.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/decodeinstruction.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414548282055 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1414548282055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecodeInstruction Processor:aProcessor\|DecodeInstruction:DecodeInst " "Elaborating entity \"DecodeInstruction\" for hierarchy \"Processor:aProcessor\|DecodeInstruction:DecodeInst\"" {  } { { "Processor.v" "DecodeInst" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/Processor.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414548282055 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "decodeinstruction.v(53) " "Verilog HDL Case Statement warning at decodeinstruction.v(53): case item expression never matches the case expression" {  } { { "decodeinstruction.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/decodeinstruction.v" 53 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1414548282055 "|MasterVerilog|Processor:aProcessor|DecodeInstruction:DecodeInst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IMMEDIATE_OPPERAND decodeinstruction.v(24) " "Verilog HDL Always Construct warning at decodeinstruction.v(24): inferring latch(es) for variable \"IMMEDIATE_OPPERAND\", which holds its previous value in one or more paths through the always construct" {  } { { "decodeinstruction.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/decodeinstruction.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1414548282055 "|MasterVerilog|Processor:aProcessor|DecodeInstruction:DecodeInst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rdst decodeinstruction.v(24) " "Verilog HDL Always Construct warning at decodeinstruction.v(24): inferring latch(es) for variable \"Rdst\", which holds its previous value in one or more paths through the always construct" {  } { { "decodeinstruction.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/decodeinstruction.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1414548282055 "|MasterVerilog|Processor:aProcessor|DecodeInstruction:DecodeInst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rdst\[0\] decodeinstruction.v(24) " "Inferred latch for \"Rdst\[0\]\" at decodeinstruction.v(24)" {  } { { "decodeinstruction.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/decodeinstruction.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414548282055 "|MasterVerilog|Processor:aProcessor|DecodeInstruction:DecodeInst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rdst\[1\] decodeinstruction.v(24) " "Inferred latch for \"Rdst\[1\]\" at decodeinstruction.v(24)" {  } { { "decodeinstruction.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/decodeinstruction.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414548282055 "|MasterVerilog|Processor:aProcessor|DecodeInstruction:DecodeInst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rdst\[2\] decodeinstruction.v(24) " "Inferred latch for \"Rdst\[2\]\" at decodeinstruction.v(24)" {  } { { "decodeinstruction.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/decodeinstruction.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414548282055 "|MasterVerilog|Processor:aProcessor|DecodeInstruction:DecodeInst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rdst\[3\] decodeinstruction.v(24) " "Inferred latch for \"Rdst\[3\]\" at decodeinstruction.v(24)" {  } { { "decodeinstruction.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/decodeinstruction.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414548282055 "|MasterVerilog|Processor:aProcessor|DecodeInstruction:DecodeInst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rdst\[4\] decodeinstruction.v(24) " "Inferred latch for \"Rdst\[4\]\" at decodeinstruction.v(24)" {  } { { "decodeinstruction.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/decodeinstruction.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414548282055 "|MasterVerilog|Processor:aProcessor|DecodeInstruction:DecodeInst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMMEDIATE_OPPERAND\[0\] decodeinstruction.v(24) " "Inferred latch for \"IMMEDIATE_OPPERAND\[0\]\" at decodeinstruction.v(24)" {  } { { "decodeinstruction.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/decodeinstruction.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414548282055 "|MasterVerilog|Processor:aProcessor|DecodeInstruction:DecodeInst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMMEDIATE_OPPERAND\[1\] decodeinstruction.v(24) " "Inferred latch for \"IMMEDIATE_OPPERAND\[1\]\" at decodeinstruction.v(24)" {  } { { "decodeinstruction.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/decodeinstruction.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414548282055 "|MasterVerilog|Processor:aProcessor|DecodeInstruction:DecodeInst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMMEDIATE_OPPERAND\[2\] decodeinstruction.v(24) " "Inferred latch for \"IMMEDIATE_OPPERAND\[2\]\" at decodeinstruction.v(24)" {  } { { "decodeinstruction.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/decodeinstruction.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414548282055 "|MasterVerilog|Processor:aProcessor|DecodeInstruction:DecodeInst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMMEDIATE_OPPERAND\[3\] decodeinstruction.v(24) " "Inferred latch for \"IMMEDIATE_OPPERAND\[3\]\" at decodeinstruction.v(24)" {  } { { "decodeinstruction.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/decodeinstruction.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414548282055 "|MasterVerilog|Processor:aProcessor|DecodeInstruction:DecodeInst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMMEDIATE_OPPERAND\[4\] decodeinstruction.v(24) " "Inferred latch for \"IMMEDIATE_OPPERAND\[4\]\" at decodeinstruction.v(24)" {  } { { "decodeinstruction.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/decodeinstruction.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414548282055 "|MasterVerilog|Processor:aProcessor|DecodeInstruction:DecodeInst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMMEDIATE_OPPERAND\[5\] decodeinstruction.v(24) " "Inferred latch for \"IMMEDIATE_OPPERAND\[5\]\" at decodeinstruction.v(24)" {  } { { "decodeinstruction.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/decodeinstruction.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414548282055 "|MasterVerilog|Processor:aProcessor|DecodeInstruction:DecodeInst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMMEDIATE_OPPERAND\[6\] decodeinstruction.v(24) " "Inferred latch for \"IMMEDIATE_OPPERAND\[6\]\" at decodeinstruction.v(24)" {  } { { "decodeinstruction.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/decodeinstruction.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414548282055 "|MasterVerilog|Processor:aProcessor|DecodeInstruction:DecodeInst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMMEDIATE_OPPERAND\[7\] decodeinstruction.v(24) " "Inferred latch for \"IMMEDIATE_OPPERAND\[7\]\" at decodeinstruction.v(24)" {  } { { "decodeinstruction.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/decodeinstruction.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414548282055 "|MasterVerilog|Processor:aProcessor|DecodeInstruction:DecodeInst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMMEDIATE_OPPERAND\[8\] decodeinstruction.v(24) " "Inferred latch for \"IMMEDIATE_OPPERAND\[8\]\" at decodeinstruction.v(24)" {  } { { "decodeinstruction.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/decodeinstruction.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414548282055 "|MasterVerilog|Processor:aProcessor|DecodeInstruction:DecodeInst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMMEDIATE_OPPERAND\[9\] decodeinstruction.v(24) " "Inferred latch for \"IMMEDIATE_OPPERAND\[9\]\" at decodeinstruction.v(24)" {  } { { "decodeinstruction.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/decodeinstruction.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414548282055 "|MasterVerilog|Processor:aProcessor|DecodeInstruction:DecodeInst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMMEDIATE_OPPERAND\[10\] decodeinstruction.v(24) " "Inferred latch for \"IMMEDIATE_OPPERAND\[10\]\" at decodeinstruction.v(24)" {  } { { "decodeinstruction.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/decodeinstruction.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414548282055 "|MasterVerilog|Processor:aProcessor|DecodeInstruction:DecodeInst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMMEDIATE_OPPERAND\[11\] decodeinstruction.v(24) " "Inferred latch for \"IMMEDIATE_OPPERAND\[11\]\" at decodeinstruction.v(24)" {  } { { "decodeinstruction.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/decodeinstruction.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414548282055 "|MasterVerilog|Processor:aProcessor|DecodeInstruction:DecodeInst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMMEDIATE_OPPERAND\[12\] decodeinstruction.v(24) " "Inferred latch for \"IMMEDIATE_OPPERAND\[12\]\" at decodeinstruction.v(24)" {  } { { "decodeinstruction.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/decodeinstruction.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414548282055 "|MasterVerilog|Processor:aProcessor|DecodeInstruction:DecodeInst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMMEDIATE_OPPERAND\[13\] decodeinstruction.v(24) " "Inferred latch for \"IMMEDIATE_OPPERAND\[13\]\" at decodeinstruction.v(24)" {  } { { "decodeinstruction.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/decodeinstruction.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414548282055 "|MasterVerilog|Processor:aProcessor|DecodeInstruction:DecodeInst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMMEDIATE_OPPERAND\[14\] decodeinstruction.v(24) " "Inferred latch for \"IMMEDIATE_OPPERAND\[14\]\" at decodeinstruction.v(24)" {  } { { "decodeinstruction.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/decodeinstruction.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414548282055 "|MasterVerilog|Processor:aProcessor|DecodeInstruction:DecodeInst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMMEDIATE_OPPERAND\[15\] decodeinstruction.v(24) " "Inferred latch for \"IMMEDIATE_OPPERAND\[15\]\" at decodeinstruction.v(24)" {  } { { "decodeinstruction.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/decodeinstruction.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414548282055 "|MasterVerilog|Processor:aProcessor|DecodeInstruction:DecodeInst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMMEDIATE_OPPERAND\[16\] decodeinstruction.v(24) " "Inferred latch for \"IMMEDIATE_OPPERAND\[16\]\" at decodeinstruction.v(24)" {  } { { "decodeinstruction.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/decodeinstruction.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414548282055 "|MasterVerilog|Processor:aProcessor|DecodeInstruction:DecodeInst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMMEDIATE_OPPERAND\[17\] decodeinstruction.v(24) " "Inferred latch for \"IMMEDIATE_OPPERAND\[17\]\" at decodeinstruction.v(24)" {  } { { "decodeinstruction.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/decodeinstruction.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414548282055 "|MasterVerilog|Processor:aProcessor|DecodeInstruction:DecodeInst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMMEDIATE_OPPERAND\[18\] decodeinstruction.v(24) " "Inferred latch for \"IMMEDIATE_OPPERAND\[18\]\" at decodeinstruction.v(24)" {  } { { "decodeinstruction.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/decodeinstruction.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414548282055 "|MasterVerilog|Processor:aProcessor|DecodeInstruction:DecodeInst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMMEDIATE_OPPERAND\[19\] decodeinstruction.v(24) " "Inferred latch for \"IMMEDIATE_OPPERAND\[19\]\" at decodeinstruction.v(24)" {  } { { "decodeinstruction.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/decodeinstruction.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414548282055 "|MasterVerilog|Processor:aProcessor|DecodeInstruction:DecodeInst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMMEDIATE_OPPERAND\[20\] decodeinstruction.v(24) " "Inferred latch for \"IMMEDIATE_OPPERAND\[20\]\" at decodeinstruction.v(24)" {  } { { "decodeinstruction.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/decodeinstruction.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414548282055 "|MasterVerilog|Processor:aProcessor|DecodeInstruction:DecodeInst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMMEDIATE_OPPERAND\[21\] decodeinstruction.v(24) " "Inferred latch for \"IMMEDIATE_OPPERAND\[21\]\" at decodeinstruction.v(24)" {  } { { "decodeinstruction.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/decodeinstruction.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414548282055 "|MasterVerilog|Processor:aProcessor|DecodeInstruction:DecodeInst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMMEDIATE_OPPERAND\[22\] decodeinstruction.v(24) " "Inferred latch for \"IMMEDIATE_OPPERAND\[22\]\" at decodeinstruction.v(24)" {  } { { "decodeinstruction.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/decodeinstruction.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414548282055 "|MasterVerilog|Processor:aProcessor|DecodeInstruction:DecodeInst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMMEDIATE_OPPERAND\[23\] decodeinstruction.v(24) " "Inferred latch for \"IMMEDIATE_OPPERAND\[23\]\" at decodeinstruction.v(24)" {  } { { "decodeinstruction.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/decodeinstruction.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414548282055 "|MasterVerilog|Processor:aProcessor|DecodeInstruction:DecodeInst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMMEDIATE_OPPERAND\[24\] decodeinstruction.v(24) " "Inferred latch for \"IMMEDIATE_OPPERAND\[24\]\" at decodeinstruction.v(24)" {  } { { "decodeinstruction.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/decodeinstruction.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414548282055 "|MasterVerilog|Processor:aProcessor|DecodeInstruction:DecodeInst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMMEDIATE_OPPERAND\[25\] decodeinstruction.v(24) " "Inferred latch for \"IMMEDIATE_OPPERAND\[25\]\" at decodeinstruction.v(24)" {  } { { "decodeinstruction.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/decodeinstruction.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414548282055 "|MasterVerilog|Processor:aProcessor|DecodeInstruction:DecodeInst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMMEDIATE_OPPERAND\[26\] decodeinstruction.v(24) " "Inferred latch for \"IMMEDIATE_OPPERAND\[26\]\" at decodeinstruction.v(24)" {  } { { "decodeinstruction.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/decodeinstruction.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414548282055 "|MasterVerilog|Processor:aProcessor|DecodeInstruction:DecodeInst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMMEDIATE_OPPERAND\[27\] decodeinstruction.v(24) " "Inferred latch for \"IMMEDIATE_OPPERAND\[27\]\" at decodeinstruction.v(24)" {  } { { "decodeinstruction.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/decodeinstruction.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414548282055 "|MasterVerilog|Processor:aProcessor|DecodeInstruction:DecodeInst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMMEDIATE_OPPERAND\[28\] decodeinstruction.v(24) " "Inferred latch for \"IMMEDIATE_OPPERAND\[28\]\" at decodeinstruction.v(24)" {  } { { "decodeinstruction.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/decodeinstruction.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414548282055 "|MasterVerilog|Processor:aProcessor|DecodeInstruction:DecodeInst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMMEDIATE_OPPERAND\[29\] decodeinstruction.v(24) " "Inferred latch for \"IMMEDIATE_OPPERAND\[29\]\" at decodeinstruction.v(24)" {  } { { "decodeinstruction.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/decodeinstruction.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414548282055 "|MasterVerilog|Processor:aProcessor|DecodeInstruction:DecodeInst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMMEDIATE_OPPERAND\[30\] decodeinstruction.v(24) " "Inferred latch for \"IMMEDIATE_OPPERAND\[30\]\" at decodeinstruction.v(24)" {  } { { "decodeinstruction.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/decodeinstruction.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414548282055 "|MasterVerilog|Processor:aProcessor|DecodeInstruction:DecodeInst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMMEDIATE_OPPERAND\[31\] decodeinstruction.v(24) " "Inferred latch for \"IMMEDIATE_OPPERAND\[31\]\" at decodeinstruction.v(24)" {  } { { "decodeinstruction.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/decodeinstruction.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414548282055 "|MasterVerilog|Processor:aProcessor|DecodeInstruction:DecodeInst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUXn Processor:aProcessor\|MUXn:MUXY " "Elaborating entity \"MUXn\" for hierarchy \"Processor:aProcessor\|MUXn:MUXY\"" {  } { { "Processor.v" "MUXY" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/Processor.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414548282055 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "96 32 MUX_NTO1.v(15) " "Verilog HDL assignment warning at MUX_NTO1.v(15): truncated value with size 96 to match size of target (32)" {  } { { "MUX_NTO1.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/MUX_NTO1.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1414548282055 "|MasterVerilog|Processor:aProcessor|MUXn:MUXY"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayMux Processor:aProcessor\|DisplayMux:displayAll " "Elaborating entity \"DisplayMux\" for hierarchy \"Processor:aProcessor\|DisplayMux:displayAll\"" {  } { { "Processor.v" "displayAll" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/Processor.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414548282055 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Display_Select DisplayMux.v(106) " "Verilog HDL Always Construct warning at DisplayMux.v(106): variable \"Display_Select\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/DisplayMux.v" 106 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414548282070 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PC DisplayMux.v(107) " "Verilog HDL Always Construct warning at DisplayMux.v(107): variable \"PC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/DisplayMux.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414548282070 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "IR DisplayMux.v(108) " "Verilog HDL Always Construct warning at DisplayMux.v(108): variable \"IR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/DisplayMux.v" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414548282070 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RA DisplayMux.v(109) " "Verilog HDL Always Construct warning at DisplayMux.v(109): variable \"RA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/DisplayMux.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414548282070 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RB DisplayMux.v(110) " "Verilog HDL Always Construct warning at DisplayMux.v(110): variable \"RB\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/DisplayMux.v" 110 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414548282070 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RZ DisplayMux.v(111) " "Verilog HDL Always Construct warning at DisplayMux.v(111): variable \"RZ\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/DisplayMux.v" 111 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414548282070 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RM DisplayMux.v(112) " "Verilog HDL Always Construct warning at DisplayMux.v(112): variable \"RM\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/DisplayMux.v" 112 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414548282070 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RY DisplayMux.v(113) " "Verilog HDL Always Construct warning at DisplayMux.v(113): variable \"RY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/DisplayMux.v" 113 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414548282070 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "AddressRF DisplayMux.v(114) " "Verilog HDL Always Construct warning at DisplayMux.v(114): variable \"AddressRF\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/DisplayMux.v" 114 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414548282070 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ROM_Out DisplayMux.v(115) " "Verilog HDL Always Construct warning at DisplayMux.v(115): variable \"ROM_Out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/DisplayMux.v" 115 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414548282070 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PC_Temp DisplayMux.v(116) " "Verilog HDL Always Construct warning at DisplayMux.v(116): variable \"PC_Temp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/DisplayMux.v" 116 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414548282070 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BranchOffset DisplayMux.v(117) " "Verilog HDL Always Construct warning at DisplayMux.v(117): variable \"BranchOffset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/DisplayMux.v" 117 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414548282070 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PC_Select DisplayMux.v(118) " "Verilog HDL Always Construct warning at DisplayMux.v(118): variable \"PC_Select\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/DisplayMux.v" 118 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414548282070 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PC_Enable DisplayMux.v(119) " "Verilog HDL Always Construct warning at DisplayMux.v(119): variable \"PC_Enable\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/DisplayMux.v" 119 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414548282070 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "INC_Select DisplayMux.v(120) " "Verilog HDL Always Construct warning at DisplayMux.v(120): variable \"INC_Select\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/DisplayMux.v" 120 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414548282070 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CCR_Out DisplayMux.v(121) " "Verilog HDL Always Construct warning at DisplayMux.v(121): variable \"CCR_Out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/DisplayMux.v" 121 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414548282070 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OP_Code DisplayMux.v(122) " "Verilog HDL Always Construct warning at DisplayMux.v(122): variable \"OP_Code\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/DisplayMux.v" 122 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414548282070 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "IMMEDIATE_OPPERAND DisplayMux.v(123) " "Verilog HDL Always Construct warning at DisplayMux.v(123): variable \"IMMEDIATE_OPPERAND\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/DisplayMux.v" 123 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414548282070 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ClockCount DisplayMux.v(124) " "Verilog HDL Always Construct warning at DisplayMux.v(124): variable \"ClockCount\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/DisplayMux.v" 124 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414548282070 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "InstructionFormat DisplayMux.v(125) " "Verilog HDL Always Construct warning at DisplayMux.v(125): variable \"InstructionFormat\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/DisplayMux.v" 125 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1414548282070 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HexDisplay32Bits DisplayMux.v(96) " "Verilog HDL Always Construct warning at DisplayMux.v(96): inferring latch(es) for variable \"HexDisplay32Bits\", which holds its previous value in one or more paths through the always construct" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/DisplayMux.v" 96 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1414548282070 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HexDisplay32Bits\[0\] DisplayMux.v(104) " "Inferred latch for \"HexDisplay32Bits\[0\]\" at DisplayMux.v(104)" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/DisplayMux.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414548282070 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HexDisplay32Bits\[1\] DisplayMux.v(104) " "Inferred latch for \"HexDisplay32Bits\[1\]\" at DisplayMux.v(104)" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/DisplayMux.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414548282070 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HexDisplay32Bits\[2\] DisplayMux.v(104) " "Inferred latch for \"HexDisplay32Bits\[2\]\" at DisplayMux.v(104)" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/DisplayMux.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414548282070 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HexDisplay32Bits\[3\] DisplayMux.v(104) " "Inferred latch for \"HexDisplay32Bits\[3\]\" at DisplayMux.v(104)" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/DisplayMux.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414548282070 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HexDisplay32Bits\[4\] DisplayMux.v(104) " "Inferred latch for \"HexDisplay32Bits\[4\]\" at DisplayMux.v(104)" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/DisplayMux.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414548282070 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HexDisplay32Bits\[5\] DisplayMux.v(104) " "Inferred latch for \"HexDisplay32Bits\[5\]\" at DisplayMux.v(104)" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/DisplayMux.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414548282070 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HexDisplay32Bits\[6\] DisplayMux.v(104) " "Inferred latch for \"HexDisplay32Bits\[6\]\" at DisplayMux.v(104)" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/DisplayMux.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414548282070 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HexDisplay32Bits\[7\] DisplayMux.v(104) " "Inferred latch for \"HexDisplay32Bits\[7\]\" at DisplayMux.v(104)" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/DisplayMux.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414548282070 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HexDisplay32Bits\[8\] DisplayMux.v(104) " "Inferred latch for \"HexDisplay32Bits\[8\]\" at DisplayMux.v(104)" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/DisplayMux.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414548282070 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HexDisplay32Bits\[9\] DisplayMux.v(104) " "Inferred latch for \"HexDisplay32Bits\[9\]\" at DisplayMux.v(104)" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/DisplayMux.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414548282070 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HexDisplay32Bits\[10\] DisplayMux.v(104) " "Inferred latch for \"HexDisplay32Bits\[10\]\" at DisplayMux.v(104)" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/DisplayMux.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414548282070 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HexDisplay32Bits\[11\] DisplayMux.v(104) " "Inferred latch for \"HexDisplay32Bits\[11\]\" at DisplayMux.v(104)" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/DisplayMux.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414548282070 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HexDisplay32Bits\[12\] DisplayMux.v(104) " "Inferred latch for \"HexDisplay32Bits\[12\]\" at DisplayMux.v(104)" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/DisplayMux.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414548282070 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HexDisplay32Bits\[13\] DisplayMux.v(104) " "Inferred latch for \"HexDisplay32Bits\[13\]\" at DisplayMux.v(104)" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/DisplayMux.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414548282070 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HexDisplay32Bits\[14\] DisplayMux.v(104) " "Inferred latch for \"HexDisplay32Bits\[14\]\" at DisplayMux.v(104)" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/DisplayMux.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414548282070 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HexDisplay32Bits\[15\] DisplayMux.v(104) " "Inferred latch for \"HexDisplay32Bits\[15\]\" at DisplayMux.v(104)" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/DisplayMux.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414548282070 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HexDisplay32Bits\[16\] DisplayMux.v(104) " "Inferred latch for \"HexDisplay32Bits\[16\]\" at DisplayMux.v(104)" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/DisplayMux.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414548282070 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HexDisplay32Bits\[17\] DisplayMux.v(104) " "Inferred latch for \"HexDisplay32Bits\[17\]\" at DisplayMux.v(104)" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/DisplayMux.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414548282070 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HexDisplay32Bits\[18\] DisplayMux.v(104) " "Inferred latch for \"HexDisplay32Bits\[18\]\" at DisplayMux.v(104)" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/DisplayMux.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414548282070 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HexDisplay32Bits\[19\] DisplayMux.v(104) " "Inferred latch for \"HexDisplay32Bits\[19\]\" at DisplayMux.v(104)" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/DisplayMux.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414548282070 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HexDisplay32Bits\[20\] DisplayMux.v(104) " "Inferred latch for \"HexDisplay32Bits\[20\]\" at DisplayMux.v(104)" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/DisplayMux.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414548282070 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HexDisplay32Bits\[21\] DisplayMux.v(104) " "Inferred latch for \"HexDisplay32Bits\[21\]\" at DisplayMux.v(104)" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/DisplayMux.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414548282070 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HexDisplay32Bits\[22\] DisplayMux.v(104) " "Inferred latch for \"HexDisplay32Bits\[22\]\" at DisplayMux.v(104)" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/DisplayMux.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414548282070 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HexDisplay32Bits\[23\] DisplayMux.v(104) " "Inferred latch for \"HexDisplay32Bits\[23\]\" at DisplayMux.v(104)" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/DisplayMux.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414548282070 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HexDisplay32Bits\[24\] DisplayMux.v(104) " "Inferred latch for \"HexDisplay32Bits\[24\]\" at DisplayMux.v(104)" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/DisplayMux.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414548282070 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HexDisplay32Bits\[25\] DisplayMux.v(104) " "Inferred latch for \"HexDisplay32Bits\[25\]\" at DisplayMux.v(104)" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/DisplayMux.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414548282070 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HexDisplay32Bits\[26\] DisplayMux.v(104) " "Inferred latch for \"HexDisplay32Bits\[26\]\" at DisplayMux.v(104)" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/DisplayMux.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414548282070 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HexDisplay32Bits\[27\] DisplayMux.v(104) " "Inferred latch for \"HexDisplay32Bits\[27\]\" at DisplayMux.v(104)" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/DisplayMux.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414548282070 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HexDisplay32Bits\[28\] DisplayMux.v(104) " "Inferred latch for \"HexDisplay32Bits\[28\]\" at DisplayMux.v(104)" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/DisplayMux.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414548282070 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HexDisplay32Bits\[29\] DisplayMux.v(104) " "Inferred latch for \"HexDisplay32Bits\[29\]\" at DisplayMux.v(104)" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/DisplayMux.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414548282070 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HexDisplay32Bits\[30\] DisplayMux.v(104) " "Inferred latch for \"HexDisplay32Bits\[30\]\" at DisplayMux.v(104)" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/DisplayMux.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414548282070 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HexDisplay32Bits\[31\] DisplayMux.v(104) " "Inferred latch for \"HexDisplay32Bits\[31\]\" at DisplayMux.v(104)" {  } { { "DisplayMux.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/DisplayMux.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1414548282070 "|MasterVerilog|Processor:aProcessor|DisplayMux:displayAll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentDisplayDecoder SevenSegmentDisplayDecoder:uHEX0 " "Elaborating entity \"SevenSegmentDisplayDecoder\" for hierarchy \"SevenSegmentDisplayDecoder:uHEX0\"" {  } { { "MasterVerilog.v" "uHEX0" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/MasterVerilog.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414548282070 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_UNSUPPORTED_READ_DURING_WRITE_BEHAVIOR" "Processor:aProcessor\|RegisterFile:RegFile\|R " "RAM logic \"Processor:aProcessor\|RegisterFile:RegFile\|R\" is uninferred due to unsupported read-during-write behavior" {  } { { "RegisterFile.v" "R" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/RegisterFile.v" 33 -1 0 } }  } 0 276009 "RAM logic \"%1!s!\" is uninferred due to unsupported read-during-write behavior" 0 0 "Quartus II" 0 -1 1414548282351 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1414548282351 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "13 " "13 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1414548282913 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "green\[0\] GND " "Pin \"green\[0\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/MasterVerilog.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414548283178 "|MasterVerilog|green[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[1\] GND " "Pin \"green\[1\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/MasterVerilog.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414548283178 "|MasterVerilog|green[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[2\] GND " "Pin \"green\[2\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/MasterVerilog.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414548283178 "|MasterVerilog|green[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[3\] GND " "Pin \"green\[3\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/MasterVerilog.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414548283178 "|MasterVerilog|green[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[4\] GND " "Pin \"green\[4\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/MasterVerilog.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414548283178 "|MasterVerilog|green[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[5\] GND " "Pin \"green\[5\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/MasterVerilog.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414548283178 "|MasterVerilog|green[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[6\] GND " "Pin \"green\[6\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/MasterVerilog.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414548283178 "|MasterVerilog|green[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[7\] GND " "Pin \"green\[7\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/MasterVerilog.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414548283178 "|MasterVerilog|green[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[0\] GND " "Pin \"red\[0\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414548283178 "|MasterVerilog|red[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[1\] GND " "Pin \"red\[1\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414548283178 "|MasterVerilog|red[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[2\] GND " "Pin \"red\[2\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414548283178 "|MasterVerilog|red[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[3\] GND " "Pin \"red\[3\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414548283178 "|MasterVerilog|red[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[4\] GND " "Pin \"red\[4\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414548283178 "|MasterVerilog|red[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[5\] GND " "Pin \"red\[5\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414548283178 "|MasterVerilog|red[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[6\] GND " "Pin \"red\[6\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414548283178 "|MasterVerilog|red[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[7\] GND " "Pin \"red\[7\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414548283178 "|MasterVerilog|red[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[8\] GND " "Pin \"red\[8\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414548283178 "|MasterVerilog|red[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[9\] GND " "Pin \"red\[9\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414548283178 "|MasterVerilog|red[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[10\] GND " "Pin \"red\[10\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414548283178 "|MasterVerilog|red[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[11\] GND " "Pin \"red\[11\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414548283178 "|MasterVerilog|red[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[12\] GND " "Pin \"red\[12\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414548283178 "|MasterVerilog|red[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[13\] GND " "Pin \"red\[13\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414548283178 "|MasterVerilog|red[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[14\] GND " "Pin \"red\[14\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414548283178 "|MasterVerilog|red[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[15\] GND " "Pin \"red\[15\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414548283178 "|MasterVerilog|red[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[16\] GND " "Pin \"red\[16\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414548283178 "|MasterVerilog|red[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[17\] GND " "Pin \"red\[17\]\" is stuck at GND" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/MasterVerilog.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1414548283178 "|MasterVerilog|red[17]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1414548283178 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/MasterVerilog.map.smsg " "Generated suppressed messages file C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/MasterVerilog.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1414548283927 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1414548284082 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414548284082 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_50 " "No output dependent on input pin \"clk_50\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/MasterVerilog.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414548284223 "|MasterVerilog|clk_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[5\] " "No output dependent on input pin \"switch\[5\]\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/MasterVerilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414548284223 "|MasterVerilog|switch[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[6\] " "No output dependent on input pin \"switch\[6\]\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/MasterVerilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414548284223 "|MasterVerilog|switch[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[7\] " "No output dependent on input pin \"switch\[7\]\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/MasterVerilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414548284223 "|MasterVerilog|switch[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[8\] " "No output dependent on input pin \"switch\[8\]\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/MasterVerilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414548284223 "|MasterVerilog|switch[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[9\] " "No output dependent on input pin \"switch\[9\]\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/MasterVerilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414548284223 "|MasterVerilog|switch[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[10\] " "No output dependent on input pin \"switch\[10\]\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/MasterVerilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414548284223 "|MasterVerilog|switch[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[11\] " "No output dependent on input pin \"switch\[11\]\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/MasterVerilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414548284223 "|MasterVerilog|switch[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[12\] " "No output dependent on input pin \"switch\[12\]\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/MasterVerilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414548284223 "|MasterVerilog|switch[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[13\] " "No output dependent on input pin \"switch\[13\]\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/MasterVerilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414548284223 "|MasterVerilog|switch[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[14\] " "No output dependent on input pin \"switch\[14\]\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/MasterVerilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414548284223 "|MasterVerilog|switch[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[15\] " "No output dependent on input pin \"switch\[15\]\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/MasterVerilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414548284223 "|MasterVerilog|switch[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[16\] " "No output dependent on input pin \"switch\[16\]\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/MasterVerilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414548284223 "|MasterVerilog|switch[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[17\] " "No output dependent on input pin \"switch\[17\]\"" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB1/Desktop/CSC317-Project-1(10282014)/ProcessorProjectCSC317/MasterVerilog.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414548284223 "|MasterVerilog|switch[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1414548284223 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "590 " "Implemented 590 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1414548284223 ""} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1414548284223 ""} { "Info" "ICUT_CUT_TM_LCELLS" "451 " "Implemented 451 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1414548284223 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1414548284223 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1414548284223 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 74 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 74 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "459 " "Peak virtual memory: 459 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1414548284270 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 28 21:04:44 2014 " "Processing ended: Tue Oct 28 21:04:44 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1414548284270 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1414548284270 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1414548284270 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1414548284270 ""}
