{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1710995242912 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710995242912 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 20 22:27:22 2024 " "Processing started: Wed Mar 20 22:27:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710995242912 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995242912 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC -c RISC " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC -c RISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995242912 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1710995243211 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1710995243212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writeback_cycle.v 1 1 " "Found 1 design units, including 1 entities, in source file writeback_cycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Writeback_Cycle " "Found entity 1: Writeback_Cycle" {  } { { "Writeback_Cycle.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Writeback_Cycle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710995248705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995248705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sign_Extend " "Found entity 1: Sign_Extend" {  } { { "Sign_Extend.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Sign_Extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710995248707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995248707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "Register_File.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Register_File.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710995248708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995248708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_top.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeline_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pipeline_top " "Found entity 1: Pipeline_top" {  } { { "Pipeline_top.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710995248710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995248710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Adder " "Found entity 1: PC_Adder" {  } { { "PC_Adder.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/PC_Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710995248711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995248711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Module " "Found entity 1: PC_Module" {  } { { "PC.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710995248712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995248712 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux Mux.v " "Entity \"Mux\" obtained from \"Mux.v\" instead of from Quartus Prime megafunction library" {  } { { "Mux.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1710995248714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "Mux.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710995248714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995248714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_cycle.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_cycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory_Cycle " "Found entity 1: Memory_Cycle" {  } { { "Memory_Cycle.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Memory_Cycle.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710995248715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995248715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file main_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Main_Decoder " "Found entity 1: Main_Decoder" {  } { { "Main_Decoder.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Main_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710995248716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995248716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Memory " "Found entity 1: Instruction_Memory" {  } { { "Instruction_Memory.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Instruction_Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710995248718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995248718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch_cycle.v 1 1 " "Found 1 design units, including 1 entities, in source file fetch_cycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fetch_Cycle " "Found entity 1: Fetch_Cycle" {  } { { "Fetch_Cycle.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Fetch_Cycle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710995248719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995248719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute_cycle.v 1 1 " "Found 1 design units, including 1 entities, in source file execute_cycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Execute_Cycle " "Found entity 1: Execute_Cycle" {  } { { "Execute_Cycle.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Execute_Cycle.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710995248721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995248721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_cycle.v 1 1 " "Found 1 design units, including 1 entities, in source file decode_cycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decode_Cycle " "Found entity 1: Decode_Cycle" {  } { { "Decode_Cycle.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710995248722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995248722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Memory " "Found entity 1: Data_Memory" {  } { { "Data_Memory.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Data_Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710995248724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995248724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit_top.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit_Top " "Found entity 1: Control_Unit_Top" {  } { { "Control_Unit_Top.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Control_Unit_Top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710995248725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995248725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Decoder " "Found entity 1: ALU_Decoder" {  } { { "ALU_Decoder.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710995248726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995248726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710995248728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995248728 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 Hazard_Unit.v(30) " "Verilog HDL Expression warning at Hazard_Unit.v(30): truncated literal to match 2 bits" {  } { { "Hazard_Unit.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Hazard_Unit.v" 30 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1710995248729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file hazard_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hazard_Unit " "Found entity 1: Hazard_Unit" {  } { { "Hazard_Unit.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Hazard_Unit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710995248730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995248730 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RD1D2 Decode_Cycle.v(67) " "Verilog HDL Implicit Net warning at Decode_Cycle.v(67): created implicit net for \"RD1D2\"" {  } { { "Decode_Cycle.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710995248730 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RD2D2 Decode_Cycle.v(68) " "Verilog HDL Implicit Net warning at Decode_Cycle.v(68): created implicit net for \"RD2D2\"" {  } { { "Decode_Cycle.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 68 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710995248730 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Pipeline_top " "Elaborating entity \"Pipeline_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1710995248766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fetch_Cycle Fetch_Cycle:Fetch " "Elaborating entity \"Fetch_Cycle\" for hierarchy \"Fetch_Cycle:Fetch\"" {  } { { "Pipeline_top.v" "Fetch" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710995248877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux Fetch_Cycle:Fetch\|Mux:MUX_FETCH " "Elaborating entity \"Mux\" for hierarchy \"Fetch_Cycle:Fetch\|Mux:MUX_FETCH\"" {  } { { "Fetch_Cycle.v" "MUX_FETCH" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Fetch_Cycle.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710995248889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Module Fetch_Cycle:Fetch\|PC_Module:Program_Counter " "Elaborating entity \"PC_Module\" for hierarchy \"Fetch_Cycle:Fetch\|PC_Module:Program_Counter\"" {  } { { "Fetch_Cycle.v" "Program_Counter" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Fetch_Cycle.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710995248899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Adder Fetch_Cycle:Fetch\|PC_Adder:PCAdder " "Elaborating entity \"PC_Adder\" for hierarchy \"Fetch_Cycle:Fetch\|PC_Adder:PCAdder\"" {  } { { "Fetch_Cycle.v" "PCAdder" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Fetch_Cycle.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710995248905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Memory Fetch_Cycle:Fetch\|Instruction_Memory:I_MEM " "Elaborating entity \"Instruction_Memory\" for hierarchy \"Fetch_Cycle:Fetch\|Instruction_Memory:I_MEM\"" {  } { { "Fetch_Cycle.v" "I_MEM" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Fetch_Cycle.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710995248914 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "mem Instruction_Memory.v(7) " "Verilog HDL warning at Instruction_Memory.v(7): object mem used but never assigned" {  } { { "Instruction_Memory.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Instruction_Memory.v" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1710995248919 "|Pipeline_top|Fetch_Cycle:Fetch|Instruction_Memory:I_MEM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decode_Cycle Decode_Cycle:Decode " "Elaborating entity \"Decode_Cycle\" for hierarchy \"Decode_Cycle:Decode\"" {  } { { "Pipeline_top.v" "Decode" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710995248934 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RD1D_reg Decode_Cycle.v(81) " "Verilog HDL or VHDL warning at Decode_Cycle.v(81): object \"RD1D_reg\" assigned a value but never read" {  } { { "Decode_Cycle.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710995248935 "|Pipeline_top|Decode_Cycle:Decode"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RD2D_reg Decode_Cycle.v(81) " "Verilog HDL or VHDL warning at Decode_Cycle.v(81): object \"RD2D_reg\" assigned a value but never read" {  } { { "Decode_Cycle.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710995248935 "|Pipeline_top|Decode_Cycle:Decode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "256 5 Decode_Cycle.v(94) " "Verilog HDL assignment warning at Decode_Cycle.v(94): truncated value with size 256 to match size of target (5)" {  } { { "Decode_Cycle.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1710995248937 "|Pipeline_top|Decode_Cycle:Decode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Decode_Cycle.v(129) " "Verilog HDL assignment warning at Decode_Cycle.v(129): truncated value with size 2 to match size of target (1)" {  } { { "Decode_Cycle.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1710995248944 "|Pipeline_top|Decode_Cycle:Decode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit_Top Decode_Cycle:Decode\|Control_Unit_Top:ctrl_unit " "Elaborating entity \"Control_Unit_Top\" for hierarchy \"Decode_Cycle:Decode\|Control_Unit_Top:ctrl_unit\"" {  } { { "Decode_Cycle.v" "ctrl_unit" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710995248991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main_Decoder Decode_Cycle:Decode\|Control_Unit_Top:ctrl_unit\|Main_Decoder:Main_Decoder " "Elaborating entity \"Main_Decoder\" for hierarchy \"Decode_Cycle:Decode\|Control_Unit_Top:ctrl_unit\|Main_Decoder:Main_Decoder\"" {  } { { "Control_Unit_Top.v" "Main_Decoder" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Control_Unit_Top.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710995248996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Decoder Decode_Cycle:Decode\|Control_Unit_Top:ctrl_unit\|ALU_Decoder:ALU_Decoder " "Elaborating entity \"ALU_Decoder\" for hierarchy \"Decode_Cycle:Decode\|Control_Unit_Top:ctrl_unit\|ALU_Decoder:ALU_Decoder\"" {  } { { "Control_Unit_Top.v" "ALU_Decoder" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Control_Unit_Top.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710995249000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File Decode_Cycle:Decode\|Register_File:RegFile " "Elaborating entity \"Register_File\" for hierarchy \"Decode_Cycle:Decode\|Register_File:RegFile\"" {  } { { "Decode_Cycle.v" "RegFile" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710995249006 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "256 32 Register_File.v(13) " "Verilog HDL assignment warning at Register_File.v(13): truncated value with size 256 to match size of target (32)" {  } { { "Register_File.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Register_File.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1710995249008 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "256 32 Register_File.v(20) " "Verilog HDL assignment warning at Register_File.v(20): truncated value with size 256 to match size of target (32)" {  } { { "Register_File.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Register_File.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1710995249009 "|Pipeline_top|Decode_Cycle:Decode|Register_File:RegFile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sign_Extend Decode_Cycle:Decode\|Sign_Extend:SignExtend " "Elaborating entity \"Sign_Extend\" for hierarchy \"Decode_Cycle:Decode\|Sign_Extend:SignExtend\"" {  } { { "Decode_Cycle.v" "SignExtend" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Decode_Cycle.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710995249023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Execute_Cycle Execute_Cycle:Execute " "Elaborating entity \"Execute_Cycle\" for hierarchy \"Execute_Cycle:Execute\"" {  } { { "Pipeline_top.v" "Execute" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710995249032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Execute_Cycle:Execute\|ALU:ALU_E " "Elaborating entity \"ALU\" for hierarchy \"Execute_Cycle:Execute\|ALU:ALU_E\"" {  } { { "Execute_Cycle.v" "ALU_E" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Execute_Cycle.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710995249091 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "ALU.v(41) " "Verilog HDL Case Statement warning at ALU.v(41): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 41 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1710995249094 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "B_real ALU.v(14) " "Verilog HDL Always Construct warning at ALU.v(14): inferring latch(es) for variable \"B_real\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1710995249096 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C0 ALU.v(14) " "Verilog HDL Always Construct warning at ALU.v(14): inferring latch(es) for variable \"C0\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1710995249097 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C1 ALU.v(14) " "Verilog HDL Always Construct warning at ALU.v(14): inferring latch(es) for variable \"C1\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1710995249097 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C2 ALU.v(14) " "Verilog HDL Always Construct warning at ALU.v(14): inferring latch(es) for variable \"C2\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1710995249097 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C3 ALU.v(14) " "Verilog HDL Always Construct warning at ALU.v(14): inferring latch(es) for variable \"C3\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1710995249097 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C4 ALU.v(14) " "Verilog HDL Always Construct warning at ALU.v(14): inferring latch(es) for variable \"C4\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1710995249097 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C5 ALU.v(14) " "Verilog HDL Always Construct warning at ALU.v(14): inferring latch(es) for variable \"C5\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1710995249097 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C6 ALU.v(14) " "Verilog HDL Always Construct warning at ALU.v(14): inferring latch(es) for variable \"C6\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1710995249097 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C7 ALU.v(14) " "Verilog HDL Always Construct warning at ALU.v(14): inferring latch(es) for variable \"C7\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1710995249097 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C8 ALU.v(14) " "Verilog HDL Always Construct warning at ALU.v(14): inferring latch(es) for variable \"C8\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1710995249097 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C9 ALU.v(14) " "Verilog HDL Always Construct warning at ALU.v(14): inferring latch(es) for variable \"C9\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1710995249097 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C10 ALU.v(14) " "Verilog HDL Always Construct warning at ALU.v(14): inferring latch(es) for variable \"C10\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1710995249097 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C11 ALU.v(14) " "Verilog HDL Always Construct warning at ALU.v(14): inferring latch(es) for variable \"C11\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1710995249097 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C12 ALU.v(14) " "Verilog HDL Always Construct warning at ALU.v(14): inferring latch(es) for variable \"C12\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1710995249098 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C13 ALU.v(14) " "Verilog HDL Always Construct warning at ALU.v(14): inferring latch(es) for variable \"C13\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1710995249098 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C14 ALU.v(14) " "Verilog HDL Always Construct warning at ALU.v(14): inferring latch(es) for variable \"C14\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1710995249098 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C15 ALU.v(14) " "Verilog HDL Always Construct warning at ALU.v(14): inferring latch(es) for variable \"C15\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1710995249098 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "256 16 ALU.v(98) " "Verilog HDL assignment warning at ALU.v(98): truncated value with size 256 to match size of target (16)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1710995249099 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "272 257 ALU.v(100) " "Verilog HDL assignment warning at ALU.v(100): truncated value with size 272 to match size of target (257)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1710995249101 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C15\[0\] ALU.v(14) " "Inferred latch for \"C15\[0\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249111 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C15\[1\] ALU.v(14) " "Inferred latch for \"C15\[1\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249111 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C14\[0\] ALU.v(14) " "Inferred latch for \"C14\[0\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249112 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C14\[1\] ALU.v(14) " "Inferred latch for \"C14\[1\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249112 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C14\[2\] ALU.v(14) " "Inferred latch for \"C14\[2\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249112 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C14\[3\] ALU.v(14) " "Inferred latch for \"C14\[3\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249112 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C14\[4\] ALU.v(14) " "Inferred latch for \"C14\[4\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249112 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C14\[5\] ALU.v(14) " "Inferred latch for \"C14\[5\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249112 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C14\[6\] ALU.v(14) " "Inferred latch for \"C14\[6\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249112 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C14\[7\] ALU.v(14) " "Inferred latch for \"C14\[7\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249112 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C14\[8\] ALU.v(14) " "Inferred latch for \"C14\[8\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249112 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C14\[9\] ALU.v(14) " "Inferred latch for \"C14\[9\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249112 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C14\[10\] ALU.v(14) " "Inferred latch for \"C14\[10\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249112 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C14\[11\] ALU.v(14) " "Inferred latch for \"C14\[11\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249112 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C14\[12\] ALU.v(14) " "Inferred latch for \"C14\[12\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249112 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C14\[13\] ALU.v(14) " "Inferred latch for \"C14\[13\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249112 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C14\[14\] ALU.v(14) " "Inferred latch for \"C14\[14\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249112 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C14\[15\] ALU.v(14) " "Inferred latch for \"C14\[15\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249112 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C14\[16\] ALU.v(14) " "Inferred latch for \"C14\[16\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249112 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C13\[0\] ALU.v(14) " "Inferred latch for \"C13\[0\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249112 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C13\[1\] ALU.v(14) " "Inferred latch for \"C13\[1\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249112 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C13\[2\] ALU.v(14) " "Inferred latch for \"C13\[2\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249112 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C13\[3\] ALU.v(14) " "Inferred latch for \"C13\[3\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249112 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C13\[4\] ALU.v(14) " "Inferred latch for \"C13\[4\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249112 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C13\[5\] ALU.v(14) " "Inferred latch for \"C13\[5\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249113 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C13\[6\] ALU.v(14) " "Inferred latch for \"C13\[6\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249113 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C13\[7\] ALU.v(14) " "Inferred latch for \"C13\[7\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249113 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C13\[8\] ALU.v(14) " "Inferred latch for \"C13\[8\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249113 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C13\[9\] ALU.v(14) " "Inferred latch for \"C13\[9\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249113 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C13\[10\] ALU.v(14) " "Inferred latch for \"C13\[10\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249113 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C13\[11\] ALU.v(14) " "Inferred latch for \"C13\[11\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249113 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C13\[12\] ALU.v(14) " "Inferred latch for \"C13\[12\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249113 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C13\[13\] ALU.v(14) " "Inferred latch for \"C13\[13\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249113 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C13\[14\] ALU.v(14) " "Inferred latch for \"C13\[14\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249113 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C13\[15\] ALU.v(14) " "Inferred latch for \"C13\[15\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249113 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C13\[16\] ALU.v(14) " "Inferred latch for \"C13\[16\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249113 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C12\[0\] ALU.v(14) " "Inferred latch for \"C12\[0\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249113 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C12\[1\] ALU.v(14) " "Inferred latch for \"C12\[1\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249113 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C12\[2\] ALU.v(14) " "Inferred latch for \"C12\[2\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249113 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C12\[3\] ALU.v(14) " "Inferred latch for \"C12\[3\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249113 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C12\[4\] ALU.v(14) " "Inferred latch for \"C12\[4\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249113 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C12\[5\] ALU.v(14) " "Inferred latch for \"C12\[5\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249113 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C12\[6\] ALU.v(14) " "Inferred latch for \"C12\[6\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249113 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C12\[7\] ALU.v(14) " "Inferred latch for \"C12\[7\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249113 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C12\[8\] ALU.v(14) " "Inferred latch for \"C12\[8\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249113 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C12\[9\] ALU.v(14) " "Inferred latch for \"C12\[9\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249113 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C12\[10\] ALU.v(14) " "Inferred latch for \"C12\[10\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249114 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C12\[11\] ALU.v(14) " "Inferred latch for \"C12\[11\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249114 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C12\[12\] ALU.v(14) " "Inferred latch for \"C12\[12\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249114 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C12\[13\] ALU.v(14) " "Inferred latch for \"C12\[13\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249114 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C12\[14\] ALU.v(14) " "Inferred latch for \"C12\[14\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249114 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C12\[15\] ALU.v(14) " "Inferred latch for \"C12\[15\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249114 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C12\[16\] ALU.v(14) " "Inferred latch for \"C12\[16\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249114 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C11\[0\] ALU.v(14) " "Inferred latch for \"C11\[0\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249114 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C11\[1\] ALU.v(14) " "Inferred latch for \"C11\[1\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249114 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C11\[2\] ALU.v(14) " "Inferred latch for \"C11\[2\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249114 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C11\[3\] ALU.v(14) " "Inferred latch for \"C11\[3\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249114 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C11\[4\] ALU.v(14) " "Inferred latch for \"C11\[4\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249114 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C11\[5\] ALU.v(14) " "Inferred latch for \"C11\[5\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249114 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C11\[6\] ALU.v(14) " "Inferred latch for \"C11\[6\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249114 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C11\[7\] ALU.v(14) " "Inferred latch for \"C11\[7\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249114 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C11\[8\] ALU.v(14) " "Inferred latch for \"C11\[8\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249114 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C11\[9\] ALU.v(14) " "Inferred latch for \"C11\[9\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249114 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C11\[10\] ALU.v(14) " "Inferred latch for \"C11\[10\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249114 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C11\[11\] ALU.v(14) " "Inferred latch for \"C11\[11\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249114 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C11\[12\] ALU.v(14) " "Inferred latch for \"C11\[12\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249114 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C11\[13\] ALU.v(14) " "Inferred latch for \"C11\[13\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249114 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C11\[14\] ALU.v(14) " "Inferred latch for \"C11\[14\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249115 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C11\[15\] ALU.v(14) " "Inferred latch for \"C11\[15\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249115 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C11\[16\] ALU.v(14) " "Inferred latch for \"C11\[16\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249115 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C10\[0\] ALU.v(14) " "Inferred latch for \"C10\[0\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249115 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C10\[1\] ALU.v(14) " "Inferred latch for \"C10\[1\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249115 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C10\[2\] ALU.v(14) " "Inferred latch for \"C10\[2\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249115 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C10\[3\] ALU.v(14) " "Inferred latch for \"C10\[3\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249115 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C10\[4\] ALU.v(14) " "Inferred latch for \"C10\[4\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249115 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C10\[5\] ALU.v(14) " "Inferred latch for \"C10\[5\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249115 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C10\[6\] ALU.v(14) " "Inferred latch for \"C10\[6\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249115 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C10\[7\] ALU.v(14) " "Inferred latch for \"C10\[7\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249115 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C10\[8\] ALU.v(14) " "Inferred latch for \"C10\[8\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249115 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C10\[9\] ALU.v(14) " "Inferred latch for \"C10\[9\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249115 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C10\[10\] ALU.v(14) " "Inferred latch for \"C10\[10\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249115 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C10\[11\] ALU.v(14) " "Inferred latch for \"C10\[11\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249115 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C10\[12\] ALU.v(14) " "Inferred latch for \"C10\[12\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249115 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C10\[13\] ALU.v(14) " "Inferred latch for \"C10\[13\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249115 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C10\[14\] ALU.v(14) " "Inferred latch for \"C10\[14\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249115 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C10\[15\] ALU.v(14) " "Inferred latch for \"C10\[15\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249115 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C10\[16\] ALU.v(14) " "Inferred latch for \"C10\[16\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249115 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C9\[0\] ALU.v(14) " "Inferred latch for \"C9\[0\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249116 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C9\[1\] ALU.v(14) " "Inferred latch for \"C9\[1\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249116 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C9\[2\] ALU.v(14) " "Inferred latch for \"C9\[2\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249116 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C9\[3\] ALU.v(14) " "Inferred latch for \"C9\[3\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249116 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C9\[4\] ALU.v(14) " "Inferred latch for \"C9\[4\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249116 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C9\[5\] ALU.v(14) " "Inferred latch for \"C9\[5\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249116 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C9\[6\] ALU.v(14) " "Inferred latch for \"C9\[6\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249116 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C9\[7\] ALU.v(14) " "Inferred latch for \"C9\[7\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249116 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C9\[8\] ALU.v(14) " "Inferred latch for \"C9\[8\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249116 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C9\[9\] ALU.v(14) " "Inferred latch for \"C9\[9\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249116 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C9\[10\] ALU.v(14) " "Inferred latch for \"C9\[10\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249116 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C9\[11\] ALU.v(14) " "Inferred latch for \"C9\[11\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249116 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C9\[12\] ALU.v(14) " "Inferred latch for \"C9\[12\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249116 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C9\[13\] ALU.v(14) " "Inferred latch for \"C9\[13\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249116 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C9\[14\] ALU.v(14) " "Inferred latch for \"C9\[14\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249116 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C9\[15\] ALU.v(14) " "Inferred latch for \"C9\[15\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249116 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C9\[16\] ALU.v(14) " "Inferred latch for \"C9\[16\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249116 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C8\[0\] ALU.v(14) " "Inferred latch for \"C8\[0\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249116 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C8\[1\] ALU.v(14) " "Inferred latch for \"C8\[1\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249116 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C8\[2\] ALU.v(14) " "Inferred latch for \"C8\[2\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249116 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C8\[3\] ALU.v(14) " "Inferred latch for \"C8\[3\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249116 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C8\[4\] ALU.v(14) " "Inferred latch for \"C8\[4\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249117 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C8\[5\] ALU.v(14) " "Inferred latch for \"C8\[5\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249117 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C8\[6\] ALU.v(14) " "Inferred latch for \"C8\[6\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249117 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C8\[7\] ALU.v(14) " "Inferred latch for \"C8\[7\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249117 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C8\[8\] ALU.v(14) " "Inferred latch for \"C8\[8\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249117 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C8\[9\] ALU.v(14) " "Inferred latch for \"C8\[9\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249117 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C8\[10\] ALU.v(14) " "Inferred latch for \"C8\[10\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249117 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C8\[11\] ALU.v(14) " "Inferred latch for \"C8\[11\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249117 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C8\[12\] ALU.v(14) " "Inferred latch for \"C8\[12\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249117 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C8\[13\] ALU.v(14) " "Inferred latch for \"C8\[13\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249117 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C8\[14\] ALU.v(14) " "Inferred latch for \"C8\[14\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249117 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C8\[15\] ALU.v(14) " "Inferred latch for \"C8\[15\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249117 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C8\[16\] ALU.v(14) " "Inferred latch for \"C8\[16\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249117 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C7\[0\] ALU.v(14) " "Inferred latch for \"C7\[0\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249117 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C7\[1\] ALU.v(14) " "Inferred latch for \"C7\[1\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249117 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C7\[2\] ALU.v(14) " "Inferred latch for \"C7\[2\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249117 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C7\[3\] ALU.v(14) " "Inferred latch for \"C7\[3\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249117 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C7\[4\] ALU.v(14) " "Inferred latch for \"C7\[4\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249117 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C7\[5\] ALU.v(14) " "Inferred latch for \"C7\[5\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249117 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C7\[6\] ALU.v(14) " "Inferred latch for \"C7\[6\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249117 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C7\[7\] ALU.v(14) " "Inferred latch for \"C7\[7\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249117 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C7\[8\] ALU.v(14) " "Inferred latch for \"C7\[8\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249117 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C7\[9\] ALU.v(14) " "Inferred latch for \"C7\[9\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249118 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C7\[10\] ALU.v(14) " "Inferred latch for \"C7\[10\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249118 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C7\[11\] ALU.v(14) " "Inferred latch for \"C7\[11\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249118 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C7\[12\] ALU.v(14) " "Inferred latch for \"C7\[12\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249118 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C7\[13\] ALU.v(14) " "Inferred latch for \"C7\[13\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249118 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C7\[14\] ALU.v(14) " "Inferred latch for \"C7\[14\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249118 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C7\[15\] ALU.v(14) " "Inferred latch for \"C7\[15\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249118 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C7\[16\] ALU.v(14) " "Inferred latch for \"C7\[16\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249118 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C6\[0\] ALU.v(14) " "Inferred latch for \"C6\[0\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249118 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C6\[1\] ALU.v(14) " "Inferred latch for \"C6\[1\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249118 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C6\[2\] ALU.v(14) " "Inferred latch for \"C6\[2\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249118 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C6\[3\] ALU.v(14) " "Inferred latch for \"C6\[3\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249118 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C6\[4\] ALU.v(14) " "Inferred latch for \"C6\[4\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249118 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C6\[5\] ALU.v(14) " "Inferred latch for \"C6\[5\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249118 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C6\[6\] ALU.v(14) " "Inferred latch for \"C6\[6\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249118 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C6\[7\] ALU.v(14) " "Inferred latch for \"C6\[7\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249118 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C6\[8\] ALU.v(14) " "Inferred latch for \"C6\[8\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249118 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C6\[9\] ALU.v(14) " "Inferred latch for \"C6\[9\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249118 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C6\[10\] ALU.v(14) " "Inferred latch for \"C6\[10\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249118 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C6\[11\] ALU.v(14) " "Inferred latch for \"C6\[11\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249118 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C6\[12\] ALU.v(14) " "Inferred latch for \"C6\[12\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249118 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C6\[13\] ALU.v(14) " "Inferred latch for \"C6\[13\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249119 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C6\[14\] ALU.v(14) " "Inferred latch for \"C6\[14\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249119 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C6\[15\] ALU.v(14) " "Inferred latch for \"C6\[15\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249119 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C6\[16\] ALU.v(14) " "Inferred latch for \"C6\[16\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249119 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C5\[0\] ALU.v(14) " "Inferred latch for \"C5\[0\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249119 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C5\[1\] ALU.v(14) " "Inferred latch for \"C5\[1\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249119 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C5\[2\] ALU.v(14) " "Inferred latch for \"C5\[2\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249119 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C5\[3\] ALU.v(14) " "Inferred latch for \"C5\[3\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249119 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C5\[4\] ALU.v(14) " "Inferred latch for \"C5\[4\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249119 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C5\[5\] ALU.v(14) " "Inferred latch for \"C5\[5\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249119 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C5\[6\] ALU.v(14) " "Inferred latch for \"C5\[6\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249119 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C5\[7\] ALU.v(14) " "Inferred latch for \"C5\[7\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249119 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C5\[8\] ALU.v(14) " "Inferred latch for \"C5\[8\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249119 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C5\[9\] ALU.v(14) " "Inferred latch for \"C5\[9\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249119 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C5\[10\] ALU.v(14) " "Inferred latch for \"C5\[10\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249119 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C5\[11\] ALU.v(14) " "Inferred latch for \"C5\[11\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249119 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C5\[12\] ALU.v(14) " "Inferred latch for \"C5\[12\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249119 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C5\[13\] ALU.v(14) " "Inferred latch for \"C5\[13\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249119 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C5\[14\] ALU.v(14) " "Inferred latch for \"C5\[14\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249119 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C5\[15\] ALU.v(14) " "Inferred latch for \"C5\[15\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249120 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C5\[16\] ALU.v(14) " "Inferred latch for \"C5\[16\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249120 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C4\[0\] ALU.v(14) " "Inferred latch for \"C4\[0\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249120 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C4\[1\] ALU.v(14) " "Inferred latch for \"C4\[1\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249120 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C4\[2\] ALU.v(14) " "Inferred latch for \"C4\[2\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249120 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C4\[3\] ALU.v(14) " "Inferred latch for \"C4\[3\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249120 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C4\[4\] ALU.v(14) " "Inferred latch for \"C4\[4\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249120 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C4\[5\] ALU.v(14) " "Inferred latch for \"C4\[5\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249120 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C4\[6\] ALU.v(14) " "Inferred latch for \"C4\[6\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249120 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C4\[7\] ALU.v(14) " "Inferred latch for \"C4\[7\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249120 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C4\[8\] ALU.v(14) " "Inferred latch for \"C4\[8\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249120 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C4\[9\] ALU.v(14) " "Inferred latch for \"C4\[9\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249120 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C4\[10\] ALU.v(14) " "Inferred latch for \"C4\[10\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249120 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C4\[11\] ALU.v(14) " "Inferred latch for \"C4\[11\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249120 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C4\[12\] ALU.v(14) " "Inferred latch for \"C4\[12\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249120 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C4\[13\] ALU.v(14) " "Inferred latch for \"C4\[13\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249120 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C4\[14\] ALU.v(14) " "Inferred latch for \"C4\[14\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249120 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C4\[15\] ALU.v(14) " "Inferred latch for \"C4\[15\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249120 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C4\[16\] ALU.v(14) " "Inferred latch for \"C4\[16\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249120 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C3\[0\] ALU.v(14) " "Inferred latch for \"C3\[0\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249120 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C3\[1\] ALU.v(14) " "Inferred latch for \"C3\[1\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249120 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C3\[2\] ALU.v(14) " "Inferred latch for \"C3\[2\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249121 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C3\[3\] ALU.v(14) " "Inferred latch for \"C3\[3\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249121 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C3\[4\] ALU.v(14) " "Inferred latch for \"C3\[4\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249121 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C3\[5\] ALU.v(14) " "Inferred latch for \"C3\[5\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249121 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C3\[6\] ALU.v(14) " "Inferred latch for \"C3\[6\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249121 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C3\[7\] ALU.v(14) " "Inferred latch for \"C3\[7\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249121 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C3\[8\] ALU.v(14) " "Inferred latch for \"C3\[8\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249121 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C3\[9\] ALU.v(14) " "Inferred latch for \"C3\[9\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249121 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C3\[10\] ALU.v(14) " "Inferred latch for \"C3\[10\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249121 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C3\[11\] ALU.v(14) " "Inferred latch for \"C3\[11\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249121 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C3\[12\] ALU.v(14) " "Inferred latch for \"C3\[12\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249121 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C3\[13\] ALU.v(14) " "Inferred latch for \"C3\[13\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249121 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C3\[14\] ALU.v(14) " "Inferred latch for \"C3\[14\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249121 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C3\[15\] ALU.v(14) " "Inferred latch for \"C3\[15\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249121 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C3\[16\] ALU.v(14) " "Inferred latch for \"C3\[16\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249121 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C2\[0\] ALU.v(14) " "Inferred latch for \"C2\[0\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249121 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C2\[1\] ALU.v(14) " "Inferred latch for \"C2\[1\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249121 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C2\[2\] ALU.v(14) " "Inferred latch for \"C2\[2\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249121 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C2\[3\] ALU.v(14) " "Inferred latch for \"C2\[3\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249121 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C2\[4\] ALU.v(14) " "Inferred latch for \"C2\[4\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249121 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C2\[5\] ALU.v(14) " "Inferred latch for \"C2\[5\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249122 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C2\[6\] ALU.v(14) " "Inferred latch for \"C2\[6\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249122 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C2\[7\] ALU.v(14) " "Inferred latch for \"C2\[7\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249122 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C2\[8\] ALU.v(14) " "Inferred latch for \"C2\[8\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249122 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C2\[9\] ALU.v(14) " "Inferred latch for \"C2\[9\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249122 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C2\[10\] ALU.v(14) " "Inferred latch for \"C2\[10\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249122 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C2\[11\] ALU.v(14) " "Inferred latch for \"C2\[11\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249122 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C2\[12\] ALU.v(14) " "Inferred latch for \"C2\[12\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249122 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C2\[13\] ALU.v(14) " "Inferred latch for \"C2\[13\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249122 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C2\[14\] ALU.v(14) " "Inferred latch for \"C2\[14\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249122 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C2\[15\] ALU.v(14) " "Inferred latch for \"C2\[15\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249122 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C2\[16\] ALU.v(14) " "Inferred latch for \"C2\[16\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249122 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C1\[0\] ALU.v(14) " "Inferred latch for \"C1\[0\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249122 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C1\[1\] ALU.v(14) " "Inferred latch for \"C1\[1\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249122 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C1\[2\] ALU.v(14) " "Inferred latch for \"C1\[2\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249122 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C1\[3\] ALU.v(14) " "Inferred latch for \"C1\[3\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249122 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C1\[4\] ALU.v(14) " "Inferred latch for \"C1\[4\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249122 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C1\[5\] ALU.v(14) " "Inferred latch for \"C1\[5\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249122 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C1\[6\] ALU.v(14) " "Inferred latch for \"C1\[6\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249122 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C1\[7\] ALU.v(14) " "Inferred latch for \"C1\[7\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249122 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C1\[8\] ALU.v(14) " "Inferred latch for \"C1\[8\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249123 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C1\[9\] ALU.v(14) " "Inferred latch for \"C1\[9\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249123 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C1\[10\] ALU.v(14) " "Inferred latch for \"C1\[10\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249123 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C1\[11\] ALU.v(14) " "Inferred latch for \"C1\[11\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249123 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C1\[12\] ALU.v(14) " "Inferred latch for \"C1\[12\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249123 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C1\[13\] ALU.v(14) " "Inferred latch for \"C1\[13\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249123 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C1\[14\] ALU.v(14) " "Inferred latch for \"C1\[14\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249123 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C1\[15\] ALU.v(14) " "Inferred latch for \"C1\[15\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249123 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C1\[16\] ALU.v(14) " "Inferred latch for \"C1\[16\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249123 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C0\[0\] ALU.v(14) " "Inferred latch for \"C0\[0\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249123 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C0\[1\] ALU.v(14) " "Inferred latch for \"C0\[1\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249123 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C0\[2\] ALU.v(14) " "Inferred latch for \"C0\[2\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249123 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C0\[3\] ALU.v(14) " "Inferred latch for \"C0\[3\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249123 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C0\[4\] ALU.v(14) " "Inferred latch for \"C0\[4\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249123 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C0\[5\] ALU.v(14) " "Inferred latch for \"C0\[5\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249123 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C0\[6\] ALU.v(14) " "Inferred latch for \"C0\[6\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249123 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C0\[7\] ALU.v(14) " "Inferred latch for \"C0\[7\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249123 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C0\[8\] ALU.v(14) " "Inferred latch for \"C0\[8\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249123 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C0\[9\] ALU.v(14) " "Inferred latch for \"C0\[9\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249123 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C0\[10\] ALU.v(14) " "Inferred latch for \"C0\[10\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249124 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C0\[11\] ALU.v(14) " "Inferred latch for \"C0\[11\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249124 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C0\[12\] ALU.v(14) " "Inferred latch for \"C0\[12\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249124 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C0\[13\] ALU.v(14) " "Inferred latch for \"C0\[13\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249124 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C0\[14\] ALU.v(14) " "Inferred latch for \"C0\[14\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249124 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C0\[15\] ALU.v(14) " "Inferred latch for \"C0\[15\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249124 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C0\[16\] ALU.v(14) " "Inferred latch for \"C0\[16\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249124 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[0\] ALU.v(14) " "Inferred latch for \"B_real\[0\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249124 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[1\] ALU.v(14) " "Inferred latch for \"B_real\[1\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249124 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[2\] ALU.v(14) " "Inferred latch for \"B_real\[2\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249124 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[3\] ALU.v(14) " "Inferred latch for \"B_real\[3\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249124 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[4\] ALU.v(14) " "Inferred latch for \"B_real\[4\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249124 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[5\] ALU.v(14) " "Inferred latch for \"B_real\[5\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249124 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[6\] ALU.v(14) " "Inferred latch for \"B_real\[6\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249124 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[7\] ALU.v(14) " "Inferred latch for \"B_real\[7\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249124 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[8\] ALU.v(14) " "Inferred latch for \"B_real\[8\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249124 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[9\] ALU.v(14) " "Inferred latch for \"B_real\[9\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249124 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[10\] ALU.v(14) " "Inferred latch for \"B_real\[10\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249124 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[11\] ALU.v(14) " "Inferred latch for \"B_real\[11\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249124 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[12\] ALU.v(14) " "Inferred latch for \"B_real\[12\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249125 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[13\] ALU.v(14) " "Inferred latch for \"B_real\[13\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249125 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[14\] ALU.v(14) " "Inferred latch for \"B_real\[14\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249125 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[15\] ALU.v(14) " "Inferred latch for \"B_real\[15\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249125 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[16\] ALU.v(14) " "Inferred latch for \"B_real\[16\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249125 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[17\] ALU.v(14) " "Inferred latch for \"B_real\[17\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249125 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[18\] ALU.v(14) " "Inferred latch for \"B_real\[18\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249125 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[19\] ALU.v(14) " "Inferred latch for \"B_real\[19\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249125 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[20\] ALU.v(14) " "Inferred latch for \"B_real\[20\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249125 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[21\] ALU.v(14) " "Inferred latch for \"B_real\[21\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249125 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[22\] ALU.v(14) " "Inferred latch for \"B_real\[22\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249125 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[23\] ALU.v(14) " "Inferred latch for \"B_real\[23\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249125 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[24\] ALU.v(14) " "Inferred latch for \"B_real\[24\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249125 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[25\] ALU.v(14) " "Inferred latch for \"B_real\[25\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249125 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[26\] ALU.v(14) " "Inferred latch for \"B_real\[26\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249125 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[27\] ALU.v(14) " "Inferred latch for \"B_real\[27\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249125 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[28\] ALU.v(14) " "Inferred latch for \"B_real\[28\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249125 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[29\] ALU.v(14) " "Inferred latch for \"B_real\[29\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249125 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[30\] ALU.v(14) " "Inferred latch for \"B_real\[30\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249125 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[31\] ALU.v(14) " "Inferred latch for \"B_real\[31\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249125 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[32\] ALU.v(14) " "Inferred latch for \"B_real\[32\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249126 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[33\] ALU.v(14) " "Inferred latch for \"B_real\[33\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249126 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[34\] ALU.v(14) " "Inferred latch for \"B_real\[34\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249126 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[35\] ALU.v(14) " "Inferred latch for \"B_real\[35\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249126 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[36\] ALU.v(14) " "Inferred latch for \"B_real\[36\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249126 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[37\] ALU.v(14) " "Inferred latch for \"B_real\[37\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249126 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[38\] ALU.v(14) " "Inferred latch for \"B_real\[38\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249126 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[39\] ALU.v(14) " "Inferred latch for \"B_real\[39\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249126 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[40\] ALU.v(14) " "Inferred latch for \"B_real\[40\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249126 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[41\] ALU.v(14) " "Inferred latch for \"B_real\[41\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249126 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[42\] ALU.v(14) " "Inferred latch for \"B_real\[42\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249126 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[43\] ALU.v(14) " "Inferred latch for \"B_real\[43\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249126 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[44\] ALU.v(14) " "Inferred latch for \"B_real\[44\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249126 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[45\] ALU.v(14) " "Inferred latch for \"B_real\[45\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249126 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[46\] ALU.v(14) " "Inferred latch for \"B_real\[46\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249126 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[47\] ALU.v(14) " "Inferred latch for \"B_real\[47\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249126 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[48\] ALU.v(14) " "Inferred latch for \"B_real\[48\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249126 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[49\] ALU.v(14) " "Inferred latch for \"B_real\[49\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249126 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[50\] ALU.v(14) " "Inferred latch for \"B_real\[50\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249126 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[51\] ALU.v(14) " "Inferred latch for \"B_real\[51\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249126 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[52\] ALU.v(14) " "Inferred latch for \"B_real\[52\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249126 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[53\] ALU.v(14) " "Inferred latch for \"B_real\[53\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249127 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[54\] ALU.v(14) " "Inferred latch for \"B_real\[54\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249127 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[55\] ALU.v(14) " "Inferred latch for \"B_real\[55\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249127 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[56\] ALU.v(14) " "Inferred latch for \"B_real\[56\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249127 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[57\] ALU.v(14) " "Inferred latch for \"B_real\[57\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249127 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[58\] ALU.v(14) " "Inferred latch for \"B_real\[58\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249127 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[59\] ALU.v(14) " "Inferred latch for \"B_real\[59\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249127 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[60\] ALU.v(14) " "Inferred latch for \"B_real\[60\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249127 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[61\] ALU.v(14) " "Inferred latch for \"B_real\[61\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249127 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[62\] ALU.v(14) " "Inferred latch for \"B_real\[62\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249127 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[63\] ALU.v(14) " "Inferred latch for \"B_real\[63\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249127 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[64\] ALU.v(14) " "Inferred latch for \"B_real\[64\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249127 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[65\] ALU.v(14) " "Inferred latch for \"B_real\[65\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249127 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[66\] ALU.v(14) " "Inferred latch for \"B_real\[66\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249127 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[67\] ALU.v(14) " "Inferred latch for \"B_real\[67\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249127 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[68\] ALU.v(14) " "Inferred latch for \"B_real\[68\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249127 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[69\] ALU.v(14) " "Inferred latch for \"B_real\[69\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249127 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[70\] ALU.v(14) " "Inferred latch for \"B_real\[70\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249127 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[71\] ALU.v(14) " "Inferred latch for \"B_real\[71\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249127 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[72\] ALU.v(14) " "Inferred latch for \"B_real\[72\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249127 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[73\] ALU.v(14) " "Inferred latch for \"B_real\[73\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249128 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[74\] ALU.v(14) " "Inferred latch for \"B_real\[74\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249128 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[75\] ALU.v(14) " "Inferred latch for \"B_real\[75\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249128 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[76\] ALU.v(14) " "Inferred latch for \"B_real\[76\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249128 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[77\] ALU.v(14) " "Inferred latch for \"B_real\[77\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249128 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[78\] ALU.v(14) " "Inferred latch for \"B_real\[78\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249128 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[79\] ALU.v(14) " "Inferred latch for \"B_real\[79\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249128 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[80\] ALU.v(14) " "Inferred latch for \"B_real\[80\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249128 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[81\] ALU.v(14) " "Inferred latch for \"B_real\[81\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249128 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[82\] ALU.v(14) " "Inferred latch for \"B_real\[82\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249128 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[83\] ALU.v(14) " "Inferred latch for \"B_real\[83\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249128 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[84\] ALU.v(14) " "Inferred latch for \"B_real\[84\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249128 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[85\] ALU.v(14) " "Inferred latch for \"B_real\[85\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249128 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[86\] ALU.v(14) " "Inferred latch for \"B_real\[86\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249128 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[87\] ALU.v(14) " "Inferred latch for \"B_real\[87\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249128 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[88\] ALU.v(14) " "Inferred latch for \"B_real\[88\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249128 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[89\] ALU.v(14) " "Inferred latch for \"B_real\[89\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249128 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[90\] ALU.v(14) " "Inferred latch for \"B_real\[90\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249128 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[91\] ALU.v(14) " "Inferred latch for \"B_real\[91\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249128 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[92\] ALU.v(14) " "Inferred latch for \"B_real\[92\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249128 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[93\] ALU.v(14) " "Inferred latch for \"B_real\[93\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249129 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[94\] ALU.v(14) " "Inferred latch for \"B_real\[94\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249129 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[95\] ALU.v(14) " "Inferred latch for \"B_real\[95\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249129 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[96\] ALU.v(14) " "Inferred latch for \"B_real\[96\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249129 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[97\] ALU.v(14) " "Inferred latch for \"B_real\[97\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249129 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[98\] ALU.v(14) " "Inferred latch for \"B_real\[98\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249129 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[99\] ALU.v(14) " "Inferred latch for \"B_real\[99\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249129 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[100\] ALU.v(14) " "Inferred latch for \"B_real\[100\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249129 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[101\] ALU.v(14) " "Inferred latch for \"B_real\[101\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249129 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[102\] ALU.v(14) " "Inferred latch for \"B_real\[102\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249129 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[103\] ALU.v(14) " "Inferred latch for \"B_real\[103\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249129 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[104\] ALU.v(14) " "Inferred latch for \"B_real\[104\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249129 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[105\] ALU.v(14) " "Inferred latch for \"B_real\[105\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249129 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[106\] ALU.v(14) " "Inferred latch for \"B_real\[106\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249129 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[107\] ALU.v(14) " "Inferred latch for \"B_real\[107\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249129 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[108\] ALU.v(14) " "Inferred latch for \"B_real\[108\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249129 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[109\] ALU.v(14) " "Inferred latch for \"B_real\[109\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249129 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[110\] ALU.v(14) " "Inferred latch for \"B_real\[110\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249129 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[111\] ALU.v(14) " "Inferred latch for \"B_real\[111\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249129 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[112\] ALU.v(14) " "Inferred latch for \"B_real\[112\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249129 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[113\] ALU.v(14) " "Inferred latch for \"B_real\[113\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249129 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[114\] ALU.v(14) " "Inferred latch for \"B_real\[114\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249130 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[115\] ALU.v(14) " "Inferred latch for \"B_real\[115\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249130 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[116\] ALU.v(14) " "Inferred latch for \"B_real\[116\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249130 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[117\] ALU.v(14) " "Inferred latch for \"B_real\[117\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249130 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[118\] ALU.v(14) " "Inferred latch for \"B_real\[118\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249130 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[119\] ALU.v(14) " "Inferred latch for \"B_real\[119\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249130 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[120\] ALU.v(14) " "Inferred latch for \"B_real\[120\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249130 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[121\] ALU.v(14) " "Inferred latch for \"B_real\[121\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249130 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[122\] ALU.v(14) " "Inferred latch for \"B_real\[122\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249130 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[123\] ALU.v(14) " "Inferred latch for \"B_real\[123\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249130 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[124\] ALU.v(14) " "Inferred latch for \"B_real\[124\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249130 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[125\] ALU.v(14) " "Inferred latch for \"B_real\[125\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249130 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[126\] ALU.v(14) " "Inferred latch for \"B_real\[126\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249130 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[127\] ALU.v(14) " "Inferred latch for \"B_real\[127\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249130 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[128\] ALU.v(14) " "Inferred latch for \"B_real\[128\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249130 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[129\] ALU.v(14) " "Inferred latch for \"B_real\[129\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249130 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[130\] ALU.v(14) " "Inferred latch for \"B_real\[130\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249130 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[131\] ALU.v(14) " "Inferred latch for \"B_real\[131\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249130 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[132\] ALU.v(14) " "Inferred latch for \"B_real\[132\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249130 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[133\] ALU.v(14) " "Inferred latch for \"B_real\[133\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249131 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[134\] ALU.v(14) " "Inferred latch for \"B_real\[134\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249131 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[135\] ALU.v(14) " "Inferred latch for \"B_real\[135\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249131 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[136\] ALU.v(14) " "Inferred latch for \"B_real\[136\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249131 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[137\] ALU.v(14) " "Inferred latch for \"B_real\[137\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249131 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[138\] ALU.v(14) " "Inferred latch for \"B_real\[138\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249131 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[139\] ALU.v(14) " "Inferred latch for \"B_real\[139\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249131 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[140\] ALU.v(14) " "Inferred latch for \"B_real\[140\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249131 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[141\] ALU.v(14) " "Inferred latch for \"B_real\[141\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249131 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[142\] ALU.v(14) " "Inferred latch for \"B_real\[142\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249131 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[143\] ALU.v(14) " "Inferred latch for \"B_real\[143\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249131 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[144\] ALU.v(14) " "Inferred latch for \"B_real\[144\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249131 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[145\] ALU.v(14) " "Inferred latch for \"B_real\[145\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249131 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[146\] ALU.v(14) " "Inferred latch for \"B_real\[146\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249131 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[147\] ALU.v(14) " "Inferred latch for \"B_real\[147\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249131 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[148\] ALU.v(14) " "Inferred latch for \"B_real\[148\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249131 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[149\] ALU.v(14) " "Inferred latch for \"B_real\[149\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249131 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[150\] ALU.v(14) " "Inferred latch for \"B_real\[150\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249131 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[151\] ALU.v(14) " "Inferred latch for \"B_real\[151\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249131 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[152\] ALU.v(14) " "Inferred latch for \"B_real\[152\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249131 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[153\] ALU.v(14) " "Inferred latch for \"B_real\[153\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249131 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[154\] ALU.v(14) " "Inferred latch for \"B_real\[154\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249132 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[155\] ALU.v(14) " "Inferred latch for \"B_real\[155\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249132 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[156\] ALU.v(14) " "Inferred latch for \"B_real\[156\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249132 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[157\] ALU.v(14) " "Inferred latch for \"B_real\[157\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249132 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[158\] ALU.v(14) " "Inferred latch for \"B_real\[158\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249132 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[159\] ALU.v(14) " "Inferred latch for \"B_real\[159\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249132 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[160\] ALU.v(14) " "Inferred latch for \"B_real\[160\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249132 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[161\] ALU.v(14) " "Inferred latch for \"B_real\[161\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249132 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[162\] ALU.v(14) " "Inferred latch for \"B_real\[162\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249132 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[163\] ALU.v(14) " "Inferred latch for \"B_real\[163\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249132 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[164\] ALU.v(14) " "Inferred latch for \"B_real\[164\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249132 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[165\] ALU.v(14) " "Inferred latch for \"B_real\[165\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249132 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[166\] ALU.v(14) " "Inferred latch for \"B_real\[166\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249132 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[167\] ALU.v(14) " "Inferred latch for \"B_real\[167\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249132 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[168\] ALU.v(14) " "Inferred latch for \"B_real\[168\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249132 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[169\] ALU.v(14) " "Inferred latch for \"B_real\[169\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249132 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[170\] ALU.v(14) " "Inferred latch for \"B_real\[170\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249132 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[171\] ALU.v(14) " "Inferred latch for \"B_real\[171\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249132 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[172\] ALU.v(14) " "Inferred latch for \"B_real\[172\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249132 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[173\] ALU.v(14) " "Inferred latch for \"B_real\[173\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249132 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[174\] ALU.v(14) " "Inferred latch for \"B_real\[174\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249133 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[175\] ALU.v(14) " "Inferred latch for \"B_real\[175\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249133 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[176\] ALU.v(14) " "Inferred latch for \"B_real\[176\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249133 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[177\] ALU.v(14) " "Inferred latch for \"B_real\[177\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249133 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[178\] ALU.v(14) " "Inferred latch for \"B_real\[178\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249133 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[179\] ALU.v(14) " "Inferred latch for \"B_real\[179\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249133 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[180\] ALU.v(14) " "Inferred latch for \"B_real\[180\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249133 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[181\] ALU.v(14) " "Inferred latch for \"B_real\[181\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249133 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[182\] ALU.v(14) " "Inferred latch for \"B_real\[182\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249133 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[183\] ALU.v(14) " "Inferred latch for \"B_real\[183\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249133 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[184\] ALU.v(14) " "Inferred latch for \"B_real\[184\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249133 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[185\] ALU.v(14) " "Inferred latch for \"B_real\[185\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249133 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[186\] ALU.v(14) " "Inferred latch for \"B_real\[186\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249133 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[187\] ALU.v(14) " "Inferred latch for \"B_real\[187\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249133 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[188\] ALU.v(14) " "Inferred latch for \"B_real\[188\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249133 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[189\] ALU.v(14) " "Inferred latch for \"B_real\[189\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249133 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[190\] ALU.v(14) " "Inferred latch for \"B_real\[190\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249133 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[191\] ALU.v(14) " "Inferred latch for \"B_real\[191\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249133 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[192\] ALU.v(14) " "Inferred latch for \"B_real\[192\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249133 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[193\] ALU.v(14) " "Inferred latch for \"B_real\[193\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249133 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[194\] ALU.v(14) " "Inferred latch for \"B_real\[194\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249134 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[195\] ALU.v(14) " "Inferred latch for \"B_real\[195\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249134 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[196\] ALU.v(14) " "Inferred latch for \"B_real\[196\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249134 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[197\] ALU.v(14) " "Inferred latch for \"B_real\[197\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249134 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[198\] ALU.v(14) " "Inferred latch for \"B_real\[198\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249134 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[199\] ALU.v(14) " "Inferred latch for \"B_real\[199\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249134 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[200\] ALU.v(14) " "Inferred latch for \"B_real\[200\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249134 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[201\] ALU.v(14) " "Inferred latch for \"B_real\[201\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249134 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[202\] ALU.v(14) " "Inferred latch for \"B_real\[202\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249134 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[203\] ALU.v(14) " "Inferred latch for \"B_real\[203\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249134 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[204\] ALU.v(14) " "Inferred latch for \"B_real\[204\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249134 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[205\] ALU.v(14) " "Inferred latch for \"B_real\[205\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249134 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[206\] ALU.v(14) " "Inferred latch for \"B_real\[206\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249134 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[207\] ALU.v(14) " "Inferred latch for \"B_real\[207\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249134 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[208\] ALU.v(14) " "Inferred latch for \"B_real\[208\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249134 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[209\] ALU.v(14) " "Inferred latch for \"B_real\[209\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249134 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[210\] ALU.v(14) " "Inferred latch for \"B_real\[210\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249134 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[211\] ALU.v(14) " "Inferred latch for \"B_real\[211\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249134 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[212\] ALU.v(14) " "Inferred latch for \"B_real\[212\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249134 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[213\] ALU.v(14) " "Inferred latch for \"B_real\[213\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249134 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[214\] ALU.v(14) " "Inferred latch for \"B_real\[214\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249134 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[215\] ALU.v(14) " "Inferred latch for \"B_real\[215\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249135 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[216\] ALU.v(14) " "Inferred latch for \"B_real\[216\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249135 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[217\] ALU.v(14) " "Inferred latch for \"B_real\[217\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249135 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[218\] ALU.v(14) " "Inferred latch for \"B_real\[218\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249135 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[219\] ALU.v(14) " "Inferred latch for \"B_real\[219\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249135 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[220\] ALU.v(14) " "Inferred latch for \"B_real\[220\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249135 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[221\] ALU.v(14) " "Inferred latch for \"B_real\[221\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249135 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[222\] ALU.v(14) " "Inferred latch for \"B_real\[222\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249135 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[223\] ALU.v(14) " "Inferred latch for \"B_real\[223\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249135 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[224\] ALU.v(14) " "Inferred latch for \"B_real\[224\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249135 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[225\] ALU.v(14) " "Inferred latch for \"B_real\[225\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249135 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[226\] ALU.v(14) " "Inferred latch for \"B_real\[226\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249135 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[227\] ALU.v(14) " "Inferred latch for \"B_real\[227\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249135 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[228\] ALU.v(14) " "Inferred latch for \"B_real\[228\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249135 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[229\] ALU.v(14) " "Inferred latch for \"B_real\[229\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249135 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[230\] ALU.v(14) " "Inferred latch for \"B_real\[230\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249135 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[231\] ALU.v(14) " "Inferred latch for \"B_real\[231\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249135 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[232\] ALU.v(14) " "Inferred latch for \"B_real\[232\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249135 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[233\] ALU.v(14) " "Inferred latch for \"B_real\[233\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249135 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[234\] ALU.v(14) " "Inferred latch for \"B_real\[234\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249135 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[235\] ALU.v(14) " "Inferred latch for \"B_real\[235\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249136 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[236\] ALU.v(14) " "Inferred latch for \"B_real\[236\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249136 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[237\] ALU.v(14) " "Inferred latch for \"B_real\[237\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249136 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[238\] ALU.v(14) " "Inferred latch for \"B_real\[238\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249136 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[239\] ALU.v(14) " "Inferred latch for \"B_real\[239\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249136 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[240\] ALU.v(14) " "Inferred latch for \"B_real\[240\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249136 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[241\] ALU.v(14) " "Inferred latch for \"B_real\[241\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249136 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[242\] ALU.v(14) " "Inferred latch for \"B_real\[242\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249136 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[243\] ALU.v(14) " "Inferred latch for \"B_real\[243\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249136 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[244\] ALU.v(14) " "Inferred latch for \"B_real\[244\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249136 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[245\] ALU.v(14) " "Inferred latch for \"B_real\[245\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249136 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[246\] ALU.v(14) " "Inferred latch for \"B_real\[246\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249136 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[247\] ALU.v(14) " "Inferred latch for \"B_real\[247\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249136 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[248\] ALU.v(14) " "Inferred latch for \"B_real\[248\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249136 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[249\] ALU.v(14) " "Inferred latch for \"B_real\[249\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249136 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[250\] ALU.v(14) " "Inferred latch for \"B_real\[250\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249136 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[251\] ALU.v(14) " "Inferred latch for \"B_real\[251\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249136 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[252\] ALU.v(14) " "Inferred latch for \"B_real\[252\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249136 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[253\] ALU.v(14) " "Inferred latch for \"B_real\[253\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249136 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[254\] ALU.v(14) " "Inferred latch for \"B_real\[254\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249136 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_real\[255\] ALU.v(14) " "Inferred latch for \"B_real\[255\]\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995249137 "|Pipeline_top|Execute_Cycle:Execute|ALU:ALU_E"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory_Cycle Memory_Cycle:Memory " "Elaborating entity \"Memory_Cycle\" for hierarchy \"Memory_Cycle:Memory\"" {  } { { "Pipeline_top.v" "Memory" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710995249185 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "256 5 Memory_Cycle.v(52) " "Verilog HDL assignment warning at Memory_Cycle.v(52): truncated value with size 256 to match size of target (5)" {  } { { "Memory_Cycle.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Memory_Cycle.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1710995249192 "|Pipeline_top|Memory_Cycle:Memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Memory Memory_Cycle:Memory\|Data_Memory:DataMem " "Elaborating entity \"Data_Memory\" for hierarchy \"Memory_Cycle:Memory\|Data_Memory:DataMem\"" {  } { { "Memory_Cycle.v" "DataMem" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Memory_Cycle.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710995249233 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "256 32 Data_Memory.v(18) " "Verilog HDL assignment warning at Data_Memory.v(18): truncated value with size 256 to match size of target (32)" {  } { { "Data_Memory.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Data_Memory.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1710995249238 "|Pipeline_top|Memory_Cycle:Memory|Data_Memory:DataMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Writeback_Cycle Writeback_Cycle:WriteBack " "Elaborating entity \"Writeback_Cycle\" for hierarchy \"Writeback_Cycle:WriteBack\"" {  } { { "Pipeline_top.v" "WriteBack" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710995249266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hazard_Unit Hazard_Unit:HazardUnit " "Elaborating entity \"Hazard_Unit\" for hierarchy \"Hazard_Unit:HazardUnit\"" {  } { { "Pipeline_top.v" "HazardUnit" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710995249284 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "funct3 Hazard_Unit.v(19) " "Verilog HDL or VHDL warning at Hazard_Unit.v(19): object \"funct3\" assigned a value but never read" {  } { { "Hazard_Unit.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Hazard_Unit.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710995249284 "|Pipeline_top|Hazard_Unit:HazardUnit"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegFileSelect " "Net \"RegFileSelect\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "RegFileSelect" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249609 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1710995249609 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RegFileSelect " "Net \"RegFileSelect\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "RegFileSelect" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[255\] " "Net \"InstrD\[255\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[255\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[254\] " "Net \"InstrD\[254\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[254\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[253\] " "Net \"InstrD\[253\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[253\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[252\] " "Net \"InstrD\[252\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[252\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[251\] " "Net \"InstrD\[251\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[251\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[250\] " "Net \"InstrD\[250\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[250\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[249\] " "Net \"InstrD\[249\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[249\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[248\] " "Net \"InstrD\[248\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[248\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[247\] " "Net \"InstrD\[247\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[247\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[246\] " "Net \"InstrD\[246\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[246\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[245\] " "Net \"InstrD\[245\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[245\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[244\] " "Net \"InstrD\[244\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[244\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[243\] " "Net \"InstrD\[243\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[243\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[242\] " "Net \"InstrD\[242\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[242\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[241\] " "Net \"InstrD\[241\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[241\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[240\] " "Net \"InstrD\[240\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[240\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[239\] " "Net \"InstrD\[239\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[239\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[238\] " "Net \"InstrD\[238\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[238\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[237\] " "Net \"InstrD\[237\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[237\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[236\] " "Net \"InstrD\[236\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[236\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[235\] " "Net \"InstrD\[235\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[235\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[234\] " "Net \"InstrD\[234\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[234\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[233\] " "Net \"InstrD\[233\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[233\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[232\] " "Net \"InstrD\[232\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[232\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[231\] " "Net \"InstrD\[231\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[231\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[230\] " "Net \"InstrD\[230\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[230\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[229\] " "Net \"InstrD\[229\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[229\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[228\] " "Net \"InstrD\[228\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[228\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[227\] " "Net \"InstrD\[227\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[227\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[226\] " "Net \"InstrD\[226\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[226\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[225\] " "Net \"InstrD\[225\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[225\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[224\] " "Net \"InstrD\[224\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[224\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[223\] " "Net \"InstrD\[223\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[223\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[222\] " "Net \"InstrD\[222\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[222\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[221\] " "Net \"InstrD\[221\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[221\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[220\] " "Net \"InstrD\[220\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[220\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[219\] " "Net \"InstrD\[219\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[219\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[218\] " "Net \"InstrD\[218\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[218\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[217\] " "Net \"InstrD\[217\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[217\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[216\] " "Net \"InstrD\[216\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[216\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[215\] " "Net \"InstrD\[215\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[215\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[214\] " "Net \"InstrD\[214\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[214\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[213\] " "Net \"InstrD\[213\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[213\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[212\] " "Net \"InstrD\[212\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[212\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[211\] " "Net \"InstrD\[211\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[211\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[210\] " "Net \"InstrD\[210\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[210\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[209\] " "Net \"InstrD\[209\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[209\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[208\] " "Net \"InstrD\[208\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[208\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[207\] " "Net \"InstrD\[207\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[207\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[206\] " "Net \"InstrD\[206\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[206\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[205\] " "Net \"InstrD\[205\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[205\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[204\] " "Net \"InstrD\[204\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[204\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[203\] " "Net \"InstrD\[203\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[203\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[202\] " "Net \"InstrD\[202\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[202\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[201\] " "Net \"InstrD\[201\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[201\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[200\] " "Net \"InstrD\[200\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[200\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[199\] " "Net \"InstrD\[199\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[199\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[198\] " "Net \"InstrD\[198\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[198\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[197\] " "Net \"InstrD\[197\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[197\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[196\] " "Net \"InstrD\[196\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[196\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[195\] " "Net \"InstrD\[195\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[195\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[194\] " "Net \"InstrD\[194\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[194\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[193\] " "Net \"InstrD\[193\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[193\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[192\] " "Net \"InstrD\[192\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[192\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[191\] " "Net \"InstrD\[191\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[191\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[190\] " "Net \"InstrD\[190\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[190\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[189\] " "Net \"InstrD\[189\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[189\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[188\] " "Net \"InstrD\[188\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[188\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[187\] " "Net \"InstrD\[187\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[187\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[186\] " "Net \"InstrD\[186\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[186\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[185\] " "Net \"InstrD\[185\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[185\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[184\] " "Net \"InstrD\[184\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[184\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[183\] " "Net \"InstrD\[183\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[183\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[182\] " "Net \"InstrD\[182\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[182\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[181\] " "Net \"InstrD\[181\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[181\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[180\] " "Net \"InstrD\[180\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[180\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[179\] " "Net \"InstrD\[179\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[179\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[178\] " "Net \"InstrD\[178\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[178\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[177\] " "Net \"InstrD\[177\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[177\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[176\] " "Net \"InstrD\[176\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[176\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[175\] " "Net \"InstrD\[175\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[175\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[174\] " "Net \"InstrD\[174\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[174\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[173\] " "Net \"InstrD\[173\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[173\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[172\] " "Net \"InstrD\[172\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[172\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[171\] " "Net \"InstrD\[171\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[171\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[170\] " "Net \"InstrD\[170\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[170\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[169\] " "Net \"InstrD\[169\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[169\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[168\] " "Net \"InstrD\[168\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[168\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[167\] " "Net \"InstrD\[167\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[167\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[166\] " "Net \"InstrD\[166\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[166\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[165\] " "Net \"InstrD\[165\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[165\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[164\] " "Net \"InstrD\[164\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[164\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[163\] " "Net \"InstrD\[163\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[163\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[162\] " "Net \"InstrD\[162\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[162\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[161\] " "Net \"InstrD\[161\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[161\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[160\] " "Net \"InstrD\[160\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[160\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[159\] " "Net \"InstrD\[159\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[159\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[158\] " "Net \"InstrD\[158\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[158\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[157\] " "Net \"InstrD\[157\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[157\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[156\] " "Net \"InstrD\[156\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[156\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[155\] " "Net \"InstrD\[155\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[155\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[154\] " "Net \"InstrD\[154\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[154\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[153\] " "Net \"InstrD\[153\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[153\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[152\] " "Net \"InstrD\[152\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[152\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[151\] " "Net \"InstrD\[151\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[151\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[150\] " "Net \"InstrD\[150\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[150\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[149\] " "Net \"InstrD\[149\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[149\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[148\] " "Net \"InstrD\[148\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[148\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[147\] " "Net \"InstrD\[147\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[147\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[146\] " "Net \"InstrD\[146\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[146\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[145\] " "Net \"InstrD\[145\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[145\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[144\] " "Net \"InstrD\[144\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[144\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[143\] " "Net \"InstrD\[143\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[143\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[142\] " "Net \"InstrD\[142\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[142\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[141\] " "Net \"InstrD\[141\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[141\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[140\] " "Net \"InstrD\[140\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[140\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[139\] " "Net \"InstrD\[139\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[139\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[138\] " "Net \"InstrD\[138\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[138\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[137\] " "Net \"InstrD\[137\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[137\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[136\] " "Net \"InstrD\[136\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[136\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[135\] " "Net \"InstrD\[135\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[135\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[134\] " "Net \"InstrD\[134\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[134\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[133\] " "Net \"InstrD\[133\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[133\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[132\] " "Net \"InstrD\[132\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[132\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[131\] " "Net \"InstrD\[131\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[131\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[130\] " "Net \"InstrD\[130\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[130\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[129\] " "Net \"InstrD\[129\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[129\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[128\] " "Net \"InstrD\[128\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[128\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[127\] " "Net \"InstrD\[127\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[127\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[126\] " "Net \"InstrD\[126\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[126\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[125\] " "Net \"InstrD\[125\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[125\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[124\] " "Net \"InstrD\[124\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[124\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[123\] " "Net \"InstrD\[123\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[123\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[122\] " "Net \"InstrD\[122\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[122\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[121\] " "Net \"InstrD\[121\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[121\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[120\] " "Net \"InstrD\[120\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[120\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[119\] " "Net \"InstrD\[119\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[119\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[118\] " "Net \"InstrD\[118\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[118\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[117\] " "Net \"InstrD\[117\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[117\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[116\] " "Net \"InstrD\[116\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[116\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[115\] " "Net \"InstrD\[115\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[115\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[114\] " "Net \"InstrD\[114\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[114\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[113\] " "Net \"InstrD\[113\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[113\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[112\] " "Net \"InstrD\[112\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[112\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[111\] " "Net \"InstrD\[111\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[111\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[110\] " "Net \"InstrD\[110\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[110\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[109\] " "Net \"InstrD\[109\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[109\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[108\] " "Net \"InstrD\[108\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[108\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[107\] " "Net \"InstrD\[107\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[107\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[106\] " "Net \"InstrD\[106\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[106\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[105\] " "Net \"InstrD\[105\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[105\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[104\] " "Net \"InstrD\[104\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[104\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[103\] " "Net \"InstrD\[103\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[103\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[102\] " "Net \"InstrD\[102\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[102\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[101\] " "Net \"InstrD\[101\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[101\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[100\] " "Net \"InstrD\[100\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[100\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[99\] " "Net \"InstrD\[99\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[99\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[98\] " "Net \"InstrD\[98\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[98\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[97\] " "Net \"InstrD\[97\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[97\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[96\] " "Net \"InstrD\[96\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[96\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[95\] " "Net \"InstrD\[95\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[95\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[94\] " "Net \"InstrD\[94\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[94\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[93\] " "Net \"InstrD\[93\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[93\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[92\] " "Net \"InstrD\[92\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[92\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[91\] " "Net \"InstrD\[91\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[91\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[90\] " "Net \"InstrD\[90\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[90\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[89\] " "Net \"InstrD\[89\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[89\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[88\] " "Net \"InstrD\[88\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[88\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[87\] " "Net \"InstrD\[87\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[87\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[86\] " "Net \"InstrD\[86\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[86\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[85\] " "Net \"InstrD\[85\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[85\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[84\] " "Net \"InstrD\[84\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[84\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[83\] " "Net \"InstrD\[83\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[83\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[82\] " "Net \"InstrD\[82\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[82\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[81\] " "Net \"InstrD\[81\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[81\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[80\] " "Net \"InstrD\[80\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[80\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[79\] " "Net \"InstrD\[79\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[79\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[78\] " "Net \"InstrD\[78\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[78\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[77\] " "Net \"InstrD\[77\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[77\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[76\] " "Net \"InstrD\[76\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[76\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[75\] " "Net \"InstrD\[75\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[75\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[74\] " "Net \"InstrD\[74\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[74\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[73\] " "Net \"InstrD\[73\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[73\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[72\] " "Net \"InstrD\[72\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[72\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[71\] " "Net \"InstrD\[71\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[71\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[70\] " "Net \"InstrD\[70\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[70\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[69\] " "Net \"InstrD\[69\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[69\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[68\] " "Net \"InstrD\[68\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[68\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[67\] " "Net \"InstrD\[67\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[67\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[66\] " "Net \"InstrD\[66\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[66\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[65\] " "Net \"InstrD\[65\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[65\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[64\] " "Net \"InstrD\[64\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[64\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[63\] " "Net \"InstrD\[63\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[63\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[62\] " "Net \"InstrD\[62\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[62\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[61\] " "Net \"InstrD\[61\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[61\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[60\] " "Net \"InstrD\[60\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[60\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[59\] " "Net \"InstrD\[59\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[59\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[58\] " "Net \"InstrD\[58\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[58\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[57\] " "Net \"InstrD\[57\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[57\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[56\] " "Net \"InstrD\[56\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[56\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[55\] " "Net \"InstrD\[55\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[55\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[54\] " "Net \"InstrD\[54\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[54\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[53\] " "Net \"InstrD\[53\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[53\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[52\] " "Net \"InstrD\[52\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[52\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[51\] " "Net \"InstrD\[51\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[51\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[50\] " "Net \"InstrD\[50\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[50\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[49\] " "Net \"InstrD\[49\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[49\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[48\] " "Net \"InstrD\[48\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[48\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[47\] " "Net \"InstrD\[47\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[47\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[46\] " "Net \"InstrD\[46\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[46\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[45\] " "Net \"InstrD\[45\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[45\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[44\] " "Net \"InstrD\[44\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[44\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[43\] " "Net \"InstrD\[43\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[43\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[42\] " "Net \"InstrD\[42\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[42\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[41\] " "Net \"InstrD\[41\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[41\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[40\] " "Net \"InstrD\[40\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[40\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[39\] " "Net \"InstrD\[39\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[39\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[38\] " "Net \"InstrD\[38\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[38\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[37\] " "Net \"InstrD\[37\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[37\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[36\] " "Net \"InstrD\[36\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[36\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[35\] " "Net \"InstrD\[35\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[35\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[34\] " "Net \"InstrD\[34\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[34\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[33\] " "Net \"InstrD\[33\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[33\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstrD\[32\] " "Net \"InstrD\[32\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "InstrD\[32\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[255\] " "Net \"PCD\[255\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[255\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[254\] " "Net \"PCD\[254\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[254\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[253\] " "Net \"PCD\[253\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[253\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[252\] " "Net \"PCD\[252\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[252\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[251\] " "Net \"PCD\[251\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[251\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[250\] " "Net \"PCD\[250\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[250\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[249\] " "Net \"PCD\[249\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[249\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[248\] " "Net \"PCD\[248\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[248\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[247\] " "Net \"PCD\[247\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[247\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[246\] " "Net \"PCD\[246\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[246\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[245\] " "Net \"PCD\[245\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[245\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[244\] " "Net \"PCD\[244\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[244\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[243\] " "Net \"PCD\[243\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[243\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[242\] " "Net \"PCD\[242\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[242\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[241\] " "Net \"PCD\[241\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[241\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[240\] " "Net \"PCD\[240\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[240\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[239\] " "Net \"PCD\[239\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[239\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[238\] " "Net \"PCD\[238\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[238\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[237\] " "Net \"PCD\[237\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[237\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[236\] " "Net \"PCD\[236\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[236\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[235\] " "Net \"PCD\[235\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[235\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[234\] " "Net \"PCD\[234\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[234\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[233\] " "Net \"PCD\[233\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[233\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[232\] " "Net \"PCD\[232\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[232\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[231\] " "Net \"PCD\[231\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[231\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[230\] " "Net \"PCD\[230\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[230\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[229\] " "Net \"PCD\[229\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[229\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[228\] " "Net \"PCD\[228\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[228\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[227\] " "Net \"PCD\[227\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[227\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[226\] " "Net \"PCD\[226\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[226\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[225\] " "Net \"PCD\[225\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[225\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[224\] " "Net \"PCD\[224\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[224\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[223\] " "Net \"PCD\[223\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[223\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[222\] " "Net \"PCD\[222\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[222\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[221\] " "Net \"PCD\[221\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[221\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[220\] " "Net \"PCD\[220\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[220\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[219\] " "Net \"PCD\[219\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[219\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[218\] " "Net \"PCD\[218\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[218\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[217\] " "Net \"PCD\[217\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[217\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[216\] " "Net \"PCD\[216\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[216\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[215\] " "Net \"PCD\[215\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[215\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[214\] " "Net \"PCD\[214\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[214\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[213\] " "Net \"PCD\[213\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[213\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[212\] " "Net \"PCD\[212\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[212\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[211\] " "Net \"PCD\[211\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[211\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[210\] " "Net \"PCD\[210\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[210\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[209\] " "Net \"PCD\[209\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[209\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[208\] " "Net \"PCD\[208\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[208\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[207\] " "Net \"PCD\[207\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[207\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[206\] " "Net \"PCD\[206\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[206\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[205\] " "Net \"PCD\[205\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[205\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[204\] " "Net \"PCD\[204\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[204\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[203\] " "Net \"PCD\[203\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[203\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[202\] " "Net \"PCD\[202\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[202\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[201\] " "Net \"PCD\[201\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[201\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[200\] " "Net \"PCD\[200\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[200\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[199\] " "Net \"PCD\[199\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[199\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[198\] " "Net \"PCD\[198\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[198\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[197\] " "Net \"PCD\[197\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[197\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[196\] " "Net \"PCD\[196\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[196\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[195\] " "Net \"PCD\[195\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[195\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[194\] " "Net \"PCD\[194\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[194\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[193\] " "Net \"PCD\[193\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[193\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[192\] " "Net \"PCD\[192\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[192\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[191\] " "Net \"PCD\[191\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[191\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[190\] " "Net \"PCD\[190\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[190\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[189\] " "Net \"PCD\[189\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[189\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[188\] " "Net \"PCD\[188\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[188\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[187\] " "Net \"PCD\[187\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[187\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[186\] " "Net \"PCD\[186\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[186\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[185\] " "Net \"PCD\[185\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[185\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[184\] " "Net \"PCD\[184\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[184\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[183\] " "Net \"PCD\[183\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[183\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[182\] " "Net \"PCD\[182\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[182\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[181\] " "Net \"PCD\[181\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[181\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[180\] " "Net \"PCD\[180\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[180\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[179\] " "Net \"PCD\[179\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[179\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[178\] " "Net \"PCD\[178\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[178\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[177\] " "Net \"PCD\[177\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[177\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[176\] " "Net \"PCD\[176\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[176\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[175\] " "Net \"PCD\[175\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[175\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[174\] " "Net \"PCD\[174\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[174\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[173\] " "Net \"PCD\[173\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[173\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[172\] " "Net \"PCD\[172\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[172\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[171\] " "Net \"PCD\[171\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[171\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[170\] " "Net \"PCD\[170\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[170\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[169\] " "Net \"PCD\[169\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[169\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[168\] " "Net \"PCD\[168\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[168\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[167\] " "Net \"PCD\[167\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[167\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[166\] " "Net \"PCD\[166\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[166\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[165\] " "Net \"PCD\[165\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[165\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[164\] " "Net \"PCD\[164\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[164\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[163\] " "Net \"PCD\[163\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[163\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[162\] " "Net \"PCD\[162\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[162\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[161\] " "Net \"PCD\[161\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[161\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[160\] " "Net \"PCD\[160\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[160\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[159\] " "Net \"PCD\[159\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[159\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[158\] " "Net \"PCD\[158\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[158\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[157\] " "Net \"PCD\[157\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[157\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[156\] " "Net \"PCD\[156\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[156\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[155\] " "Net \"PCD\[155\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[155\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[154\] " "Net \"PCD\[154\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[154\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[153\] " "Net \"PCD\[153\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[153\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[152\] " "Net \"PCD\[152\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[152\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[151\] " "Net \"PCD\[151\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[151\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[150\] " "Net \"PCD\[150\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[150\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[149\] " "Net \"PCD\[149\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[149\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[148\] " "Net \"PCD\[148\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[148\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[147\] " "Net \"PCD\[147\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[147\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[146\] " "Net \"PCD\[146\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[146\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[145\] " "Net \"PCD\[145\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[145\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[144\] " "Net \"PCD\[144\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[144\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[143\] " "Net \"PCD\[143\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[143\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[142\] " "Net \"PCD\[142\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[142\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[141\] " "Net \"PCD\[141\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[141\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[140\] " "Net \"PCD\[140\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[140\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[139\] " "Net \"PCD\[139\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[139\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[138\] " "Net \"PCD\[138\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[138\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[137\] " "Net \"PCD\[137\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[137\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[136\] " "Net \"PCD\[136\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[136\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[135\] " "Net \"PCD\[135\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[135\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[134\] " "Net \"PCD\[134\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[134\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[133\] " "Net \"PCD\[133\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[133\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[132\] " "Net \"PCD\[132\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[132\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[131\] " "Net \"PCD\[131\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[131\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[130\] " "Net \"PCD\[130\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[130\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[129\] " "Net \"PCD\[129\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[129\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[128\] " "Net \"PCD\[128\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[128\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[127\] " "Net \"PCD\[127\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[127\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[126\] " "Net \"PCD\[126\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[126\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[125\] " "Net \"PCD\[125\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[125\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[124\] " "Net \"PCD\[124\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[124\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[123\] " "Net \"PCD\[123\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[123\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[122\] " "Net \"PCD\[122\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[122\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[121\] " "Net \"PCD\[121\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[121\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[120\] " "Net \"PCD\[120\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[120\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[119\] " "Net \"PCD\[119\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[119\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[118\] " "Net \"PCD\[118\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[118\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[117\] " "Net \"PCD\[117\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[117\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[116\] " "Net \"PCD\[116\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[116\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[115\] " "Net \"PCD\[115\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[115\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[114\] " "Net \"PCD\[114\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[114\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[113\] " "Net \"PCD\[113\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[113\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[112\] " "Net \"PCD\[112\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[112\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[111\] " "Net \"PCD\[111\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[111\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[110\] " "Net \"PCD\[110\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[110\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[109\] " "Net \"PCD\[109\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[109\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[108\] " "Net \"PCD\[108\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[108\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[107\] " "Net \"PCD\[107\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[107\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[106\] " "Net \"PCD\[106\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[106\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[105\] " "Net \"PCD\[105\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[105\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[104\] " "Net \"PCD\[104\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[104\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[103\] " "Net \"PCD\[103\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[103\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[102\] " "Net \"PCD\[102\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[102\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[101\] " "Net \"PCD\[101\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[101\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[100\] " "Net \"PCD\[100\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[100\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[99\] " "Net \"PCD\[99\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[99\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[98\] " "Net \"PCD\[98\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[98\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[97\] " "Net \"PCD\[97\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[97\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[96\] " "Net \"PCD\[96\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[96\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[95\] " "Net \"PCD\[95\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[95\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[94\] " "Net \"PCD\[94\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[94\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[93\] " "Net \"PCD\[93\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[93\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[92\] " "Net \"PCD\[92\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[92\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[91\] " "Net \"PCD\[91\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[91\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[90\] " "Net \"PCD\[90\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[90\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[89\] " "Net \"PCD\[89\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[89\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[88\] " "Net \"PCD\[88\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[88\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[87\] " "Net \"PCD\[87\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[87\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[86\] " "Net \"PCD\[86\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[86\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[85\] " "Net \"PCD\[85\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[85\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[84\] " "Net \"PCD\[84\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[84\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[83\] " "Net \"PCD\[83\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[83\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[82\] " "Net \"PCD\[82\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[82\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[81\] " "Net \"PCD\[81\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[81\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[80\] " "Net \"PCD\[80\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[80\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[79\] " "Net \"PCD\[79\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[79\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[78\] " "Net \"PCD\[78\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[78\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[77\] " "Net \"PCD\[77\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[77\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[76\] " "Net \"PCD\[76\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[76\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[75\] " "Net \"PCD\[75\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[75\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[74\] " "Net \"PCD\[74\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[74\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[73\] " "Net \"PCD\[73\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[73\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[72\] " "Net \"PCD\[72\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[72\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[71\] " "Net \"PCD\[71\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[71\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[70\] " "Net \"PCD\[70\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[70\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[69\] " "Net \"PCD\[69\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[69\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[68\] " "Net \"PCD\[68\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[68\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[67\] " "Net \"PCD\[67\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[67\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[66\] " "Net \"PCD\[66\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[66\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[65\] " "Net \"PCD\[65\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[65\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[64\] " "Net \"PCD\[64\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[64\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[63\] " "Net \"PCD\[63\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[63\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[62\] " "Net \"PCD\[62\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[62\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[61\] " "Net \"PCD\[61\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[61\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[60\] " "Net \"PCD\[60\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[60\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[59\] " "Net \"PCD\[59\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[59\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[58\] " "Net \"PCD\[58\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[58\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[57\] " "Net \"PCD\[57\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[57\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[56\] " "Net \"PCD\[56\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[56\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[55\] " "Net \"PCD\[55\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[55\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[54\] " "Net \"PCD\[54\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[54\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[53\] " "Net \"PCD\[53\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[53\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[52\] " "Net \"PCD\[52\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[52\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[51\] " "Net \"PCD\[51\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[51\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[50\] " "Net \"PCD\[50\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[50\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[49\] " "Net \"PCD\[49\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[49\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[48\] " "Net \"PCD\[48\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[48\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[47\] " "Net \"PCD\[47\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[47\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[46\] " "Net \"PCD\[46\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[46\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[45\] " "Net \"PCD\[45\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[45\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[44\] " "Net \"PCD\[44\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[44\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[43\] " "Net \"PCD\[43\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[43\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[42\] " "Net \"PCD\[42\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[42\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[41\] " "Net \"PCD\[41\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[41\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[40\] " "Net \"PCD\[40\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[40\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[39\] " "Net \"PCD\[39\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[39\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[38\] " "Net \"PCD\[38\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[38\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[37\] " "Net \"PCD\[37\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[37\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[36\] " "Net \"PCD\[36\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[36\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[35\] " "Net \"PCD\[35\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[35\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[34\] " "Net \"PCD\[34\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[34\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[33\] " "Net \"PCD\[33\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[33\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCD\[32\] " "Net \"PCD\[32\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCD\[32\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[255\] " "Net \"PCPlus4D\[255\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[255\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[254\] " "Net \"PCPlus4D\[254\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[254\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[253\] " "Net \"PCPlus4D\[253\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[253\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[252\] " "Net \"PCPlus4D\[252\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[252\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[251\] " "Net \"PCPlus4D\[251\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[251\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[250\] " "Net \"PCPlus4D\[250\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[250\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[249\] " "Net \"PCPlus4D\[249\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[249\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[248\] " "Net \"PCPlus4D\[248\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[248\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[247\] " "Net \"PCPlus4D\[247\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[247\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[246\] " "Net \"PCPlus4D\[246\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[246\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[245\] " "Net \"PCPlus4D\[245\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[245\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[244\] " "Net \"PCPlus4D\[244\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[244\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[243\] " "Net \"PCPlus4D\[243\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[243\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[242\] " "Net \"PCPlus4D\[242\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[242\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[241\] " "Net \"PCPlus4D\[241\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[241\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[240\] " "Net \"PCPlus4D\[240\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[240\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[239\] " "Net \"PCPlus4D\[239\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[239\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[238\] " "Net \"PCPlus4D\[238\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[238\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[237\] " "Net \"PCPlus4D\[237\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[237\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[236\] " "Net \"PCPlus4D\[236\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[236\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[235\] " "Net \"PCPlus4D\[235\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[235\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[234\] " "Net \"PCPlus4D\[234\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[234\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[233\] " "Net \"PCPlus4D\[233\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[233\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[232\] " "Net \"PCPlus4D\[232\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[232\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[231\] " "Net \"PCPlus4D\[231\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[231\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[230\] " "Net \"PCPlus4D\[230\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[230\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[229\] " "Net \"PCPlus4D\[229\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[229\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[228\] " "Net \"PCPlus4D\[228\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[228\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[227\] " "Net \"PCPlus4D\[227\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[227\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[226\] " "Net \"PCPlus4D\[226\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[226\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[225\] " "Net \"PCPlus4D\[225\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[225\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[224\] " "Net \"PCPlus4D\[224\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[224\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[223\] " "Net \"PCPlus4D\[223\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[223\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[222\] " "Net \"PCPlus4D\[222\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[222\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[221\] " "Net \"PCPlus4D\[221\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[221\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[220\] " "Net \"PCPlus4D\[220\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[220\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[219\] " "Net \"PCPlus4D\[219\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[219\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[218\] " "Net \"PCPlus4D\[218\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[218\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[217\] " "Net \"PCPlus4D\[217\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[217\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[216\] " "Net \"PCPlus4D\[216\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[216\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[215\] " "Net \"PCPlus4D\[215\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[215\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[214\] " "Net \"PCPlus4D\[214\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[214\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[213\] " "Net \"PCPlus4D\[213\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[213\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[212\] " "Net \"PCPlus4D\[212\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[212\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[211\] " "Net \"PCPlus4D\[211\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[211\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[210\] " "Net \"PCPlus4D\[210\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[210\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[209\] " "Net \"PCPlus4D\[209\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[209\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[208\] " "Net \"PCPlus4D\[208\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[208\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[207\] " "Net \"PCPlus4D\[207\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[207\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[206\] " "Net \"PCPlus4D\[206\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[206\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[205\] " "Net \"PCPlus4D\[205\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[205\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[204\] " "Net \"PCPlus4D\[204\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[204\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[203\] " "Net \"PCPlus4D\[203\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[203\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[202\] " "Net \"PCPlus4D\[202\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[202\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[201\] " "Net \"PCPlus4D\[201\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[201\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[200\] " "Net \"PCPlus4D\[200\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[200\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[199\] " "Net \"PCPlus4D\[199\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[199\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[198\] " "Net \"PCPlus4D\[198\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[198\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[197\] " "Net \"PCPlus4D\[197\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[197\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[196\] " "Net \"PCPlus4D\[196\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[196\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[195\] " "Net \"PCPlus4D\[195\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[195\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[194\] " "Net \"PCPlus4D\[194\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[194\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[193\] " "Net \"PCPlus4D\[193\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[193\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[192\] " "Net \"PCPlus4D\[192\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[192\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[191\] " "Net \"PCPlus4D\[191\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[191\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[190\] " "Net \"PCPlus4D\[190\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[190\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[189\] " "Net \"PCPlus4D\[189\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[189\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[188\] " "Net \"PCPlus4D\[188\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[188\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[187\] " "Net \"PCPlus4D\[187\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[187\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[186\] " "Net \"PCPlus4D\[186\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[186\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[185\] " "Net \"PCPlus4D\[185\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[185\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[184\] " "Net \"PCPlus4D\[184\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[184\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[183\] " "Net \"PCPlus4D\[183\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[183\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[182\] " "Net \"PCPlus4D\[182\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[182\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[181\] " "Net \"PCPlus4D\[181\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[181\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[180\] " "Net \"PCPlus4D\[180\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[180\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[179\] " "Net \"PCPlus4D\[179\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[179\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[178\] " "Net \"PCPlus4D\[178\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[178\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[177\] " "Net \"PCPlus4D\[177\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[177\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[176\] " "Net \"PCPlus4D\[176\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[176\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[175\] " "Net \"PCPlus4D\[175\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[175\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[174\] " "Net \"PCPlus4D\[174\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[174\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[173\] " "Net \"PCPlus4D\[173\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[173\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[172\] " "Net \"PCPlus4D\[172\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[172\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[171\] " "Net \"PCPlus4D\[171\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[171\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[170\] " "Net \"PCPlus4D\[170\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[170\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[169\] " "Net \"PCPlus4D\[169\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[169\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[168\] " "Net \"PCPlus4D\[168\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[168\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[167\] " "Net \"PCPlus4D\[167\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[167\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[166\] " "Net \"PCPlus4D\[166\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[166\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[165\] " "Net \"PCPlus4D\[165\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[165\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[164\] " "Net \"PCPlus4D\[164\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[164\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[163\] " "Net \"PCPlus4D\[163\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[163\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[162\] " "Net \"PCPlus4D\[162\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[162\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[161\] " "Net \"PCPlus4D\[161\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[161\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[160\] " "Net \"PCPlus4D\[160\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[160\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[159\] " "Net \"PCPlus4D\[159\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[159\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[158\] " "Net \"PCPlus4D\[158\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[158\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[157\] " "Net \"PCPlus4D\[157\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[157\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[156\] " "Net \"PCPlus4D\[156\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[156\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[155\] " "Net \"PCPlus4D\[155\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[155\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[154\] " "Net \"PCPlus4D\[154\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[154\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[153\] " "Net \"PCPlus4D\[153\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[153\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[152\] " "Net \"PCPlus4D\[152\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[152\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[151\] " "Net \"PCPlus4D\[151\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[151\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[150\] " "Net \"PCPlus4D\[150\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[150\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[149\] " "Net \"PCPlus4D\[149\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[149\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[148\] " "Net \"PCPlus4D\[148\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[148\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[147\] " "Net \"PCPlus4D\[147\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[147\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[146\] " "Net \"PCPlus4D\[146\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[146\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[145\] " "Net \"PCPlus4D\[145\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[145\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[144\] " "Net \"PCPlus4D\[144\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[144\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[143\] " "Net \"PCPlus4D\[143\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[143\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[142\] " "Net \"PCPlus4D\[142\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[142\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[141\] " "Net \"PCPlus4D\[141\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[141\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[140\] " "Net \"PCPlus4D\[140\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[140\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[139\] " "Net \"PCPlus4D\[139\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[139\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[138\] " "Net \"PCPlus4D\[138\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[138\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[137\] " "Net \"PCPlus4D\[137\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[137\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[136\] " "Net \"PCPlus4D\[136\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[136\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[135\] " "Net \"PCPlus4D\[135\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[135\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[134\] " "Net \"PCPlus4D\[134\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[134\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[133\] " "Net \"PCPlus4D\[133\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[133\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[132\] " "Net \"PCPlus4D\[132\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[132\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[131\] " "Net \"PCPlus4D\[131\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[131\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[130\] " "Net \"PCPlus4D\[130\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[130\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[129\] " "Net \"PCPlus4D\[129\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[129\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[128\] " "Net \"PCPlus4D\[128\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[128\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[127\] " "Net \"PCPlus4D\[127\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[127\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[126\] " "Net \"PCPlus4D\[126\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[126\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[125\] " "Net \"PCPlus4D\[125\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[125\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[124\] " "Net \"PCPlus4D\[124\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[124\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[123\] " "Net \"PCPlus4D\[123\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[123\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[122\] " "Net \"PCPlus4D\[122\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[122\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[121\] " "Net \"PCPlus4D\[121\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[121\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[120\] " "Net \"PCPlus4D\[120\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[120\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[119\] " "Net \"PCPlus4D\[119\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[119\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[118\] " "Net \"PCPlus4D\[118\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[118\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[117\] " "Net \"PCPlus4D\[117\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[117\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[116\] " "Net \"PCPlus4D\[116\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[116\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[115\] " "Net \"PCPlus4D\[115\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[115\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[114\] " "Net \"PCPlus4D\[114\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[114\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[113\] " "Net \"PCPlus4D\[113\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[113\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[112\] " "Net \"PCPlus4D\[112\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[112\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[111\] " "Net \"PCPlus4D\[111\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[111\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[110\] " "Net \"PCPlus4D\[110\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[110\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[109\] " "Net \"PCPlus4D\[109\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[109\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[108\] " "Net \"PCPlus4D\[108\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[108\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[107\] " "Net \"PCPlus4D\[107\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[107\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[106\] " "Net \"PCPlus4D\[106\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[106\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[105\] " "Net \"PCPlus4D\[105\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[105\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[104\] " "Net \"PCPlus4D\[104\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[104\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[103\] " "Net \"PCPlus4D\[103\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[103\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[102\] " "Net \"PCPlus4D\[102\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[102\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[101\] " "Net \"PCPlus4D\[101\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[101\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[100\] " "Net \"PCPlus4D\[100\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[100\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[99\] " "Net \"PCPlus4D\[99\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[99\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[98\] " "Net \"PCPlus4D\[98\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[98\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[97\] " "Net \"PCPlus4D\[97\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[97\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[96\] " "Net \"PCPlus4D\[96\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[96\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[95\] " "Net \"PCPlus4D\[95\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[95\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[94\] " "Net \"PCPlus4D\[94\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[94\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[93\] " "Net \"PCPlus4D\[93\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[93\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[92\] " "Net \"PCPlus4D\[92\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[92\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[91\] " "Net \"PCPlus4D\[91\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[91\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[90\] " "Net \"PCPlus4D\[90\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[90\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[89\] " "Net \"PCPlus4D\[89\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[89\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[88\] " "Net \"PCPlus4D\[88\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[88\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[87\] " "Net \"PCPlus4D\[87\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[87\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[86\] " "Net \"PCPlus4D\[86\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[86\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[85\] " "Net \"PCPlus4D\[85\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[85\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[84\] " "Net \"PCPlus4D\[84\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[84\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[83\] " "Net \"PCPlus4D\[83\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[83\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[82\] " "Net \"PCPlus4D\[82\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[82\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[81\] " "Net \"PCPlus4D\[81\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[81\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[80\] " "Net \"PCPlus4D\[80\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[80\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[79\] " "Net \"PCPlus4D\[79\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[79\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[78\] " "Net \"PCPlus4D\[78\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[78\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[77\] " "Net \"PCPlus4D\[77\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[77\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[76\] " "Net \"PCPlus4D\[76\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[76\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[75\] " "Net \"PCPlus4D\[75\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[75\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[74\] " "Net \"PCPlus4D\[74\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[74\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[73\] " "Net \"PCPlus4D\[73\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[73\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[72\] " "Net \"PCPlus4D\[72\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[72\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[71\] " "Net \"PCPlus4D\[71\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[71\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[70\] " "Net \"PCPlus4D\[70\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[70\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[69\] " "Net \"PCPlus4D\[69\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[69\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[68\] " "Net \"PCPlus4D\[68\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[68\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[67\] " "Net \"PCPlus4D\[67\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[67\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[66\] " "Net \"PCPlus4D\[66\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[66\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[65\] " "Net \"PCPlus4D\[65\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[65\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[64\] " "Net \"PCPlus4D\[64\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[64\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[63\] " "Net \"PCPlus4D\[63\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[63\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[62\] " "Net \"PCPlus4D\[62\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[62\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[61\] " "Net \"PCPlus4D\[61\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[61\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[60\] " "Net \"PCPlus4D\[60\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[60\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[59\] " "Net \"PCPlus4D\[59\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[59\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[58\] " "Net \"PCPlus4D\[58\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[58\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[57\] " "Net \"PCPlus4D\[57\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[57\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[56\] " "Net \"PCPlus4D\[56\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[56\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[55\] " "Net \"PCPlus4D\[55\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[55\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[54\] " "Net \"PCPlus4D\[54\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[54\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[53\] " "Net \"PCPlus4D\[53\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[53\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[52\] " "Net \"PCPlus4D\[52\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[52\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[51\] " "Net \"PCPlus4D\[51\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[51\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[50\] " "Net \"PCPlus4D\[50\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[50\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[49\] " "Net \"PCPlus4D\[49\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[49\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[48\] " "Net \"PCPlus4D\[48\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[48\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[47\] " "Net \"PCPlus4D\[47\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[47\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[46\] " "Net \"PCPlus4D\[46\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[46\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[45\] " "Net \"PCPlus4D\[45\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[45\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[44\] " "Net \"PCPlus4D\[44\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[44\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[43\] " "Net \"PCPlus4D\[43\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[43\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[42\] " "Net \"PCPlus4D\[42\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[42\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[41\] " "Net \"PCPlus4D\[41\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[41\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[40\] " "Net \"PCPlus4D\[40\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[40\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[39\] " "Net \"PCPlus4D\[39\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[39\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[38\] " "Net \"PCPlus4D\[38\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[38\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[37\] " "Net \"PCPlus4D\[37\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[37\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[36\] " "Net \"PCPlus4D\[36\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[36\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[35\] " "Net \"PCPlus4D\[35\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[35\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[34\] " "Net \"PCPlus4D\[34\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[34\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[33\] " "Net \"PCPlus4D\[33\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[33\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PCPlus4D\[32\] " "Net \"PCPlus4D\[32\]\" is missing source, defaulting to GND" {  } { { "Pipeline_top.v" "PCPlus4D\[32\]" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1710995249617 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1710995249617 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1710995249963 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1710995250239 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710995250239 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "Pipeline_top.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710995250370 "|Pipeline_top|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "Pipeline_top.v" "" { Text "C:/Users/Joseff01/Documents/Git/P1ARQ2_SIMDFIR/RISC_YAVA/Pipeline_top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710995250370 "|Pipeline_top|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1710995250370 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1710995250371 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1710995250371 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1710995250371 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 715 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 715 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4822 " "Peak virtual memory: 4822 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710995250398 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 20 22:27:30 2024 " "Processing ended: Wed Mar 20 22:27:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710995250398 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710995250398 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710995250398 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1710995250398 ""}
