do testError.do
# vsim -gui work.processor 
# Start time: 07:13:06 on May 22,2023
# Loading std.standard
# ** Error: (vsim-13) Recompile work.processor(processor_design) because work.fetchstage, work.hazarddetectionunit, work.forwardingdecode, work.executionstage, work.forwardingmemory, work.writebackstage have changed.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./testError.do PAUSED at line 1
# Compile of ALU.vhd was successful.
# Compile of ControlHazardUnit.vhd was successful.
# Compile of controlUnit.vhd was successful.
# Compile of ControlUnit_TB.vhd was successful.
# Compile of dataMem.vhd was successful.
# Compile of DecodingStage.vhd was successful.
# Compile of EX_MEM1_buffer.vhd was successful.
# Compile of executionStage.vhd was successful.
# Compile of fetchStage.vhd was successful.
# Compile of flagControlUnit.vhd was successful.
# Compile of forwardingExecute.vhd was successful.
# Compile of forwardingMemory.vhd was successful.
# Compile of hazardDetectionUnit.vhd failed with 42 errors.
# Compile of ID_EX_buffer.vhd was successful.
# Compile of IF_ID_Buffer.vhd was successful.
# Compile of instructionCache.vhd was successful.
# Compile of MEM1_MEM2_buffer.vhd was successful.
# Compile of mem1Stage.vhd failed with 1 errors.
# Compile of MEM2_WB_buffer.vhd was successful.
# Compile of mem2Stage.vhd was successful.
# Compile of memoryStage.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of Processor.vhd failed with 14 errors.
# Compile of regFileMem.vhd was successful.
# Compile of SP.vhd was successful.
# Compile of writeBackMux.vhd was successful.
# Compile of WriteBackStage.vhd was successful.
# Compile of forwardingDecode.vhd was successful.
# 29 compiles, 3 failed with 57 errors.
