{"vcs1":{"timestamp_begin":1680292852.666002164, "rt":1.19, "ut":0.23, "st":0.17}}
{"vcselab":{"timestamp_begin":1680292853.886542824, "rt":1.48, "ut":0.23, "st":0.11}}
{"link":{"timestamp_begin":1680292855.404284371, "rt":0.52, "ut":0.07, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680292852.370872262}
{"VCS_COMP_START_TIME": 1680292852.370872262}
{"VCS_COMP_END_TIME": 1680292857.240418212}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv"}
{"vcs1": {"peak_mem": 339248}}
{"stitch_vcselab": {"peak_mem": 239008}}
