-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity event_queue_kernel is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    input_r : IN STD_LOGIC_VECTOR (129 downto 0);
    input_r_ap_vld : IN STD_LOGIC;
    output_event : OUT STD_LOGIC_VECTOR (128 downto 0);
    output_event_ap_vld : OUT STD_LOGIC;
    success : OUT STD_LOGIC;
    success_ap_vld : OUT STD_LOGIC );
end;


architecture behav of event_queue_kernel is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "event_queue_kernel_event_queue_kernel,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu9p-flga2104-2-i,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.751000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=1635,HLS_SYN_LUT=2566,HLS_VERSION=2022_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (8 downto 0) := "000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (8 downto 0) := "000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (8 downto 0) := "000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (8 downto 0) := "000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (8 downto 0) := "000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (8 downto 0) := "001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (8 downto 0) := "010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv130_lc_1 : STD_LOGIC_VECTOR (129 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_7FFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "01111111111111111111111111111111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_41 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000001";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_61 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100001";
    constant ap_const_lv32_70 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110000";
    constant ap_const_lv32_71 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110001";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_81 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000001";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv16_FFFF : STD_LOGIC_VECTOR (15 downto 0) := "1111111111111111";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal input_r_preg : STD_LOGIC_VECTOR (129 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal input_r_in_sig : STD_LOGIC_VECTOR (129 downto 0);
    signal input_r_ap_vld_preg : STD_LOGIC := '0';
    signal input_r_ap_vld_in_sig : STD_LOGIC;
    signal g_event_queue_size_V : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal g_event_queue_heap_send_time_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal g_event_queue_heap_send_time_V_ce0 : STD_LOGIC;
    signal g_event_queue_heap_send_time_V_we0 : STD_LOGIC;
    signal g_event_queue_heap_send_time_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal g_event_queue_heap_send_time_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal g_event_queue_heap_recv_time_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal g_event_queue_heap_recv_time_V_ce0 : STD_LOGIC;
    signal g_event_queue_heap_recv_time_V_we0 : STD_LOGIC;
    signal g_event_queue_heap_recv_time_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal g_event_queue_heap_recv_time_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal g_event_queue_heap_recv_time_V_ce1 : STD_LOGIC;
    signal g_event_queue_heap_recv_time_V_we1 : STD_LOGIC;
    signal g_event_queue_heap_recv_time_V_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal g_event_queue_heap_data_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal g_event_queue_heap_data_V_ce0 : STD_LOGIC;
    signal g_event_queue_heap_data_V_we0 : STD_LOGIC;
    signal g_event_queue_heap_data_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal g_event_queue_heap_data_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal g_event_queue_heap_sender_id_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal g_event_queue_heap_sender_id_V_ce0 : STD_LOGIC;
    signal g_event_queue_heap_sender_id_V_we0 : STD_LOGIC;
    signal g_event_queue_heap_sender_id_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal g_event_queue_heap_sender_id_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal g_event_queue_heap_receiver_id_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal g_event_queue_heap_receiver_id_V_ce0 : STD_LOGIC;
    signal g_event_queue_heap_receiver_id_V_we0 : STD_LOGIC;
    signal g_event_queue_heap_receiver_id_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal g_event_queue_heap_receiver_id_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal g_event_queue_heap_is_anti_message_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal g_event_queue_heap_is_anti_message_V_ce0 : STD_LOGIC;
    signal g_event_queue_heap_is_anti_message_V_we0 : STD_LOGIC;
    signal g_event_queue_heap_is_anti_message_V_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal g_event_queue_heap_is_anti_message_V_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_r_blk_n : STD_LOGIC;
    signal trunc_ln20_fu_500_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln20_reg_733 : STD_LOGIC_VECTOR (0 downto 0);
    signal index_V_reg_737 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln20_1_fu_508_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln20_1_reg_742 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln1065_fu_516_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1065_reg_747 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_send_time_V_reg_754 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1077_fu_532_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_recv_time_V_reg_759 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_data_V_reg_765 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_sender_id_V_reg_770 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_receiver_id_V_reg_775 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_is_anti_message_V_reg_780 : STD_LOGIC_VECTOR (0 downto 0);
    signal g_event_queue_heap_send_time_V_load_reg_785 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal g_event_queue_heap_recv_time_V_load_reg_790 : STD_LOGIC_VECTOR (31 downto 0);
    signal g_event_queue_heap_data_V_load_reg_795 : STD_LOGIC_VECTOR (31 downto 0);
    signal g_event_queue_heap_sender_id_V_load_reg_800 : STD_LOGIC_VECTOR (15 downto 0);
    signal g_event_queue_heap_receiver_id_V_load_reg_805 : STD_LOGIC_VECTOR (15 downto 0);
    signal g_event_queue_heap_is_anti_message_V_load_reg_810 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln887_fu_628_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln887_reg_815 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1081_fu_639_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1081_reg_821 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_send_time_V_1_reg_855 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal temp_recv_time_V_1_reg_860 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_data_V_1_reg_866 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_sender_id_V_1_reg_871 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_receiver_id_V_1_reg_876 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_is_anti_message_V_1_reg_881 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_ap_return : STD_LOGIC_VECTOR (0 downto 0);
    signal targetBlock_reg_886 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_ap_start : STD_LOGIC;
    signal grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_ap_done : STD_LOGIC;
    signal grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_ap_idle : STD_LOGIC;
    signal grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_ap_ready : STD_LOGIC;
    signal grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_index_V_2_out : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_index_V_2_out_ap_vld : STD_LOGIC;
    signal grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_send_time_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_send_time_V_ce0 : STD_LOGIC;
    signal grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_send_time_V_we0 : STD_LOGIC;
    signal grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_send_time_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_data_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_data_V_ce0 : STD_LOGIC;
    signal grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_data_V_we0 : STD_LOGIC;
    signal grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_data_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_sender_id_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_sender_id_V_ce0 : STD_LOGIC;
    signal grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_sender_id_V_we0 : STD_LOGIC;
    signal grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_sender_id_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_receiver_id_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_receiver_id_V_ce0 : STD_LOGIC;
    signal grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_receiver_id_V_we0 : STD_LOGIC;
    signal grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_receiver_id_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_is_anti_message_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_is_anti_message_V_ce0 : STD_LOGIC;
    signal grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_is_anti_message_V_we0 : STD_LOGIC;
    signal grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_is_anti_message_V_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_recv_time_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_recv_time_V_ce0 : STD_LOGIC;
    signal grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_recv_time_V_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_recv_time_V_ce1 : STD_LOGIC;
    signal grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_recv_time_V_we1 : STD_LOGIC;
    signal grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_recv_time_V_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_ap_start : STD_LOGIC;
    signal grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_ap_done : STD_LOGIC;
    signal grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_ap_idle : STD_LOGIC;
    signal grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_ap_ready : STD_LOGIC;
    signal grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_index_V_1_out : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_index_V_1_out_ap_vld : STD_LOGIC;
    signal grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_index_V_4_out : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_index_V_4_out_ap_vld : STD_LOGIC;
    signal grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_recv_time_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_recv_time_V_ce0 : STD_LOGIC;
    signal grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_recv_time_V_we0 : STD_LOGIC;
    signal grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_recv_time_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_send_time_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_send_time_V_ce0 : STD_LOGIC;
    signal grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_send_time_V_we0 : STD_LOGIC;
    signal grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_send_time_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_data_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_data_V_ce0 : STD_LOGIC;
    signal grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_data_V_we0 : STD_LOGIC;
    signal grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_data_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_sender_id_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_sender_id_V_ce0 : STD_LOGIC;
    signal grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_sender_id_V_we0 : STD_LOGIC;
    signal grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_sender_id_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_receiver_id_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_receiver_id_V_ce0 : STD_LOGIC;
    signal grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_receiver_id_V_we0 : STD_LOGIC;
    signal grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_receiver_id_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_is_anti_message_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_is_anti_message_V_ce0 : STD_LOGIC;
    signal grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_is_anti_message_V_we0 : STD_LOGIC;
    signal grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_is_anti_message_V_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_ref_tmp_0_0_phi_fu_382_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_tmp_0_0_reg_378 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_block_state1 : BOOLEAN;
    signal ap_phi_mux_ref_tmp_1_0_phi_fu_393_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_tmp_1_0_reg_389 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_ref_tmp_2_0_phi_fu_404_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_tmp_2_0_reg_400 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_ref_tmp_3_0_phi_fu_415_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_tmp_3_0_reg_411 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_ref_tmp_4_0_phi_fu_426_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_tmp_4_0_reg_422 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_ref_tmp_5_0_phi_fu_437_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ref_tmp_5_0_reg_433 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1069_fu_685_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_storemerge_phi_fu_449_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge_reg_444 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal index_V_2_loc_fu_112 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal index_V_1_loc_fu_120 : STD_LOGIC_VECTOR (6 downto 0);
    signal index_V_4_loc_fu_116 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln587_fu_538_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_1_fu_645_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_5_fu_658_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_4_fu_705_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln886_fu_618_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_fu_522_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln20_2_fu_512_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln886_fu_612_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal index_V_6_fu_698_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component event_queue_kernel_event_queue_kernel_Pipeline_VITIS_LOOP_49_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        add_ln887 : IN STD_LOGIC_VECTOR (15 downto 0);
        zext_ln49 : IN STD_LOGIC_VECTOR (15 downto 0);
        temp_recv_time_V_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        index_V_2_out : OUT STD_LOGIC_VECTOR (6 downto 0);
        index_V_2_out_ap_vld : OUT STD_LOGIC;
        g_event_queue_heap_send_time_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        g_event_queue_heap_send_time_V_ce0 : OUT STD_LOGIC;
        g_event_queue_heap_send_time_V_we0 : OUT STD_LOGIC;
        g_event_queue_heap_send_time_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        g_event_queue_heap_send_time_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        g_event_queue_heap_data_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        g_event_queue_heap_data_V_ce0 : OUT STD_LOGIC;
        g_event_queue_heap_data_V_we0 : OUT STD_LOGIC;
        g_event_queue_heap_data_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        g_event_queue_heap_data_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        g_event_queue_heap_sender_id_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        g_event_queue_heap_sender_id_V_ce0 : OUT STD_LOGIC;
        g_event_queue_heap_sender_id_V_we0 : OUT STD_LOGIC;
        g_event_queue_heap_sender_id_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        g_event_queue_heap_sender_id_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        g_event_queue_heap_receiver_id_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        g_event_queue_heap_receiver_id_V_ce0 : OUT STD_LOGIC;
        g_event_queue_heap_receiver_id_V_we0 : OUT STD_LOGIC;
        g_event_queue_heap_receiver_id_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        g_event_queue_heap_receiver_id_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        g_event_queue_heap_is_anti_message_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        g_event_queue_heap_is_anti_message_V_ce0 : OUT STD_LOGIC;
        g_event_queue_heap_is_anti_message_V_we0 : OUT STD_LOGIC;
        g_event_queue_heap_is_anti_message_V_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        g_event_queue_heap_is_anti_message_V_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        g_event_queue_heap_recv_time_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        g_event_queue_heap_recv_time_V_ce0 : OUT STD_LOGIC;
        g_event_queue_heap_recv_time_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        g_event_queue_heap_recv_time_V_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        g_event_queue_heap_recv_time_V_ce1 : OUT STD_LOGIC;
        g_event_queue_heap_recv_time_V_we1 : OUT STD_LOGIC;
        g_event_queue_heap_recv_time_V_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        g_event_queue_heap_recv_time_V_q1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component event_queue_kernel_event_queue_kernel_Pipeline_VITIS_LOOP_33_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        index_V : IN STD_LOGIC_VECTOR (6 downto 0);
        temp_recv_time_V : IN STD_LOGIC_VECTOR (31 downto 0);
        index_V_1_out : OUT STD_LOGIC_VECTOR (6 downto 0);
        index_V_1_out_ap_vld : OUT STD_LOGIC;
        index_V_4_out : OUT STD_LOGIC_VECTOR (6 downto 0);
        index_V_4_out_ap_vld : OUT STD_LOGIC;
        g_event_queue_heap_recv_time_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        g_event_queue_heap_recv_time_V_ce0 : OUT STD_LOGIC;
        g_event_queue_heap_recv_time_V_we0 : OUT STD_LOGIC;
        g_event_queue_heap_recv_time_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        g_event_queue_heap_recv_time_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        g_event_queue_heap_send_time_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        g_event_queue_heap_send_time_V_ce0 : OUT STD_LOGIC;
        g_event_queue_heap_send_time_V_we0 : OUT STD_LOGIC;
        g_event_queue_heap_send_time_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        g_event_queue_heap_send_time_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        g_event_queue_heap_data_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        g_event_queue_heap_data_V_ce0 : OUT STD_LOGIC;
        g_event_queue_heap_data_V_we0 : OUT STD_LOGIC;
        g_event_queue_heap_data_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        g_event_queue_heap_data_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        g_event_queue_heap_sender_id_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        g_event_queue_heap_sender_id_V_ce0 : OUT STD_LOGIC;
        g_event_queue_heap_sender_id_V_we0 : OUT STD_LOGIC;
        g_event_queue_heap_sender_id_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        g_event_queue_heap_sender_id_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        g_event_queue_heap_receiver_id_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        g_event_queue_heap_receiver_id_V_ce0 : OUT STD_LOGIC;
        g_event_queue_heap_receiver_id_V_we0 : OUT STD_LOGIC;
        g_event_queue_heap_receiver_id_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        g_event_queue_heap_receiver_id_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        g_event_queue_heap_is_anti_message_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        g_event_queue_heap_is_anti_message_V_ce0 : OUT STD_LOGIC;
        g_event_queue_heap_is_anti_message_V_we0 : OUT STD_LOGIC;
        g_event_queue_heap_is_anti_message_V_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        g_event_queue_heap_is_anti_message_V_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component event_queue_kernel_g_event_queue_heap_send_time_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component event_queue_kernel_g_event_queue_heap_recv_time_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component event_queue_kernel_g_event_queue_heap_sender_id_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component event_queue_kernel_g_event_queue_heap_is_anti_message_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (0 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    g_event_queue_heap_send_time_V_U : component event_queue_kernel_g_event_queue_heap_send_time_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => g_event_queue_heap_send_time_V_address0,
        ce0 => g_event_queue_heap_send_time_V_ce0,
        we0 => g_event_queue_heap_send_time_V_we0,
        d0 => g_event_queue_heap_send_time_V_d0,
        q0 => g_event_queue_heap_send_time_V_q0);

    g_event_queue_heap_recv_time_V_U : component event_queue_kernel_g_event_queue_heap_recv_time_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => g_event_queue_heap_recv_time_V_address0,
        ce0 => g_event_queue_heap_recv_time_V_ce0,
        we0 => g_event_queue_heap_recv_time_V_we0,
        d0 => g_event_queue_heap_recv_time_V_d0,
        q0 => g_event_queue_heap_recv_time_V_q0,
        address1 => grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_recv_time_V_address1,
        ce1 => g_event_queue_heap_recv_time_V_ce1,
        we1 => g_event_queue_heap_recv_time_V_we1,
        d1 => grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_recv_time_V_d1,
        q1 => g_event_queue_heap_recv_time_V_q1);

    g_event_queue_heap_data_V_U : component event_queue_kernel_g_event_queue_heap_send_time_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => g_event_queue_heap_data_V_address0,
        ce0 => g_event_queue_heap_data_V_ce0,
        we0 => g_event_queue_heap_data_V_we0,
        d0 => g_event_queue_heap_data_V_d0,
        q0 => g_event_queue_heap_data_V_q0);

    g_event_queue_heap_sender_id_V_U : component event_queue_kernel_g_event_queue_heap_sender_id_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => g_event_queue_heap_sender_id_V_address0,
        ce0 => g_event_queue_heap_sender_id_V_ce0,
        we0 => g_event_queue_heap_sender_id_V_we0,
        d0 => g_event_queue_heap_sender_id_V_d0,
        q0 => g_event_queue_heap_sender_id_V_q0);

    g_event_queue_heap_receiver_id_V_U : component event_queue_kernel_g_event_queue_heap_sender_id_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => g_event_queue_heap_receiver_id_V_address0,
        ce0 => g_event_queue_heap_receiver_id_V_ce0,
        we0 => g_event_queue_heap_receiver_id_V_we0,
        d0 => g_event_queue_heap_receiver_id_V_d0,
        q0 => g_event_queue_heap_receiver_id_V_q0);

    g_event_queue_heap_is_anti_message_V_U : component event_queue_kernel_g_event_queue_heap_is_anti_message_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => g_event_queue_heap_is_anti_message_V_address0,
        ce0 => g_event_queue_heap_is_anti_message_V_ce0,
        we0 => g_event_queue_heap_is_anti_message_V_we0,
        d0 => g_event_queue_heap_is_anti_message_V_d0,
        q0 => g_event_queue_heap_is_anti_message_V_q0);

    grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460 : component event_queue_kernel_event_queue_kernel_Pipeline_VITIS_LOOP_49_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_ap_start,
        ap_done => grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_ap_done,
        ap_idle => grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_ap_idle,
        ap_ready => grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_ap_ready,
        add_ln887 => add_ln887_reg_815,
        zext_ln49 => add_ln887_reg_815,
        temp_recv_time_V_1 => temp_recv_time_V_1_reg_860,
        index_V_2_out => grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_index_V_2_out,
        index_V_2_out_ap_vld => grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_index_V_2_out_ap_vld,
        g_event_queue_heap_send_time_V_address0 => grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_send_time_V_address0,
        g_event_queue_heap_send_time_V_ce0 => grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_send_time_V_ce0,
        g_event_queue_heap_send_time_V_we0 => grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_send_time_V_we0,
        g_event_queue_heap_send_time_V_d0 => grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_send_time_V_d0,
        g_event_queue_heap_send_time_V_q0 => g_event_queue_heap_send_time_V_q0,
        g_event_queue_heap_data_V_address0 => grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_data_V_address0,
        g_event_queue_heap_data_V_ce0 => grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_data_V_ce0,
        g_event_queue_heap_data_V_we0 => grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_data_V_we0,
        g_event_queue_heap_data_V_d0 => grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_data_V_d0,
        g_event_queue_heap_data_V_q0 => g_event_queue_heap_data_V_q0,
        g_event_queue_heap_sender_id_V_address0 => grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_sender_id_V_address0,
        g_event_queue_heap_sender_id_V_ce0 => grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_sender_id_V_ce0,
        g_event_queue_heap_sender_id_V_we0 => grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_sender_id_V_we0,
        g_event_queue_heap_sender_id_V_d0 => grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_sender_id_V_d0,
        g_event_queue_heap_sender_id_V_q0 => g_event_queue_heap_sender_id_V_q0,
        g_event_queue_heap_receiver_id_V_address0 => grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_receiver_id_V_address0,
        g_event_queue_heap_receiver_id_V_ce0 => grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_receiver_id_V_ce0,
        g_event_queue_heap_receiver_id_V_we0 => grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_receiver_id_V_we0,
        g_event_queue_heap_receiver_id_V_d0 => grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_receiver_id_V_d0,
        g_event_queue_heap_receiver_id_V_q0 => g_event_queue_heap_receiver_id_V_q0,
        g_event_queue_heap_is_anti_message_V_address0 => grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_is_anti_message_V_address0,
        g_event_queue_heap_is_anti_message_V_ce0 => grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_is_anti_message_V_ce0,
        g_event_queue_heap_is_anti_message_V_we0 => grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_is_anti_message_V_we0,
        g_event_queue_heap_is_anti_message_V_d0 => grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_is_anti_message_V_d0,
        g_event_queue_heap_is_anti_message_V_q0 => g_event_queue_heap_is_anti_message_V_q0,
        g_event_queue_heap_recv_time_V_address0 => grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_recv_time_V_address0,
        g_event_queue_heap_recv_time_V_ce0 => grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_recv_time_V_ce0,
        g_event_queue_heap_recv_time_V_q0 => g_event_queue_heap_recv_time_V_q0,
        g_event_queue_heap_recv_time_V_address1 => grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_recv_time_V_address1,
        g_event_queue_heap_recv_time_V_ce1 => grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_recv_time_V_ce1,
        g_event_queue_heap_recv_time_V_we1 => grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_recv_time_V_we1,
        g_event_queue_heap_recv_time_V_d1 => grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_recv_time_V_d1,
        g_event_queue_heap_recv_time_V_q1 => g_event_queue_heap_recv_time_V_q1);

    grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480 : component event_queue_kernel_event_queue_kernel_Pipeline_VITIS_LOOP_33_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_ap_start,
        ap_done => grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_ap_done,
        ap_idle => grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_ap_idle,
        ap_ready => grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_ap_ready,
        index_V => trunc_ln20_1_reg_742,
        temp_recv_time_V => temp_recv_time_V_reg_759,
        index_V_1_out => grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_index_V_1_out,
        index_V_1_out_ap_vld => grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_index_V_1_out_ap_vld,
        index_V_4_out => grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_index_V_4_out,
        index_V_4_out_ap_vld => grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_index_V_4_out_ap_vld,
        g_event_queue_heap_recv_time_V_address0 => grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_recv_time_V_address0,
        g_event_queue_heap_recv_time_V_ce0 => grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_recv_time_V_ce0,
        g_event_queue_heap_recv_time_V_we0 => grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_recv_time_V_we0,
        g_event_queue_heap_recv_time_V_d0 => grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_recv_time_V_d0,
        g_event_queue_heap_recv_time_V_q0 => g_event_queue_heap_recv_time_V_q0,
        g_event_queue_heap_send_time_V_address0 => grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_send_time_V_address0,
        g_event_queue_heap_send_time_V_ce0 => grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_send_time_V_ce0,
        g_event_queue_heap_send_time_V_we0 => grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_send_time_V_we0,
        g_event_queue_heap_send_time_V_d0 => grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_send_time_V_d0,
        g_event_queue_heap_send_time_V_q0 => g_event_queue_heap_send_time_V_q0,
        g_event_queue_heap_data_V_address0 => grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_data_V_address0,
        g_event_queue_heap_data_V_ce0 => grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_data_V_ce0,
        g_event_queue_heap_data_V_we0 => grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_data_V_we0,
        g_event_queue_heap_data_V_d0 => grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_data_V_d0,
        g_event_queue_heap_data_V_q0 => g_event_queue_heap_data_V_q0,
        g_event_queue_heap_sender_id_V_address0 => grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_sender_id_V_address0,
        g_event_queue_heap_sender_id_V_ce0 => grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_sender_id_V_ce0,
        g_event_queue_heap_sender_id_V_we0 => grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_sender_id_V_we0,
        g_event_queue_heap_sender_id_V_d0 => grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_sender_id_V_d0,
        g_event_queue_heap_sender_id_V_q0 => g_event_queue_heap_sender_id_V_q0,
        g_event_queue_heap_receiver_id_V_address0 => grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_receiver_id_V_address0,
        g_event_queue_heap_receiver_id_V_ce0 => grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_receiver_id_V_ce0,
        g_event_queue_heap_receiver_id_V_we0 => grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_receiver_id_V_we0,
        g_event_queue_heap_receiver_id_V_d0 => grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_receiver_id_V_d0,
        g_event_queue_heap_receiver_id_V_q0 => g_event_queue_heap_receiver_id_V_q0,
        g_event_queue_heap_is_anti_message_V_address0 => grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_is_anti_message_V_address0,
        g_event_queue_heap_is_anti_message_V_ce0 => grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_is_anti_message_V_ce0,
        g_event_queue_heap_is_anti_message_V_we0 => grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_is_anti_message_V_we0,
        g_event_queue_heap_is_anti_message_V_d0 => grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_is_anti_message_V_d0,
        g_event_queue_heap_is_anti_message_V_q0 => g_event_queue_heap_is_anti_message_V_q0,
        ap_return => grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_ap_return);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_ap_ready = ap_const_logic_1)) then 
                    grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_ap_ready = ap_const_logic_1)) then 
                    grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    input_r_ap_vld_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                input_r_ap_vld_preg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    input_r_ap_vld_preg <= ap_const_logic_0;
                elsif ((not(((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) and (input_r_ap_vld = ap_const_logic_1))) then 
                    input_r_ap_vld_preg <= input_r_ap_vld;
                end if; 
            end if;
        end if;
    end process;


    input_r_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                input_r_preg <= ap_const_lv130_lc_1;
            else
                if ((not(((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) and (input_r_ap_vld = ap_const_logic_1))) then 
                    input_r_preg <= input_r;
                end if; 
            end if;
        end if;
    end process;


    g_event_queue_size_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((input_r_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln1077_fu_532_p2 = ap_const_lv1_1) and (trunc_ln20_fu_500_p1 = ap_const_lv1_1))) then 
                g_event_queue_size_V <= zext_ln886_fu_618_p1;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                g_event_queue_size_V <= add_ln887_fu_628_p2;
            end if; 
        end if;
    end process;

    ref_tmp_0_0_reg_378_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((input_r_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln1065_fu_516_p2 = ap_const_lv1_1) and (trunc_ln20_fu_500_p1 = ap_const_lv1_0))) then 
                ref_tmp_0_0_reg_378 <= ap_const_lv32_7FFFFFFF;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln1065_reg_747 = ap_const_lv1_0) and (trunc_ln20_reg_733 = ap_const_lv1_0))) then 
                ref_tmp_0_0_reg_378 <= g_event_queue_heap_send_time_V_load_reg_785;
            end if; 
        end if;
    end process;

    ref_tmp_1_0_reg_389_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((input_r_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln1065_fu_516_p2 = ap_const_lv1_1) and (trunc_ln20_fu_500_p1 = ap_const_lv1_0))) then 
                ref_tmp_1_0_reg_389 <= ap_const_lv32_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln1065_reg_747 = ap_const_lv1_0) and (trunc_ln20_reg_733 = ap_const_lv1_0))) then 
                ref_tmp_1_0_reg_389 <= g_event_queue_heap_recv_time_V_load_reg_790;
            end if; 
        end if;
    end process;

    ref_tmp_2_0_reg_400_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((input_r_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln1065_fu_516_p2 = ap_const_lv1_1) and (trunc_ln20_fu_500_p1 = ap_const_lv1_0))) then 
                ref_tmp_2_0_reg_400 <= ap_const_lv32_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln1065_reg_747 = ap_const_lv1_0) and (trunc_ln20_reg_733 = ap_const_lv1_0))) then 
                ref_tmp_2_0_reg_400 <= g_event_queue_heap_data_V_load_reg_795;
            end if; 
        end if;
    end process;

    ref_tmp_3_0_reg_411_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((input_r_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln1065_fu_516_p2 = ap_const_lv1_1) and (trunc_ln20_fu_500_p1 = ap_const_lv1_0))) then 
                ref_tmp_3_0_reg_411 <= ap_const_lv16_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln1065_reg_747 = ap_const_lv1_0) and (trunc_ln20_reg_733 = ap_const_lv1_0))) then 
                ref_tmp_3_0_reg_411 <= g_event_queue_heap_sender_id_V_load_reg_800;
            end if; 
        end if;
    end process;

    ref_tmp_4_0_reg_422_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((input_r_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln1065_fu_516_p2 = ap_const_lv1_1) and (trunc_ln20_fu_500_p1 = ap_const_lv1_0))) then 
                ref_tmp_4_0_reg_422 <= ap_const_lv16_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln1065_reg_747 = ap_const_lv1_0) and (trunc_ln20_reg_733 = ap_const_lv1_0))) then 
                ref_tmp_4_0_reg_422 <= g_event_queue_heap_receiver_id_V_load_reg_805;
            end if; 
        end if;
    end process;

    ref_tmp_5_0_reg_433_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((input_r_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln1065_fu_516_p2 = ap_const_lv1_1) and (trunc_ln20_fu_500_p1 = ap_const_lv1_0))) then 
                ref_tmp_5_0_reg_433 <= ap_const_lv1_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln1065_reg_747 = ap_const_lv1_0) and (trunc_ln20_reg_733 = ap_const_lv1_0))) then 
                ref_tmp_5_0_reg_433 <= g_event_queue_heap_is_anti_message_V_load_reg_810;
            end if; 
        end if;
    end process;

    storemerge_reg_444_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((input_r_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln1077_fu_532_p2 = ap_const_lv1_0) and (trunc_ln20_fu_500_p1 = ap_const_lv1_1))) then 
                storemerge_reg_444 <= ap_const_lv1_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                storemerge_reg_444 <= ap_const_lv1_1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state6) and (trunc_ln20_reg_733 = ap_const_lv1_0))) then 
                storemerge_reg_444 <= icmp_ln1069_fu_685_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                add_ln887_reg_815 <= add_ln887_fu_628_p2;
                g_event_queue_heap_data_V_load_reg_795 <= g_event_queue_heap_data_V_q0;
                g_event_queue_heap_is_anti_message_V_load_reg_810 <= g_event_queue_heap_is_anti_message_V_q0;
                g_event_queue_heap_receiver_id_V_load_reg_805 <= g_event_queue_heap_receiver_id_V_q0;
                g_event_queue_heap_recv_time_V_load_reg_790 <= g_event_queue_heap_recv_time_V_q0;
                g_event_queue_heap_send_time_V_load_reg_785 <= g_event_queue_heap_send_time_V_q0;
                g_event_queue_heap_sender_id_V_load_reg_800 <= g_event_queue_heap_sender_id_V_q0;
                icmp_ln1081_reg_821 <= icmp_ln1081_fu_639_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln20_fu_500_p1 = ap_const_lv1_0))) then
                icmp_ln1065_reg_747 <= icmp_ln1065_fu_516_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_index_V_1_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                index_V_1_loc_fu_120 <= grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_index_V_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_index_V_2_out_ap_vld = ap_const_logic_1))) then
                index_V_2_loc_fu_112 <= grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_index_V_2_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_index_V_4_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                index_V_4_loc_fu_116 <= grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_index_V_4_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                index_V_reg_737 <= g_event_queue_size_V;
                trunc_ln20_1_reg_742 <= trunc_ln20_1_fu_508_p1;
                trunc_ln20_reg_733 <= trunc_ln20_fu_500_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                targetBlock_reg_886 <= grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                temp_data_V_1_reg_866 <= g_event_queue_heap_data_V_q0;
                temp_is_anti_message_V_1_reg_881 <= g_event_queue_heap_is_anti_message_V_q0;
                temp_receiver_id_V_1_reg_876 <= g_event_queue_heap_receiver_id_V_q0;
                temp_recv_time_V_1_reg_860 <= g_event_queue_heap_recv_time_V_q0;
                temp_send_time_V_1_reg_855 <= g_event_queue_heap_send_time_V_q0;
                temp_sender_id_V_1_reg_871 <= g_event_queue_heap_sender_id_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln1077_fu_532_p2 = ap_const_lv1_1) and (trunc_ln20_fu_500_p1 = ap_const_lv1_1))) then
                temp_data_V_reg_765 <= input_r_in_sig(96 downto 65);
                temp_is_anti_message_V_reg_780 <= input_r_in_sig(129 downto 129);
                temp_receiver_id_V_reg_775 <= input_r_in_sig(128 downto 113);
                temp_recv_time_V_reg_759 <= input_r_in_sig(64 downto 33);
                temp_send_time_V_reg_754 <= input_r_in_sig(32 downto 1);
                temp_sender_id_V_reg_770 <= input_r_in_sig(112 downto 97);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, input_r_ap_vld_in_sig, trunc_ln20_fu_500_p1, icmp_ln1065_fu_516_p2, icmp_ln1077_fu_532_p2, ap_CS_fsm_state2, icmp_ln1081_fu_639_p2, ap_CS_fsm_state8, grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_ap_done, grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_ap_done, ap_CS_fsm_state5)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((input_r_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln1077_fu_532_p2 = ap_const_lv1_1) and (trunc_ln20_fu_500_p1 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                elsif ((not(((input_r_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1) and (((icmp_ln1077_fu_532_p2 = ap_const_lv1_0) and (trunc_ln20_fu_500_p1 = ap_const_lv1_1)) or ((icmp_ln1065_fu_516_p2 = ap_const_lv1_1) and (trunc_ln20_fu_500_p1 = ap_const_lv1_0))))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                elsif ((not(((input_r_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln1065_fu_516_p2 = ap_const_lv1_0) and (trunc_ln20_fu_500_p1 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln1081_fu_639_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXX";
        end case;
    end process;
    add_ln886_fu_612_p2 <= std_logic_vector(unsigned(trunc_ln20_2_fu_512_p1) + unsigned(ap_const_lv8_1));
    add_ln887_fu_628_p2 <= std_logic_vector(unsigned(index_V_reg_737) + unsigned(ap_const_lv16_FFFF));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start, input_r_ap_vld_in_sig)
    begin
        if (((input_r_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_ap_done)
    begin
        if ((grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_ap_done)
    begin
        if ((grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state1_assign_proc : process(ap_start, input_r_ap_vld_in_sig)
    begin
                ap_block_state1 <= ((input_r_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_ref_tmp_0_0_phi_fu_382_p4_assign_proc : process(trunc_ln20_reg_733, icmp_ln1065_reg_747, g_event_queue_heap_send_time_V_load_reg_785, ref_tmp_0_0_reg_378, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln1065_reg_747 = ap_const_lv1_0) and (trunc_ln20_reg_733 = ap_const_lv1_0))) then 
            ap_phi_mux_ref_tmp_0_0_phi_fu_382_p4 <= g_event_queue_heap_send_time_V_load_reg_785;
        else 
            ap_phi_mux_ref_tmp_0_0_phi_fu_382_p4 <= ref_tmp_0_0_reg_378;
        end if; 
    end process;


    ap_phi_mux_ref_tmp_1_0_phi_fu_393_p4_assign_proc : process(trunc_ln20_reg_733, icmp_ln1065_reg_747, g_event_queue_heap_recv_time_V_load_reg_790, ap_CS_fsm_state6, ref_tmp_1_0_reg_389)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln1065_reg_747 = ap_const_lv1_0) and (trunc_ln20_reg_733 = ap_const_lv1_0))) then 
            ap_phi_mux_ref_tmp_1_0_phi_fu_393_p4 <= g_event_queue_heap_recv_time_V_load_reg_790;
        else 
            ap_phi_mux_ref_tmp_1_0_phi_fu_393_p4 <= ref_tmp_1_0_reg_389;
        end if; 
    end process;


    ap_phi_mux_ref_tmp_2_0_phi_fu_404_p4_assign_proc : process(trunc_ln20_reg_733, icmp_ln1065_reg_747, g_event_queue_heap_data_V_load_reg_795, ap_CS_fsm_state6, ref_tmp_2_0_reg_400)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln1065_reg_747 = ap_const_lv1_0) and (trunc_ln20_reg_733 = ap_const_lv1_0))) then 
            ap_phi_mux_ref_tmp_2_0_phi_fu_404_p4 <= g_event_queue_heap_data_V_load_reg_795;
        else 
            ap_phi_mux_ref_tmp_2_0_phi_fu_404_p4 <= ref_tmp_2_0_reg_400;
        end if; 
    end process;


    ap_phi_mux_ref_tmp_3_0_phi_fu_415_p4_assign_proc : process(trunc_ln20_reg_733, icmp_ln1065_reg_747, g_event_queue_heap_sender_id_V_load_reg_800, ap_CS_fsm_state6, ref_tmp_3_0_reg_411)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln1065_reg_747 = ap_const_lv1_0) and (trunc_ln20_reg_733 = ap_const_lv1_0))) then 
            ap_phi_mux_ref_tmp_3_0_phi_fu_415_p4 <= g_event_queue_heap_sender_id_V_load_reg_800;
        else 
            ap_phi_mux_ref_tmp_3_0_phi_fu_415_p4 <= ref_tmp_3_0_reg_411;
        end if; 
    end process;


    ap_phi_mux_ref_tmp_4_0_phi_fu_426_p4_assign_proc : process(trunc_ln20_reg_733, icmp_ln1065_reg_747, g_event_queue_heap_receiver_id_V_load_reg_805, ap_CS_fsm_state6, ref_tmp_4_0_reg_422)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln1065_reg_747 = ap_const_lv1_0) and (trunc_ln20_reg_733 = ap_const_lv1_0))) then 
            ap_phi_mux_ref_tmp_4_0_phi_fu_426_p4 <= g_event_queue_heap_receiver_id_V_load_reg_805;
        else 
            ap_phi_mux_ref_tmp_4_0_phi_fu_426_p4 <= ref_tmp_4_0_reg_422;
        end if; 
    end process;


    ap_phi_mux_ref_tmp_5_0_phi_fu_437_p4_assign_proc : process(trunc_ln20_reg_733, icmp_ln1065_reg_747, g_event_queue_heap_is_anti_message_V_load_reg_810, ap_CS_fsm_state6, ref_tmp_5_0_reg_433)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln1065_reg_747 = ap_const_lv1_0) and (trunc_ln20_reg_733 = ap_const_lv1_0))) then 
            ap_phi_mux_ref_tmp_5_0_phi_fu_437_p4 <= g_event_queue_heap_is_anti_message_V_load_reg_810;
        else 
            ap_phi_mux_ref_tmp_5_0_phi_fu_437_p4 <= ref_tmp_5_0_reg_433;
        end if; 
    end process;


    ap_phi_mux_storemerge_phi_fu_449_p6_assign_proc : process(trunc_ln20_reg_733, ap_CS_fsm_state6, icmp_ln1069_fu_685_p2, storemerge_reg_444)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) and (trunc_ln20_reg_733 = ap_const_lv1_0))) then 
            ap_phi_mux_storemerge_phi_fu_449_p6 <= icmp_ln1069_fu_685_p2;
        else 
            ap_phi_mux_storemerge_phi_fu_449_p6 <= storemerge_reg_444;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    g_event_queue_heap_data_V_address0_assign_proc : process(ap_CS_fsm_state1, trunc_ln20_fu_500_p1, icmp_ln1065_fu_516_p2, icmp_ln1077_fu_532_p2, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state8, grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_data_V_address0, grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_data_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state5, zext_ln587_fu_538_p1, zext_ln587_1_fu_645_p1, zext_ln587_5_fu_658_p1, zext_ln587_4_fu_705_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            g_event_queue_heap_data_V_address0 <= zext_ln587_4_fu_705_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            g_event_queue_heap_data_V_address0 <= zext_ln587_5_fu_658_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            g_event_queue_heap_data_V_address0 <= zext_ln587_1_fu_645_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln1077_fu_532_p2 = ap_const_lv1_1) and (trunc_ln20_fu_500_p1 = ap_const_lv1_1))) then 
            g_event_queue_heap_data_V_address0 <= zext_ln587_fu_538_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln1065_fu_516_p2 = ap_const_lv1_0) and (trunc_ln20_fu_500_p1 = ap_const_lv1_0)))) then 
            g_event_queue_heap_data_V_address0 <= ap_const_lv7_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            g_event_queue_heap_data_V_address0 <= grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_data_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            g_event_queue_heap_data_V_address0 <= grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_data_V_address0;
        else 
            g_event_queue_heap_data_V_address0 <= "XXXXXXX";
        end if; 
    end process;


    g_event_queue_heap_data_V_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, input_r_ap_vld_in_sig, trunc_ln20_fu_500_p1, icmp_ln1065_fu_516_p2, icmp_ln1077_fu_532_p2, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state8, grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_data_V_ce0, grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_data_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or (not(((input_r_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln1065_fu_516_p2 = ap_const_lv1_0) and (trunc_ln20_fu_500_p1 = ap_const_lv1_0)) or (not(((input_r_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln1077_fu_532_p2 = ap_const_lv1_1) and (trunc_ln20_fu_500_p1 = ap_const_lv1_1)))) then 
            g_event_queue_heap_data_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            g_event_queue_heap_data_V_ce0 <= grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_data_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            g_event_queue_heap_data_V_ce0 <= grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_data_V_ce0;
        else 
            g_event_queue_heap_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    g_event_queue_heap_data_V_d0_assign_proc : process(ap_CS_fsm_state1, input_r_in_sig, g_event_queue_heap_data_V_q0, trunc_ln20_fu_500_p1, icmp_ln1077_fu_532_p2, temp_data_V_reg_765, ap_CS_fsm_state3, temp_data_V_1_reg_866, ap_CS_fsm_state8, grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_data_V_d0, grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_data_V_d0, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            g_event_queue_heap_data_V_d0 <= temp_data_V_reg_765;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            g_event_queue_heap_data_V_d0 <= temp_data_V_1_reg_866;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            g_event_queue_heap_data_V_d0 <= g_event_queue_heap_data_V_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln1077_fu_532_p2 = ap_const_lv1_1) and (trunc_ln20_fu_500_p1 = ap_const_lv1_1))) then 
            g_event_queue_heap_data_V_d0 <= input_r_in_sig(96 downto 65);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            g_event_queue_heap_data_V_d0 <= grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_data_V_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            g_event_queue_heap_data_V_d0 <= grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_data_V_d0;
        else 
            g_event_queue_heap_data_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    g_event_queue_heap_data_V_we0_assign_proc : process(ap_start, ap_CS_fsm_state1, input_r_ap_vld_in_sig, trunc_ln20_fu_500_p1, trunc_ln20_reg_733, icmp_ln1065_reg_747, icmp_ln1077_fu_532_p2, icmp_ln1081_reg_821, ap_CS_fsm_state3, ap_CS_fsm_state8, grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_data_V_we0, grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_data_V_we0, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state3) or (not(((input_r_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln1077_fu_532_p2 = ap_const_lv1_1) and (trunc_ln20_fu_500_p1 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln1081_reg_821 = ap_const_lv1_0) and (icmp_ln1065_reg_747 = ap_const_lv1_0) and (trunc_ln20_reg_733 = ap_const_lv1_0)))) then 
            g_event_queue_heap_data_V_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            g_event_queue_heap_data_V_we0 <= grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_data_V_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            g_event_queue_heap_data_V_we0 <= grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_data_V_we0;
        else 
            g_event_queue_heap_data_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    g_event_queue_heap_is_anti_message_V_address0_assign_proc : process(ap_CS_fsm_state1, trunc_ln20_fu_500_p1, icmp_ln1065_fu_516_p2, icmp_ln1077_fu_532_p2, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state8, grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_is_anti_message_V_address0, grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_is_anti_message_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state5, zext_ln587_fu_538_p1, zext_ln587_1_fu_645_p1, zext_ln587_5_fu_658_p1, zext_ln587_4_fu_705_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            g_event_queue_heap_is_anti_message_V_address0 <= zext_ln587_4_fu_705_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            g_event_queue_heap_is_anti_message_V_address0 <= zext_ln587_5_fu_658_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            g_event_queue_heap_is_anti_message_V_address0 <= zext_ln587_1_fu_645_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln1077_fu_532_p2 = ap_const_lv1_1) and (trunc_ln20_fu_500_p1 = ap_const_lv1_1))) then 
            g_event_queue_heap_is_anti_message_V_address0 <= zext_ln587_fu_538_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln1065_fu_516_p2 = ap_const_lv1_0) and (trunc_ln20_fu_500_p1 = ap_const_lv1_0)))) then 
            g_event_queue_heap_is_anti_message_V_address0 <= ap_const_lv7_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            g_event_queue_heap_is_anti_message_V_address0 <= grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_is_anti_message_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            g_event_queue_heap_is_anti_message_V_address0 <= grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_is_anti_message_V_address0;
        else 
            g_event_queue_heap_is_anti_message_V_address0 <= "XXXXXXX";
        end if; 
    end process;


    g_event_queue_heap_is_anti_message_V_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, input_r_ap_vld_in_sig, trunc_ln20_fu_500_p1, icmp_ln1065_fu_516_p2, icmp_ln1077_fu_532_p2, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state8, grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_is_anti_message_V_ce0, grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_is_anti_message_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or (not(((input_r_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln1065_fu_516_p2 = ap_const_lv1_0) and (trunc_ln20_fu_500_p1 = ap_const_lv1_0)) or (not(((input_r_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln1077_fu_532_p2 = ap_const_lv1_1) and (trunc_ln20_fu_500_p1 = ap_const_lv1_1)))) then 
            g_event_queue_heap_is_anti_message_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            g_event_queue_heap_is_anti_message_V_ce0 <= grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_is_anti_message_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            g_event_queue_heap_is_anti_message_V_ce0 <= grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_is_anti_message_V_ce0;
        else 
            g_event_queue_heap_is_anti_message_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    g_event_queue_heap_is_anti_message_V_d0_assign_proc : process(ap_CS_fsm_state1, input_r_in_sig, g_event_queue_heap_is_anti_message_V_q0, trunc_ln20_fu_500_p1, icmp_ln1077_fu_532_p2, temp_is_anti_message_V_reg_780, ap_CS_fsm_state3, temp_is_anti_message_V_1_reg_881, ap_CS_fsm_state8, grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_is_anti_message_V_d0, grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_is_anti_message_V_d0, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            g_event_queue_heap_is_anti_message_V_d0 <= temp_is_anti_message_V_reg_780;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            g_event_queue_heap_is_anti_message_V_d0 <= temp_is_anti_message_V_1_reg_881;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            g_event_queue_heap_is_anti_message_V_d0 <= g_event_queue_heap_is_anti_message_V_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln1077_fu_532_p2 = ap_const_lv1_1) and (trunc_ln20_fu_500_p1 = ap_const_lv1_1))) then 
            g_event_queue_heap_is_anti_message_V_d0 <= input_r_in_sig(129 downto 129);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            g_event_queue_heap_is_anti_message_V_d0 <= grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_is_anti_message_V_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            g_event_queue_heap_is_anti_message_V_d0 <= grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_is_anti_message_V_d0;
        else 
            g_event_queue_heap_is_anti_message_V_d0 <= "X";
        end if; 
    end process;


    g_event_queue_heap_is_anti_message_V_we0_assign_proc : process(ap_start, ap_CS_fsm_state1, input_r_ap_vld_in_sig, trunc_ln20_fu_500_p1, trunc_ln20_reg_733, icmp_ln1065_reg_747, icmp_ln1077_fu_532_p2, icmp_ln1081_reg_821, ap_CS_fsm_state3, ap_CS_fsm_state8, grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_is_anti_message_V_we0, grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_is_anti_message_V_we0, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state3) or (not(((input_r_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln1077_fu_532_p2 = ap_const_lv1_1) and (trunc_ln20_fu_500_p1 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln1081_reg_821 = ap_const_lv1_0) and (icmp_ln1065_reg_747 = ap_const_lv1_0) and (trunc_ln20_reg_733 = ap_const_lv1_0)))) then 
            g_event_queue_heap_is_anti_message_V_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            g_event_queue_heap_is_anti_message_V_we0 <= grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_is_anti_message_V_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            g_event_queue_heap_is_anti_message_V_we0 <= grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_is_anti_message_V_we0;
        else 
            g_event_queue_heap_is_anti_message_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    g_event_queue_heap_receiver_id_V_address0_assign_proc : process(ap_CS_fsm_state1, trunc_ln20_fu_500_p1, icmp_ln1065_fu_516_p2, icmp_ln1077_fu_532_p2, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state8, grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_receiver_id_V_address0, grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_receiver_id_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state5, zext_ln587_fu_538_p1, zext_ln587_1_fu_645_p1, zext_ln587_5_fu_658_p1, zext_ln587_4_fu_705_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            g_event_queue_heap_receiver_id_V_address0 <= zext_ln587_4_fu_705_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            g_event_queue_heap_receiver_id_V_address0 <= zext_ln587_5_fu_658_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            g_event_queue_heap_receiver_id_V_address0 <= zext_ln587_1_fu_645_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln1077_fu_532_p2 = ap_const_lv1_1) and (trunc_ln20_fu_500_p1 = ap_const_lv1_1))) then 
            g_event_queue_heap_receiver_id_V_address0 <= zext_ln587_fu_538_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln1065_fu_516_p2 = ap_const_lv1_0) and (trunc_ln20_fu_500_p1 = ap_const_lv1_0)))) then 
            g_event_queue_heap_receiver_id_V_address0 <= ap_const_lv7_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            g_event_queue_heap_receiver_id_V_address0 <= grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_receiver_id_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            g_event_queue_heap_receiver_id_V_address0 <= grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_receiver_id_V_address0;
        else 
            g_event_queue_heap_receiver_id_V_address0 <= "XXXXXXX";
        end if; 
    end process;


    g_event_queue_heap_receiver_id_V_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, input_r_ap_vld_in_sig, trunc_ln20_fu_500_p1, icmp_ln1065_fu_516_p2, icmp_ln1077_fu_532_p2, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state8, grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_receiver_id_V_ce0, grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_receiver_id_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or (not(((input_r_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln1065_fu_516_p2 = ap_const_lv1_0) and (trunc_ln20_fu_500_p1 = ap_const_lv1_0)) or (not(((input_r_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln1077_fu_532_p2 = ap_const_lv1_1) and (trunc_ln20_fu_500_p1 = ap_const_lv1_1)))) then 
            g_event_queue_heap_receiver_id_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            g_event_queue_heap_receiver_id_V_ce0 <= grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_receiver_id_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            g_event_queue_heap_receiver_id_V_ce0 <= grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_receiver_id_V_ce0;
        else 
            g_event_queue_heap_receiver_id_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    g_event_queue_heap_receiver_id_V_d0_assign_proc : process(ap_CS_fsm_state1, input_r_in_sig, g_event_queue_heap_receiver_id_V_q0, trunc_ln20_fu_500_p1, icmp_ln1077_fu_532_p2, temp_receiver_id_V_reg_775, ap_CS_fsm_state3, temp_receiver_id_V_1_reg_876, ap_CS_fsm_state8, grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_receiver_id_V_d0, grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_receiver_id_V_d0, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            g_event_queue_heap_receiver_id_V_d0 <= temp_receiver_id_V_reg_775;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            g_event_queue_heap_receiver_id_V_d0 <= temp_receiver_id_V_1_reg_876;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            g_event_queue_heap_receiver_id_V_d0 <= g_event_queue_heap_receiver_id_V_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln1077_fu_532_p2 = ap_const_lv1_1) and (trunc_ln20_fu_500_p1 = ap_const_lv1_1))) then 
            g_event_queue_heap_receiver_id_V_d0 <= input_r_in_sig(128 downto 113);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            g_event_queue_heap_receiver_id_V_d0 <= grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_receiver_id_V_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            g_event_queue_heap_receiver_id_V_d0 <= grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_receiver_id_V_d0;
        else 
            g_event_queue_heap_receiver_id_V_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    g_event_queue_heap_receiver_id_V_we0_assign_proc : process(ap_start, ap_CS_fsm_state1, input_r_ap_vld_in_sig, trunc_ln20_fu_500_p1, trunc_ln20_reg_733, icmp_ln1065_reg_747, icmp_ln1077_fu_532_p2, icmp_ln1081_reg_821, ap_CS_fsm_state3, ap_CS_fsm_state8, grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_receiver_id_V_we0, grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_receiver_id_V_we0, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state3) or (not(((input_r_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln1077_fu_532_p2 = ap_const_lv1_1) and (trunc_ln20_fu_500_p1 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln1081_reg_821 = ap_const_lv1_0) and (icmp_ln1065_reg_747 = ap_const_lv1_0) and (trunc_ln20_reg_733 = ap_const_lv1_0)))) then 
            g_event_queue_heap_receiver_id_V_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            g_event_queue_heap_receiver_id_V_we0 <= grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_receiver_id_V_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            g_event_queue_heap_receiver_id_V_we0 <= grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_receiver_id_V_we0;
        else 
            g_event_queue_heap_receiver_id_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    g_event_queue_heap_recv_time_V_address0_assign_proc : process(ap_CS_fsm_state1, trunc_ln20_fu_500_p1, icmp_ln1065_fu_516_p2, icmp_ln1077_fu_532_p2, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state8, grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_recv_time_V_address0, grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_recv_time_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state5, zext_ln587_fu_538_p1, zext_ln587_1_fu_645_p1, zext_ln587_5_fu_658_p1, zext_ln587_4_fu_705_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            g_event_queue_heap_recv_time_V_address0 <= zext_ln587_4_fu_705_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            g_event_queue_heap_recv_time_V_address0 <= zext_ln587_5_fu_658_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            g_event_queue_heap_recv_time_V_address0 <= zext_ln587_1_fu_645_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln1077_fu_532_p2 = ap_const_lv1_1) and (trunc_ln20_fu_500_p1 = ap_const_lv1_1))) then 
            g_event_queue_heap_recv_time_V_address0 <= zext_ln587_fu_538_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln1065_fu_516_p2 = ap_const_lv1_0) and (trunc_ln20_fu_500_p1 = ap_const_lv1_0)))) then 
            g_event_queue_heap_recv_time_V_address0 <= ap_const_lv7_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            g_event_queue_heap_recv_time_V_address0 <= grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_recv_time_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            g_event_queue_heap_recv_time_V_address0 <= grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_recv_time_V_address0;
        else 
            g_event_queue_heap_recv_time_V_address0 <= "XXXXXXX";
        end if; 
    end process;


    g_event_queue_heap_recv_time_V_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, input_r_ap_vld_in_sig, trunc_ln20_fu_500_p1, icmp_ln1065_fu_516_p2, icmp_ln1077_fu_532_p2, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state8, grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_recv_time_V_ce0, grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_recv_time_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or (not(((input_r_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln1065_fu_516_p2 = ap_const_lv1_0) and (trunc_ln20_fu_500_p1 = ap_const_lv1_0)) or (not(((input_r_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln1077_fu_532_p2 = ap_const_lv1_1) and (trunc_ln20_fu_500_p1 = ap_const_lv1_1)))) then 
            g_event_queue_heap_recv_time_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            g_event_queue_heap_recv_time_V_ce0 <= grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_recv_time_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            g_event_queue_heap_recv_time_V_ce0 <= grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_recv_time_V_ce0;
        else 
            g_event_queue_heap_recv_time_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    g_event_queue_heap_recv_time_V_ce1_assign_proc : process(grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_recv_time_V_ce1, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            g_event_queue_heap_recv_time_V_ce1 <= grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_recv_time_V_ce1;
        else 
            g_event_queue_heap_recv_time_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    g_event_queue_heap_recv_time_V_d0_assign_proc : process(ap_CS_fsm_state1, input_r_in_sig, g_event_queue_heap_recv_time_V_q0, trunc_ln20_fu_500_p1, icmp_ln1077_fu_532_p2, temp_recv_time_V_reg_759, ap_CS_fsm_state3, temp_recv_time_V_1_reg_860, ap_CS_fsm_state8, grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_recv_time_V_d0, ap_CS_fsm_state6, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            g_event_queue_heap_recv_time_V_d0 <= temp_recv_time_V_reg_759;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            g_event_queue_heap_recv_time_V_d0 <= temp_recv_time_V_1_reg_860;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            g_event_queue_heap_recv_time_V_d0 <= g_event_queue_heap_recv_time_V_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln1077_fu_532_p2 = ap_const_lv1_1) and (trunc_ln20_fu_500_p1 = ap_const_lv1_1))) then 
            g_event_queue_heap_recv_time_V_d0 <= input_r_in_sig(64 downto 33);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            g_event_queue_heap_recv_time_V_d0 <= grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_recv_time_V_d0;
        else 
            g_event_queue_heap_recv_time_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    g_event_queue_heap_recv_time_V_we0_assign_proc : process(ap_start, ap_CS_fsm_state1, input_r_ap_vld_in_sig, trunc_ln20_fu_500_p1, trunc_ln20_reg_733, icmp_ln1065_reg_747, icmp_ln1077_fu_532_p2, icmp_ln1081_reg_821, ap_CS_fsm_state3, ap_CS_fsm_state8, grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_recv_time_V_we0, ap_CS_fsm_state6, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state3) or (not(((input_r_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln1077_fu_532_p2 = ap_const_lv1_1) and (trunc_ln20_fu_500_p1 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln1081_reg_821 = ap_const_lv1_0) and (icmp_ln1065_reg_747 = ap_const_lv1_0) and (trunc_ln20_reg_733 = ap_const_lv1_0)))) then 
            g_event_queue_heap_recv_time_V_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            g_event_queue_heap_recv_time_V_we0 <= grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_recv_time_V_we0;
        else 
            g_event_queue_heap_recv_time_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    g_event_queue_heap_recv_time_V_we1_assign_proc : process(grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_recv_time_V_we1, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            g_event_queue_heap_recv_time_V_we1 <= grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_recv_time_V_we1;
        else 
            g_event_queue_heap_recv_time_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    g_event_queue_heap_send_time_V_address0_assign_proc : process(ap_CS_fsm_state1, trunc_ln20_fu_500_p1, icmp_ln1065_fu_516_p2, icmp_ln1077_fu_532_p2, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state8, grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_send_time_V_address0, grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_send_time_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state5, zext_ln587_fu_538_p1, zext_ln587_1_fu_645_p1, zext_ln587_5_fu_658_p1, zext_ln587_4_fu_705_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            g_event_queue_heap_send_time_V_address0 <= zext_ln587_4_fu_705_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            g_event_queue_heap_send_time_V_address0 <= zext_ln587_5_fu_658_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            g_event_queue_heap_send_time_V_address0 <= zext_ln587_1_fu_645_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln1077_fu_532_p2 = ap_const_lv1_1) and (trunc_ln20_fu_500_p1 = ap_const_lv1_1))) then 
            g_event_queue_heap_send_time_V_address0 <= zext_ln587_fu_538_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln1065_fu_516_p2 = ap_const_lv1_0) and (trunc_ln20_fu_500_p1 = ap_const_lv1_0)))) then 
            g_event_queue_heap_send_time_V_address0 <= ap_const_lv7_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            g_event_queue_heap_send_time_V_address0 <= grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_send_time_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            g_event_queue_heap_send_time_V_address0 <= grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_send_time_V_address0;
        else 
            g_event_queue_heap_send_time_V_address0 <= "XXXXXXX";
        end if; 
    end process;


    g_event_queue_heap_send_time_V_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, input_r_ap_vld_in_sig, trunc_ln20_fu_500_p1, icmp_ln1065_fu_516_p2, icmp_ln1077_fu_532_p2, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state8, grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_send_time_V_ce0, grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_send_time_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or (not(((input_r_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln1065_fu_516_p2 = ap_const_lv1_0) and (trunc_ln20_fu_500_p1 = ap_const_lv1_0)) or (not(((input_r_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln1077_fu_532_p2 = ap_const_lv1_1) and (trunc_ln20_fu_500_p1 = ap_const_lv1_1)))) then 
            g_event_queue_heap_send_time_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            g_event_queue_heap_send_time_V_ce0 <= grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_send_time_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            g_event_queue_heap_send_time_V_ce0 <= grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_send_time_V_ce0;
        else 
            g_event_queue_heap_send_time_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    g_event_queue_heap_send_time_V_d0_assign_proc : process(ap_CS_fsm_state1, input_r_in_sig, g_event_queue_heap_send_time_V_q0, trunc_ln20_fu_500_p1, temp_send_time_V_reg_754, icmp_ln1077_fu_532_p2, temp_send_time_V_1_reg_855, ap_CS_fsm_state3, ap_CS_fsm_state8, grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_send_time_V_d0, grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_send_time_V_d0, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            g_event_queue_heap_send_time_V_d0 <= temp_send_time_V_reg_754;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            g_event_queue_heap_send_time_V_d0 <= temp_send_time_V_1_reg_855;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            g_event_queue_heap_send_time_V_d0 <= g_event_queue_heap_send_time_V_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln1077_fu_532_p2 = ap_const_lv1_1) and (trunc_ln20_fu_500_p1 = ap_const_lv1_1))) then 
            g_event_queue_heap_send_time_V_d0 <= input_r_in_sig(32 downto 1);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            g_event_queue_heap_send_time_V_d0 <= grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_send_time_V_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            g_event_queue_heap_send_time_V_d0 <= grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_send_time_V_d0;
        else 
            g_event_queue_heap_send_time_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    g_event_queue_heap_send_time_V_we0_assign_proc : process(ap_start, ap_CS_fsm_state1, input_r_ap_vld_in_sig, trunc_ln20_fu_500_p1, trunc_ln20_reg_733, icmp_ln1065_reg_747, icmp_ln1077_fu_532_p2, icmp_ln1081_reg_821, ap_CS_fsm_state3, ap_CS_fsm_state8, grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_send_time_V_we0, grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_send_time_V_we0, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state3) or (not(((input_r_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln1077_fu_532_p2 = ap_const_lv1_1) and (trunc_ln20_fu_500_p1 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln1081_reg_821 = ap_const_lv1_0) and (icmp_ln1065_reg_747 = ap_const_lv1_0) and (trunc_ln20_reg_733 = ap_const_lv1_0)))) then 
            g_event_queue_heap_send_time_V_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            g_event_queue_heap_send_time_V_we0 <= grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_send_time_V_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            g_event_queue_heap_send_time_V_we0 <= grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_send_time_V_we0;
        else 
            g_event_queue_heap_send_time_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    g_event_queue_heap_sender_id_V_address0_assign_proc : process(ap_CS_fsm_state1, trunc_ln20_fu_500_p1, icmp_ln1065_fu_516_p2, icmp_ln1077_fu_532_p2, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state8, grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_sender_id_V_address0, grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_sender_id_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state5, zext_ln587_fu_538_p1, zext_ln587_1_fu_645_p1, zext_ln587_5_fu_658_p1, zext_ln587_4_fu_705_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            g_event_queue_heap_sender_id_V_address0 <= zext_ln587_4_fu_705_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            g_event_queue_heap_sender_id_V_address0 <= zext_ln587_5_fu_658_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            g_event_queue_heap_sender_id_V_address0 <= zext_ln587_1_fu_645_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln1077_fu_532_p2 = ap_const_lv1_1) and (trunc_ln20_fu_500_p1 = ap_const_lv1_1))) then 
            g_event_queue_heap_sender_id_V_address0 <= zext_ln587_fu_538_p1(7 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln1065_fu_516_p2 = ap_const_lv1_0) and (trunc_ln20_fu_500_p1 = ap_const_lv1_0)))) then 
            g_event_queue_heap_sender_id_V_address0 <= ap_const_lv7_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            g_event_queue_heap_sender_id_V_address0 <= grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_sender_id_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            g_event_queue_heap_sender_id_V_address0 <= grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_sender_id_V_address0;
        else 
            g_event_queue_heap_sender_id_V_address0 <= "XXXXXXX";
        end if; 
    end process;


    g_event_queue_heap_sender_id_V_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, input_r_ap_vld_in_sig, trunc_ln20_fu_500_p1, icmp_ln1065_fu_516_p2, icmp_ln1077_fu_532_p2, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state8, grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_sender_id_V_ce0, grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_sender_id_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or (not(((input_r_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln1065_fu_516_p2 = ap_const_lv1_0) and (trunc_ln20_fu_500_p1 = ap_const_lv1_0)) or (not(((input_r_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln1077_fu_532_p2 = ap_const_lv1_1) and (trunc_ln20_fu_500_p1 = ap_const_lv1_1)))) then 
            g_event_queue_heap_sender_id_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            g_event_queue_heap_sender_id_V_ce0 <= grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_sender_id_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            g_event_queue_heap_sender_id_V_ce0 <= grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_sender_id_V_ce0;
        else 
            g_event_queue_heap_sender_id_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    g_event_queue_heap_sender_id_V_d0_assign_proc : process(ap_CS_fsm_state1, input_r_in_sig, g_event_queue_heap_sender_id_V_q0, trunc_ln20_fu_500_p1, icmp_ln1077_fu_532_p2, temp_sender_id_V_reg_770, ap_CS_fsm_state3, temp_sender_id_V_1_reg_871, ap_CS_fsm_state8, grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_sender_id_V_d0, grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_sender_id_V_d0, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            g_event_queue_heap_sender_id_V_d0 <= temp_sender_id_V_reg_770;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            g_event_queue_heap_sender_id_V_d0 <= temp_sender_id_V_1_reg_871;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            g_event_queue_heap_sender_id_V_d0 <= g_event_queue_heap_sender_id_V_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln1077_fu_532_p2 = ap_const_lv1_1) and (trunc_ln20_fu_500_p1 = ap_const_lv1_1))) then 
            g_event_queue_heap_sender_id_V_d0 <= input_r_in_sig(112 downto 97);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            g_event_queue_heap_sender_id_V_d0 <= grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_sender_id_V_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            g_event_queue_heap_sender_id_V_d0 <= grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_sender_id_V_d0;
        else 
            g_event_queue_heap_sender_id_V_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    g_event_queue_heap_sender_id_V_we0_assign_proc : process(ap_start, ap_CS_fsm_state1, input_r_ap_vld_in_sig, trunc_ln20_fu_500_p1, trunc_ln20_reg_733, icmp_ln1065_reg_747, icmp_ln1077_fu_532_p2, icmp_ln1081_reg_821, ap_CS_fsm_state3, ap_CS_fsm_state8, grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_sender_id_V_we0, grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_sender_id_V_we0, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state3) or (not(((input_r_ap_vld_in_sig = ap_const_logic_0) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1) and (icmp_ln1077_fu_532_p2 = ap_const_lv1_1) and (trunc_ln20_fu_500_p1 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln1081_reg_821 = ap_const_lv1_0) and (icmp_ln1065_reg_747 = ap_const_lv1_0) and (trunc_ln20_reg_733 = ap_const_lv1_0)))) then 
            g_event_queue_heap_sender_id_V_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            g_event_queue_heap_sender_id_V_we0 <= grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_sender_id_V_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            g_event_queue_heap_sender_id_V_we0 <= grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_sender_id_V_we0;
        else 
            g_event_queue_heap_sender_id_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_ap_start <= grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_ap_start_reg;
    grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_ap_start <= grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_ap_start_reg;
    icmp_ln1065_fu_516_p2 <= "1" when (g_event_queue_size_V = ap_const_lv16_0) else "0";
    icmp_ln1069_fu_685_p2 <= "0" when (ap_phi_mux_ref_tmp_1_0_phi_fu_393_p4 = ap_const_lv32_7FFFFFFF) else "1";
    icmp_ln1077_fu_532_p2 <= "1" when (tmp_fu_522_p4 = ap_const_lv9_0) else "0";
    icmp_ln1081_fu_639_p2 <= "1" when (add_ln887_fu_628_p2 = ap_const_lv16_0) else "0";
    index_V_6_fu_698_p3 <= 
        index_V_1_loc_fu_120 when (targetBlock_reg_886(0) = '1') else 
        index_V_4_loc_fu_116;

    input_r_ap_vld_in_sig_assign_proc : process(input_r_ap_vld, input_r_ap_vld_preg)
    begin
        if ((input_r_ap_vld = ap_const_logic_1)) then 
            input_r_ap_vld_in_sig <= input_r_ap_vld;
        else 
            input_r_ap_vld_in_sig <= input_r_ap_vld_preg;
        end if; 
    end process;


    input_r_blk_n_assign_proc : process(ap_start, ap_CS_fsm_state1, input_r_ap_vld)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
            input_r_blk_n <= input_r_ap_vld;
        else 
            input_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    input_r_in_sig_assign_proc : process(input_r, input_r_preg, input_r_ap_vld)
    begin
        if ((input_r_ap_vld = ap_const_logic_1)) then 
            input_r_in_sig <= input_r;
        else 
            input_r_in_sig <= input_r_preg;
        end if; 
    end process;

    output_event <= (((((ap_phi_mux_ref_tmp_5_0_phi_fu_437_p4 & ap_phi_mux_ref_tmp_4_0_phi_fu_426_p4) & ap_phi_mux_ref_tmp_3_0_phi_fu_415_p4) & ap_phi_mux_ref_tmp_2_0_phi_fu_404_p4) & ap_phi_mux_ref_tmp_1_0_phi_fu_393_p4) & ap_phi_mux_ref_tmp_0_0_phi_fu_382_p4);

    output_event_ap_vld_assign_proc : process(trunc_ln20_reg_733, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) and (trunc_ln20_reg_733 = ap_const_lv1_0))) then 
            output_event_ap_vld <= ap_const_logic_1;
        else 
            output_event_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    success <= ap_phi_mux_storemerge_phi_fu_449_p6(0);

    success_ap_vld_assign_proc : process(ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            success_ap_vld <= ap_const_logic_1;
        else 
            success_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    tmp_fu_522_p4 <= g_event_queue_size_V(15 downto 7);
    trunc_ln20_1_fu_508_p1 <= g_event_queue_size_V(7 - 1 downto 0);
    trunc_ln20_2_fu_512_p1 <= g_event_queue_size_V(8 - 1 downto 0);
    trunc_ln20_fu_500_p1 <= input_r_in_sig(1 - 1 downto 0);
    zext_ln587_1_fu_645_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln887_fu_628_p2),64));
    zext_ln587_4_fu_705_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_V_6_fu_698_p3),64));
    zext_ln587_5_fu_658_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_V_2_loc_fu_112),64));
    zext_ln587_fu_538_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(g_event_queue_size_V),64));
    zext_ln886_fu_618_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln886_fu_612_p2),16));
end behav;
