library ieee
use ieee.std_logic1164.all;

entity full_adder is
	port
	(
		a: in STD_LOGIC;
		b: in STD_LOGIC;
		ci: in STD_LOGIC;
		sum: out STD_LOGIC;
		co: out STD_LOGIC		
	);

architecture dataflow of full_adder is
	component half_adder
		port 
		(
			a: in STD_LOGIC; 
			b: in STD_LOGIC;
			ci: in STD_LOGIC;
			co: out STD_LOGIC;
			sum out STD_LOGIC;
			);
	End component half_adder;
	signal so1,co1,co2 : Std_Logicn ;	--定义三个信号变量作为内部的连接线
	begin
		u1: h_adder Port Map (a=>ain,b=>bin,so=>so1,co=>co1);	--例化语句
		u2: h_adder Port Map (a=>so1,b=>cin,so=>sum,co=>co2);
		cout <= co1 or co2;
End Architecture Bhv;