TimeQuest Timing Analyzer report for lab3
Fri Jul 19 10:30:39 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'inst2|video_PLL_inst|altpll_component|pll|clk[0]'
 12. Slow Model Hold: 'inst2|video_PLL_inst|altpll_component|pll|clk[0]'
 13. Slow Model Minimum Pulse Width: 'CLOCK_50'
 14. Slow Model Minimum Pulse Width: 'inst2|video_PLL_inst|altpll_component|pll|clk[0]'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Fast Model Setup Summary
 20. Fast Model Hold Summary
 21. Fast Model Recovery Summary
 22. Fast Model Removal Summary
 23. Fast Model Minimum Pulse Width Summary
 24. Fast Model Setup: 'inst2|video_PLL_inst|altpll_component|pll|clk[0]'
 25. Fast Model Hold: 'inst2|video_PLL_inst|altpll_component|pll|clk[0]'
 26. Fast Model Minimum Pulse Width: 'CLOCK_50'
 27. Fast Model Minimum Pulse Width: 'inst2|video_PLL_inst|altpll_component|pll|clk[0]'
 28. Setup Times
 29. Hold Times
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Multicorner Timing Analysis Summary
 33. Setup Times
 34. Hold Times
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Setup Transfers
 38. Hold Transfers
 39. Report TCCS
 40. Report RSKM
 41. Unconstrained Paths
 42. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; lab3                                                              ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+
; Clock Name                                       ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                             ; Targets                                              ;
+--------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+
; CLOCK_50                                         ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                    ; { CLOCK_50 }                                         ;
; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; inst2|video_PLL_inst|altpll_component|pll|inclk[0] ; { inst2|video_PLL_inst|altpll_component|pll|clk[0] } ;
+--------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                ;
+------------+-----------------+--------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note ;
+------------+-----------------+--------------------------------------------------+------+
; 103.05 MHz ; 103.05 MHz      ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;      ;
+------------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------+
; Slow Model Setup Summary                                                  ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 30.296 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow Model Hold Summary                                                   ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; -2.595 ; -158.859      ;
+--------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                    ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; CLOCK_50                                         ; 10.000 ; 0.000         ;
; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 17.436 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'inst2|video_PLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                               ; To Node                                                              ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 30.296 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2                                                                                    ; inst7                                                                ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -3.789     ; 5.953      ;
; 30.601 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a5                                                                                    ; inst7                                                                ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -3.787     ; 5.650      ;
; 31.609 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0                                                                                    ; inst7                                                                ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -3.782     ; 4.647      ;
; 31.654 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4                                                                                    ; inst7                                                                ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -3.781     ; 4.603      ;
; 32.035 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a6                                                                                    ; inst7                                                                ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -3.787     ; 4.216      ;
; 32.125 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7                                                                                    ; inst7                                                                ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -3.780     ; 4.133      ;
; 32.142 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1                                                                                    ; inst7                                                                ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -3.783     ; 4.113      ;
; 32.304 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|out_address_reg_a[1]                                                                            ; inst7                                                                ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -3.723     ; 4.011      ;
; 32.337 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a3                                                                                    ; inst7                                                                ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -3.784     ; 3.917      ;
; 32.407 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|out_address_reg_a[0]                                                                            ; inst7                                                                ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -3.723     ; 3.908      ;
; 32.937 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[254]                                                                                       ; inst7                                                                ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -3.720     ; 3.381      ;
; 32.995 ; bordas:inst17|estagio:inst|sr:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[254]                                                                                       ; inst7                                                                ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -3.720     ; 3.323      ;
; 33.008 ; bordas:inst17|estagio:inst1|sr3:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                                                       ; inst7                                                                ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -3.720     ; 3.310      ;
; 33.200 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[255]                                                                                       ; inst7                                                                ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -3.720     ; 3.118      ;
; 33.296 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0 ; inst7                                                                ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -3.780     ; 2.962      ;
; 33.362 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[253]                                                                                       ; inst7                                                                ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -3.720     ; 2.956      ;
; 33.525 ; bordas:inst17|estagio:inst|sr:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[253]                                                                                       ; inst7                                                                ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -3.720     ; 2.793      ;
; 33.624 ; bordas:inst17|estagio:inst1|sr3:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                                                       ; inst7                                                                ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -3.720     ; 2.694      ;
; 33.694 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a1 ; inst7                                                                ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -3.780     ; 2.564      ;
; 34.077 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|out_address_reg_a[2]                                                                            ; inst7                                                                ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -3.723     ; 2.238      ;
; 34.497 ; VGA_SYNC:inst2|h_count[4]                                                                                                                                               ; VGA_SYNC:inst2|v_count[4]                                            ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 5.538      ;
; 34.498 ; VGA_SYNC:inst2|h_count[4]                                                                                                                                               ; VGA_SYNC:inst2|v_count[9]                                            ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 5.537      ;
; 34.499 ; VGA_SYNC:inst2|h_count[4]                                                                                                                                               ; VGA_SYNC:inst2|v_count[5]                                            ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 5.536      ;
; 34.499 ; VGA_SYNC:inst2|h_count[4]                                                                                                                                               ; VGA_SYNC:inst2|v_count[7]                                            ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 5.536      ;
; 34.499 ; VGA_SYNC:inst2|h_count[4]                                                                                                                                               ; VGA_SYNC:inst2|v_count[6]                                            ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 5.536      ;
; 34.579 ; VGA_SYNC:inst2|h_count[8]                                                                                                                                               ; VGA_SYNC:inst2|v_count[4]                                            ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 5.456      ;
; 34.580 ; VGA_SYNC:inst2|h_count[8]                                                                                                                                               ; VGA_SYNC:inst2|v_count[9]                                            ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 5.455      ;
; 34.581 ; VGA_SYNC:inst2|h_count[8]                                                                                                                                               ; VGA_SYNC:inst2|v_count[5]                                            ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 5.454      ;
; 34.581 ; VGA_SYNC:inst2|h_count[8]                                                                                                                                               ; VGA_SYNC:inst2|v_count[7]                                            ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 5.454      ;
; 34.581 ; VGA_SYNC:inst2|h_count[8]                                                                                                                                               ; VGA_SYNC:inst2|v_count[6]                                            ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 5.454      ;
; 34.633 ; VGA_SYNC:inst2|h_count[4]                                                                                                                                               ; VGA_SYNC:inst2|v_count[1]                                            ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 5.402      ;
; 34.633 ; VGA_SYNC:inst2|h_count[4]                                                                                                                                               ; VGA_SYNC:inst2|v_count[0]                                            ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 5.402      ;
; 34.645 ; VGA_SYNC:inst2|h_count[3]                                                                                                                                               ; VGA_SYNC:inst2|v_count[4]                                            ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 5.390      ;
; 34.646 ; VGA_SYNC:inst2|h_count[3]                                                                                                                                               ; VGA_SYNC:inst2|v_count[9]                                            ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 5.389      ;
; 34.647 ; VGA_SYNC:inst2|h_count[3]                                                                                                                                               ; VGA_SYNC:inst2|v_count[5]                                            ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 5.388      ;
; 34.647 ; VGA_SYNC:inst2|h_count[3]                                                                                                                                               ; VGA_SYNC:inst2|v_count[7]                                            ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 5.388      ;
; 34.647 ; VGA_SYNC:inst2|h_count[3]                                                                                                                                               ; VGA_SYNC:inst2|v_count[6]                                            ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 5.388      ;
; 34.715 ; VGA_SYNC:inst2|h_count[8]                                                                                                                                               ; VGA_SYNC:inst2|v_count[1]                                            ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 5.320      ;
; 34.715 ; VGA_SYNC:inst2|h_count[8]                                                                                                                                               ; VGA_SYNC:inst2|v_count[0]                                            ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 5.320      ;
; 34.732 ; VGA_SYNC:inst2|h_count[4]                                                                                                                                               ; VGA_SYNC:inst2|v_count[2]                                            ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 5.303      ;
; 34.734 ; VGA_SYNC:inst2|h_count[4]                                                                                                                                               ; VGA_SYNC:inst2|v_count[3]                                            ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 5.301      ;
; 34.781 ; VGA_SYNC:inst2|h_count[3]                                                                                                                                               ; VGA_SYNC:inst2|v_count[1]                                            ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 5.254      ;
; 34.781 ; VGA_SYNC:inst2|h_count[3]                                                                                                                                               ; VGA_SYNC:inst2|v_count[0]                                            ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 5.254      ;
; 34.814 ; VGA_SYNC:inst2|h_count[8]                                                                                                                                               ; VGA_SYNC:inst2|v_count[2]                                            ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 5.221      ;
; 34.816 ; VGA_SYNC:inst2|h_count[8]                                                                                                                                               ; VGA_SYNC:inst2|v_count[3]                                            ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 5.219      ;
; 34.880 ; VGA_SYNC:inst2|h_count[3]                                                                                                                                               ; VGA_SYNC:inst2|v_count[2]                                            ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 5.155      ;
; 34.882 ; VGA_SYNC:inst2|h_count[3]                                                                                                                                               ; VGA_SYNC:inst2|v_count[3]                                            ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 5.153      ;
; 34.979 ; VGA_SYNC:inst2|h_count[7]                                                                                                                                               ; VGA_SYNC:inst2|v_count[4]                                            ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 5.056      ;
; 34.980 ; VGA_SYNC:inst2|h_count[7]                                                                                                                                               ; VGA_SYNC:inst2|v_count[9]                                            ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 5.055      ;
; 34.981 ; VGA_SYNC:inst2|h_count[7]                                                                                                                                               ; VGA_SYNC:inst2|v_count[5]                                            ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 5.054      ;
; 34.981 ; VGA_SYNC:inst2|h_count[7]                                                                                                                                               ; VGA_SYNC:inst2|v_count[7]                                            ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 5.054      ;
; 34.981 ; VGA_SYNC:inst2|h_count[7]                                                                                                                                               ; VGA_SYNC:inst2|v_count[6]                                            ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 5.054      ;
; 35.091 ; VGA_SYNC:inst2|h_count[4]                                                                                                                                               ; VGA_SYNC:inst2|v_count[8]                                            ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 4.944      ;
; 35.115 ; VGA_SYNC:inst2|h_count[7]                                                                                                                                               ; VGA_SYNC:inst2|v_count[1]                                            ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 4.920      ;
; 35.115 ; VGA_SYNC:inst2|h_count[7]                                                                                                                                               ; VGA_SYNC:inst2|v_count[0]                                            ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 4.920      ;
; 35.143 ; VGA_SYNC:inst2|h_count[6]                                                                                                                                               ; VGA_SYNC:inst2|v_count[4]                                            ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 4.892      ;
; 35.144 ; VGA_SYNC:inst2|h_count[6]                                                                                                                                               ; VGA_SYNC:inst2|v_count[9]                                            ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 4.891      ;
; 35.145 ; VGA_SYNC:inst2|h_count[6]                                                                                                                                               ; VGA_SYNC:inst2|v_count[5]                                            ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 4.890      ;
; 35.145 ; VGA_SYNC:inst2|h_count[6]                                                                                                                                               ; VGA_SYNC:inst2|v_count[7]                                            ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 4.890      ;
; 35.145 ; VGA_SYNC:inst2|h_count[6]                                                                                                                                               ; VGA_SYNC:inst2|v_count[6]                                            ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 4.890      ;
; 35.173 ; VGA_SYNC:inst2|h_count[8]                                                                                                                                               ; VGA_SYNC:inst2|v_count[8]                                            ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 4.862      ;
; 35.208 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2                                                                                    ; estagio:inst10|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[255] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.066     ; 4.764      ;
; 35.214 ; VGA_SYNC:inst2|h_count[7]                                                                                                                                               ; VGA_SYNC:inst2|v_count[2]                                            ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 4.821      ;
; 35.216 ; VGA_SYNC:inst2|h_count[7]                                                                                                                                               ; VGA_SYNC:inst2|v_count[3]                                            ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 4.819      ;
; 35.239 ; VGA_SYNC:inst2|h_count[3]                                                                                                                                               ; VGA_SYNC:inst2|v_count[8]                                            ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 4.796      ;
; 35.279 ; VGA_SYNC:inst2|h_count[6]                                                                                                                                               ; VGA_SYNC:inst2|v_count[1]                                            ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 4.756      ;
; 35.279 ; VGA_SYNC:inst2|h_count[6]                                                                                                                                               ; VGA_SYNC:inst2|v_count[0]                                            ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 4.756      ;
; 35.368 ; VGA_SYNC:inst2|h_count[5]                                                                                                                                               ; VGA_SYNC:inst2|v_count[4]                                            ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 4.667      ;
; 35.369 ; VGA_SYNC:inst2|h_count[5]                                                                                                                                               ; VGA_SYNC:inst2|v_count[9]                                            ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 4.666      ;
; 35.370 ; VGA_SYNC:inst2|h_count[5]                                                                                                                                               ; VGA_SYNC:inst2|v_count[5]                                            ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 4.665      ;
; 35.370 ; VGA_SYNC:inst2|h_count[5]                                                                                                                                               ; VGA_SYNC:inst2|v_count[7]                                            ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 4.665      ;
; 35.370 ; VGA_SYNC:inst2|h_count[5]                                                                                                                                               ; VGA_SYNC:inst2|v_count[6]                                            ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 4.665      ;
; 35.378 ; VGA_SYNC:inst2|h_count[6]                                                                                                                                               ; VGA_SYNC:inst2|v_count[2]                                            ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 4.657      ;
; 35.380 ; VGA_SYNC:inst2|h_count[6]                                                                                                                                               ; VGA_SYNC:inst2|v_count[3]                                            ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 4.655      ;
; 35.392 ; VGA_SYNC:inst2|h_count[0]                                                                                                                                               ; VGA_SYNC:inst2|v_count[4]                                            ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 4.643      ;
; 35.393 ; VGA_SYNC:inst2|h_count[0]                                                                                                                                               ; VGA_SYNC:inst2|v_count[9]                                            ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 4.642      ;
; 35.394 ; VGA_SYNC:inst2|h_count[0]                                                                                                                                               ; VGA_SYNC:inst2|v_count[5]                                            ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 4.641      ;
; 35.394 ; VGA_SYNC:inst2|h_count[0]                                                                                                                                               ; VGA_SYNC:inst2|v_count[7]                                            ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 4.641      ;
; 35.394 ; VGA_SYNC:inst2|h_count[0]                                                                                                                                               ; VGA_SYNC:inst2|v_count[6]                                            ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 4.641      ;
; 35.504 ; VGA_SYNC:inst2|h_count[5]                                                                                                                                               ; VGA_SYNC:inst2|v_count[1]                                            ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 4.531      ;
; 35.504 ; VGA_SYNC:inst2|h_count[5]                                                                                                                                               ; VGA_SYNC:inst2|v_count[0]                                            ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 4.531      ;
; 35.507 ; VGA_SYNC:inst2|h_count[1]                                                                                                                                               ; VGA_SYNC:inst2|v_count[4]                                            ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 4.528      ;
; 35.508 ; VGA_SYNC:inst2|h_count[1]                                                                                                                                               ; VGA_SYNC:inst2|v_count[9]                                            ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 4.527      ;
; 35.509 ; VGA_SYNC:inst2|h_count[1]                                                                                                                                               ; VGA_SYNC:inst2|v_count[5]                                            ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 4.526      ;
; 35.509 ; VGA_SYNC:inst2|h_count[1]                                                                                                                                               ; VGA_SYNC:inst2|v_count[7]                                            ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 4.526      ;
; 35.509 ; VGA_SYNC:inst2|h_count[1]                                                                                                                                               ; VGA_SYNC:inst2|v_count[6]                                            ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 4.526      ;
; 35.513 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a5                                                                                    ; estagio:inst10|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[255] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.064     ; 4.461      ;
; 35.528 ; VGA_SYNC:inst2|h_count[0]                                                                                                                                               ; VGA_SYNC:inst2|v_count[1]                                            ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 4.507      ;
; 35.528 ; VGA_SYNC:inst2|h_count[0]                                                                                                                                               ; VGA_SYNC:inst2|v_count[0]                                            ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 4.507      ;
; 35.568 ; VGA_SYNC:inst2|v_count[5]                                                                                                                                               ; VGA_SYNC:inst2|pixel_row[3]                                          ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.001     ; 4.469      ;
; 35.568 ; VGA_SYNC:inst2|v_count[5]                                                                                                                                               ; VGA_SYNC:inst2|pixel_row[2]                                          ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.001     ; 4.469      ;
; 35.568 ; VGA_SYNC:inst2|v_count[5]                                                                                                                                               ; VGA_SYNC:inst2|pixel_row[1]                                          ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.001     ; 4.469      ;
; 35.573 ; VGA_SYNC:inst2|h_count[7]                                                                                                                                               ; VGA_SYNC:inst2|v_count[8]                                            ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 4.462      ;
; 35.603 ; VGA_SYNC:inst2|h_count[5]                                                                                                                                               ; VGA_SYNC:inst2|v_count[2]                                            ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 4.432      ;
; 35.605 ; VGA_SYNC:inst2|h_count[5]                                                                                                                                               ; VGA_SYNC:inst2|v_count[3]                                            ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 4.430      ;
; 35.609 ; VGA_SYNC:inst2|v_count[5]                                                                                                                                               ; VGA_SYNC:inst2|pixel_row[4]                                          ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.002      ; 4.431      ;
; 35.609 ; VGA_SYNC:inst2|v_count[5]                                                                                                                                               ; VGA_SYNC:inst2|pixel_row[6]                                          ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.002      ; 4.431      ;
; 35.609 ; VGA_SYNC:inst2|v_count[5]                                                                                                                                               ; VGA_SYNC:inst2|pixel_row[5]                                          ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.002      ; 4.431      ;
; 35.609 ; VGA_SYNC:inst2|v_count[5]                                                                                                                                               ; VGA_SYNC:inst2|pixel_row[0]                                          ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.002      ; 4.431      ;
; 35.609 ; VGA_SYNC:inst2|v_count[5]                                                                                                                                               ; VGA_SYNC:inst2|pixel_row[7]                                          ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; 0.002      ; 4.431      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'inst2|video_PLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                               ;
+--------+--------------------------------+----------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                                                                                  ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+----------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -2.595 ; VGA_SYNC:inst2|pixel_row[1]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg9  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.798      ; 1.453      ;
; -2.590 ; VGA_SYNC:inst2|pixel_row[0]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg8  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.797      ; 1.457      ;
; -2.571 ; VGA_SYNC:inst2|pixel_column[5] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg5  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.797      ; 1.476      ;
; -2.265 ; VGA_SYNC:inst2|pixel_row[0]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg8  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.795      ; 1.780      ;
; -2.264 ; VGA_SYNC:inst2|pixel_column[1] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a3~porta_address_reg1  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.799      ; 1.785      ;
; -2.262 ; VGA_SYNC:inst2|pixel_column[5] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg5  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.795      ; 1.783      ;
; -2.253 ; VGA_SYNC:inst2|pixel_row[1]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg9  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.800      ; 1.797      ;
; -2.252 ; VGA_SYNC:inst2|pixel_column[7] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a3~porta_address_reg7  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.779      ; 1.777      ;
; -2.252 ; VGA_SYNC:inst2|pixel_column[5] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a3~porta_address_reg5  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.799      ; 1.797      ;
; -2.246 ; VGA_SYNC:inst2|pixel_row[0]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a3~porta_address_reg8  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.799      ; 1.803      ;
; -2.236 ; VGA_SYNC:inst2|pixel_column[7] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg7  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.777      ; 1.791      ;
; -2.236 ; VGA_SYNC:inst2|pixel_row[1]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a3~porta_address_reg9  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.802      ; 1.816      ;
; -2.233 ; VGA_SYNC:inst2|pixel_column[7] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg7  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.778      ; 1.795      ;
; -2.231 ; VGA_SYNC:inst2|pixel_column[7] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4~porta_address_reg7  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.776      ; 1.795      ;
; -2.231 ; VGA_SYNC:inst2|pixel_row[1]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg9  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.801      ; 1.820      ;
; -2.229 ; VGA_SYNC:inst2|pixel_column[5] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4~porta_address_reg5  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.796      ; 1.817      ;
; -2.227 ; VGA_SYNC:inst2|pixel_column[2] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg2  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.798      ; 1.821      ;
; -2.226 ; VGA_SYNC:inst2|pixel_row[0]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg8  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.798      ; 1.822      ;
; -2.225 ; VGA_SYNC:inst2|pixel_row[0]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4~porta_address_reg8  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.796      ; 1.821      ;
; -2.225 ; VGA_SYNC:inst2|pixel_column[1] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg1  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.798      ; 1.823      ;
; -2.224 ; VGA_SYNC:inst2|pixel_row[2]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4~porta_address_reg10 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.799      ; 1.825      ;
; -2.221 ; VGA_SYNC:inst2|pixel_column[5] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg5  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.798      ; 1.827      ;
; -2.214 ; VGA_SYNC:inst2|pixel_column[1] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4~porta_address_reg1  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.796      ; 1.832      ;
; -2.212 ; VGA_SYNC:inst2|pixel_row[1]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4~porta_address_reg9  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.799      ; 1.837      ;
; -2.206 ; VGA_SYNC:inst2|pixel_column[2] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4~porta_address_reg2  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.796      ; 1.840      ;
; -2.204 ; VGA_SYNC:inst2|pixel_row[4]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|address_reg_a[0]                 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.715      ; 1.797      ;
; -2.202 ; VGA_SYNC:inst2|pixel_column[0] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4~porta_address_reg0  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.796      ; 1.844      ;
; -2.200 ; VGA_SYNC:inst2|pixel_row[5]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|address_reg_a[1]                 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.715      ; 1.801      ;
; -2.187 ; VGA_SYNC:inst2|pixel_column[6] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg6  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.795      ; 1.858      ;
; -2.186 ; VGA_SYNC:inst2|pixel_column[6] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a3~porta_address_reg6  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.799      ; 1.863      ;
; -2.186 ; VGA_SYNC:inst2|pixel_column[0] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg0  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.798      ; 1.862      ;
; -2.035 ; VGA_SYNC:inst2|pixel_row[6]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|address_reg_a[2]                 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.715      ; 1.966      ;
; -1.959 ; VGA_SYNC:inst2|pixel_column[7] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg7  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.775      ; 2.066      ;
; -1.954 ; VGA_SYNC:inst2|pixel_column[3] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4~porta_address_reg3  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.776      ; 2.072      ;
; -1.953 ; VGA_SYNC:inst2|pixel_column[6] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4~porta_address_reg6  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.796      ; 2.093      ;
; -1.951 ; VGA_SYNC:inst2|pixel_column[4] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg4  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.778      ; 2.077      ;
; -1.945 ; VGA_SYNC:inst2|pixel_column[6] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg6  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.798      ; 2.103      ;
; -1.933 ; VGA_SYNC:inst2|pixel_column[4] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4~porta_address_reg4  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.776      ; 2.093      ;
; -1.924 ; VGA_SYNC:inst2|pixel_row[3]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg11 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.801      ; 2.127      ;
; -1.900 ; VGA_SYNC:inst2|pixel_row[3]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4~porta_address_reg11 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.799      ; 2.149      ;
; -1.869 ; VGA_SYNC:inst2|pixel_row[2]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg10 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.801      ; 2.182      ;
; -1.853 ; VGA_SYNC:inst2|pixel_column[6] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg6  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.797      ; 2.194      ;
; -1.848 ; VGA_SYNC:inst2|pixel_row[2]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a3~porta_address_reg10 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.802      ; 2.204      ;
; -1.845 ; VGA_SYNC:inst2|pixel_row[2]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg10 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.800      ; 2.205      ;
; -1.844 ; VGA_SYNC:inst2|pixel_column[0] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a3~porta_address_reg0  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.799      ; 2.205      ;
; -1.841 ; VGA_SYNC:inst2|pixel_column[1] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg1  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.795      ; 2.204      ;
; -1.838 ; VGA_SYNC:inst2|pixel_column[1] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg1  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.797      ; 2.209      ;
; -1.831 ; VGA_SYNC:inst2|pixel_column[0] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg0  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.797      ; 2.216      ;
; -1.828 ; VGA_SYNC:inst2|pixel_column[2] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a3~porta_address_reg2  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.799      ; 2.221      ;
; -1.827 ; VGA_SYNC:inst2|pixel_row[2]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg10 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.798      ; 2.221      ;
; -1.823 ; VGA_SYNC:inst2|pixel_column[0] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg0  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.795      ; 2.222      ;
; -1.815 ; VGA_SYNC:inst2|pixel_column[2] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg2  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.797      ; 2.232      ;
; -1.807 ; VGA_SYNC:inst2|pixel_column[2] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg2  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.795      ; 2.238      ;
; -1.747 ; VGA_SYNC:inst2|pixel_column[4] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a5~porta_address_reg4  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.782      ; 2.285      ;
; -1.669 ; VGA_SYNC:inst2|pixel_column[4] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg4  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.784      ; 2.365      ;
; -1.660 ; VGA_SYNC:inst2|pixel_column[4] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a6~porta_address_reg4  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.782      ; 2.372      ;
; -1.625 ; VGA_SYNC:inst2|pixel_row[0]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a6~porta_address_reg8  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.802      ; 2.427      ;
; -1.602 ; VGA_SYNC:inst2|pixel_row[0]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg8  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.804      ; 2.452      ;
; -1.599 ; VGA_SYNC:inst2|pixel_column[3] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg3  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.778      ; 2.429      ;
; -1.577 ; VGA_SYNC:inst2|pixel_row[0]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a5~porta_address_reg8  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.802      ; 2.475      ;
; -1.565 ; VGA_SYNC:inst2|pixel_column[4] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a3~porta_address_reg4  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.779      ; 2.464      ;
; -1.559 ; VGA_SYNC:inst2|pixel_column[3] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg3  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.775      ; 2.466      ;
; -1.545 ; VGA_SYNC:inst2|pixel_column[4] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg4  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.777      ; 2.482      ;
; -1.537 ; VGA_SYNC:inst2|pixel_column[4] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg4  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.775      ; 2.488      ;
; -1.537 ; VGA_SYNC:inst2|pixel_row[3]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a3~porta_address_reg11 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.802      ; 2.515      ;
; -1.535 ; VGA_SYNC:inst2|pixel_row[3]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg11 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.800      ; 2.515      ;
; -1.527 ; VGA_SYNC:inst2|pixel_row[3]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg11 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.798      ; 2.521      ;
; -1.459 ; VGA_SYNC:inst2|pixel_column[3] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a5~porta_address_reg3  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.782      ; 2.573      ;
; -1.444 ; VGA_SYNC:inst2|pixel_row[6]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg11 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.795      ; 2.601      ;
; -1.444 ; VGA_SYNC:inst2|pixel_row[6]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg10 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.795      ; 2.601      ;
; -1.444 ; VGA_SYNC:inst2|pixel_row[6]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg9  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.795      ; 2.601      ;
; -1.444 ; VGA_SYNC:inst2|pixel_row[6]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg8  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.795      ; 2.601      ;
; -1.444 ; VGA_SYNC:inst2|pixel_row[6]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg7  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.795      ; 2.601      ;
; -1.444 ; VGA_SYNC:inst2|pixel_row[6]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg6  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.795      ; 2.601      ;
; -1.444 ; VGA_SYNC:inst2|pixel_row[6]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg5  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.795      ; 2.601      ;
; -1.444 ; VGA_SYNC:inst2|pixel_row[6]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg4  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.795      ; 2.601      ;
; -1.444 ; VGA_SYNC:inst2|pixel_row[6]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg3  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.795      ; 2.601      ;
; -1.444 ; VGA_SYNC:inst2|pixel_row[6]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg2  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.795      ; 2.601      ;
; -1.444 ; VGA_SYNC:inst2|pixel_row[6]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg1  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.795      ; 2.601      ;
; -1.444 ; VGA_SYNC:inst2|pixel_row[6]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg0  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.795      ; 2.601      ;
; -1.409 ; VGA_SYNC:inst2|pixel_row[4]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4~porta_address_reg11 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.796      ; 2.637      ;
; -1.409 ; VGA_SYNC:inst2|pixel_row[4]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4~porta_address_reg10 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.796      ; 2.637      ;
; -1.409 ; VGA_SYNC:inst2|pixel_row[4]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4~porta_address_reg9  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.796      ; 2.637      ;
; -1.409 ; VGA_SYNC:inst2|pixel_row[4]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4~porta_address_reg8  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.796      ; 2.637      ;
; -1.409 ; VGA_SYNC:inst2|pixel_row[4]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4~porta_address_reg7  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.796      ; 2.637      ;
; -1.409 ; VGA_SYNC:inst2|pixel_row[4]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4~porta_address_reg6  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.796      ; 2.637      ;
; -1.409 ; VGA_SYNC:inst2|pixel_row[4]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4~porta_address_reg5  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.796      ; 2.637      ;
; -1.409 ; VGA_SYNC:inst2|pixel_row[4]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4~porta_address_reg4  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.796      ; 2.637      ;
; -1.409 ; VGA_SYNC:inst2|pixel_row[4]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4~porta_address_reg3  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.796      ; 2.637      ;
; -1.409 ; VGA_SYNC:inst2|pixel_row[4]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4~porta_address_reg2  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.796      ; 2.637      ;
; -1.409 ; VGA_SYNC:inst2|pixel_row[4]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4~porta_address_reg1  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.796      ; 2.637      ;
; -1.409 ; VGA_SYNC:inst2|pixel_row[4]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4~porta_address_reg0  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.796      ; 2.637      ;
; -1.361 ; VGA_SYNC:inst2|pixel_column[7] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a6~porta_address_reg7  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.782      ; 2.671      ;
; -1.346 ; VGA_SYNC:inst2|pixel_row[3]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg11 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.807      ; 2.711      ;
; -1.330 ; VGA_SYNC:inst2|pixel_row[5]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg11 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.798      ; 2.718      ;
; -1.330 ; VGA_SYNC:inst2|pixel_row[5]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg10 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.798      ; 2.718      ;
; -1.330 ; VGA_SYNC:inst2|pixel_row[5]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg9  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.798      ; 2.718      ;
; -1.330 ; VGA_SYNC:inst2|pixel_row[5]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg8  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.798      ; 2.718      ;
; -1.330 ; VGA_SYNC:inst2|pixel_row[5]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg7  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.798      ; 2.718      ;
; -1.330 ; VGA_SYNC:inst2|pixel_row[5]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg6  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 3.798      ; 2.718      ;
+--------+--------------------------------+----------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                             ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout                                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout                                   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|inclk[0] ;
; 17.369 ; 20.000       ; 2.631          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                           ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'inst2|video_PLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0                    ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0                    ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_address_reg4 ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_address_reg4 ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_address_reg5 ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_address_reg5 ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_address_reg6 ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_address_reg6 ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_address_reg7 ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_address_reg7 ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_datain_reg8  ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_datain_reg8  ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_datain_reg9  ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_datain_reg9  ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg4 ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg4 ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg5 ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg5 ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg6 ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg6 ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg7 ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg7 ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a1                    ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a1                    ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a2                    ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a2                    ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a3                    ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a3                    ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a4                    ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a4                    ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a5                    ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a5                    ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a6                    ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a6                    ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a7                    ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a7                    ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a8                    ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a8                    ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a8~porta_memory_reg0  ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a8~porta_memory_reg0  ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a9                    ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a9                    ;
; 17.436 ; 20.000       ; 2.564          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a9~porta_memory_reg0  ;
; 17.436 ; 20.000       ; 2.564          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a9~porta_memory_reg0  ;
; 17.686 ; 20.000       ; 2.314          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0                                                                                                       ;
; 17.686 ; 20.000       ; 2.314          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0                                                                                                       ;
; 17.686 ; 20.000       ; 2.314          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg0                                                                                    ;
; 17.686 ; 20.000       ; 2.314          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg0                                                                                    ;
; 17.686 ; 20.000       ; 2.314          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg1                                                                                    ;
; 17.686 ; 20.000       ; 2.314          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg1                                                                                    ;
; 17.686 ; 20.000       ; 2.314          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg10                                                                                   ;
; 17.686 ; 20.000       ; 2.314          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg10                                                                                   ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                            ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; SW[*]     ; CLOCK_50   ; 4.177 ; 4.177 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 4.177 ; 4.177 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                               ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; SW[*]     ; CLOCK_50   ; -3.093 ; -3.093 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -3.093 ; -3.093 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 4.169 ; 4.169 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 4.169 ; 4.169 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 4.793 ; 4.793 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 4.793 ; 4.793 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 4.471 ; 4.471 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 6.125 ; 6.125 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 6.125 ; 6.125 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 5.537 ; 5.537 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 4.169 ; 4.169 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 4.169 ; 4.169 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 4.793 ; 4.793 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 4.793 ; 4.793 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 4.471 ; 4.471 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 6.125 ; 6.125 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 6.125 ; 6.125 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 5.537 ; 5.537 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------+
; Fast Model Setup Summary                                                  ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 35.794 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast Model Hold Summary                                                   ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; -1.550 ; -113.656      ;
+--------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                    ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; CLOCK_50                                         ; 10.000 ; 0.000         ;
; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 17.873 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'inst2|video_PLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                  ; To Node                                                                                                                                                                                   ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 35.794 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2                                                                                                       ; inst7                                                                                                                                                                                     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -2.018     ; 2.220      ;
; 35.897 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a5                                                                                                       ; inst7                                                                                                                                                                                     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -2.016     ; 2.119      ;
; 36.275 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0                                                                                                       ; inst7                                                                                                                                                                                     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -2.012     ; 1.745      ;
; 36.311 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4                                                                                                       ; inst7                                                                                                                                                                                     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -2.011     ; 1.710      ;
; 36.366 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a6                                                                                                       ; inst7                                                                                                                                                                                     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -2.016     ; 1.650      ;
; 36.437 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7                                                                                                       ; inst7                                                                                                                                                                                     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -2.011     ; 1.584      ;
; 36.470 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1                                                                                                       ; inst7                                                                                                                                                                                     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -2.013     ; 1.549      ;
; 36.529 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a3                                                                                                       ; inst7                                                                                                                                                                                     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -2.014     ; 1.489      ;
; 36.580 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|out_address_reg_a[1]                                                                                               ; inst7                                                                                                                                                                                     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -1.961     ; 1.491      ;
; 36.616 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|out_address_reg_a[0]                                                                                               ; inst7                                                                                                                                                                                     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -1.961     ; 1.455      ;
; 36.796 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[254]                                                                                                          ; inst7                                                                                                                                                                                     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -1.958     ; 1.278      ;
; 36.809 ; bordas:inst17|estagio:inst|sr:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[254]                                                                                                          ; inst7                                                                                                                                                                                     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -1.958     ; 1.265      ;
; 36.813 ; bordas:inst17|estagio:inst1|sr3:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                                                                                          ; inst7                                                                                                                                                                                     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -1.958     ; 1.261      ;
; 36.886 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0                    ; inst7                                                                                                                                                                                     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -2.009     ; 1.137      ;
; 36.893 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[255]                                                                                                          ; inst7                                                                                                                                                                                     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -1.958     ; 1.181      ;
; 36.953 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[253]                                                                                                          ; inst7                                                                                                                                                                                     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -1.958     ; 1.121      ;
; 37.020 ; bordas:inst17|estagio:inst|sr:inst3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[253]                                                                                                          ; inst7                                                                                                                                                                                     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -1.958     ; 1.054      ;
; 37.040 ; bordas:inst17|estagio:inst1|sr3:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                                                                                          ; inst7                                                                                                                                                                                     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -1.958     ; 1.034      ;
; 37.045 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a1                    ; inst7                                                                                                                                                                                     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -2.009     ; 0.978      ;
; 37.208 ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|out_address_reg_a[2]                                                                                               ; inst7                                                                                                                                                                                     ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -1.961     ; 0.863      ;
; 37.540 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_memory_reg0 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.017     ; 2.442      ;
; 37.540 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_datain_reg1  ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a1~porta_memory_reg0 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.017     ; 2.442      ;
; 37.540 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_datain_reg2  ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a2~porta_memory_reg0 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.017     ; 2.442      ;
; 37.540 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_datain_reg3  ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a3~porta_memory_reg0 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.017     ; 2.442      ;
; 37.540 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_datain_reg4  ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a4~porta_memory_reg0 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.017     ; 2.442      ;
; 37.540 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_datain_reg5  ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a5~porta_memory_reg0 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.017     ; 2.442      ;
; 37.540 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_datain_reg6  ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a6~porta_memory_reg0 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.017     ; 2.442      ;
; 37.540 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_datain_reg7  ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a7~porta_memory_reg0 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.017     ; 2.442      ;
; 37.540 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_datain_reg8  ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a8~porta_memory_reg0 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.017     ; 2.442      ;
; 37.540 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_datain_reg9  ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a9~porta_memory_reg0 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.017     ; 2.442      ;
; 37.916 ; VGA_SYNC:inst2|h_count[4]                                                                                                                                                                  ; VGA_SYNC:inst2|v_count[1]                                                                                                                                                                 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 2.113      ;
; 37.916 ; VGA_SYNC:inst2|h_count[4]                                                                                                                                                                  ; VGA_SYNC:inst2|v_count[0]                                                                                                                                                                 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 2.113      ;
; 37.965 ; VGA_SYNC:inst2|h_count[8]                                                                                                                                                                  ; VGA_SYNC:inst2|v_count[1]                                                                                                                                                                 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 2.064      ;
; 37.965 ; VGA_SYNC:inst2|h_count[8]                                                                                                                                                                  ; VGA_SYNC:inst2|v_count[0]                                                                                                                                                                 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 2.064      ;
; 37.968 ; VGA_SYNC:inst2|h_count[4]                                                                                                                                                                  ; VGA_SYNC:inst2|v_count[4]                                                                                                                                                                 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.002     ; 2.062      ;
; 37.969 ; VGA_SYNC:inst2|h_count[4]                                                                                                                                                                  ; VGA_SYNC:inst2|v_count[7]                                                                                                                                                                 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.002     ; 2.061      ;
; 37.970 ; VGA_SYNC:inst2|h_count[4]                                                                                                                                                                  ; VGA_SYNC:inst2|v_count[5]                                                                                                                                                                 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.002     ; 2.060      ;
; 37.970 ; VGA_SYNC:inst2|h_count[4]                                                                                                                                                                  ; VGA_SYNC:inst2|v_count[9]                                                                                                                                                                 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.002     ; 2.060      ;
; 37.970 ; VGA_SYNC:inst2|h_count[4]                                                                                                                                                                  ; VGA_SYNC:inst2|v_count[6]                                                                                                                                                                 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.002     ; 2.060      ;
; 37.985 ; VGA_SYNC:inst2|h_count[3]                                                                                                                                                                  ; VGA_SYNC:inst2|v_count[1]                                                                                                                                                                 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 2.044      ;
; 37.985 ; VGA_SYNC:inst2|h_count[3]                                                                                                                                                                  ; VGA_SYNC:inst2|v_count[0]                                                                                                                                                                 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.003     ; 2.044      ;
; 38.017 ; VGA_SYNC:inst2|h_count[8]                                                                                                                                                                  ; VGA_SYNC:inst2|v_count[4]                                                                                                                                                                 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.002     ; 2.013      ;
; 38.018 ; VGA_SYNC:inst2|h_count[8]                                                                                                                                                                  ; VGA_SYNC:inst2|v_count[7]                                                                                                                                                                 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.002     ; 2.012      ;
; 38.019 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg0 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a9                   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg1 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a9                   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg2 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a9                   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg3 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a9                   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg4 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a9                   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg5 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a9                   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg6 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a9                   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg7 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a9                   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg0 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a8                   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg1 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a8                   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg2 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a8                   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg3 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a8                   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg4 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a8                   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg5 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a8                   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg6 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a8                   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg7 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a8                   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg0 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a7                   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg1 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a7                   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg2 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a7                   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg3 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a7                   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg4 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a7                   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg5 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a7                   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg6 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a7                   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg7 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a7                   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg0 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a6                   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg1 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a6                   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg2 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a6                   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg3 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a6                   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg4 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a6                   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg5 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a6                   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg6 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a6                   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg7 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a6                   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg0 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a5                   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg1 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a5                   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg2 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a5                   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg3 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a5                   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg4 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a5                   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg5 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a5                   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg6 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a5                   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg7 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a5                   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg0 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a4                   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg1 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a4                   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg2 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a4                   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg3 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a4                   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg4 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a4                   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg5 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a4                   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg6 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a4                   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg7 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a4                   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg0 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a3                   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg1 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a3                   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg2 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a3                   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg3 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a3                   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg4 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a3                   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg5 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a3                   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg6 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a3                   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg7 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a3                   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
; 38.019 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg0 ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a2                   ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 40.000       ; -0.020     ; 1.960      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'inst2|video_PLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                               ;
+--------+--------------------------------+----------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                                                                                  ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+----------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -1.550 ; VGA_SYNC:inst2|pixel_row[1]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg9  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.024      ; 0.612      ;
; -1.544 ; VGA_SYNC:inst2|pixel_row[0]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg8  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.023      ; 0.617      ;
; -1.535 ; VGA_SYNC:inst2|pixel_column[5] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg5  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.023      ; 0.626      ;
; -1.428 ; VGA_SYNC:inst2|pixel_row[1]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg9  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.025      ; 0.735      ;
; -1.426 ; VGA_SYNC:inst2|pixel_column[1] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a3~porta_address_reg1  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.025      ; 0.737      ;
; -1.425 ; VGA_SYNC:inst2|pixel_column[5] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg5  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.022      ; 0.735      ;
; -1.425 ; VGA_SYNC:inst2|pixel_column[7] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a3~porta_address_reg7  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.014      ; 0.727      ;
; -1.424 ; VGA_SYNC:inst2|pixel_row[0]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg8  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.022      ; 0.736      ;
; -1.419 ; VGA_SYNC:inst2|pixel_row[0]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a3~porta_address_reg8  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.025      ; 0.744      ;
; -1.419 ; VGA_SYNC:inst2|pixel_column[5] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a3~porta_address_reg5  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.025      ; 0.744      ;
; -1.414 ; VGA_SYNC:inst2|pixel_row[1]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a3~porta_address_reg9  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.027      ; 0.751      ;
; -1.405 ; VGA_SYNC:inst2|pixel_column[7] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg7  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.013      ; 0.746      ;
; -1.403 ; VGA_SYNC:inst2|pixel_row[1]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg9  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.026      ; 0.761      ;
; -1.400 ; VGA_SYNC:inst2|pixel_column[7] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4~porta_address_reg7  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.011      ; 0.749      ;
; -1.399 ; VGA_SYNC:inst2|pixel_row[0]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg8  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.024      ; 0.763      ;
; -1.397 ; VGA_SYNC:inst2|pixel_column[7] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg7  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.012      ; 0.753      ;
; -1.395 ; VGA_SYNC:inst2|pixel_column[1] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg1  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.024      ; 0.767      ;
; -1.394 ; VGA_SYNC:inst2|pixel_row[0]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4~porta_address_reg8  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.022      ; 0.766      ;
; -1.394 ; VGA_SYNC:inst2|pixel_column[5] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4~porta_address_reg5  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.022      ; 0.766      ;
; -1.394 ; VGA_SYNC:inst2|pixel_column[5] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg5  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.024      ; 0.768      ;
; -1.394 ; VGA_SYNC:inst2|pixel_column[2] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg2  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.024      ; 0.768      ;
; -1.391 ; VGA_SYNC:inst2|pixel_row[2]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4~porta_address_reg10 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.024      ; 0.771      ;
; -1.391 ; VGA_SYNC:inst2|pixel_row[1]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4~porta_address_reg9  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.024      ; 0.771      ;
; -1.384 ; VGA_SYNC:inst2|pixel_column[1] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4~porta_address_reg1  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.022      ; 0.776      ;
; -1.380 ; VGA_SYNC:inst2|pixel_column[2] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4~porta_address_reg2  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.022      ; 0.780      ;
; -1.379 ; VGA_SYNC:inst2|pixel_column[6] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a3~porta_address_reg6  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.025      ; 0.784      ;
; -1.377 ; VGA_SYNC:inst2|pixel_column[6] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg6  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.022      ; 0.783      ;
; -1.377 ; VGA_SYNC:inst2|pixel_column[0] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4~porta_address_reg0  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.022      ; 0.783      ;
; -1.370 ; VGA_SYNC:inst2|pixel_column[0] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg0  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.024      ; 0.792      ;
; -1.366 ; VGA_SYNC:inst2|pixel_row[4]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|address_reg_a[0]                 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.954      ; 0.740      ;
; -1.365 ; VGA_SYNC:inst2|pixel_row[5]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|address_reg_a[1]                 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.954      ; 0.741      ;
; -1.308 ; VGA_SYNC:inst2|pixel_column[7] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg7  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.011      ; 0.841      ;
; -1.295 ; VGA_SYNC:inst2|pixel_column[4] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg4  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.013      ; 0.856      ;
; -1.292 ; VGA_SYNC:inst2|pixel_column[6] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4~porta_address_reg6  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.022      ; 0.868      ;
; -1.292 ; VGA_SYNC:inst2|pixel_column[3] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4~porta_address_reg3  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.011      ; 0.857      ;
; -1.290 ; VGA_SYNC:inst2|pixel_column[6] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg6  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.024      ; 0.872      ;
; -1.282 ; VGA_SYNC:inst2|pixel_column[4] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4~porta_address_reg4  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.011      ; 0.867      ;
; -1.275 ; VGA_SYNC:inst2|pixel_row[3]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg11 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.026      ; 0.889      ;
; -1.266 ; VGA_SYNC:inst2|pixel_row[6]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|address_reg_a[2]                 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.954      ; 0.840      ;
; -1.264 ; VGA_SYNC:inst2|pixel_row[2]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg10 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.026      ; 0.900      ;
; -1.259 ; VGA_SYNC:inst2|pixel_row[3]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4~porta_address_reg11 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.024      ; 0.903      ;
; -1.256 ; VGA_SYNC:inst2|pixel_column[6] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg6  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.023      ; 0.905      ;
; -1.242 ; VGA_SYNC:inst2|pixel_row[2]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a3~porta_address_reg10 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.027      ; 0.923      ;
; -1.236 ; VGA_SYNC:inst2|pixel_row[2]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg10 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.025      ; 0.927      ;
; -1.230 ; VGA_SYNC:inst2|pixel_column[0] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a3~porta_address_reg0  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.025      ; 0.933      ;
; -1.226 ; VGA_SYNC:inst2|pixel_column[1] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg1  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.023      ; 0.935      ;
; -1.225 ; VGA_SYNC:inst2|pixel_row[2]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg10 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.024      ; 0.937      ;
; -1.225 ; VGA_SYNC:inst2|pixel_column[1] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg1  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.022      ; 0.935      ;
; -1.222 ; VGA_SYNC:inst2|pixel_column[2] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a3~porta_address_reg2  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.025      ; 0.941      ;
; -1.219 ; VGA_SYNC:inst2|pixel_column[0] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg0  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.023      ; 0.942      ;
; -1.213 ; VGA_SYNC:inst2|pixel_column[0] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg0  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.022      ; 0.947      ;
; -1.210 ; VGA_SYNC:inst2|pixel_column[2] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg2  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.023      ; 0.951      ;
; -1.204 ; VGA_SYNC:inst2|pixel_column[2] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg2  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.022      ; 0.956      ;
; -1.178 ; VGA_SYNC:inst2|pixel_column[4] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a5~porta_address_reg4  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.016      ; 0.976      ;
; -1.157 ; VGA_SYNC:inst2|pixel_column[3] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg3  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.013      ; 0.994      ;
; -1.137 ; VGA_SYNC:inst2|pixel_column[4] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg4  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.018      ; 1.019      ;
; -1.131 ; VGA_SYNC:inst2|pixel_column[4] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a3~porta_address_reg4  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.014      ; 1.021      ;
; -1.128 ; VGA_SYNC:inst2|pixel_column[4] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a6~porta_address_reg4  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.016      ; 1.026      ;
; -1.122 ; VGA_SYNC:inst2|pixel_column[3] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg3  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.011      ; 1.027      ;
; -1.118 ; VGA_SYNC:inst2|pixel_column[3] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a5~porta_address_reg3  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.016      ; 1.036      ;
; -1.117 ; VGA_SYNC:inst2|pixel_row[0]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a6~porta_address_reg8  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.027      ; 1.048      ;
; -1.115 ; VGA_SYNC:inst2|pixel_column[4] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg4  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.012      ; 1.035      ;
; -1.115 ; VGA_SYNC:inst2|pixel_row[3]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a3~porta_address_reg11 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.027      ; 1.050      ;
; -1.109 ; VGA_SYNC:inst2|pixel_column[4] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg4  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.011      ; 1.040      ;
; -1.108 ; VGA_SYNC:inst2|pixel_row[3]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg11 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.025      ; 1.055      ;
; -1.101 ; VGA_SYNC:inst2|pixel_row[3]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg11 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.024      ; 1.061      ;
; -1.091 ; VGA_SYNC:inst2|pixel_row[0]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg8  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.029      ; 1.076      ;
; -1.085 ; VGA_SYNC:inst2|pixel_row[0]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a5~porta_address_reg8  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.027      ; 1.080      ;
; -1.023 ; VGA_SYNC:inst2|pixel_column[3] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a3~porta_address_reg3  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.014      ; 1.129      ;
; -1.017 ; VGA_SYNC:inst2|pixel_row[3]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg11 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.031      ; 1.152      ;
; -1.013 ; VGA_SYNC:inst2|pixel_column[7] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a6~porta_address_reg7  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.016      ; 1.141      ;
; -1.005 ; VGA_SYNC:inst2|pixel_column[3] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg3  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.012      ; 1.145      ;
; -0.999 ; VGA_SYNC:inst2|pixel_row[6]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg11 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.022      ; 1.161      ;
; -0.999 ; VGA_SYNC:inst2|pixel_row[6]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg10 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.022      ; 1.161      ;
; -0.999 ; VGA_SYNC:inst2|pixel_row[6]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg9  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.022      ; 1.161      ;
; -0.999 ; VGA_SYNC:inst2|pixel_row[6]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg8  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.022      ; 1.161      ;
; -0.999 ; VGA_SYNC:inst2|pixel_row[6]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg7  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.022      ; 1.161      ;
; -0.999 ; VGA_SYNC:inst2|pixel_row[6]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg6  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.022      ; 1.161      ;
; -0.999 ; VGA_SYNC:inst2|pixel_row[6]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg5  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.022      ; 1.161      ;
; -0.999 ; VGA_SYNC:inst2|pixel_row[6]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg4  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.022      ; 1.161      ;
; -0.999 ; VGA_SYNC:inst2|pixel_row[6]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg3  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.022      ; 1.161      ;
; -0.999 ; VGA_SYNC:inst2|pixel_row[6]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg2  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.022      ; 1.161      ;
; -0.999 ; VGA_SYNC:inst2|pixel_row[6]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg1  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.022      ; 1.161      ;
; -0.999 ; VGA_SYNC:inst2|pixel_row[6]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a7~porta_address_reg0  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.022      ; 1.161      ;
; -0.972 ; VGA_SYNC:inst2|pixel_row[4]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4~porta_address_reg11 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.022      ; 1.188      ;
; -0.972 ; VGA_SYNC:inst2|pixel_row[4]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4~porta_address_reg10 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.022      ; 1.188      ;
; -0.972 ; VGA_SYNC:inst2|pixel_row[4]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4~porta_address_reg9  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.022      ; 1.188      ;
; -0.972 ; VGA_SYNC:inst2|pixel_row[4]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4~porta_address_reg8  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.022      ; 1.188      ;
; -0.972 ; VGA_SYNC:inst2|pixel_row[4]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4~porta_address_reg7  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.022      ; 1.188      ;
; -0.972 ; VGA_SYNC:inst2|pixel_row[4]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4~porta_address_reg6  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.022      ; 1.188      ;
; -0.972 ; VGA_SYNC:inst2|pixel_row[4]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4~porta_address_reg5  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.022      ; 1.188      ;
; -0.972 ; VGA_SYNC:inst2|pixel_row[4]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4~porta_address_reg4  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.022      ; 1.188      ;
; -0.972 ; VGA_SYNC:inst2|pixel_row[4]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4~porta_address_reg3  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.022      ; 1.188      ;
; -0.972 ; VGA_SYNC:inst2|pixel_row[4]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4~porta_address_reg2  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.022      ; 1.188      ;
; -0.972 ; VGA_SYNC:inst2|pixel_row[4]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4~porta_address_reg1  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.022      ; 1.188      ;
; -0.972 ; VGA_SYNC:inst2|pixel_row[4]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a4~porta_address_reg0  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.022      ; 1.188      ;
; -0.968 ; VGA_SYNC:inst2|pixel_column[3] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a2~porta_address_reg3  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.018      ; 1.188      ;
; -0.952 ; VGA_SYNC:inst2|pixel_column[3] ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a6~porta_address_reg3  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.016      ; 1.202      ;
; -0.926 ; VGA_SYNC:inst2|pixel_row[5]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg11 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.024      ; 1.236      ;
; -0.926 ; VGA_SYNC:inst2|pixel_row[5]    ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a1~porta_address_reg10 ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.024      ; 1.236      ;
+--------+--------------------------------+----------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                             ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout                                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout                                   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|inclk[0] ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                           ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'inst2|video_PLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0                    ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0                    ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_address_reg4 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_address_reg4 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_address_reg5 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_address_reg5 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_address_reg6 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_address_reg6 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_address_reg7 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_address_reg7 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_datain_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_datain_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_datain_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_datain_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg4 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg4 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg5 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg5 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg6 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg6 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg7 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a0~portb_address_reg7 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a1                    ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a1                    ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a2                    ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a2                    ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a3                    ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a3                    ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a4                    ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a4                    ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a5                    ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a5                    ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a6                    ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a6                    ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a7                    ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a7                    ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a8                    ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a8                    ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a8~porta_memory_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a8~porta_memory_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a9                    ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a9                    ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a9~porta_memory_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; bordas:inst17|estagio:inst1|sr:inst|lpm_shiftreg:LPM_SHIFTREG_component|altshift_taps:dffs_rtl_0|shift_taps_s4m:auto_generated|altsyncram_sf81:altsyncram2|ram_block3a9~porta_memory_reg0  ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0                                                                                                       ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0                                                                                                       ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg0                                                                                    ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg0                                                                                    ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg1                                                                                    ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg1                                                                                    ;
; 18.077 ; 20.000       ; 1.923          ; High Pulse Width ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg10                                                                                   ;
; 18.077 ; 20.000       ; 1.923          ; Low Pulse Width  ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; MM:inst3|altsyncram:altsyncram_component|altsyncram_q771:auto_generated|ram_block1a0~porta_address_reg10                                                                                   ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                            ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; SW[*]     ; CLOCK_50   ; 2.116 ; 2.116 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 2.116 ; 2.116 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                               ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; SW[*]     ; CLOCK_50   ; -1.687 ; -1.687 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -1.687 ; -1.687 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 1.723 ; 1.723 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 1.723 ; 1.723 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 1.989 ; 1.989 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 1.989 ; 1.989 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 1.856 ; 1.856 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 2.513 ; 2.513 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 2.513 ; 2.513 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 2.286 ; 2.286 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 1.723 ; 1.723 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 1.723 ; 1.723 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 1.989 ; 1.989 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 1.989 ; 1.989 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 1.856 ; 1.856 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 2.513 ; 2.513 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 2.513 ; 2.513 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 2.286 ; 2.286 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                              ;
+---------------------------------------------------+--------+----------+----------+---------+---------------------+
; Clock                                             ; Setup  ; Hold     ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------+--------+----------+----------+---------+---------------------+
; Worst-case Slack                                  ; 30.296 ; -2.595   ; N/A      ; N/A     ; 10.000              ;
;  CLOCK_50                                         ; N/A    ; N/A      ; N/A      ; N/A     ; 10.000              ;
;  inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 30.296 ; -2.595   ; N/A      ; N/A     ; 17.436              ;
; Design-wide TNS                                   ; 0.0    ; -158.859 ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                         ; N/A    ; N/A      ; N/A      ; N/A     ; 0.000               ;
;  inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 0.000  ; -158.859 ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------+--------+----------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                            ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; SW[*]     ; CLOCK_50   ; 4.177 ; 4.177 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 4.177 ; 4.177 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                               ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; SW[*]     ; CLOCK_50   ; -1.687 ; -1.687 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -1.687 ; -1.687 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 4.169 ; 4.169 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 4.169 ; 4.169 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 4.793 ; 4.793 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 4.793 ; 4.793 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 4.471 ; 4.471 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 6.125 ; 6.125 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 6.125 ; 6.125 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 5.537 ; 5.537 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 1.723 ; 1.723 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 1.723 ; 1.723 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 1.989 ; 1.989 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 1.989 ; 1.989 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 1.856 ; 1.856 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 2.513 ; 2.513 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 2.513 ; 2.513 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 2.286 ; 2.286 ; Rise       ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                 ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 1697     ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                  ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; inst2|video_PLL_inst|altpll_component|pll|clk[0] ; 1697     ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 1     ; 1    ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 5     ; 5    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Jul 19 10:30:39 2024
Info: Command: quartus_sta lab3 -c lab3
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'lab3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {inst2|video_PLL_inst|altpll_component|pll|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {inst2|video_PLL_inst|altpll_component|pll|clk[0]} {inst2|video_PLL_inst|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 30.296
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    30.296         0.000 inst2|video_PLL_inst|altpll_component|pll|clk[0] 
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case hold slack is -2.595
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.595      -158.859 inst2|video_PLL_inst|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 10.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    10.000         0.000 CLOCK_50 
    Info (332119):    17.436         0.000 inst2|video_PLL_inst|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 35.794
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    35.794         0.000 inst2|video_PLL_inst|altpll_component|pll|clk[0] 
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case hold slack is -1.550
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.550      -113.656 inst2|video_PLL_inst|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 10.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    10.000         0.000 CLOCK_50 
    Info (332119):    17.873         0.000 inst2|video_PLL_inst|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4554 megabytes
    Info: Processing ended: Fri Jul 19 10:30:39 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


