# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 22
attribute \dynports 1
attribute \src "dut.sv:2.1-27.10"
attribute \top 1
module \function_arith
  parameter \WIDTH 8
  wire width 8 $auto$expression.cpp:2072:import_operation$14
  wire width 8 $auto$rtlil.cc:3006:And$17
  wire width 8 $auto$rtlil.cc:3007:Or$19
  attribute \src "dut.sv:5.30-5.31"
  wire width 8 input 1 \a
  attribute \src "dut.sv:6.30-6.31"
  wire width 8 input 2 \b
  attribute \src "dut.sv:7.30-7.31"
  wire width 8 input 3 \c
  attribute \nosync 1
  attribute \src "dut.sv:25.18-25.37"
  wire width 8 \func_arith$func$dut.sv:25$2.temp
  attribute \src "dut.sv:8.30-8.33"
  wire width 8 output 4 \out
  cell $and $and$dut.sv:19$16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A \a
    connect \B \b
    connect \Y $auto$rtlil.cc:3006:And$17
  end
  cell $or $or$dut.sv:19$18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A { $auto$rtlil.cc:3007:Or$19 [7] $auto$expression.cpp:2072:import_operation$14 [7:1] }
    connect \B $auto$rtlil.cc:3006:And$17
    connect \Y { $auto$rtlil.cc:3007:Or$19 [7] $auto$expression.cpp:2072:import_operation$14 [7:1] }
  end
  cell $xor $xor$dut.sv:20$20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A { $auto$rtlil.cc:3007:Or$19 [7] $auto$expression.cpp:2072:import_operation$14 [7:1] }
    connect \B \c
    connect \Y \out
  end
  connect $auto$expression.cpp:2072:import_operation$14 [0] 1'0
  connect $auto$rtlil.cc:3007:Or$19 [6:0] $auto$expression.cpp:2072:import_operation$14 [7:1]
  connect \func_arith$func$dut.sv:25$2.temp 8'x
end
