TimeQuest Timing Analyzer report for Mod_Teste
Thu Jun 01 14:20:23 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'divfreq50MHz_100Hz:divfreq|out_100Hz'
 12. Slow Model Setup: 'CLOCK_50'
 13. Slow Model Setup: 'RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0'
 14. Slow Model Hold: 'RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0'
 15. Slow Model Hold: 'CLOCK_50'
 16. Slow Model Hold: 'divfreq50MHz_100Hz:divfreq|out_100Hz'
 17. Slow Model Minimum Pulse Width: 'CLOCK_50'
 18. Slow Model Minimum Pulse Width: 'RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0'
 19. Slow Model Minimum Pulse Width: 'divfreq50MHz_100Hz:divfreq|out_100Hz'
 20. Setup Times
 21. Hold Times
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Fast Model Setup Summary
 25. Fast Model Hold Summary
 26. Fast Model Recovery Summary
 27. Fast Model Removal Summary
 28. Fast Model Minimum Pulse Width Summary
 29. Fast Model Setup: 'divfreq50MHz_100Hz:divfreq|out_100Hz'
 30. Fast Model Setup: 'CLOCK_50'
 31. Fast Model Setup: 'RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0'
 32. Fast Model Hold: 'RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0'
 33. Fast Model Hold: 'CLOCK_50'
 34. Fast Model Hold: 'divfreq50MHz_100Hz:divfreq|out_100Hz'
 35. Fast Model Minimum Pulse Width: 'CLOCK_50'
 36. Fast Model Minimum Pulse Width: 'divfreq50MHz_100Hz:divfreq|out_100Hz'
 37. Fast Model Minimum Pulse Width: 'RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0'
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Multicorner Timing Analysis Summary
 43. Setup Times
 44. Hold Times
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Setup Transfers
 48. Hold Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Mod_Teste                                                         ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                     ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------------------------------------------------+
; CLOCK_50                                                                                                       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                                                                                                       ;
; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divfreq50MHz_100Hz:divfreq|out_100Hz }                                                                           ;
; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 } ;
+----------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                                                 ;
+------------+-----------------+----------------------------------------------------------------------------------------------------------------+-------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                     ; Note                    ;
+------------+-----------------+----------------------------------------------------------------------------------------------------------------+-------------------------+
; INF MHz    ; 128.83 MHz      ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; limit due to hold check ;
; 84.84 MHz  ; 84.84 MHz       ; CLOCK_50                                                                                                       ;                         ;
; 104.94 MHz ; 104.94 MHz      ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ;                         ;
+------------+-----------------+----------------------------------------------------------------------------------------------------------------+-------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                          ; Slack   ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------+---------+---------------+
; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; -12.096 ; -833.315      ;
; CLOCK_50                                                                                                       ; -11.792 ; -333.252      ;
; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -2.705  ; -14.639       ;
+----------------------------------------------------------------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------+--------+---------------+
; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -3.881 ; -28.842       ;
; CLOCK_50                                                                                                       ; -2.542 ; -2.542        ;
; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; 1.553  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                                       ; -2.000 ; -224.916      ;
; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.770 ; -25.942       ;
; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; -0.500 ; -72.000       ;
+----------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'divfreq50MHz_100Hz:divfreq|out_100Hz'                                                                                                                                                                                                                              ;
+---------+-------------------------------------+--------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack   ; From Node                           ; To Node                              ; Launch Clock                                                                                                   ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------+--------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; -12.096 ; UnidadeDeControle:udc|ULAControl[2] ; banco_regs:banco|regs[4][7]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.107     ; 7.525      ;
; -12.092 ; UnidadeDeControle:udc|ULASrc        ; banco_regs:banco|regs[3][5]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.202     ; 7.426      ;
; -12.059 ; UnidadeDeControle:udc|ULAControl[2] ; banco_regs:banco|regs[5][7]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.107     ; 7.488      ;
; -12.057 ; UnidadeDeControle:udc|ULAControl[2] ; banco_regs:banco|regs[7][7]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.110     ; 7.483      ;
; -12.055 ; UnidadeDeControle:udc|ULAControl[2] ; banco_regs:banco|regs[6][7]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.110     ; 7.481      ;
; -12.005 ; UnidadeDeControle:udc|ULASrc        ; banco_regs:banco|regs[5][5]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.202     ; 7.339      ;
; -11.973 ; UnidadeDeControle:udc|ULAControl[2] ; banco_regs:banco|regs[4][4]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.109     ; 7.400      ;
; -11.970 ; UnidadeDeControle:udc|ULAControl[2] ; banco_regs:banco|regs[5][4]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.109     ; 7.397      ;
; -11.958 ; UnidadeDeControle:udc|ULAControl[2] ; RegPC:pc|PC[5]                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.113     ; 7.381      ;
; -11.957 ; UnidadeDeControle:udc|ULAControl[2] ; RegPC:pc|PC[7]                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.113     ; 7.380      ;
; -11.946 ; UnidadeDeControle:udc|ULASrc        ; banco_regs:banco|regs[1][5]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.202     ; 7.280      ;
; -11.946 ; UnidadeDeControle:udc|ULASrc        ; banco_regs:banco|regs[4][7]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.202     ; 7.280      ;
; -11.944 ; UnidadeDeControle:udc|ULASrc        ; banco_regs:banco|regs[3][6]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.202     ; 7.278      ;
; -11.938 ; UnidadeDeControle:udc|ULAControl[2] ; banco_regs:banco|regs[3][6]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.107     ; 7.367      ;
; -11.909 ; UnidadeDeControle:udc|ULASrc        ; banco_regs:banco|regs[5][7]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.202     ; 7.243      ;
; -11.907 ; UnidadeDeControle:udc|ULASrc        ; banco_regs:banco|regs[7][7]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.205     ; 7.238      ;
; -11.905 ; UnidadeDeControle:udc|ULASrc        ; banco_regs:banco|regs[6][7]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.205     ; 7.236      ;
; -11.874 ; UnidadeDeControle:udc|ULASrc        ; banco_regs:banco|regs[6][5]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.205     ; 7.205      ;
; -11.859 ; UnidadeDeControle:udc|ULASrc        ; banco_regs:banco|regs[4][1]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.205     ; 7.190      ;
; -11.858 ; UnidadeDeControle:udc|ULASrc        ; banco_regs:banco|regs[2][5]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.205     ; 7.189      ;
; -11.854 ; UnidadeDeControle:udc|ULASrc        ; banco_regs:banco|regs[5][1]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.205     ; 7.185      ;
; -11.824 ; UnidadeDeControle:udc|ULAControl[2] ; RegPC:pc|PC[4]                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.113     ; 7.247      ;
; -11.820 ; UnidadeDeControle:udc|ULAControl[2] ; RegPC:pc|PC[6]                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.113     ; 7.243      ;
; -11.779 ; UnidadeDeControle:udc|ULAControl[2] ; RegPC:pc|PC[1]                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.112     ; 7.203      ;
; -11.775 ; UnidadeDeControle:udc|ULASrc        ; banco_regs:banco|regs[4][3]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.205     ; 7.106      ;
; -11.775 ; UnidadeDeControle:udc|ULASrc        ; banco_regs:banco|regs[5][3]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.205     ; 7.106      ;
; -11.768 ; UnidadeDeControle:udc|ULASrc        ; banco_regs:banco|regs[1][6]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.202     ; 7.102      ;
; -11.764 ; UnidadeDeControle:udc|ULASrc        ; banco_regs:banco|regs[4][5]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.202     ; 7.098      ;
; -11.764 ; UnidadeDeControle:udc|ULAControl[2] ; RegPC:pc|PC[0]                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.112     ; 7.188      ;
; -11.762 ; UnidadeDeControle:udc|ULAControl[2] ; banco_regs:banco|regs[1][6]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.107     ; 7.191      ;
; -11.756 ; UnidadeDeControle:udc|ULAControl[2] ; RegPC:pc|PC[3]                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.112     ; 7.180      ;
; -11.751 ; UnidadeDeControle:udc|ULAControl[2] ; RegPC:pc|PC[2]                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.112     ; 7.175      ;
; -11.746 ; UnidadeDeControle:udc|ULAControl[2] ; banco_regs:banco|regs[1][4]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.112     ; 7.170      ;
; -11.746 ; UnidadeDeControle:udc|ULAControl[2] ; banco_regs:banco|regs[3][4]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.112     ; 7.170      ;
; -11.744 ; UnidadeDeControle:udc|ULAControl[1] ; banco_regs:banco|regs[5][2]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.214     ; 7.066      ;
; -11.714 ; UnidadeDeControle:udc|ULASrc        ; banco_regs:banco|regs[7][1]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.207     ; 7.043      ;
; -11.708 ; UnidadeDeControle:udc|ULAControl[2] ; banco_regs:banco|regs[5][2]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.110     ; 7.134      ;
; -11.703 ; UnidadeDeControle:udc|ULAControl[2] ; banco_regs:banco|regs[4][1]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.110     ; 7.129      ;
; -11.698 ; UnidadeDeControle:udc|ULAControl[2] ; banco_regs:banco|regs[5][1]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.110     ; 7.124      ;
; -11.697 ; UnidadeDeControle:udc|ULASrc        ; banco_regs:banco|regs[6][1]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.207     ; 7.026      ;
; -11.697 ; UnidadeDeControle:udc|ULASrc        ; banco_regs:banco|regs[2][1]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.205     ; 7.028      ;
; -11.695 ; UnidadeDeControle:udc|ULASrc        ; banco_regs:banco|regs[5][2]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.205     ; 7.026      ;
; -11.686 ; UnidadeDeControle:udc|ULAControl[0] ; banco_regs:banco|regs[5][2]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.110     ; 7.112      ;
; -11.685 ; UnidadeDeControle:udc|ULASrc        ; banco_regs:banco|regs[7][6]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.205     ; 7.016      ;
; -11.685 ; UnidadeDeControle:udc|ULASrc        ; banco_regs:banco|regs[6][6]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.205     ; 7.016      ;
; -11.679 ; UnidadeDeControle:udc|ULAControl[2] ; banco_regs:banco|regs[7][6]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.110     ; 7.105      ;
; -11.679 ; UnidadeDeControle:udc|ULAControl[2] ; banco_regs:banco|regs[6][6]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.110     ; 7.105      ;
; -11.678 ; UnidadeDeControle:udc|ULASrc        ; banco_regs:banco|regs[2][0]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.206     ; 7.008      ;
; -11.669 ; UnidadeDeControle:udc|ULASrc        ; banco_regs:banco|regs[2][3]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.206     ; 6.999      ;
; -11.662 ; UnidadeDeControle:udc|ULAControl[2] ; banco_regs:banco|regs[3][5]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.107     ; 7.091      ;
; -11.646 ; UnidadeDeControle:udc|ULAControl[2] ; banco_regs:banco|regs[2][7]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.108     ; 7.074      ;
; -11.640 ; UnidadeDeControle:udc|ULASrc        ; banco_regs:banco|regs[4][4]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.204     ; 6.972      ;
; -11.637 ; UnidadeDeControle:udc|ULASrc        ; banco_regs:banco|regs[5][4]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.204     ; 6.969      ;
; -11.630 ; UnidadeDeControle:udc|ULAControl[2] ; banco_regs:banco|regs[6][4]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.108     ; 7.058      ;
; -11.630 ; UnidadeDeControle:udc|ULAControl[2] ; banco_regs:banco|regs[2][4]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.108     ; 7.058      ;
; -11.625 ; UnidadeDeControle:udc|ULASrc        ; RegPC:pc|PC[5]                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.208     ; 6.953      ;
; -11.624 ; UnidadeDeControle:udc|ULASrc        ; RegPC:pc|PC[7]                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.208     ; 6.952      ;
; -11.596 ; UnidadeDeControle:udc|ULASrc        ; banco_regs:banco|regs[6][3]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.207     ; 6.925      ;
; -11.593 ; UnidadeDeControle:udc|ULASrc        ; banco_regs:banco|regs[7][3]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.207     ; 6.922      ;
; -11.576 ; UnidadeDeControle:udc|ULAControl[2] ; ParallelOUT:saidaParalela|DataOut[7] ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.110     ; 7.002      ;
; -11.576 ; UnidadeDeControle:udc|ULAControl[2] ; ParallelOUT:saidaParalela|DataOut[4] ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.110     ; 7.002      ;
; -11.575 ; UnidadeDeControle:udc|ULAControl[2] ; banco_regs:banco|regs[5][5]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.107     ; 7.004      ;
; -11.558 ; UnidadeDeControle:udc|ULAControl[2] ; banco_regs:banco|regs[7][1]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.112     ; 6.982      ;
; -11.550 ; UnidadeDeControle:udc|ULAControl[1] ; banco_regs:banco|regs[3][2]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.216     ; 6.870      ;
; -11.549 ; UnidadeDeControle:udc|ULAControl[1] ; banco_regs:banco|regs[1][2]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.216     ; 6.869      ;
; -11.541 ; UnidadeDeControle:udc|ULAControl[2] ; banco_regs:banco|regs[6][1]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.112     ; 6.965      ;
; -11.541 ; UnidadeDeControle:udc|ULAControl[2] ; banco_regs:banco|regs[2][1]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.110     ; 6.967      ;
; -11.535 ; UnidadeDeControle:udc|ULASrc        ; banco_regs:banco|regs[5][0]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.204     ; 6.867      ;
; -11.520 ; UnidadeDeControle:udc|ULAControl[1] ; banco_regs:banco|regs[4][7]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.211     ; 6.845      ;
; -11.516 ; UnidadeDeControle:udc|ULAControl[2] ; banco_regs:banco|regs[1][5]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.107     ; 6.945      ;
; -11.514 ; UnidadeDeControle:udc|ULAControl[2] ; banco_regs:banco|regs[3][2]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.112     ; 6.938      ;
; -11.513 ; UnidadeDeControle:udc|ULAControl[2] ; banco_regs:banco|regs[1][2]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.112     ; 6.937      ;
; -11.512 ; UnidadeDeControle:udc|ULAControl[2] ; banco_regs:banco|regs[4][3]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.110     ; 6.938      ;
; -11.512 ; UnidadeDeControle:udc|ULAControl[2] ; banco_regs:banco|regs[5][3]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.110     ; 6.938      ;
; -11.510 ; UnidadeDeControle:udc|ULASrc        ; banco_regs:banco|regs[2][6]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.203     ; 6.843      ;
; -11.505 ; UnidadeDeControle:udc|ULAControl[2] ; ParallelOUT:saidaParalela|DataOut[1] ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.108     ; 6.933      ;
; -11.505 ; UnidadeDeControle:udc|ULAControl[2] ; ParallelOUT:saidaParalela|DataOut[0] ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.108     ; 6.933      ;
; -11.504 ; UnidadeDeControle:udc|ULAControl[2] ; banco_regs:banco|regs[2][6]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.108     ; 6.932      ;
; -11.503 ; UnidadeDeControle:udc|ULAControl[2] ; ParallelOUT:saidaParalela|DataOut[2] ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.107     ; 6.932      ;
; -11.501 ; UnidadeDeControle:udc|ULASrc        ; banco_regs:banco|regs[3][2]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.207     ; 6.830      ;
; -11.500 ; UnidadeDeControle:udc|ULASrc        ; banco_regs:banco|regs[1][2]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.207     ; 6.829      ;
; -11.496 ; UnidadeDeControle:udc|ULASrc        ; banco_regs:banco|regs[2][7]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.203     ; 6.829      ;
; -11.492 ; UnidadeDeControle:udc|ULAControl[0] ; banco_regs:banco|regs[3][2]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.112     ; 6.916      ;
; -11.491 ; UnidadeDeControle:udc|ULASrc        ; RegPC:pc|PC[4]                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.208     ; 6.819      ;
; -11.491 ; UnidadeDeControle:udc|ULAControl[0] ; banco_regs:banco|regs[1][2]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.112     ; 6.915      ;
; -11.487 ; UnidadeDeControle:udc|ULASrc        ; RegPC:pc|PC[6]                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.208     ; 6.815      ;
; -11.483 ; UnidadeDeControle:udc|ULAControl[1] ; banco_regs:banco|regs[5][7]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.211     ; 6.808      ;
; -11.481 ; UnidadeDeControle:udc|ULAControl[1] ; banco_regs:banco|regs[7][7]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.214     ; 6.803      ;
; -11.479 ; UnidadeDeControle:udc|ULAControl[1] ; banco_regs:banco|regs[6][7]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.214     ; 6.801      ;
; -11.476 ; UnidadeDeControle:udc|ULASrc        ; banco_regs:banco|regs[1][3]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.207     ; 6.805      ;
; -11.462 ; UnidadeDeControle:udc|ULAControl[0] ; banco_regs:banco|regs[4][7]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.107     ; 6.891      ;
; -11.446 ; UnidadeDeControle:udc|ULASrc        ; RegPC:pc|PC[1]                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.207     ; 6.775      ;
; -11.444 ; UnidadeDeControle:udc|ULAControl[2] ; banco_regs:banco|regs[6][5]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.110     ; 6.870      ;
; -11.431 ; UnidadeDeControle:udc|ULASrc        ; RegPC:pc|PC[0]                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.207     ; 6.760      ;
; -11.428 ; UnidadeDeControle:udc|ULAControl[2] ; banco_regs:banco|regs[2][5]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.110     ; 6.854      ;
; -11.425 ; UnidadeDeControle:udc|ULAControl[0] ; banco_regs:banco|regs[5][7]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.107     ; 6.854      ;
; -11.423 ; UnidadeDeControle:udc|ULASrc        ; RegPC:pc|PC[3]                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.207     ; 6.752      ;
; -11.423 ; UnidadeDeControle:udc|ULAControl[0] ; banco_regs:banco|regs[7][7]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.110     ; 6.849      ;
; -11.421 ; UnidadeDeControle:udc|ULAControl[0] ; banco_regs:banco|regs[6][7]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.110     ; 6.847      ;
; -11.418 ; UnidadeDeControle:udc|ULASrc        ; RegPC:pc|PC[2]                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -5.207     ; 6.747      ;
+---------+-------------------------------------+--------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock                                                                                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -11.792 ; UnidadeDeControle:udc|ULAControl[2]                                                                           ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -5.525     ; 6.732      ;
; -11.623 ; UnidadeDeControle:udc|ULASrc                                                                                  ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -5.620     ; 6.468      ;
; -11.359 ; UnidadeDeControle:udc|ULAControl[1]                                                                           ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -5.629     ; 6.195      ;
; -11.301 ; UnidadeDeControle:udc|ULAControl[0]                                                                           ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -5.525     ; 6.241      ;
; -10.787 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 11.754     ;
; -10.787 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 11.754     ;
; -10.787 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 11.754     ;
; -10.787 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 11.754     ;
; -10.787 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 11.754     ;
; -10.787 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 11.754     ;
; -10.787 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 11.754     ;
; -10.787 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 11.754     ;
; -10.199 ; UnidadeDeControle:udc|ULAControl[2]                                                                           ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -5.525     ; 5.139      ;
; -10.159 ; UnidadeDeControle:udc|ULAControl[2]                                                                           ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.392     ; 6.732      ;
; -10.107 ; UnidadeDeControle:udc|ULASrc                                                                                  ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -5.620     ; 4.952      ;
; -10.042 ; UnidadeDeControle:udc|ULAControl[2]                                                                           ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -5.525     ; 4.982      ;
; -10.030 ; UnidadeDeControle:udc|ULASrc                                                                                  ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -5.620     ; 4.875      ;
; -9.990  ; UnidadeDeControle:udc|ULASrc                                                                                  ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.487     ; 6.468      ;
; -9.931  ; UnidadeDeControle:udc|ULAControl[2]                                                                           ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -5.525     ; 4.871      ;
; -9.873  ; UnidadeDeControle:udc|ULASrc                                                                                  ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -5.620     ; 4.718      ;
; -9.844  ; UnidadeDeControle:udc|ULAControl[2]                                                                           ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -5.525     ; 4.784      ;
; -9.779  ; UnidadeDeControle:udc|ULAControl[2]                                                                           ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -5.525     ; 4.719      ;
; -9.762  ; UnidadeDeControle:udc|ULASrc                                                                                  ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -5.620     ; 4.607      ;
; -9.726  ; UnidadeDeControle:udc|ULAControl[1]                                                                           ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.496     ; 6.195      ;
; -9.675  ; UnidadeDeControle:udc|ULASrc                                                                                  ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -5.620     ; 4.520      ;
; -9.668  ; UnidadeDeControle:udc|ULAControl[0]                                                                           ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -4.392     ; 6.241      ;
; -9.645  ; UnidadeDeControle:udc|ULAControl[2]                                                                           ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -5.525     ; 4.585      ;
; -9.623  ; UnidadeDeControle:udc|ULAControl[1]                                                                           ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -5.629     ; 4.459      ;
; -9.609  ; UnidadeDeControle:udc|ULAControl[1]                                                                           ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -5.629     ; 4.445      ;
; -9.587  ; UnidadeDeControle:udc|ULAControl[2]                                                                           ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -5.525     ; 4.527      ;
; -9.565  ; UnidadeDeControle:udc|ULAControl[0]                                                                           ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -5.525     ; 4.505      ;
; -9.551  ; UnidadeDeControle:udc|ULAControl[0]                                                                           ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -5.525     ; 4.491      ;
; -9.511  ; UnidadeDeControle:udc|ULASrc                                                                                  ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -5.620     ; 4.356      ;
; -9.446  ; UnidadeDeControle:udc|ULASrc                                                                                  ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -5.620     ; 4.291      ;
; -9.378  ; UnidadeDeControle:udc|ULAControl[1]                                                                           ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -5.629     ; 4.214      ;
; -9.366  ; UnidadeDeControle:udc|ULAControl[1]                                                                           ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -5.629     ; 4.202      ;
; -9.342  ; UnidadeDeControle:udc|ULAControl[2]                                                                           ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -5.525     ; 4.282      ;
; -9.329  ; UnidadeDeControle:udc|ULASrc                                                                                  ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -5.620     ; 4.174      ;
; -9.325  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 10.292     ;
; -9.325  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 10.292     ;
; -9.325  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 10.292     ;
; -9.325  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 10.292     ;
; -9.325  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 10.292     ;
; -9.325  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 10.292     ;
; -9.325  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 10.292     ;
; -9.325  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 10.292     ;
; -9.320  ; UnidadeDeControle:udc|ULAControl[0]                                                                           ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -5.525     ; 4.260      ;
; -9.308  ; UnidadeDeControle:udc|ULAControl[0]                                                                           ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -5.525     ; 4.248      ;
; -9.194  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 10.161     ;
; -9.194  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 10.161     ;
; -9.194  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 10.161     ;
; -9.194  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 10.161     ;
; -9.194  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 10.161     ;
; -9.194  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 10.161     ;
; -9.194  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 10.161     ;
; -9.194  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 10.161     ;
; -9.194  ; UnidadeDeControle:udc|ULAControl[0]                                                                           ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -5.525     ; 4.134      ;
; -9.037  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 10.004     ;
; -9.037  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 10.004     ;
; -9.037  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 10.004     ;
; -9.037  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 10.004     ;
; -9.037  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 10.004     ;
; -9.037  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 10.004     ;
; -9.037  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 10.004     ;
; -9.037  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 10.004     ;
; -8.962  ; UnidadeDeControle:udc|ULAControl[1]                                                                           ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -5.629     ; 3.798      ;
; -8.926  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 9.893      ;
; -8.926  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 9.893      ;
; -8.926  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 9.893      ;
; -8.926  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 9.893      ;
; -8.926  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 9.893      ;
; -8.926  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 9.893      ;
; -8.926  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 9.893      ;
; -8.926  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 9.893      ;
; -8.911  ; UnidadeDeControle:udc|ULAControl[1]                                                                           ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -5.629     ; 3.747      ;
; -8.842  ; UnidadeDeControle:udc|ULAControl[0]                                                                           ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -5.525     ; 3.782      ;
; -8.839  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 9.806      ;
; -8.839  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 9.806      ;
; -8.839  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 9.806      ;
; -8.839  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 9.806      ;
; -8.839  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 9.806      ;
; -8.839  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 9.806      ;
; -8.839  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 9.806      ;
; -8.839  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 9.806      ;
; -8.774  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 9.741      ;
; -8.774  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 9.741      ;
; -8.774  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 9.741      ;
; -8.774  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 9.741      ;
; -8.774  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 9.741      ;
; -8.774  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 9.741      ;
; -8.774  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 9.741      ;
; -8.774  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 9.741      ;
; -8.762  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 9.729      ;
; -8.762  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 9.729      ;
; -8.762  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 9.729      ;
; -8.762  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 9.729      ;
; -8.762  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 9.729      ;
; -8.762  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 9.729      ;
; -8.762  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 9.729      ;
; -8.762  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 9.729      ;
+---------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0'                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                      ; To Node                             ; Launch Clock ; Latch Clock                                                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.705 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg1 ; UnidadeDeControle:udc|ULAControl[1] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 4.041      ; 6.261      ;
; -2.705 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg2 ; UnidadeDeControle:udc|ULAControl[1] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 4.041      ; 6.261      ;
; -2.705 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg3 ; UnidadeDeControle:udc|ULAControl[1] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 4.041      ; 6.261      ;
; -2.705 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg4 ; UnidadeDeControle:udc|ULAControl[1] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 4.041      ; 6.261      ;
; -2.705 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg5 ; UnidadeDeControle:udc|ULAControl[1] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 4.041      ; 6.261      ;
; -2.705 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg6 ; UnidadeDeControle:udc|ULAControl[1] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 4.041      ; 6.261      ;
; -2.705 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg7 ; UnidadeDeControle:udc|ULAControl[1] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 4.041      ; 6.261      ;
; -2.339 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg1 ; UnidadeDeControle:udc|ULASrc        ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 4.032      ; 5.880      ;
; -2.339 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg2 ; UnidadeDeControle:udc|ULASrc        ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 4.032      ; 5.880      ;
; -2.339 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg3 ; UnidadeDeControle:udc|ULASrc        ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 4.032      ; 5.880      ;
; -2.339 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg4 ; UnidadeDeControle:udc|ULASrc        ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 4.032      ; 5.880      ;
; -2.339 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg5 ; UnidadeDeControle:udc|ULASrc        ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 4.032      ; 5.880      ;
; -2.339 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg6 ; UnidadeDeControle:udc|ULASrc        ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 4.032      ; 5.880      ;
; -2.339 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg7 ; UnidadeDeControle:udc|ULASrc        ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 4.032      ; 5.880      ;
; -2.083 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg1 ; UnidadeDeControle:udc|ULAControl[2] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 3.937      ; 5.680      ;
; -2.083 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg2 ; UnidadeDeControle:udc|ULAControl[2] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 3.937      ; 5.680      ;
; -2.083 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg3 ; UnidadeDeControle:udc|ULAControl[2] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 3.937      ; 5.680      ;
; -2.083 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg4 ; UnidadeDeControle:udc|ULAControl[2] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 3.937      ; 5.680      ;
; -2.083 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg5 ; UnidadeDeControle:udc|ULAControl[2] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 3.937      ; 5.680      ;
; -2.083 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg6 ; UnidadeDeControle:udc|ULAControl[2] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 3.937      ; 5.680      ;
; -2.083 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg7 ; UnidadeDeControle:udc|ULAControl[2] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 3.937      ; 5.680      ;
; -2.068 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg1 ; UnidadeDeControle:udc|ULAControl[1] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.178      ; 6.261      ;
; -2.068 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg2 ; UnidadeDeControle:udc|ULAControl[1] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.178      ; 6.261      ;
; -2.068 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg3 ; UnidadeDeControle:udc|ULAControl[1] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.178      ; 6.261      ;
; -2.068 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg4 ; UnidadeDeControle:udc|ULAControl[1] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.178      ; 6.261      ;
; -2.068 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg5 ; UnidadeDeControle:udc|ULAControl[1] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.178      ; 6.261      ;
; -2.068 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg6 ; UnidadeDeControle:udc|ULAControl[1] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.178      ; 6.261      ;
; -2.068 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg7 ; UnidadeDeControle:udc|ULAControl[1] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.178      ; 6.261      ;
; -1.960 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg1 ; UnidadeDeControle:udc|ULAControl[0] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 3.937      ; 5.567      ;
; -1.960 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg2 ; UnidadeDeControle:udc|ULAControl[0] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 3.937      ; 5.567      ;
; -1.960 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg3 ; UnidadeDeControle:udc|ULAControl[0] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 3.937      ; 5.567      ;
; -1.960 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg4 ; UnidadeDeControle:udc|ULAControl[0] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 3.937      ; 5.567      ;
; -1.960 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg5 ; UnidadeDeControle:udc|ULAControl[0] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 3.937      ; 5.567      ;
; -1.960 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg6 ; UnidadeDeControle:udc|ULAControl[0] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 3.937      ; 5.567      ;
; -1.960 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg7 ; UnidadeDeControle:udc|ULAControl[0] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 3.937      ; 5.567      ;
; -1.849 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0  ; UnidadeDeControle:udc|ULAControl[2] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 4.257      ; 5.766      ;
; -1.849 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1  ; UnidadeDeControle:udc|ULAControl[2] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 4.257      ; 5.766      ;
; -1.849 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2  ; UnidadeDeControle:udc|ULAControl[2] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 4.257      ; 5.766      ;
; -1.849 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3  ; UnidadeDeControle:udc|ULAControl[2] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 4.257      ; 5.766      ;
; -1.849 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4  ; UnidadeDeControle:udc|ULAControl[2] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 4.257      ; 5.766      ;
; -1.849 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5  ; UnidadeDeControle:udc|ULAControl[2] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 4.257      ; 5.766      ;
; -1.849 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6  ; UnidadeDeControle:udc|ULAControl[2] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 4.257      ; 5.766      ;
; -1.849 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7  ; UnidadeDeControle:udc|ULAControl[2] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 4.257      ; 5.766      ;
; -1.743 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0  ; UnidadeDeControle:udc|ULAControl[0] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 4.257      ; 5.670      ;
; -1.743 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1  ; UnidadeDeControle:udc|ULAControl[0] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 4.257      ; 5.670      ;
; -1.743 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2  ; UnidadeDeControle:udc|ULAControl[0] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 4.257      ; 5.670      ;
; -1.743 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3  ; UnidadeDeControle:udc|ULAControl[0] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 4.257      ; 5.670      ;
; -1.743 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4  ; UnidadeDeControle:udc|ULAControl[0] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 4.257      ; 5.670      ;
; -1.743 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5  ; UnidadeDeControle:udc|ULAControl[0] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 4.257      ; 5.670      ;
; -1.743 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6  ; UnidadeDeControle:udc|ULAControl[0] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 4.257      ; 5.670      ;
; -1.743 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7  ; UnidadeDeControle:udc|ULAControl[0] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 4.257      ; 5.670      ;
; -1.702 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg1 ; UnidadeDeControle:udc|ULASrc        ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.169      ; 5.880      ;
; -1.702 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg2 ; UnidadeDeControle:udc|ULASrc        ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.169      ; 5.880      ;
; -1.702 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg3 ; UnidadeDeControle:udc|ULASrc        ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.169      ; 5.880      ;
; -1.702 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg4 ; UnidadeDeControle:udc|ULASrc        ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.169      ; 5.880      ;
; -1.702 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg5 ; UnidadeDeControle:udc|ULASrc        ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.169      ; 5.880      ;
; -1.702 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg6 ; UnidadeDeControle:udc|ULASrc        ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.169      ; 5.880      ;
; -1.702 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg7 ; UnidadeDeControle:udc|ULASrc        ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.169      ; 5.880      ;
; -1.589 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0  ; UnidadeDeControle:udc|ULAControl[1] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 4.361      ; 5.465      ;
; -1.589 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1  ; UnidadeDeControle:udc|ULAControl[1] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 4.361      ; 5.465      ;
; -1.589 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2  ; UnidadeDeControle:udc|ULAControl[1] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 4.361      ; 5.465      ;
; -1.589 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3  ; UnidadeDeControle:udc|ULAControl[1] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 4.361      ; 5.465      ;
; -1.589 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4  ; UnidadeDeControle:udc|ULAControl[1] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 4.361      ; 5.465      ;
; -1.589 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5  ; UnidadeDeControle:udc|ULAControl[1] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 4.361      ; 5.465      ;
; -1.589 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6  ; UnidadeDeControle:udc|ULAControl[1] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 4.361      ; 5.465      ;
; -1.589 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7  ; UnidadeDeControle:udc|ULAControl[1] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 4.361      ; 5.465      ;
; -1.548 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg1 ; UnidadeDeControle:udc|Branch        ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 3.936      ; 5.299      ;
; -1.548 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg2 ; UnidadeDeControle:udc|Branch        ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 3.936      ; 5.299      ;
; -1.548 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg3 ; UnidadeDeControle:udc|Branch        ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 3.936      ; 5.299      ;
; -1.548 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg4 ; UnidadeDeControle:udc|Branch        ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 3.936      ; 5.299      ;
; -1.548 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg5 ; UnidadeDeControle:udc|Branch        ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 3.936      ; 5.299      ;
; -1.548 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg6 ; UnidadeDeControle:udc|Branch        ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 3.936      ; 5.299      ;
; -1.548 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg7 ; UnidadeDeControle:udc|Branch        ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 3.936      ; 5.299      ;
; -1.446 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg1 ; UnidadeDeControle:udc|ULAControl[2] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.074      ; 5.680      ;
; -1.446 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg2 ; UnidadeDeControle:udc|ULAControl[2] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.074      ; 5.680      ;
; -1.446 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg3 ; UnidadeDeControle:udc|ULAControl[2] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.074      ; 5.680      ;
; -1.446 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg4 ; UnidadeDeControle:udc|ULAControl[2] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.074      ; 5.680      ;
; -1.446 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg5 ; UnidadeDeControle:udc|ULAControl[2] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.074      ; 5.680      ;
; -1.446 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg6 ; UnidadeDeControle:udc|ULAControl[2] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.074      ; 5.680      ;
; -1.446 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg7 ; UnidadeDeControle:udc|ULAControl[2] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.074      ; 5.680      ;
; -1.413 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg1 ; UnidadeDeControle:udc|MemtoReg[0]   ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 4.704      ; 5.649      ;
; -1.413 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg2 ; UnidadeDeControle:udc|MemtoReg[0]   ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 4.704      ; 5.649      ;
; -1.413 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg3 ; UnidadeDeControle:udc|MemtoReg[0]   ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 4.704      ; 5.649      ;
; -1.413 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg4 ; UnidadeDeControle:udc|MemtoReg[0]   ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 4.704      ; 5.649      ;
; -1.413 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg5 ; UnidadeDeControle:udc|MemtoReg[0]   ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 4.704      ; 5.649      ;
; -1.413 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg6 ; UnidadeDeControle:udc|MemtoReg[0]   ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 4.704      ; 5.649      ;
; -1.413 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg7 ; UnidadeDeControle:udc|MemtoReg[0]   ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 4.704      ; 5.649      ;
; -1.325 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg1 ; UnidadeDeControle:udc|MemtoReg[1]   ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 4.703      ; 5.559      ;
; -1.325 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg2 ; UnidadeDeControle:udc|MemtoReg[1]   ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 4.703      ; 5.559      ;
; -1.325 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg3 ; UnidadeDeControle:udc|MemtoReg[1]   ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 4.703      ; 5.559      ;
; -1.325 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg4 ; UnidadeDeControle:udc|MemtoReg[1]   ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 4.703      ; 5.559      ;
; -1.325 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg5 ; UnidadeDeControle:udc|MemtoReg[1]   ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 4.703      ; 5.559      ;
; -1.325 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg6 ; UnidadeDeControle:udc|MemtoReg[1]   ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 4.703      ; 5.559      ;
; -1.325 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg7 ; UnidadeDeControle:udc|MemtoReg[1]   ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 4.703      ; 5.559      ;
; -1.323 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg1 ; UnidadeDeControle:udc|ULAControl[0] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.074      ; 5.567      ;
; -1.323 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg2 ; UnidadeDeControle:udc|ULAControl[0] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.074      ; 5.567      ;
; -1.323 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg3 ; UnidadeDeControle:udc|ULAControl[0] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.074      ; 5.567      ;
; -1.323 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg4 ; UnidadeDeControle:udc|ULAControl[0] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.074      ; 5.567      ;
; -1.323 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg5 ; UnidadeDeControle:udc|ULAControl[0] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.074      ; 5.567      ;
; -1.323 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg6 ; UnidadeDeControle:udc|ULAControl[0] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 4.074      ; 5.567      ;
+--------+----------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0'                                                                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------------------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                      ; To Node                             ; Launch Clock                                                                                                   ; Latch Clock                                                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -3.881 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; UnidadeDeControle:udc|Branch        ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 8.278      ; 4.606      ;
; -3.730 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; UnidadeDeControle:udc|ULAControl[1] ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 8.383      ; 4.862      ;
; -3.703 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; UnidadeDeControle:udc|RegDst[0]     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 8.238      ; 4.744      ;
; -3.632 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; UnidadeDeControle:udc|ULAControl[2] ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 8.279      ; 4.856      ;
; -3.613 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; UnidadeDeControle:udc|ULAControl[0] ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 8.279      ; 4.875      ;
; -3.517 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; UnidadeDeControle:udc|RegDst[0]     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 8.052      ; 4.744      ;
; -3.490 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; UnidadeDeControle:udc|ULASrc        ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 8.374      ; 5.093      ;
; -3.400 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; UnidadeDeControle:udc|MemtoReg[0]   ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 8.270      ; 5.079      ;
; -3.393 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; UnidadeDeControle:udc|MemtoReg[1]   ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 8.269      ; 5.085      ;
; -3.381 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; UnidadeDeControle:udc|Branch        ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 8.278      ; 4.606      ;
; -3.230 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; UnidadeDeControle:udc|ULAControl[1] ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 8.383      ; 4.862      ;
; -3.214 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; UnidadeDeControle:udc|MemtoReg[0]   ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 8.084      ; 5.079      ;
; -3.207 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; UnidadeDeControle:udc|MemtoReg[1]   ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 8.083      ; 5.085      ;
; -3.203 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; UnidadeDeControle:udc|RegDst[0]     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 8.238      ; 4.744      ;
; -3.132 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; UnidadeDeControle:udc|ULAControl[2] ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 8.279      ; 4.856      ;
; -3.113 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; UnidadeDeControle:udc|ULAControl[0] ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 8.279      ; 4.875      ;
; -3.017 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; UnidadeDeControle:udc|RegDst[0]     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 8.052      ; 4.744      ;
; -2.990 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; UnidadeDeControle:udc|ULASrc        ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 8.374      ; 5.093      ;
; -2.900 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; UnidadeDeControle:udc|MemtoReg[0]   ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 8.270      ; 5.079      ;
; -2.893 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; UnidadeDeControle:udc|MemtoReg[1]   ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 8.269      ; 5.085      ;
; -2.748 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; UnidadeDeControle:udc|Branch        ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 7.145      ; 4.606      ;
; -2.714 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; UnidadeDeControle:udc|MemtoReg[0]   ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 8.084      ; 5.079      ;
; -2.707 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; UnidadeDeControle:udc|MemtoReg[1]   ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 8.083      ; 5.085      ;
; -2.597 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; UnidadeDeControle:udc|ULAControl[1] ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 7.250      ; 4.862      ;
; -2.499 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; UnidadeDeControle:udc|ULAControl[2] ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 7.146      ; 4.856      ;
; -2.480 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; UnidadeDeControle:udc|ULAControl[0] ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 7.146      ; 4.875      ;
; -2.357 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; UnidadeDeControle:udc|ULASrc        ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 7.241      ; 5.093      ;
; -2.248 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; UnidadeDeControle:udc|Branch        ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 7.145      ; 4.606      ;
; -2.097 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; UnidadeDeControle:udc|ULAControl[1] ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 7.250      ; 4.862      ;
; -1.999 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; UnidadeDeControle:udc|ULAControl[2] ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 7.146      ; 4.856      ;
; -1.980 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; UnidadeDeControle:udc|ULAControl[0] ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 7.146      ; 4.875      ;
; -1.857 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; UnidadeDeControle:udc|ULASrc        ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 7.241      ; 5.093      ;
; -0.670 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0  ; UnidadeDeControle:udc|RegDst[0]     ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 5.486      ; 4.816      ;
; -0.670 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1  ; UnidadeDeControle:udc|RegDst[0]     ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 5.486      ; 4.816      ;
; -0.670 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2  ; UnidadeDeControle:udc|RegDst[0]     ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 5.486      ; 4.816      ;
; -0.670 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3  ; UnidadeDeControle:udc|RegDst[0]     ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 5.486      ; 4.816      ;
; -0.670 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4  ; UnidadeDeControle:udc|RegDst[0]     ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 5.486      ; 4.816      ;
; -0.670 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5  ; UnidadeDeControle:udc|RegDst[0]     ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 5.486      ; 4.816      ;
; -0.670 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6  ; UnidadeDeControle:udc|RegDst[0]     ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 5.486      ; 4.816      ;
; -0.670 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7  ; UnidadeDeControle:udc|RegDst[0]     ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 5.486      ; 4.816      ;
; -0.422 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg1 ; UnidadeDeControle:udc|RegDst[0]     ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 5.166      ; 4.744      ;
; -0.422 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg2 ; UnidadeDeControle:udc|RegDst[0]     ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 5.166      ; 4.744      ;
; -0.422 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg3 ; UnidadeDeControle:udc|RegDst[0]     ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 5.166      ; 4.744      ;
; -0.422 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg4 ; UnidadeDeControle:udc|RegDst[0]     ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 5.166      ; 4.744      ;
; -0.422 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg5 ; UnidadeDeControle:udc|RegDst[0]     ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 5.166      ; 4.744      ;
; -0.422 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg6 ; UnidadeDeControle:udc|RegDst[0]     ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 5.166      ; 4.744      ;
; -0.422 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg7 ; UnidadeDeControle:udc|RegDst[0]     ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 5.166      ; 4.744      ;
; -0.136 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0  ; UnidadeDeControle:udc|ULAControl[0] ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 5.527      ; 4.891      ;
; -0.136 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1  ; UnidadeDeControle:udc|ULAControl[0] ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 5.527      ; 4.891      ;
; -0.136 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2  ; UnidadeDeControle:udc|ULAControl[0] ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 5.527      ; 4.891      ;
; -0.136 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3  ; UnidadeDeControle:udc|ULAControl[0] ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 5.527      ; 4.891      ;
; -0.136 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4  ; UnidadeDeControle:udc|ULAControl[0] ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 5.527      ; 4.891      ;
; -0.136 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5  ; UnidadeDeControle:udc|ULAControl[0] ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 5.527      ; 4.891      ;
; -0.136 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6  ; UnidadeDeControle:udc|ULAControl[0] ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 5.527      ; 4.891      ;
; -0.136 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7  ; UnidadeDeControle:udc|ULAControl[0] ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 5.527      ; 4.891      ;
; -0.119 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg1 ; UnidadeDeControle:udc|MemtoReg[0]   ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 5.198      ; 5.079      ;
; -0.119 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg2 ; UnidadeDeControle:udc|MemtoReg[0]   ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 5.198      ; 5.079      ;
; -0.119 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg3 ; UnidadeDeControle:udc|MemtoReg[0]   ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 5.198      ; 5.079      ;
; -0.119 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg4 ; UnidadeDeControle:udc|MemtoReg[0]   ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 5.198      ; 5.079      ;
; -0.119 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg5 ; UnidadeDeControle:udc|MemtoReg[0]   ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 5.198      ; 5.079      ;
; -0.119 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg6 ; UnidadeDeControle:udc|MemtoReg[0]   ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 5.198      ; 5.079      ;
; -0.119 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg7 ; UnidadeDeControle:udc|MemtoReg[0]   ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 5.198      ; 5.079      ;
; -0.112 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg1 ; UnidadeDeControle:udc|MemtoReg[1]   ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 5.197      ; 5.085      ;
; -0.112 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg2 ; UnidadeDeControle:udc|MemtoReg[1]   ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 5.197      ; 5.085      ;
; -0.112 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg3 ; UnidadeDeControle:udc|MemtoReg[1]   ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 5.197      ; 5.085      ;
; -0.112 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg4 ; UnidadeDeControle:udc|MemtoReg[1]   ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 5.197      ; 5.085      ;
; -0.112 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg5 ; UnidadeDeControle:udc|MemtoReg[1]   ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 5.197      ; 5.085      ;
; -0.112 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg6 ; UnidadeDeControle:udc|MemtoReg[1]   ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 5.197      ; 5.085      ;
; -0.112 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg7 ; UnidadeDeControle:udc|MemtoReg[1]   ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 5.197      ; 5.085      ;
; -0.100 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg1 ; UnidadeDeControle:udc|Branch        ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 5.206      ; 4.606      ;
; -0.100 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg2 ; UnidadeDeControle:udc|Branch        ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 5.206      ; 4.606      ;
; -0.100 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg3 ; UnidadeDeControle:udc|Branch        ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 5.206      ; 4.606      ;
; -0.100 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg4 ; UnidadeDeControle:udc|Branch        ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 5.206      ; 4.606      ;
; -0.100 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg5 ; UnidadeDeControle:udc|Branch        ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 5.206      ; 4.606      ;
; -0.100 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg6 ; UnidadeDeControle:udc|Branch        ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 5.206      ; 4.606      ;
; -0.100 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg7 ; UnidadeDeControle:udc|Branch        ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 5.206      ; 4.606      ;
; -0.060 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0  ; UnidadeDeControle:udc|ULAControl[1] ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 5.631      ; 5.071      ;
; -0.060 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1  ; UnidadeDeControle:udc|ULAControl[1] ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 5.631      ; 5.071      ;
; -0.060 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2  ; UnidadeDeControle:udc|ULAControl[1] ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 5.631      ; 5.071      ;
; -0.060 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3  ; UnidadeDeControle:udc|ULAControl[1] ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 5.631      ; 5.071      ;
; -0.060 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4  ; UnidadeDeControle:udc|ULAControl[1] ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 5.631      ; 5.071      ;
; -0.060 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5  ; UnidadeDeControle:udc|ULAControl[1] ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 5.631      ; 5.071      ;
; -0.060 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6  ; UnidadeDeControle:udc|ULAControl[1] ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 5.631      ; 5.071      ;
; -0.060 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7  ; UnidadeDeControle:udc|ULAControl[1] ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 5.631      ; 5.071      ;
; 0.016  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0  ; UnidadeDeControle:udc|RegDst[0]     ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 5.300      ; 4.816      ;
; 0.016  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1  ; UnidadeDeControle:udc|RegDst[0]     ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 5.300      ; 4.816      ;
; 0.016  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2  ; UnidadeDeControle:udc|RegDst[0]     ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 5.300      ; 4.816      ;
; 0.016  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3  ; UnidadeDeControle:udc|RegDst[0]     ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 5.300      ; 4.816      ;
; 0.016  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4  ; UnidadeDeControle:udc|RegDst[0]     ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 5.300      ; 4.816      ;
; 0.016  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5  ; UnidadeDeControle:udc|RegDst[0]     ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 5.300      ; 4.816      ;
; 0.016  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6  ; UnidadeDeControle:udc|RegDst[0]     ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 5.300      ; 4.816      ;
; 0.016  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7  ; UnidadeDeControle:udc|RegDst[0]     ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 5.300      ; 4.816      ;
; 0.051  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg1 ; UnidadeDeControle:udc|ULAControl[1] ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 5.311      ; 4.862      ;
; 0.051  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg2 ; UnidadeDeControle:udc|ULAControl[1] ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 5.311      ; 4.862      ;
; 0.051  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg3 ; UnidadeDeControle:udc|ULAControl[1] ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 5.311      ; 4.862      ;
; 0.051  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg4 ; UnidadeDeControle:udc|ULAControl[1] ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 5.311      ; 4.862      ;
; 0.051  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg5 ; UnidadeDeControle:udc|ULAControl[1] ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 5.311      ; 4.862      ;
; 0.051  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg6 ; UnidadeDeControle:udc|ULAControl[1] ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 5.311      ; 4.862      ;
; 0.051  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg7 ; UnidadeDeControle:udc|ULAControl[1] ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 5.311      ; 4.862      ;
; 0.149  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg1 ; UnidadeDeControle:udc|ULAControl[2] ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 5.207      ; 4.856      ;
+--------+----------------------------------------------------------------------------------------------------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                  ;
+--------+-------------------------------------------+-------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -2.542 ; divfreq50MHz_100Hz:divfreq|out_100Hz      ; divfreq50MHz_100Hz:divfreq|out_100Hz      ; divfreq50MHz_100Hz:divfreq|out_100Hz ; CLOCK_50    ; 0.000        ; 2.683      ; 0.657      ;
; -2.042 ; divfreq50MHz_100Hz:divfreq|out_100Hz      ; divfreq50MHz_100Hz:divfreq|out_100Hz      ; divfreq50MHz_100Hz:divfreq|out_100Hz ; CLOCK_50    ; -0.500       ; 2.683      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]  ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]  ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]  ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]  ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000010             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.530  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone    ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.796      ;
; 0.540  ; LCD_TEST:MyLCD|mLCD_ST.000011             ; LCD_TEST:MyLCD|mLCD_ST.000000             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.806      ;
; 0.541  ; LCD_TEST:MyLCD|mLCD_ST.000011             ; LCD_TEST:MyLCD|mLCD_Start                 ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.807      ;
; 0.563  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.829      ;
; 0.566  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.832      ;
; 0.566  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.832      ;
; 0.665  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000011             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.931      ;
; 0.673  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000001             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.939      ;
; 0.684  ; LCD_TEST:MyLCD|mLCD_ST.000001             ; LCD_TEST:MyLCD|mLCD_Start                 ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.950      ;
; 0.699  ; LCD_TEST:MyLCD|mLCD_Start                 ; LCD_TEST:MyLCD|LCD_Controller:u0|preStart ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.965      ;
; 0.712  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; -0.002     ; 0.976      ;
; 0.722  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; -0.002     ; 0.986      ;
; 0.722  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; -0.002     ; 0.986      ;
; 0.725  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.002      ; 0.993      ;
; 0.788  ; LCD_TEST:MyLCD|mDLY[0]                    ; LCD_TEST:MyLCD|mDLY[0]                    ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.054      ;
; 0.795  ; divfreq50MHz_100Hz:divfreq|count[13]      ; divfreq50MHz_100Hz:divfreq|count[13]      ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.061      ;
; 0.796  ; LCD_TEST:MyLCD|mDLY[9]                    ; LCD_TEST:MyLCD|mDLY[9]                    ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.062      ;
; 0.796  ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; LCD_TEST:MyLCD|mLCD_DATA[7]               ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; -0.029     ; 1.033      ;
; 0.801  ; divfreq50MHz_100Hz:divfreq|count[6]       ; divfreq50MHz_100Hz:divfreq|count[6]       ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.067      ;
; 0.801  ; divfreq50MHz_100Hz:divfreq|count[22]      ; divfreq50MHz_100Hz:divfreq|count[22]      ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.067      ;
; 0.801  ; LCD_TEST:MyLCD|mDLY[10]                   ; LCD_TEST:MyLCD|mDLY[10]                   ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.067      ;
; 0.802  ; divfreq50MHz_100Hz:divfreq|count[10]      ; divfreq50MHz_100Hz:divfreq|count[10]      ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.068      ;
; 0.802  ; divfreq50MHz_100Hz:divfreq|count[11]      ; divfreq50MHz_100Hz:divfreq|count[11]      ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.068      ;
; 0.802  ; divfreq50MHz_100Hz:divfreq|count[24]      ; divfreq50MHz_100Hz:divfreq|count[24]      ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.068      ;
; 0.802  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.068      ;
; 0.805  ; divfreq50MHz_100Hz:divfreq|count[20]      ; divfreq50MHz_100Hz:divfreq|count[20]      ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.805  ; LCD_TEST:MyLCD|mDLY[2]                    ; LCD_TEST:MyLCD|mDLY[2]                    ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.805  ; LCD_TEST:MyLCD|mDLY[4]                    ; LCD_TEST:MyLCD|mDLY[4]                    ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.806  ; divfreq50MHz_100Hz:divfreq|count[1]       ; divfreq50MHz_100Hz:divfreq|count[1]       ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; divfreq50MHz_100Hz:divfreq|count[8]       ; divfreq50MHz_100Hz:divfreq|count[8]       ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.807  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.073      ;
; 0.810  ; LCD_TEST:MyLCD|mDLY[6]                    ; LCD_TEST:MyLCD|mDLY[6]                    ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.810  ; LCD_TEST:MyLCD|mDLY[7]                    ; LCD_TEST:MyLCD|mDLY[7]                    ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.813  ; LCD_TEST:MyLCD|mDLY[11]                   ; LCD_TEST:MyLCD|mDLY[11]                   ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.079      ;
; 0.814  ; LCD_TEST:MyLCD|mDLY[8]                    ; LCD_TEST:MyLCD|mDLY[8]                    ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.814  ; LCD_TEST:MyLCD|mDLY[13]                   ; LCD_TEST:MyLCD|mDLY[13]                   ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.814  ; LCD_TEST:MyLCD|mDLY[16]                   ; LCD_TEST:MyLCD|mDLY[16]                   ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.080      ;
; 0.816  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_Start                 ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.082      ;
; 0.822  ; LCD_TEST:MyLCD|LCD_Controller:u0|preStart ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.088      ;
; 0.831  ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone    ; LCD_TEST:MyLCD|mLCD_ST.000010             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.097      ;
; 0.832  ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.098      ;
; 0.833  ; divfreq50MHz_100Hz:divfreq|count[5]       ; divfreq50MHz_100Hz:divfreq|count[5]       ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.099      ;
; 0.834  ; LCD_TEST:MyLCD|mDLY[17]                   ; LCD_TEST:MyLCD|mDLY[17]                   ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.100      ;
; 0.834  ; LCD_TEST:MyLCD|LUT_INDEX[4]               ; LCD_TEST:MyLCD|LUT_INDEX[4]               ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.100      ;
; 0.838  ; divfreq50MHz_100Hz:divfreq|count[9]       ; divfreq50MHz_100Hz:divfreq|count[9]       ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; divfreq50MHz_100Hz:divfreq|count[18]      ; divfreq50MHz_100Hz:divfreq|count[18]      ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; divfreq50MHz_100Hz:divfreq|count[21]      ; divfreq50MHz_100Hz:divfreq|count[21]      ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; divfreq50MHz_100Hz:divfreq|count[23]      ; divfreq50MHz_100Hz:divfreq|count[23]      ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; divfreq50MHz_100Hz:divfreq|count[25]      ; divfreq50MHz_100Hz:divfreq|count[25]      ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.839  ; divfreq50MHz_100Hz:divfreq|count[3]       ; divfreq50MHz_100Hz:divfreq|count[3]       ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.105      ;
; 0.839  ; divfreq50MHz_100Hz:divfreq|count[19]      ; divfreq50MHz_100Hz:divfreq|count[19]      ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.105      ;
; 0.841  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.107      ;
; 0.843  ; divfreq50MHz_100Hz:divfreq|count[2]       ; divfreq50MHz_100Hz:divfreq|count[2]       ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.109      ;
; 0.844  ; LCD_TEST:MyLCD|mDLY[1]                    ; LCD_TEST:MyLCD|mDLY[1]                    ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.110      ;
; 0.845  ; LCD_TEST:MyLCD|mDLY[3]                    ; LCD_TEST:MyLCD|mDLY[3]                    ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.111      ;
; 0.845  ; LCD_TEST:MyLCD|mDLY[12]                   ; LCD_TEST:MyLCD|mDLY[12]                   ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.111      ;
; 0.846  ; LCD_TEST:MyLCD|mDLY[5]                    ; LCD_TEST:MyLCD|mDLY[5]                    ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.846  ; LCD_TEST:MyLCD|mDLY[14]                   ; LCD_TEST:MyLCD|mDLY[14]                   ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.847  ; LCD_TEST:MyLCD|mDLY[15]                   ; LCD_TEST:MyLCD|mDLY[15]                   ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.113      ;
; 0.863  ; LCD_TEST:MyLCD|mLCD_Start                 ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.129      ;
; 0.867  ; LCD_TEST:MyLCD|mLCD_ST.000001             ; LCD_TEST:MyLCD|mLCD_ST.000010             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.133      ;
; 0.941  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.207      ;
; 0.941  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.207      ;
; 0.959  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; -0.002     ; 1.223      ;
; 0.993  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]  ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.259      ;
; 0.993  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]  ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.259      ;
; 0.998  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]  ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.264      ;
; 0.998  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]  ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.264      ;
; 1.032  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone    ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; -0.002     ; 1.296      ;
; 1.053  ; LCD_TEST:MyLCD|LUT_INDEX[3]               ; LCD_TEST:MyLCD|LUT_INDEX[3]               ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.319      ;
; 1.066  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.332      ;
; 1.068  ; LCD_TEST:MyLCD|LUT_INDEX[1]               ; LCD_TEST:MyLCD|LUT_INDEX[1]               ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 1.334      ;
; 1.069  ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; LCD_TEST:MyLCD|mLCD_RS                    ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; -0.029     ; 1.306      ;
; 1.124  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mDLY[9]                    ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; -0.001     ; 1.389      ;
; 1.124  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mDLY[10]                   ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; -0.001     ; 1.389      ;
; 1.124  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mDLY[11]                   ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; -0.001     ; 1.389      ;
; 1.124  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mDLY[12]                   ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; -0.001     ; 1.389      ;
; 1.124  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mDLY[13]                   ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; -0.001     ; 1.389      ;
; 1.124  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mDLY[14]                   ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; -0.001     ; 1.389      ;
; 1.124  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mDLY[15]                   ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; -0.001     ; 1.389      ;
; 1.124  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mDLY[16]                   ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; -0.001     ; 1.389      ;
; 1.124  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mDLY[17]                   ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; -0.001     ; 1.389      ;
; 1.150  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.002      ; 1.418      ;
; 1.150  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]  ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.002      ; 1.418      ;
; 1.150  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]  ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.002      ; 1.418      ;
; 1.150  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]  ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.002      ; 1.418      ;
; 1.150  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]  ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.002      ; 1.418      ;
; 1.150  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.002      ; 1.418      ;
; 1.150  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.002      ; 1.418      ;
; 1.150  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.002      ; 1.418      ;
+--------+-------------------------------------------+-------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'divfreq50MHz_100Hz:divfreq|out_100Hz'                                                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------------------------------+--------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                      ; To Node                              ; Launch Clock                                                                                                   ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------+--------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; 1.553 ; banco_regs:banco|regs[7][7]                                                                                    ; ParallelOUT:saidaParalela|DataOut[7] ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.000      ; 1.819      ;
; 2.154 ; banco_regs:banco|regs[3][7]                                                                                    ; ParallelOUT:saidaParalela|DataOut[7] ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; -0.003     ; 2.417      ;
; 2.221 ; banco_regs:banco|regs[6][7]                                                                                    ; ParallelOUT:saidaParalela|DataOut[7] ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.000      ; 2.487      ;
; 2.266 ; RegPC:pc|PC[3]                                                                                                 ; RegPC:pc|PC[3]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.000      ; 2.532      ;
; 2.290 ; RegPC:pc|PC[1]                                                                                                 ; RegPC:pc|PC[1]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.000      ; 2.556      ;
; 2.293 ; RegPC:pc|PC[0]                                                                                                 ; RegPC:pc|PC[0]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.000      ; 2.559      ;
; 2.349 ; banco_regs:banco|regs[6][4]                                                                                    ; ParallelOUT:saidaParalela|DataOut[4] ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; -0.002     ; 2.613      ;
; 2.366 ; banco_regs:banco|regs[2][1]                                                                                    ; ParallelOUT:saidaParalela|DataOut[1] ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.002      ; 2.634      ;
; 2.375 ; banco_regs:banco|regs[7][5]                                                                                    ; RegPC:pc|PC[5]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; -0.006     ; 2.635      ;
; 2.400 ; banco_regs:banco|regs[5][7]                                                                                    ; ParallelOUT:saidaParalela|DataOut[7] ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; -0.003     ; 2.663      ;
; 2.490 ; RegPC:pc|PC[7]                                                                                                 ; RegPC:pc|PC[7]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.000      ; 2.756      ;
; 2.523 ; banco_regs:banco|regs[4][1]                                                                                    ; ParallelOUT:saidaParalela|DataOut[1] ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.002      ; 2.791      ;
; 2.571 ; RegPC:pc|PC[2]                                                                                                 ; RegPC:pc|PC[2]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.000      ; 2.837      ;
; 2.578 ; banco_regs:banco|regs[5][1]                                                                                    ; ParallelOUT:saidaParalela|DataOut[1] ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.002      ; 2.846      ;
; 2.591 ; banco_regs:banco|regs[7][2]                                                                                    ; RegPC:pc|PC[2]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; -0.004     ; 2.853      ;
; 2.594 ; RegPC:pc|PC[6]                                                                                                 ; RegPC:pc|PC[6]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.000      ; 2.860      ;
; 2.626 ; banco_regs:banco|regs[2][7]                                                                                    ; ParallelOUT:saidaParalela|DataOut[7] ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; -0.002     ; 2.890      ;
; 2.667 ; RegPC:pc|PC[0]                                                                                                 ; RegPC:pc|PC[1]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.000      ; 2.933      ;
; 2.675 ; RegPC:pc|PC[2]                                                                                                 ; RegPC:pc|PC[3]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.000      ; 2.941      ;
; 2.683 ; banco_regs:banco|regs[7][1]                                                                                    ; ParallelOUT:saidaParalela|DataOut[1] ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.004      ; 2.953      ;
; 2.686 ; banco_regs:banco|regs[5][5]                                                                                    ; RegPC:pc|PC[5]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; -0.006     ; 2.946      ;
; 2.718 ; RegPC:pc|PC[1]                                                                                                 ; RegPC:pc|PC[3]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.000      ; 2.984      ;
; 2.721 ; banco_regs:banco|regs[7][4]                                                                                    ; RegPC:pc|PC[4]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; -0.005     ; 2.982      ;
; 2.743 ; banco_regs:banco|regs[1][7]                                                                                    ; ParallelOUT:saidaParalela|DataOut[7] ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; -0.003     ; 3.006      ;
; 2.756 ; RegPC:pc|PC[5]                                                                                                 ; RegPC:pc|PC[5]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.000      ; 3.022      ;
; 2.758 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; ParallelOUT:saidaParalela|DataOut[5] ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 3.171      ; 6.404      ;
; 2.758 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; ParallelOUT:saidaParalela|DataOut[6] ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 3.171      ; 6.404      ;
; 2.758 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; ParallelOUT:saidaParalela|DataOut[3] ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 3.171      ; 6.404      ;
; 2.771 ; banco_regs:banco|regs[7][6]                                                                                    ; ParallelOUT:saidaParalela|DataOut[6] ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.002      ; 3.039      ;
; 2.777 ; RegPC:pc|PC[4]                                                                                                 ; RegPC:pc|PC[4]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.000      ; 3.043      ;
; 2.783 ; RegPC:pc|PC[0]                                                                                                 ; RegPC:pc|PC[3]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.000      ; 3.049      ;
; 2.810 ; banco_regs:banco|regs[1][0]                                                                                    ; RegPC:pc|PC[0]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.000      ; 3.076      ;
; 2.823 ; banco_regs:banco|regs[3][2]                                                                                    ; RegPC:pc|PC[2]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.000      ; 3.089      ;
; 2.834 ; banco_regs:banco|regs[6][2]                                                                                    ; RegPC:pc|PC[2]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; -0.004     ; 3.096      ;
; 2.835 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; banco_regs:banco|regs[3][1]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 3.167      ; 6.477      ;
; 2.851 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; banco_regs:banco|regs[1][1]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 3.167      ; 6.493      ;
; 2.907 ; banco_regs:banco|regs[1][0]                                                                                    ; ParallelOUT:saidaParalela|DataOut[0] ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.004      ; 3.177      ;
; 2.910 ; banco_regs:banco|regs[2][0]                                                                                    ; RegPC:pc|PC[0]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; -0.001     ; 3.175      ;
; 2.914 ; RegPC:pc|PC[3]                                                                                                 ; RegPC:pc|PC[6]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; -0.001     ; 3.179      ;
; 2.917 ; RegPC:pc|PC[7]                                                                                                 ; banco_regs:banco|regs[1][7]          ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.006      ; 3.189      ;
; 2.925 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; RegPC:pc|PC[0]                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 3.167      ; 6.567      ;
; 2.929 ; RegPC:pc|PC[1]                                                                                                 ; RegPC:pc|PC[2]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.000      ; 3.195      ;
; 2.930 ; RegPC:pc|PC[3]                                                                                                 ; RegPC:pc|PC[4]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; -0.001     ; 3.195      ;
; 2.953 ; RegPC:pc|PC[3]                                                                                                 ; RegPC:pc|PC[5]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; -0.001     ; 3.218      ;
; 2.966 ; banco_regs:banco|regs[3][1]                                                                                    ; ParallelOUT:saidaParalela|DataOut[1] ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.004      ; 3.236      ;
; 2.968 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; RegPC:pc|PC[1]                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 3.167      ; 6.610      ;
; 2.976 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; RegPC:pc|PC[3]                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 3.167      ; 6.618      ;
; 2.978 ; banco_regs:banco|regs[2][5]                                                                                    ; RegPC:pc|PC[5]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; -0.003     ; 3.241      ;
; 2.982 ; banco_regs:banco|regs[1][4]                                                                                    ; ParallelOUT:saidaParalela|DataOut[4] ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.002      ; 3.250      ;
; 2.992 ; banco_regs:banco|regs[7][5]                                                                                    ; ParallelOUT:saidaParalela|DataOut[5] ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; -0.001     ; 3.257      ;
; 2.994 ; RegPC:pc|PC[0]                                                                                                 ; RegPC:pc|PC[2]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.000      ; 3.260      ;
; 3.011 ; RegPC:pc|PC[2]                                                                                                 ; RegPC:pc|PC[6]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; -0.001     ; 3.276      ;
; 3.022 ; banco_regs:banco|regs[5][5]                                                                                    ; ParallelOUT:saidaParalela|DataOut[5] ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; -0.001     ; 3.287      ;
; 3.025 ; banco_regs:banco|regs[1][5]                                                                                    ; ParallelOUT:saidaParalela|DataOut[5] ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; -0.001     ; 3.290      ;
; 3.027 ; banco_regs:banco|regs[2][4]                                                                                    ; ParallelOUT:saidaParalela|DataOut[4] ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; -0.002     ; 3.291      ;
; 3.027 ; RegPC:pc|PC[2]                                                                                                 ; RegPC:pc|PC[4]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; -0.001     ; 3.292      ;
; 3.032 ; RegPC:pc|PC[5]                                                                                                 ; RegPC:pc|PC[6]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.000      ; 3.298      ;
; 3.037 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; RegPC:pc|PC[7]                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 3.166      ; 6.678      ;
; 3.038 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; RegPC:pc|PC[5]                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 3.166      ; 6.679      ;
; 3.050 ; RegPC:pc|PC[2]                                                                                                 ; RegPC:pc|PC[5]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; -0.001     ; 3.315      ;
; 3.054 ; RegPC:pc|PC[1]                                                                                                 ; RegPC:pc|PC[6]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; -0.001     ; 3.319      ;
; 3.065 ; banco_regs:banco|regs[7][2]                                                                                    ; ParallelOUT:saidaParalela|DataOut[2] ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.001      ; 3.332      ;
; 3.070 ; RegPC:pc|PC[1]                                                                                                 ; RegPC:pc|PC[4]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; -0.001     ; 3.335      ;
; 3.076 ; RegPC:pc|PC[4]                                                                                                 ; RegPC:pc|PC[6]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.000      ; 3.342      ;
; 3.086 ; banco_regs:banco|regs[2][5]                                                                                    ; ParallelOUT:saidaParalela|DataOut[5] ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.002      ; 3.354      ;
; 3.093 ; RegPC:pc|PC[1]                                                                                                 ; RegPC:pc|PC[5]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; -0.001     ; 3.358      ;
; 3.097 ; banco_regs:banco|regs[3][4]                                                                                    ; RegPC:pc|PC[4]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; -0.001     ; 3.362      ;
; 3.102 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; RegPC:pc|PC[2]                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 3.167      ; 6.744      ;
; 3.103 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; RegPC:pc|PC[4]                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 3.166      ; 6.744      ;
; 3.105 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; RegPC:pc|PC[6]                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 3.166      ; 6.746      ;
; 3.114 ; banco_regs:banco|regs[5][3]                                                                                    ; ParallelOUT:saidaParalela|DataOut[3] ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.002      ; 3.382      ;
; 3.114 ; banco_regs:banco|regs[3][0]                                                                                    ; RegPC:pc|PC[0]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.000      ; 3.380      ;
; 3.115 ; RegPC:pc|PC[4]                                                                                                 ; RegPC:pc|PC[5]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.000      ; 3.381      ;
; 3.119 ; RegPC:pc|PC[0]                                                                                                 ; RegPC:pc|PC[6]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; -0.001     ; 3.384      ;
; 3.130 ; banco_regs:banco|regs[4][7]                                                                                    ; ParallelOUT:saidaParalela|DataOut[7] ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; -0.003     ; 3.393      ;
; 3.132 ; RegPC:pc|PC[6]                                                                                                 ; RegPC:pc|PC[7]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.000      ; 3.398      ;
; 3.134 ; banco_regs:banco|regs[6][4]                                                                                    ; RegPC:pc|PC[4]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; -0.005     ; 3.395      ;
; 3.135 ; RegPC:pc|PC[0]                                                                                                 ; RegPC:pc|PC[4]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; -0.001     ; 3.400      ;
; 3.138 ; banco_regs:banco|regs[4][6]                                                                                    ; RegPC:pc|PC[6]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; -0.004     ; 3.400      ;
; 3.140 ; RegPC:pc|PC[3]                                                                                                 ; RegPC:pc|PC[7]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; -0.001     ; 3.405      ;
; 3.158 ; banco_regs:banco|regs[4][5]                                                                                    ; RegPC:pc|PC[5]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; -0.006     ; 3.418      ;
; 3.158 ; RegPC:pc|PC[0]                                                                                                 ; RegPC:pc|PC[5]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; -0.001     ; 3.423      ;
; 3.162 ; banco_regs:banco|regs[6][1]                                                                                    ; ParallelOUT:saidaParalela|DataOut[1] ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.004      ; 3.432      ;
; 3.165 ; banco_regs:banco|regs[5][4]                                                                                    ; RegPC:pc|PC[4]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; -0.004     ; 3.427      ;
; 3.181 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; ParallelOUT:saidaParalela|DataOut[2] ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 3.172      ; 6.828      ;
; 3.183 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; ParallelOUT:saidaParalela|DataOut[1] ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 3.171      ; 6.829      ;
; 3.183 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; ParallelOUT:saidaParalela|DataOut[0] ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 3.171      ; 6.829      ;
; 3.196 ; banco_regs:banco|regs[1][1]                                                                                    ; ParallelOUT:saidaParalela|DataOut[1] ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.004      ; 3.466      ;
; 3.236 ; banco_regs:banco|regs[4][4]                                                                                    ; ParallelOUT:saidaParalela|DataOut[4] ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; -0.001     ; 3.501      ;
; 3.237 ; banco_regs:banco|regs[1][2]                                                                                    ; RegPC:pc|PC[2]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.000      ; 3.503      ;
; 3.237 ; RegPC:pc|PC[2]                                                                                                 ; RegPC:pc|PC[7]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; -0.001     ; 3.502      ;
; 3.254 ; banco_regs:banco|regs[3][5]                                                                                    ; ParallelOUT:saidaParalela|DataOut[5] ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; -0.001     ; 3.519      ;
; 3.254 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; ParallelOUT:saidaParalela|DataOut[7] ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 3.169      ; 6.898      ;
; 3.254 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; ParallelOUT:saidaParalela|DataOut[4] ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 3.169      ; 6.898      ;
; 3.258 ; RegPC:pc|PC[5]                                                                                                 ; RegPC:pc|PC[7]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.000      ; 3.524      ;
; 3.258 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; ParallelOUT:saidaParalela|DataOut[5] ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; -0.500       ; 3.171      ; 6.404      ;
; 3.258 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; ParallelOUT:saidaParalela|DataOut[6] ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; -0.500       ; 3.171      ; 6.404      ;
; 3.258 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; ParallelOUT:saidaParalela|DataOut[3] ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; -0.500       ; 3.171      ; 6.404      ;
; 3.261 ; banco_regs:banco|regs[7][7]                                                                                    ; RegPC:pc|PC[7]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; -0.003     ; 3.524      ;
; 3.264 ; banco_regs:banco|regs[7][6]                                                                                    ; RegPC:pc|PC[6]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; -0.003     ; 3.527      ;
+-------+----------------------------------------------------------------------------------------------------------------+--------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a2~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a2~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a3~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a3~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a4~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a4~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a5~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a5~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a6~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a6~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a7~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a7~porta_memory_reg0   ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg7 ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0'                                                                                                                ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                          ; Clock Edge ; Target                                                                ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------+
; -0.770 ; -0.770       ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; UnidadeDeControle:udc|Branch                                          ;
; -0.770 ; -0.770       ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; UnidadeDeControle:udc|Branch                                          ;
; -0.770 ; -0.770       ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; UnidadeDeControle:udc|ULAControl[0]                                   ;
; -0.770 ; -0.770       ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; UnidadeDeControle:udc|ULAControl[0]                                   ;
; -0.770 ; -0.770       ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; UnidadeDeControle:udc|ULAControl[1]                                   ;
; -0.770 ; -0.770       ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; UnidadeDeControle:udc|ULAControl[1]                                   ;
; -0.770 ; -0.770       ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; UnidadeDeControle:udc|ULAControl[2]                                   ;
; -0.770 ; -0.770       ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; UnidadeDeControle:udc|ULAControl[2]                                   ;
; -0.770 ; -0.770       ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; UnidadeDeControle:udc|ULASrc                                          ;
; -0.770 ; -0.770       ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; UnidadeDeControle:udc|ULASrc                                          ;
; -0.770 ; -0.770       ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; udc|Branch|datad                                                      ;
; -0.770 ; -0.770       ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; udc|Branch|datad                                                      ;
; -0.770 ; -0.770       ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; udc|Decoder1~2clkctrl|inclk[0]                                        ;
; -0.770 ; -0.770       ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; udc|Decoder1~2clkctrl|inclk[0]                                        ;
; -0.770 ; -0.770       ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; udc|Decoder1~2clkctrl|outclk                                          ;
; -0.770 ; -0.770       ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; udc|Decoder1~2clkctrl|outclk                                          ;
; -0.770 ; -0.770       ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; udc|Decoder1~2|combout                                                ;
; -0.770 ; -0.770       ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; udc|Decoder1~2|combout                                                ;
; -0.770 ; -0.770       ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; udc|ULAControl[0]|datad                                               ;
; -0.770 ; -0.770       ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; udc|ULAControl[0]|datad                                               ;
; -0.770 ; -0.770       ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; udc|ULAControl[1]|datac                                               ;
; -0.770 ; -0.770       ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; udc|ULAControl[1]|datac                                               ;
; -0.770 ; -0.770       ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; udc|ULAControl[2]|datad                                               ;
; -0.770 ; -0.770       ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; udc|ULAControl[2]|datad                                               ;
; -0.770 ; -0.770       ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; udc|ULASrc|datac                                                      ;
; -0.770 ; -0.770       ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; udc|ULASrc|datac                                                      ;
; -0.329 ; -0.329       ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; UnidadeDeControle:udc|MemtoReg[0]                                     ;
; -0.329 ; -0.329       ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; UnidadeDeControle:udc|MemtoReg[0]                                     ;
; -0.329 ; -0.329       ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; UnidadeDeControle:udc|MemtoReg[1]                                     ;
; -0.329 ; -0.329       ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; UnidadeDeControle:udc|MemtoReg[1]                                     ;
; -0.329 ; -0.329       ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; UnidadeDeControle:udc|RegDst[0]                                       ;
; -0.329 ; -0.329       ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; UnidadeDeControle:udc|RegDst[0]                                       ;
; -0.329 ; -0.329       ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; udc|MemtoReg[0]|datac                                                 ;
; -0.329 ; -0.329       ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; udc|MemtoReg[0]|datac                                                 ;
; -0.329 ; -0.329       ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; udc|MemtoReg[1]|datac                                                 ;
; -0.329 ; -0.329       ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; udc|MemtoReg[1]|datac                                                 ;
; -0.329 ; -0.329       ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; udc|RegDst[0]|datac                                                   ;
; -0.329 ; -0.329       ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; udc|RegDst[0]|datac                                                   ;
; -0.329 ; -0.329       ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; udc|WideOr14~1clkctrl|inclk[0]                                        ;
; -0.329 ; -0.329       ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; udc|WideOr14~1clkctrl|inclk[0]                                        ;
; -0.329 ; -0.329       ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; udc|WideOr14~1clkctrl|outclk                                          ;
; -0.329 ; -0.329       ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; udc|WideOr14~1clkctrl|outclk                                          ;
; -0.329 ; -0.329       ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; udc|WideOr14~1|combout                                                ;
; -0.329 ; -0.329       ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; udc|WideOr14~1|combout                                                ;
; 0.083  ; 0.083        ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; udc|Decoder1~0|combout                                                ;
; 0.083  ; 0.083        ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; udc|Decoder1~0|combout                                                ;
; 0.083  ; 0.083        ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; udc|Decoder1~2|datab                                                  ;
; 0.083  ; 0.083        ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; udc|Decoder1~2|datab                                                  ;
; 0.192  ; 0.192        ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; UnidadeDeControle:udc|MemtoReg[0]                                     ;
; 0.192  ; 0.192        ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; UnidadeDeControle:udc|MemtoReg[0]                                     ;
; 0.192  ; 0.192        ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; UnidadeDeControle:udc|MemtoReg[1]                                     ;
; 0.192  ; 0.192        ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; UnidadeDeControle:udc|MemtoReg[1]                                     ;
; 0.192  ; 0.192        ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; UnidadeDeControle:udc|RegDst[0]                                       ;
; 0.192  ; 0.192        ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; UnidadeDeControle:udc|RegDst[0]                                       ;
; 0.192  ; 0.192        ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; udc|MemtoReg[0]|datac                                                 ;
; 0.192  ; 0.192        ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; udc|MemtoReg[0]|datac                                                 ;
; 0.192  ; 0.192        ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; udc|MemtoReg[1]|datac                                                 ;
; 0.192  ; 0.192        ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; udc|MemtoReg[1]|datac                                                 ;
; 0.192  ; 0.192        ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; udc|RegDst[0]|datac                                                   ;
; 0.192  ; 0.192        ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; udc|RegDst[0]|datac                                                   ;
; 0.192  ; 0.192        ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; udc|WideOr14~1clkctrl|inclk[0]                                        ;
; 0.192  ; 0.192        ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; udc|WideOr14~1clkctrl|inclk[0]                                        ;
; 0.192  ; 0.192        ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; udc|WideOr14~1clkctrl|outclk                                          ;
; 0.192  ; 0.192        ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; udc|WideOr14~1clkctrl|outclk                                          ;
; 0.192  ; 0.192        ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; udc|WideOr14~1|combout                                                ;
; 0.192  ; 0.192        ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; udc|WideOr14~1|combout                                                ;
; 0.283  ; 0.283        ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; udc|Decoder1~3|combout                                                ;
; 0.283  ; 0.283        ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; udc|Decoder1~3|combout                                                ;
; 0.283  ; 0.283        ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; udc|WideOr14~1|datad                                                  ;
; 0.283  ; 0.283        ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; udc|WideOr14~1|datad                                                  ;
; 0.396  ; 0.396        ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; udc|WideOr14~0|combout                                                ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; udc|WideOr14~0|combout                                                ;
; 0.396  ; 0.396        ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; udc|WideOr14~1|datab                                                  ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; udc|WideOr14~1|datab                                                  ;
; 0.453  ; 0.453        ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; udc|WideOr14~0|combout                                                ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; udc|WideOr14~0|combout                                                ;
; 0.453  ; 0.453        ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; udc|WideOr14~1|datab                                                  ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; udc|WideOr14~1|datab                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; UnidadeDeControle:udc|Branch                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; UnidadeDeControle:udc|Branch                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; UnidadeDeControle:udc|ULAControl[0]                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; UnidadeDeControle:udc|ULAControl[0]                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; UnidadeDeControle:udc|ULAControl[1]                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; UnidadeDeControle:udc|ULAControl[1]                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; UnidadeDeControle:udc|ULAControl[2]                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; UnidadeDeControle:udc|ULAControl[2]                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; UnidadeDeControle:udc|ULASrc                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; UnidadeDeControle:udc|ULASrc                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; rom|altsyncram_component|auto_generated|ram_block1a26|portadataout[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; rom|altsyncram_component|auto_generated|ram_block1a26|portadataout[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; rom|altsyncram_component|auto_generated|ram_block1a26|portadataout[1] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; rom|altsyncram_component|auto_generated|ram_block1a26|portadataout[1] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; rom|altsyncram_component|auto_generated|ram_block1a26|portadataout[2] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; rom|altsyncram_component|auto_generated|ram_block1a26|portadataout[2] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; rom|altsyncram_component|auto_generated|ram_block1a26|portadataout[3] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; rom|altsyncram_component|auto_generated|ram_block1a26|portadataout[3] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; rom|altsyncram_component|auto_generated|ram_block1a26|portadataout[4] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; rom|altsyncram_component|auto_generated|ram_block1a26|portadataout[4] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; rom|altsyncram_component|auto_generated|ram_block1a26|portadataout[5] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; rom|altsyncram_component|auto_generated|ram_block1a26|portadataout[5] ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'divfreq50MHz_100Hz:divfreq|out_100Hz'                                                                               ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; ParallelOUT:saidaParalela|DataOut[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; ParallelOUT:saidaParalela|DataOut[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; ParallelOUT:saidaParalela|DataOut[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; ParallelOUT:saidaParalela|DataOut[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; ParallelOUT:saidaParalela|DataOut[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; ParallelOUT:saidaParalela|DataOut[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; ParallelOUT:saidaParalela|DataOut[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; ParallelOUT:saidaParalela|DataOut[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; ParallelOUT:saidaParalela|DataOut[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; ParallelOUT:saidaParalela|DataOut[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; ParallelOUT:saidaParalela|DataOut[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; ParallelOUT:saidaParalela|DataOut[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; ParallelOUT:saidaParalela|DataOut[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; ParallelOUT:saidaParalela|DataOut[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; ParallelOUT:saidaParalela|DataOut[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; ParallelOUT:saidaParalela|DataOut[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; RegPC:pc|PC[0]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; RegPC:pc|PC[0]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; RegPC:pc|PC[1]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; RegPC:pc|PC[1]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; RegPC:pc|PC[2]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; RegPC:pc|PC[2]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; RegPC:pc|PC[3]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; RegPC:pc|PC[3]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; RegPC:pc|PC[4]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; RegPC:pc|PC[4]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; RegPC:pc|PC[5]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; RegPC:pc|PC[5]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; RegPC:pc|PC[6]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; RegPC:pc|PC[6]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; RegPC:pc|PC[7]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; RegPC:pc|PC[7]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[1][0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[1][0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[1][1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[1][1]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[1][2]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[1][2]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[1][3]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[1][3]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[1][4]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[1][4]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[1][5]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[1][5]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[1][6]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[1][6]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[1][7]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[1][7]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[2][0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[2][0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[2][1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[2][1]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[2][2]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[2][2]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[2][3]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[2][3]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[2][4]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[2][4]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[2][5]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[2][5]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[2][6]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[2][6]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[2][7]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[2][7]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[3][0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[3][0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[3][1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[3][1]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[3][2]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[3][2]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[3][3]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[3][3]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[3][4]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[3][4]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[3][5]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[3][5]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[3][6]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[3][6]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[3][7]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[3][7]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[4][0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[4][0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[4][1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[4][1]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[4][2]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[4][2]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[4][3]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[4][3]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[4][4]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[4][4]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[4][5]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[4][5]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[4][6]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[4][6]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[4][7]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[4][7]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[5][0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[5][0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[5][1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[5][1]          ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                          ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+
; KEY[*]    ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 5.770 ; 5.770 ; Rise       ; divfreq50MHz_100Hz:divfreq|out_100Hz ;
;  KEY[2]   ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 5.770 ; 5.770 ; Rise       ; divfreq50MHz_100Hz:divfreq|out_100Hz ;
; SW[*]     ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 1.894 ; 1.894 ; Rise       ; divfreq50MHz_100Hz:divfreq|out_100Hz ;
;  SW[0]    ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 1.894 ; 1.894 ; Rise       ; divfreq50MHz_100Hz:divfreq|out_100Hz ;
;  SW[1]    ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 1.777 ; 1.777 ; Rise       ; divfreq50MHz_100Hz:divfreq|out_100Hz ;
;  SW[2]    ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 1.483 ; 1.483 ; Rise       ; divfreq50MHz_100Hz:divfreq|out_100Hz ;
;  SW[3]    ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 1.348 ; 1.348 ; Rise       ; divfreq50MHz_100Hz:divfreq|out_100Hz ;
;  SW[4]    ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 1.748 ; 1.748 ; Rise       ; divfreq50MHz_100Hz:divfreq|out_100Hz ;
;  SW[5]    ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 1.702 ; 1.702 ; Rise       ; divfreq50MHz_100Hz:divfreq|out_100Hz ;
;  SW[6]    ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 1.662 ; 1.662 ; Rise       ; divfreq50MHz_100Hz:divfreq|out_100Hz ;
;  SW[7]    ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 1.183 ; 1.183 ; Rise       ; divfreq50MHz_100Hz:divfreq|out_100Hz ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                             ;
+-----------+--------------------------------------+--------+--------+------------+--------------------------------------+
; Data Port ; Clock Port                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+-----------+--------------------------------------+--------+--------+------------+--------------------------------------+
; KEY[*]    ; divfreq50MHz_100Hz:divfreq|out_100Hz ; -3.505 ; -3.505 ; Rise       ; divfreq50MHz_100Hz:divfreq|out_100Hz ;
;  KEY[2]   ; divfreq50MHz_100Hz:divfreq|out_100Hz ; -3.505 ; -3.505 ; Rise       ; divfreq50MHz_100Hz:divfreq|out_100Hz ;
; SW[*]     ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.361  ; 0.361  ; Rise       ; divfreq50MHz_100Hz:divfreq|out_100Hz ;
;  SW[0]    ; divfreq50MHz_100Hz:divfreq|out_100Hz ; -0.885 ; -0.885 ; Rise       ; divfreq50MHz_100Hz:divfreq|out_100Hz ;
;  SW[1]    ; divfreq50MHz_100Hz:divfreq|out_100Hz ; -0.638 ; -0.638 ; Rise       ; divfreq50MHz_100Hz:divfreq|out_100Hz ;
;  SW[2]    ; divfreq50MHz_100Hz:divfreq|out_100Hz ; -0.724 ; -0.724 ; Rise       ; divfreq50MHz_100Hz:divfreq|out_100Hz ;
;  SW[3]    ; divfreq50MHz_100Hz:divfreq|out_100Hz ; -0.078 ; -0.078 ; Rise       ; divfreq50MHz_100Hz:divfreq|out_100Hz ;
;  SW[4]    ; divfreq50MHz_100Hz:divfreq|out_100Hz ; -0.218 ; -0.218 ; Rise       ; divfreq50MHz_100Hz:divfreq|out_100Hz ;
;  SW[5]    ; divfreq50MHz_100Hz:divfreq|out_100Hz ; -0.187 ; -0.187 ; Rise       ; divfreq50MHz_100Hz:divfreq|out_100Hz ;
;  SW[6]    ; divfreq50MHz_100Hz:divfreq|out_100Hz ; -0.821 ; -0.821 ; Rise       ; divfreq50MHz_100Hz:divfreq|out_100Hz ;
;  SW[7]    ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.361  ; 0.361  ; Rise       ; divfreq50MHz_100Hz:divfreq|out_100Hz ;
+-----------+--------------------------------------+--------+--------+------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                         ;
+--------------+----------------------------------------------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                ;
+--------------+----------------------------------------------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                                                                                                       ; 9.043  ; 9.043  ; Rise       ; CLOCK_50                                                                                                       ;
;  LCD_DATA[0] ; CLOCK_50                                                                                                       ; 8.969  ; 8.969  ; Rise       ; CLOCK_50                                                                                                       ;
;  LCD_DATA[1] ; CLOCK_50                                                                                                       ; 7.963  ; 7.963  ; Rise       ; CLOCK_50                                                                                                       ;
;  LCD_DATA[2] ; CLOCK_50                                                                                                       ; 7.946  ; 7.946  ; Rise       ; CLOCK_50                                                                                                       ;
;  LCD_DATA[3] ; CLOCK_50                                                                                                       ; 8.093  ; 8.093  ; Rise       ; CLOCK_50                                                                                                       ;
;  LCD_DATA[4] ; CLOCK_50                                                                                                       ; 8.184  ; 8.184  ; Rise       ; CLOCK_50                                                                                                       ;
;  LCD_DATA[5] ; CLOCK_50                                                                                                       ; 8.320  ; 8.320  ; Rise       ; CLOCK_50                                                                                                       ;
;  LCD_DATA[6] ; CLOCK_50                                                                                                       ; 8.087  ; 8.087  ; Rise       ; CLOCK_50                                                                                                       ;
;  LCD_DATA[7] ; CLOCK_50                                                                                                       ; 9.043  ; 9.043  ; Rise       ; CLOCK_50                                                                                                       ;
; LCD_EN       ; CLOCK_50                                                                                                       ; 8.093  ; 8.093  ; Rise       ; CLOCK_50                                                                                                       ;
; LCD_RS       ; CLOCK_50                                                                                                       ; 7.715  ; 7.715  ; Rise       ; CLOCK_50                                                                                                       ;
; LEDR[*]      ; CLOCK_50                                                                                                       ; 14.309 ; 14.309 ; Rise       ; CLOCK_50                                                                                                       ;
;  LEDR[9]     ; CLOCK_50                                                                                                       ; 14.309 ; 14.309 ; Rise       ; CLOCK_50                                                                                                       ;
; LEDR[*]      ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 13.926 ; 13.926 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 13.563 ; 13.563 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 13.699 ; 13.699 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 13.926 ; 13.926 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 12.346 ; 12.346 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 13.317 ; 13.317 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 11.028 ; 11.028 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 15.059 ; 15.059 ; Fall       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 14.696 ; 14.696 ; Fall       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 14.832 ; 14.832 ; Fall       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 15.059 ; 15.059 ; Fall       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 13.479 ; 13.479 ; Fall       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 13.131 ; 13.131 ; Fall       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 11.028 ; 11.028 ; Fall       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
+--------------+----------------------------------------------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                 ;
+--------------+----------------------------------------------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                ;
+--------------+----------------------------------------------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                                                                                                       ; 7.946  ; 7.946  ; Rise       ; CLOCK_50                                                                                                       ;
;  LCD_DATA[0] ; CLOCK_50                                                                                                       ; 8.969  ; 8.969  ; Rise       ; CLOCK_50                                                                                                       ;
;  LCD_DATA[1] ; CLOCK_50                                                                                                       ; 7.963  ; 7.963  ; Rise       ; CLOCK_50                                                                                                       ;
;  LCD_DATA[2] ; CLOCK_50                                                                                                       ; 7.946  ; 7.946  ; Rise       ; CLOCK_50                                                                                                       ;
;  LCD_DATA[3] ; CLOCK_50                                                                                                       ; 8.093  ; 8.093  ; Rise       ; CLOCK_50                                                                                                       ;
;  LCD_DATA[4] ; CLOCK_50                                                                                                       ; 8.184  ; 8.184  ; Rise       ; CLOCK_50                                                                                                       ;
;  LCD_DATA[5] ; CLOCK_50                                                                                                       ; 8.320  ; 8.320  ; Rise       ; CLOCK_50                                                                                                       ;
;  LCD_DATA[6] ; CLOCK_50                                                                                                       ; 8.087  ; 8.087  ; Rise       ; CLOCK_50                                                                                                       ;
;  LCD_DATA[7] ; CLOCK_50                                                                                                       ; 9.043  ; 9.043  ; Rise       ; CLOCK_50                                                                                                       ;
; LCD_EN       ; CLOCK_50                                                                                                       ; 8.093  ; 8.093  ; Rise       ; CLOCK_50                                                                                                       ;
; LCD_RS       ; CLOCK_50                                                                                                       ; 7.715  ; 7.715  ; Rise       ; CLOCK_50                                                                                                       ;
; LEDR[*]      ; CLOCK_50                                                                                                       ; 12.495 ; 12.495 ; Rise       ; CLOCK_50                                                                                                       ;
;  LEDR[9]     ; CLOCK_50                                                                                                       ; 12.495 ; 12.495 ; Rise       ; CLOCK_50                                                                                                       ;
; LEDR[*]      ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 9.214  ; 9.214  ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 13.563 ; 13.563 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 13.699 ; 13.699 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 13.926 ; 13.926 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 12.346 ; 12.346 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 12.488 ; 12.488 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 9.214  ; 9.214  ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 9.214  ; 9.214  ; Fall       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 13.426 ; 13.426 ; Fall       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 13.562 ; 13.562 ; Fall       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 13.789 ; 13.789 ; Fall       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 12.209 ; 12.209 ; Fall       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 12.823 ; 12.823 ; Fall       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 9.214  ; 9.214  ; Fall       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
+--------------+----------------------------------------------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------+--------+---------------+
; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; -5.584 ; -385.407      ;
; CLOCK_50                                                                                                       ; -5.342 ; -113.572      ;
; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.861 ; -4.109        ;
+----------------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------+--------+---------------+
; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -2.079 ; -15.706       ;
; CLOCK_50                                                                                                       ; -1.585 ; -1.585        ;
; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; 0.736  ; 0.000         ;
+----------------------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                                       ; -2.000 ; -224.916      ;
; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; -0.500 ; -72.000       ;
; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.054 ; -1.404        ;
+----------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'divfreq50MHz_100Hz:divfreq|out_100Hz'                                                                                                                                                                                                                             ;
+--------+-------------------------------------+--------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                              ; Launch Clock                                                                                                   ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+--------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; -5.584 ; UnidadeDeControle:udc|ULAControl[2] ; banco_regs:banco|regs[4][7]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.809     ; 3.307      ;
; -5.569 ; UnidadeDeControle:udc|ULASrc        ; banco_regs:banco|regs[3][5]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.840     ; 3.261      ;
; -5.562 ; UnidadeDeControle:udc|ULAControl[2] ; banco_regs:banco|regs[7][7]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.812     ; 3.282      ;
; -5.561 ; UnidadeDeControle:udc|ULAControl[2] ; banco_regs:banco|regs[6][7]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.812     ; 3.281      ;
; -5.561 ; UnidadeDeControle:udc|ULAControl[2] ; banco_regs:banco|regs[5][7]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.809     ; 3.284      ;
; -5.534 ; UnidadeDeControle:udc|ULAControl[2] ; banco_regs:banco|regs[4][4]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.811     ; 3.255      ;
; -5.530 ; UnidadeDeControle:udc|ULAControl[2] ; banco_regs:banco|regs[5][4]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.811     ; 3.251      ;
; -5.524 ; UnidadeDeControle:udc|ULASrc        ; banco_regs:banco|regs[3][6]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.840     ; 3.216      ;
; -5.519 ; UnidadeDeControle:udc|ULASrc        ; banco_regs:banco|regs[5][5]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.839     ; 3.212      ;
; -5.518 ; UnidadeDeControle:udc|ULAControl[2] ; banco_regs:banco|regs[3][6]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.810     ; 3.240      ;
; -5.509 ; UnidadeDeControle:udc|ULAControl[2] ; RegPC:pc|PC[7]                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.814     ; 3.227      ;
; -5.508 ; UnidadeDeControle:udc|ULAControl[2] ; RegPC:pc|PC[5]                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.814     ; 3.226      ;
; -5.492 ; UnidadeDeControle:udc|ULASrc        ; banco_regs:banco|regs[4][7]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.839     ; 3.185      ;
; -5.481 ; UnidadeDeControle:udc|ULASrc        ; banco_regs:banco|regs[4][1]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.841     ; 3.172      ;
; -5.481 ; UnidadeDeControle:udc|ULASrc        ; banco_regs:banco|regs[1][5]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.840     ; 3.173      ;
; -5.480 ; UnidadeDeControle:udc|ULASrc        ; banco_regs:banco|regs[6][5]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.842     ; 3.170      ;
; -5.475 ; UnidadeDeControle:udc|ULASrc        ; banco_regs:banco|regs[5][1]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.841     ; 3.166      ;
; -5.470 ; UnidadeDeControle:udc|ULASrc        ; banco_regs:banco|regs[7][7]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.842     ; 3.160      ;
; -5.469 ; UnidadeDeControle:udc|ULASrc        ; banco_regs:banco|regs[2][5]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.842     ; 3.159      ;
; -5.469 ; UnidadeDeControle:udc|ULASrc        ; banco_regs:banco|regs[6][7]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.842     ; 3.159      ;
; -5.469 ; UnidadeDeControle:udc|ULASrc        ; banco_regs:banco|regs[5][7]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.839     ; 3.162      ;
; -5.458 ; UnidadeDeControle:udc|ULAControl[2] ; RegPC:pc|PC[4]                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.814     ; 3.176      ;
; -5.456 ; UnidadeDeControle:udc|ULAControl[1] ; banco_regs:banco|regs[5][2]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.846     ; 3.142      ;
; -5.456 ; UnidadeDeControle:udc|ULAControl[2] ; RegPC:pc|PC[6]                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.814     ; 3.174      ;
; -5.438 ; UnidadeDeControle:udc|ULAControl[2] ; ParallelOUT:saidaParalela|DataOut[7] ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.812     ; 3.158      ;
; -5.438 ; UnidadeDeControle:udc|ULAControl[2] ; ParallelOUT:saidaParalela|DataOut[4] ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.812     ; 3.158      ;
; -5.434 ; UnidadeDeControle:udc|ULAControl[2] ; banco_regs:banco|regs[1][4]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.813     ; 3.153      ;
; -5.434 ; UnidadeDeControle:udc|ULAControl[2] ; banco_regs:banco|regs[3][4]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.813     ; 3.153      ;
; -5.433 ; UnidadeDeControle:udc|ULAControl[2] ; RegPC:pc|PC[0]                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.814     ; 3.151      ;
; -5.433 ; UnidadeDeControle:udc|ULAControl[0] ; banco_regs:banco|regs[5][2]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.811     ; 3.154      ;
; -5.431 ; UnidadeDeControle:udc|ULAControl[2] ; RegPC:pc|PC[1]                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.814     ; 3.149      ;
; -5.429 ; UnidadeDeControle:udc|ULAControl[2] ; banco_regs:banco|regs[5][2]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.811     ; 3.150      ;
; -5.428 ; UnidadeDeControle:udc|ULASrc        ; banco_regs:banco|regs[4][3]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.841     ; 3.119      ;
; -5.428 ; UnidadeDeControle:udc|ULASrc        ; banco_regs:banco|regs[5][3]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.841     ; 3.119      ;
; -5.423 ; UnidadeDeControle:udc|ULAControl[2] ; RegPC:pc|PC[3]                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.814     ; 3.141      ;
; -5.422 ; UnidadeDeControle:udc|ULASrc        ; banco_regs:banco|regs[7][6]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.842     ; 3.112      ;
; -5.422 ; UnidadeDeControle:udc|ULASrc        ; banco_regs:banco|regs[6][6]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.842     ; 3.112      ;
; -5.416 ; UnidadeDeControle:udc|ULAControl[2] ; RegPC:pc|PC[2]                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.814     ; 3.134      ;
; -5.416 ; UnidadeDeControle:udc|ULAControl[2] ; banco_regs:banco|regs[7][6]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.812     ; 3.136      ;
; -5.416 ; UnidadeDeControle:udc|ULAControl[2] ; banco_regs:banco|regs[6][6]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.812     ; 3.136      ;
; -5.415 ; UnidadeDeControle:udc|ULASrc        ; banco_regs:banco|regs[4][5]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.839     ; 3.108      ;
; -5.412 ; UnidadeDeControle:udc|ULASrc        ; banco_regs:banco|regs[1][6]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.840     ; 3.104      ;
; -5.406 ; UnidadeDeControle:udc|ULAControl[2] ; banco_regs:banco|regs[1][6]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.810     ; 3.128      ;
; -5.398 ; UnidadeDeControle:udc|ULASrc        ; banco_regs:banco|regs[2][0]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.843     ; 3.087      ;
; -5.394 ; UnidadeDeControle:udc|ULAControl[2] ; ParallelOUT:saidaParalela|DataOut[2] ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.809     ; 3.117      ;
; -5.393 ; UnidadeDeControle:udc|ULAControl[2] ; ParallelOUT:saidaParalela|DataOut[1] ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.810     ; 3.115      ;
; -5.393 ; UnidadeDeControle:udc|ULAControl[2] ; ParallelOUT:saidaParalela|DataOut[0] ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.810     ; 3.115      ;
; -5.389 ; UnidadeDeControle:udc|ULASrc        ; banco_regs:banco|regs[7][1]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.844     ; 3.077      ;
; -5.381 ; UnidadeDeControle:udc|ULASrc        ; banco_regs:banco|regs[6][1]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.843     ; 3.070      ;
; -5.379 ; UnidadeDeControle:udc|ULASrc        ; banco_regs:banco|regs[2][1]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.842     ; 3.069      ;
; -5.377 ; UnidadeDeControle:udc|ULAControl[1] ; banco_regs:banco|regs[1][2]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.848     ; 3.061      ;
; -5.377 ; UnidadeDeControle:udc|ULAControl[1] ; banco_regs:banco|regs[3][2]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.848     ; 3.061      ;
; -5.375 ; UnidadeDeControle:udc|ULAControl[2] ; banco_regs:banco|regs[3][5]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.810     ; 3.097      ;
; -5.374 ; UnidadeDeControle:udc|ULAControl[2] ; banco_regs:banco|regs[4][1]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.811     ; 3.095      ;
; -5.371 ; UnidadeDeControle:udc|ULASrc        ; banco_regs:banco|regs[2][3]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.843     ; 3.060      ;
; -5.368 ; UnidadeDeControle:udc|ULAControl[2] ; banco_regs:banco|regs[6][4]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.810     ; 3.090      ;
; -5.368 ; UnidadeDeControle:udc|ULASrc        ; banco_regs:banco|regs[4][4]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.841     ; 3.059      ;
; -5.368 ; UnidadeDeControle:udc|ULAControl[2] ; banco_regs:banco|regs[5][1]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.811     ; 3.089      ;
; -5.367 ; UnidadeDeControle:udc|ULAControl[2] ; banco_regs:banco|regs[2][4]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.810     ; 3.089      ;
; -5.364 ; UnidadeDeControle:udc|ULASrc        ; banco_regs:banco|regs[5][4]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.841     ; 3.055      ;
; -5.362 ; UnidadeDeControle:udc|ULASrc        ; banco_regs:banco|regs[5][2]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.841     ; 3.053      ;
; -5.354 ; UnidadeDeControle:udc|ULAControl[2] ; banco_regs:banco|regs[2][7]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.810     ; 3.076      ;
; -5.354 ; UnidadeDeControle:udc|ULAControl[0] ; banco_regs:banco|regs[1][2]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.813     ; 3.073      ;
; -5.354 ; UnidadeDeControle:udc|ULAControl[0] ; banco_regs:banco|regs[3][2]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.813     ; 3.073      ;
; -5.350 ; UnidadeDeControle:udc|ULAControl[2] ; banco_regs:banco|regs[1][2]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.813     ; 3.069      ;
; -5.350 ; UnidadeDeControle:udc|ULAControl[2] ; banco_regs:banco|regs[3][2]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.813     ; 3.069      ;
; -5.343 ; UnidadeDeControle:udc|ULASrc        ; RegPC:pc|PC[7]                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.844     ; 3.031      ;
; -5.342 ; UnidadeDeControle:udc|ULASrc        ; RegPC:pc|PC[5]                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.844     ; 3.030      ;
; -5.341 ; UnidadeDeControle:udc|ULASrc        ; banco_regs:banco|regs[5][0]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.841     ; 3.032      ;
; -5.335 ; UnidadeDeControle:udc|ULAControl[1] ; banco_regs:banco|regs[4][7]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.844     ; 3.023      ;
; -5.325 ; UnidadeDeControle:udc|ULASrc        ; banco_regs:banco|regs[6][3]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.843     ; 3.014      ;
; -5.325 ; UnidadeDeControle:udc|ULASrc        ; banco_regs:banco|regs[7][3]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.843     ; 3.014      ;
; -5.325 ; UnidadeDeControle:udc|ULAControl[2] ; banco_regs:banco|regs[5][5]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.809     ; 3.048      ;
; -5.313 ; UnidadeDeControle:udc|ULAControl[1] ; banco_regs:banco|regs[7][7]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.847     ; 2.998      ;
; -5.312 ; UnidadeDeControle:udc|ULAControl[1] ; banco_regs:banco|regs[6][7]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.847     ; 2.997      ;
; -5.312 ; UnidadeDeControle:udc|ULAControl[1] ; banco_regs:banco|regs[5][7]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.844     ; 3.000      ;
; -5.312 ; UnidadeDeControle:udc|ULAControl[0] ; banco_regs:banco|regs[4][7]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.809     ; 3.035      ;
; -5.311 ; UnidadeDeControle:udc|ULAControl[2] ; banco_regs:banco|regs[4][3]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.811     ; 3.032      ;
; -5.311 ; UnidadeDeControle:udc|ULAControl[2] ; banco_regs:banco|regs[5][3]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.811     ; 3.032      ;
; -5.307 ; UnidadeDeControle:udc|ULASrc        ; banco_regs:banco|regs[2][6]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.840     ; 2.999      ;
; -5.301 ; UnidadeDeControle:udc|ULAControl[2] ; banco_regs:banco|regs[2][6]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.810     ; 3.023      ;
; -5.300 ; UnidadeDeControle:udc|ULASrc        ; ParallelOUT:saidaParalela|DataOut[7] ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.842     ; 2.990      ;
; -5.300 ; UnidadeDeControle:udc|ULASrc        ; ParallelOUT:saidaParalela|DataOut[4] ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.842     ; 2.990      ;
; -5.293 ; UnidadeDeControle:udc|ULASrc        ; banco_regs:banco|regs[1][3]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.843     ; 2.982      ;
; -5.292 ; UnidadeDeControle:udc|ULASrc        ; RegPC:pc|PC[4]                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.844     ; 2.980      ;
; -5.290 ; UnidadeDeControle:udc|ULASrc        ; RegPC:pc|PC[6]                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.844     ; 2.978      ;
; -5.290 ; UnidadeDeControle:udc|ULAControl[0] ; banco_regs:banco|regs[7][7]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.812     ; 3.010      ;
; -5.289 ; UnidadeDeControle:udc|ULAControl[0] ; banco_regs:banco|regs[6][7]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.812     ; 3.009      ;
; -5.289 ; UnidadeDeControle:udc|ULAControl[0] ; banco_regs:banco|regs[5][7]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.809     ; 3.012      ;
; -5.287 ; UnidadeDeControle:udc|ULAControl[2] ; banco_regs:banco|regs[1][5]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.810     ; 3.009      ;
; -5.286 ; UnidadeDeControle:udc|ULAControl[2] ; banco_regs:banco|regs[6][5]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.812     ; 3.006      ;
; -5.283 ; UnidadeDeControle:udc|ULASrc        ; banco_regs:banco|regs[1][2]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.843     ; 2.972      ;
; -5.283 ; UnidadeDeControle:udc|ULASrc        ; banco_regs:banco|regs[3][2]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.843     ; 2.972      ;
; -5.282 ; UnidadeDeControle:udc|ULAControl[2] ; banco_regs:banco|regs[7][1]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.814     ; 3.000      ;
; -5.275 ; UnidadeDeControle:udc|ULAControl[1] ; banco_regs:banco|regs[4][2]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.846     ; 2.961      ;
; -5.275 ; UnidadeDeControle:udc|ULAControl[2] ; banco_regs:banco|regs[2][5]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.812     ; 2.995      ;
; -5.274 ; UnidadeDeControle:udc|ULAControl[2] ; banco_regs:banco|regs[6][1]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.813     ; 2.993      ;
; -5.272 ; UnidadeDeControle:udc|ULAControl[2] ; banco_regs:banco|regs[2][1]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.812     ; 2.992      ;
; -5.268 ; UnidadeDeControle:udc|ULASrc        ; banco_regs:banco|regs[1][4]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.843     ; 2.957      ;
; -5.268 ; UnidadeDeControle:udc|ULASrc        ; banco_regs:banco|regs[3][4]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.500        ; -2.843     ; 2.957      ;
+--------+-------------------------------------+--------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock                                                                                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -5.342 ; UnidadeDeControle:udc|ULAControl[2]                                                                           ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -2.897     ; 2.944      ;
; -5.204 ; UnidadeDeControle:udc|ULASrc                                                                                  ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -2.927     ; 2.776      ;
; -5.161 ; UnidadeDeControle:udc|ULAControl[1]                                                                           ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -2.932     ; 2.728      ;
; -5.138 ; UnidadeDeControle:udc|ULAControl[0]                                                                           ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -2.897     ; 2.740      ;
; -4.757 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 5.758      ;
; -4.757 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 5.758      ;
; -4.757 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 5.758      ;
; -4.757 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 5.758      ;
; -4.757 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 5.758      ;
; -4.757 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 5.758      ;
; -4.757 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 5.758      ;
; -4.757 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 5.758      ;
; -4.658 ; UnidadeDeControle:udc|ULAControl[2]                                                                           ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -2.897     ; 2.260      ;
; -4.622 ; UnidadeDeControle:udc|ULASrc                                                                                  ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -2.927     ; 2.194      ;
; -4.580 ; UnidadeDeControle:udc|ULAControl[2]                                                                           ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -2.897     ; 2.182      ;
; -4.537 ; UnidadeDeControle:udc|ULAControl[2]                                                                           ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -2.897     ; 2.139      ;
; -4.520 ; UnidadeDeControle:udc|ULASrc                                                                                  ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -2.927     ; 2.092      ;
; -4.479 ; UnidadeDeControle:udc|ULAControl[2]                                                                           ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -2.897     ; 2.081      ;
; -4.461 ; UnidadeDeControle:udc|ULAControl[2]                                                                           ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -2.897     ; 2.063      ;
; -4.442 ; UnidadeDeControle:udc|ULASrc                                                                                  ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -2.927     ; 2.014      ;
; -4.409 ; UnidadeDeControle:udc|ULAControl[1]                                                                           ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -2.932     ; 1.976      ;
; -4.399 ; UnidadeDeControle:udc|ULAControl[1]                                                                           ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -2.932     ; 1.966      ;
; -4.399 ; UnidadeDeControle:udc|ULASrc                                                                                  ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -2.927     ; 1.971      ;
; -4.391 ; UnidadeDeControle:udc|ULAControl[2]                                                                           ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -2.897     ; 1.993      ;
; -4.386 ; UnidadeDeControle:udc|ULAControl[0]                                                                           ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -2.897     ; 1.988      ;
; -4.376 ; UnidadeDeControle:udc|ULAControl[0]                                                                           ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -2.897     ; 1.978      ;
; -4.374 ; UnidadeDeControle:udc|ULASrc                                                                                  ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -2.927     ; 1.946      ;
; -4.372 ; UnidadeDeControle:udc|ULAControl[2]                                                                           ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.427     ; 2.944      ;
; -4.366 ; UnidadeDeControle:udc|ULAControl[2]                                                                           ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -2.897     ; 1.968      ;
; -4.313 ; UnidadeDeControle:udc|ULASrc                                                                                  ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -2.927     ; 1.885      ;
; -4.311 ; UnidadeDeControle:udc|ULAControl[1]                                                                           ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -2.932     ; 1.878      ;
; -4.303 ; UnidadeDeControle:udc|ULAControl[1]                                                                           ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -2.932     ; 1.870      ;
; -4.295 ; UnidadeDeControle:udc|ULASrc                                                                                  ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -2.927     ; 1.867      ;
; -4.288 ; UnidadeDeControle:udc|ULAControl[0]                                                                           ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -2.897     ; 1.890      ;
; -4.284 ; UnidadeDeControle:udc|ULAControl[2]                                                                           ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -2.897     ; 1.886      ;
; -4.280 ; UnidadeDeControle:udc|ULAControl[0]                                                                           ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -2.897     ; 1.882      ;
; -4.239 ; UnidadeDeControle:udc|ULAControl[0]                                                                           ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -2.897     ; 1.841      ;
; -4.234 ; UnidadeDeControle:udc|ULASrc                                                                                  ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.457     ; 2.776      ;
; -4.217 ; UnidadeDeControle:udc|ULASrc                                                                                  ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -2.927     ; 1.789      ;
; -4.191 ; UnidadeDeControle:udc|ULAControl[1]                                                                           ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.462     ; 2.728      ;
; -4.168 ; UnidadeDeControle:udc|ULAControl[0]                                                                           ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50    ; 1.000        ; -2.427     ; 2.740      ;
; -4.141 ; UnidadeDeControle:udc|ULAControl[1]                                                                           ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -2.932     ; 1.708      ;
; -4.132 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 5.133      ;
; -4.132 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 5.133      ;
; -4.132 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 5.133      ;
; -4.132 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 5.133      ;
; -4.132 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 5.133      ;
; -4.132 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 5.133      ;
; -4.132 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 5.133      ;
; -4.132 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 5.133      ;
; -4.095 ; UnidadeDeControle:udc|ULAControl[1]                                                                           ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -2.932     ; 1.662      ;
; -4.073 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 5.074      ;
; -4.073 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 5.074      ;
; -4.073 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 5.074      ;
; -4.073 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 5.074      ;
; -4.073 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 5.074      ;
; -4.073 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 5.074      ;
; -4.073 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 5.074      ;
; -4.073 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 5.074      ;
; -4.046 ; UnidadeDeControle:udc|ULAControl[0]                                                                           ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -2.897     ; 1.648      ;
; -3.999 ; UnidadeDeControle:udc|ULAControl[1]                                                                           ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -2.932     ; 1.566      ;
; -3.995 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 4.996      ;
; -3.995 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 4.996      ;
; -3.995 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 4.996      ;
; -3.995 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 4.996      ;
; -3.995 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 4.996      ;
; -3.995 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 4.996      ;
; -3.995 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 4.996      ;
; -3.995 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 4.996      ;
; -3.960 ; UnidadeDeControle:udc|ULAControl[0]                                                                           ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -2.897     ; 1.562      ;
; -3.952 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 4.953      ;
; -3.952 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 4.953      ;
; -3.952 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 4.953      ;
; -3.952 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 4.953      ;
; -3.952 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 4.953      ;
; -3.952 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 4.953      ;
; -3.952 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 4.953      ;
; -3.952 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 4.953      ;
; -3.894 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 4.895      ;
; -3.894 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 4.895      ;
; -3.894 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 4.895      ;
; -3.894 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 4.895      ;
; -3.894 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 4.895      ;
; -3.894 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 4.895      ;
; -3.894 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 4.895      ;
; -3.894 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 4.895      ;
; -3.876 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 4.877      ;
; -3.876 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 4.877      ;
; -3.876 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 4.877      ;
; -3.876 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 4.877      ;
; -3.876 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 4.877      ;
; -3.876 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 4.877      ;
; -3.876 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 4.877      ;
; -3.876 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 4.877      ;
; -3.857 ; UnidadeDeControle:udc|ULAControl[0]                                                                           ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50    ; 0.500        ; -2.897     ; 1.459      ;
; -3.854 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 4.855      ;
; -3.854 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 4.855      ;
; -3.854 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 4.855      ;
; -3.854 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 4.855      ;
; -3.854 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4 ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK_50                                                                                                       ; CLOCK_50    ; 1.000        ; 0.002      ; 4.855      ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0'                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                      ; To Node                             ; Launch Clock ; Latch Clock                                                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.861 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg1 ; UnidadeDeControle:udc|ULAControl[1] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.450      ; 3.410      ;
; -0.861 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg2 ; UnidadeDeControle:udc|ULAControl[1] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.450      ; 3.410      ;
; -0.861 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg3 ; UnidadeDeControle:udc|ULAControl[1] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.450      ; 3.410      ;
; -0.861 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg4 ; UnidadeDeControle:udc|ULAControl[1] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.450      ; 3.410      ;
; -0.861 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg5 ; UnidadeDeControle:udc|ULAControl[1] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.450      ; 3.410      ;
; -0.861 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg6 ; UnidadeDeControle:udc|ULAControl[1] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.450      ; 3.410      ;
; -0.861 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg7 ; UnidadeDeControle:udc|ULAControl[1] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.450      ; 3.410      ;
; -0.701 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg1 ; UnidadeDeControle:udc|ULASrc        ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.445      ; 3.233      ;
; -0.701 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg2 ; UnidadeDeControle:udc|ULASrc        ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.445      ; 3.233      ;
; -0.701 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg3 ; UnidadeDeControle:udc|ULASrc        ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.445      ; 3.233      ;
; -0.701 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg4 ; UnidadeDeControle:udc|ULASrc        ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.445      ; 3.233      ;
; -0.701 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg5 ; UnidadeDeControle:udc|ULASrc        ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.445      ; 3.233      ;
; -0.701 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg6 ; UnidadeDeControle:udc|ULASrc        ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.445      ; 3.233      ;
; -0.701 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg7 ; UnidadeDeControle:udc|ULASrc        ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.445      ; 3.233      ;
; -0.659 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0  ; UnidadeDeControle:udc|ULAControl[2] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.345      ; 3.150      ;
; -0.659 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1  ; UnidadeDeControle:udc|ULAControl[2] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.345      ; 3.150      ;
; -0.659 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2  ; UnidadeDeControle:udc|ULAControl[2] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.345      ; 3.150      ;
; -0.659 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3  ; UnidadeDeControle:udc|ULAControl[2] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.345      ; 3.150      ;
; -0.659 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4  ; UnidadeDeControle:udc|ULAControl[2] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.345      ; 3.150      ;
; -0.659 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5  ; UnidadeDeControle:udc|ULAControl[2] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.345      ; 3.150      ;
; -0.659 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6  ; UnidadeDeControle:udc|ULAControl[2] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.345      ; 3.150      ;
; -0.659 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7  ; UnidadeDeControle:udc|ULAControl[2] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.345      ; 3.150      ;
; -0.623 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0  ; UnidadeDeControle:udc|ULAControl[0] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.345      ; 3.118      ;
; -0.623 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1  ; UnidadeDeControle:udc|ULAControl[0] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.345      ; 3.118      ;
; -0.623 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2  ; UnidadeDeControle:udc|ULAControl[0] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.345      ; 3.118      ;
; -0.623 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3  ; UnidadeDeControle:udc|ULAControl[0] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.345      ; 3.118      ;
; -0.623 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4  ; UnidadeDeControle:udc|ULAControl[0] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.345      ; 3.118      ;
; -0.623 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5  ; UnidadeDeControle:udc|ULAControl[0] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.345      ; 3.118      ;
; -0.623 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6  ; UnidadeDeControle:udc|ULAControl[0] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.345      ; 3.118      ;
; -0.623 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7  ; UnidadeDeControle:udc|ULAControl[0] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.345      ; 3.118      ;
; -0.544 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0  ; UnidadeDeControle:udc|ULAControl[1] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.380      ; 3.023      ;
; -0.544 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1  ; UnidadeDeControle:udc|ULAControl[1] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.380      ; 3.023      ;
; -0.544 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2  ; UnidadeDeControle:udc|ULAControl[1] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.380      ; 3.023      ;
; -0.544 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3  ; UnidadeDeControle:udc|ULAControl[1] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.380      ; 3.023      ;
; -0.544 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4  ; UnidadeDeControle:udc|ULAControl[1] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.380      ; 3.023      ;
; -0.544 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5  ; UnidadeDeControle:udc|ULAControl[1] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.380      ; 3.023      ;
; -0.544 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6  ; UnidadeDeControle:udc|ULAControl[1] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.380      ; 3.023      ;
; -0.544 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7  ; UnidadeDeControle:udc|ULAControl[1] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.380      ; 3.023      ;
; -0.536 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg1 ; UnidadeDeControle:udc|ULAControl[2] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.415      ; 3.097      ;
; -0.536 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg2 ; UnidadeDeControle:udc|ULAControl[2] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.415      ; 3.097      ;
; -0.536 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg3 ; UnidadeDeControle:udc|ULAControl[2] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.415      ; 3.097      ;
; -0.536 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg4 ; UnidadeDeControle:udc|ULAControl[2] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.415      ; 3.097      ;
; -0.536 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg5 ; UnidadeDeControle:udc|ULAControl[2] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.415      ; 3.097      ;
; -0.536 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg6 ; UnidadeDeControle:udc|ULAControl[2] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.415      ; 3.097      ;
; -0.536 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg7 ; UnidadeDeControle:udc|ULAControl[2] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.415      ; 3.097      ;
; -0.493 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg1 ; UnidadeDeControle:udc|ULAControl[0] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.415      ; 3.058      ;
; -0.493 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg2 ; UnidadeDeControle:udc|ULAControl[0] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.415      ; 3.058      ;
; -0.493 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg3 ; UnidadeDeControle:udc|ULAControl[0] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.415      ; 3.058      ;
; -0.493 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg4 ; UnidadeDeControle:udc|ULAControl[0] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.415      ; 3.058      ;
; -0.493 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg5 ; UnidadeDeControle:udc|ULAControl[0] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.415      ; 3.058      ;
; -0.493 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg6 ; UnidadeDeControle:udc|ULAControl[0] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.415      ; 3.058      ;
; -0.493 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg7 ; UnidadeDeControle:udc|ULAControl[0] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.415      ; 3.058      ;
; -0.384 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0  ; UnidadeDeControle:udc|RegDst[0]     ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.649      ; 3.123      ;
; -0.384 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1  ; UnidadeDeControle:udc|RegDst[0]     ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.649      ; 3.123      ;
; -0.384 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2  ; UnidadeDeControle:udc|RegDst[0]     ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.649      ; 3.123      ;
; -0.384 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3  ; UnidadeDeControle:udc|RegDst[0]     ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.649      ; 3.123      ;
; -0.384 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4  ; UnidadeDeControle:udc|RegDst[0]     ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.649      ; 3.123      ;
; -0.384 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5  ; UnidadeDeControle:udc|RegDst[0]     ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.649      ; 3.123      ;
; -0.384 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6  ; UnidadeDeControle:udc|RegDst[0]     ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.649      ; 3.123      ;
; -0.384 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7  ; UnidadeDeControle:udc|RegDst[0]     ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.649      ; 3.123      ;
; -0.320 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg1 ; UnidadeDeControle:udc|Branch        ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.414      ; 2.954      ;
; -0.320 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg2 ; UnidadeDeControle:udc|Branch        ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.414      ; 2.954      ;
; -0.320 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg3 ; UnidadeDeControle:udc|Branch        ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.414      ; 2.954      ;
; -0.320 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg4 ; UnidadeDeControle:udc|Branch        ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.414      ; 2.954      ;
; -0.320 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg5 ; UnidadeDeControle:udc|Branch        ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.414      ; 2.954      ;
; -0.320 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg6 ; UnidadeDeControle:udc|Branch        ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.414      ; 2.954      ;
; -0.320 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg7 ; UnidadeDeControle:udc|Branch        ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.414      ; 2.954      ;
; -0.300 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg1 ; UnidadeDeControle:udc|MemtoReg[0]   ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.742      ; 3.143      ;
; -0.300 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg2 ; UnidadeDeControle:udc|MemtoReg[0]   ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.742      ; 3.143      ;
; -0.300 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg3 ; UnidadeDeControle:udc|MemtoReg[0]   ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.742      ; 3.143      ;
; -0.300 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg4 ; UnidadeDeControle:udc|MemtoReg[0]   ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.742      ; 3.143      ;
; -0.300 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg5 ; UnidadeDeControle:udc|MemtoReg[0]   ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.742      ; 3.143      ;
; -0.300 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg6 ; UnidadeDeControle:udc|MemtoReg[0]   ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.742      ; 3.143      ;
; -0.300 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg7 ; UnidadeDeControle:udc|MemtoReg[0]   ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.742      ; 3.143      ;
; -0.277 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg1 ; UnidadeDeControle:udc|ULAControl[1] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.534      ; 3.410      ;
; -0.277 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg2 ; UnidadeDeControle:udc|ULAControl[1] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.534      ; 3.410      ;
; -0.277 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg3 ; UnidadeDeControle:udc|ULAControl[1] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.534      ; 3.410      ;
; -0.277 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg4 ; UnidadeDeControle:udc|ULAControl[1] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.534      ; 3.410      ;
; -0.277 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg5 ; UnidadeDeControle:udc|ULAControl[1] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.534      ; 3.410      ;
; -0.277 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg6 ; UnidadeDeControle:udc|ULAControl[1] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.534      ; 3.410      ;
; -0.277 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg7 ; UnidadeDeControle:udc|ULAControl[1] ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.534      ; 3.410      ;
; -0.261 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg1 ; UnidadeDeControle:udc|MemtoReg[1]   ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.741      ; 3.102      ;
; -0.261 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg2 ; UnidadeDeControle:udc|MemtoReg[1]   ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.741      ; 3.102      ;
; -0.261 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg3 ; UnidadeDeControle:udc|MemtoReg[1]   ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.741      ; 3.102      ;
; -0.261 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg4 ; UnidadeDeControle:udc|MemtoReg[1]   ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.741      ; 3.102      ;
; -0.261 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg5 ; UnidadeDeControle:udc|MemtoReg[1]   ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.741      ; 3.102      ;
; -0.261 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg6 ; UnidadeDeControle:udc|MemtoReg[1]   ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.741      ; 3.102      ;
; -0.261 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg7 ; UnidadeDeControle:udc|MemtoReg[1]   ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.741      ; 3.102      ;
; -0.197 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg1 ; UnidadeDeControle:udc|RegDst[0]     ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.719      ; 3.006      ;
; -0.197 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg2 ; UnidadeDeControle:udc|RegDst[0]     ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.719      ; 3.006      ;
; -0.197 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg3 ; UnidadeDeControle:udc|RegDst[0]     ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.719      ; 3.006      ;
; -0.197 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg4 ; UnidadeDeControle:udc|RegDst[0]     ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.719      ; 3.006      ;
; -0.197 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg5 ; UnidadeDeControle:udc|RegDst[0]     ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.719      ; 3.006      ;
; -0.197 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg6 ; UnidadeDeControle:udc|RegDst[0]     ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.719      ; 3.006      ;
; -0.197 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg7 ; UnidadeDeControle:udc|RegDst[0]     ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.500        ; 2.719      ; 3.006      ;
; -0.117 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg1 ; UnidadeDeControle:udc|ULASrc        ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.529      ; 3.233      ;
; -0.117 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg2 ; UnidadeDeControle:udc|ULASrc        ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.529      ; 3.233      ;
; -0.117 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg3 ; UnidadeDeControle:udc|ULASrc        ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.529      ; 3.233      ;
; -0.117 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg4 ; UnidadeDeControle:udc|ULASrc        ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.529      ; 3.233      ;
; -0.117 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg5 ; UnidadeDeControle:udc|ULASrc        ; CLOCK_50     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 1.000        ; 2.529      ; 3.233      ;
+--------+----------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0'                                                                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------------------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                      ; To Node                             ; Launch Clock                                                                                                   ; Latch Clock                                                                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.079 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; UnidadeDeControle:udc|Branch        ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 4.629      ; 2.672      ;
; -2.044 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; UnidadeDeControle:udc|ULAControl[1] ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 4.665      ; 2.743      ;
; -2.003 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; UnidadeDeControle:udc|RegDst[0]     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 4.581      ; 2.700      ;
; -2.000 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; UnidadeDeControle:udc|ULAControl[0] ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 4.630      ; 2.752      ;
; -1.987 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; UnidadeDeControle:udc|ULAControl[2] ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 4.630      ; 2.765      ;
; -1.917 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; UnidadeDeControle:udc|RegDst[0]     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 4.495      ; 2.700      ;
; -1.897 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; UnidadeDeControle:udc|ULASrc        ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 4.660      ; 2.885      ;
; -1.850 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; UnidadeDeControle:udc|MemtoReg[0]   ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 4.604      ; 2.876      ;
; -1.846 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; UnidadeDeControle:udc|MemtoReg[1]   ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 4.603      ; 2.879      ;
; -1.764 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; UnidadeDeControle:udc|MemtoReg[0]   ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 4.518      ; 2.876      ;
; -1.760 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; UnidadeDeControle:udc|MemtoReg[1]   ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 4.517      ; 2.879      ;
; -1.609 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; UnidadeDeControle:udc|Branch        ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 4.159      ; 2.672      ;
; -1.579 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; UnidadeDeControle:udc|Branch        ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 4.629      ; 2.672      ;
; -1.574 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; UnidadeDeControle:udc|ULAControl[1] ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 4.195      ; 2.743      ;
; -1.544 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; UnidadeDeControle:udc|ULAControl[1] ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 4.665      ; 2.743      ;
; -1.530 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; UnidadeDeControle:udc|ULAControl[0] ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 4.160      ; 2.752      ;
; -1.517 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; UnidadeDeControle:udc|ULAControl[2] ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 4.160      ; 2.765      ;
; -1.503 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; UnidadeDeControle:udc|RegDst[0]     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 4.581      ; 2.700      ;
; -1.500 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; UnidadeDeControle:udc|ULAControl[0] ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 4.630      ; 2.752      ;
; -1.487 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; UnidadeDeControle:udc|ULAControl[2] ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 4.630      ; 2.765      ;
; -1.427 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; UnidadeDeControle:udc|ULASrc        ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 4.190      ; 2.885      ;
; -1.417 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; UnidadeDeControle:udc|RegDst[0]     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 4.495      ; 2.700      ;
; -1.397 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; UnidadeDeControle:udc|ULASrc        ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 4.660      ; 2.885      ;
; -1.350 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; UnidadeDeControle:udc|MemtoReg[0]   ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 4.604      ; 2.876      ;
; -1.346 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; UnidadeDeControle:udc|MemtoReg[1]   ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 4.603      ; 2.879      ;
; -1.264 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; UnidadeDeControle:udc|MemtoReg[0]   ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 4.518      ; 2.876      ;
; -1.260 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; UnidadeDeControle:udc|MemtoReg[1]   ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 4.517      ; 2.879      ;
; -1.109 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; UnidadeDeControle:udc|Branch        ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 4.159      ; 2.672      ;
; -1.074 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; UnidadeDeControle:udc|ULAControl[1] ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 4.195      ; 2.743      ;
; -1.030 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; UnidadeDeControle:udc|ULAControl[0] ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 4.160      ; 2.752      ;
; -1.017 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; UnidadeDeControle:udc|ULAControl[2] ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 4.160      ; 2.765      ;
; -0.927 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; UnidadeDeControle:udc|ULASrc        ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 4.190      ; 2.885      ;
; -0.220 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg1 ; UnidadeDeControle:udc|RegDst[0]     ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.920      ; 2.700      ;
; -0.220 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg2 ; UnidadeDeControle:udc|RegDst[0]     ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.920      ; 2.700      ;
; -0.220 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg3 ; UnidadeDeControle:udc|RegDst[0]     ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.920      ; 2.700      ;
; -0.220 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg4 ; UnidadeDeControle:udc|RegDst[0]     ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.920      ; 2.700      ;
; -0.220 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg5 ; UnidadeDeControle:udc|RegDst[0]     ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.920      ; 2.700      ;
; -0.220 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg6 ; UnidadeDeControle:udc|RegDst[0]     ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.920      ; 2.700      ;
; -0.220 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg7 ; UnidadeDeControle:udc|RegDst[0]     ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.920      ; 2.700      ;
; -0.085 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0  ; UnidadeDeControle:udc|RegDst[0]     ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.850      ; 2.765      ;
; -0.085 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1  ; UnidadeDeControle:udc|RegDst[0]     ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.850      ; 2.765      ;
; -0.085 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2  ; UnidadeDeControle:udc|RegDst[0]     ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.850      ; 2.765      ;
; -0.085 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3  ; UnidadeDeControle:udc|RegDst[0]     ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.850      ; 2.765      ;
; -0.085 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4  ; UnidadeDeControle:udc|RegDst[0]     ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.850      ; 2.765      ;
; -0.085 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5  ; UnidadeDeControle:udc|RegDst[0]     ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.850      ; 2.765      ;
; -0.085 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6  ; UnidadeDeControle:udc|RegDst[0]     ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.850      ; 2.765      ;
; -0.085 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7  ; UnidadeDeControle:udc|RegDst[0]     ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.850      ; 2.765      ;
; -0.067 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg1 ; UnidadeDeControle:udc|MemtoReg[0]   ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.943      ; 2.876      ;
; -0.067 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg2 ; UnidadeDeControle:udc|MemtoReg[0]   ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.943      ; 2.876      ;
; -0.067 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg3 ; UnidadeDeControle:udc|MemtoReg[0]   ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.943      ; 2.876      ;
; -0.067 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg4 ; UnidadeDeControle:udc|MemtoReg[0]   ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.943      ; 2.876      ;
; -0.067 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg5 ; UnidadeDeControle:udc|MemtoReg[0]   ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.943      ; 2.876      ;
; -0.067 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg6 ; UnidadeDeControle:udc|MemtoReg[0]   ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.943      ; 2.876      ;
; -0.067 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg7 ; UnidadeDeControle:udc|MemtoReg[0]   ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.943      ; 2.876      ;
; -0.063 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg1 ; UnidadeDeControle:udc|MemtoReg[1]   ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.942      ; 2.879      ;
; -0.063 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg2 ; UnidadeDeControle:udc|MemtoReg[1]   ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.942      ; 2.879      ;
; -0.063 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg3 ; UnidadeDeControle:udc|MemtoReg[1]   ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.942      ; 2.879      ;
; -0.063 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg4 ; UnidadeDeControle:udc|MemtoReg[1]   ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.942      ; 2.879      ;
; -0.063 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg5 ; UnidadeDeControle:udc|MemtoReg[1]   ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.942      ; 2.879      ;
; -0.063 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg6 ; UnidadeDeControle:udc|MemtoReg[1]   ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.942      ; 2.879      ;
; -0.063 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg7 ; UnidadeDeControle:udc|MemtoReg[1]   ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.942      ; 2.879      ;
; 0.174  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg1 ; UnidadeDeControle:udc|Branch        ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.498      ; 2.672      ;
; 0.174  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg2 ; UnidadeDeControle:udc|Branch        ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.498      ; 2.672      ;
; 0.174  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg3 ; UnidadeDeControle:udc|Branch        ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.498      ; 2.672      ;
; 0.174  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg4 ; UnidadeDeControle:udc|Branch        ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.498      ; 2.672      ;
; 0.174  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg5 ; UnidadeDeControle:udc|Branch        ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.498      ; 2.672      ;
; 0.174  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg6 ; UnidadeDeControle:udc|Branch        ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.498      ; 2.672      ;
; 0.174  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg7 ; UnidadeDeControle:udc|Branch        ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.498      ; 2.672      ;
; 0.204  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg1 ; UnidadeDeControle:udc|Branch        ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 2.968      ; 2.672      ;
; 0.204  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg2 ; UnidadeDeControle:udc|Branch        ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 2.968      ; 2.672      ;
; 0.204  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg3 ; UnidadeDeControle:udc|Branch        ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 2.968      ; 2.672      ;
; 0.204  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg4 ; UnidadeDeControle:udc|Branch        ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 2.968      ; 2.672      ;
; 0.204  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg5 ; UnidadeDeControle:udc|Branch        ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 2.968      ; 2.672      ;
; 0.204  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg6 ; UnidadeDeControle:udc|Branch        ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 2.968      ; 2.672      ;
; 0.204  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg7 ; UnidadeDeControle:udc|Branch        ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 2.968      ; 2.672      ;
; 0.209  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg1 ; UnidadeDeControle:udc|ULAControl[1] ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.534      ; 2.743      ;
; 0.209  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg2 ; UnidadeDeControle:udc|ULAControl[1] ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.534      ; 2.743      ;
; 0.209  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg3 ; UnidadeDeControle:udc|ULAControl[1] ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.534      ; 2.743      ;
; 0.209  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg4 ; UnidadeDeControle:udc|ULAControl[1] ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.534      ; 2.743      ;
; 0.209  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg5 ; UnidadeDeControle:udc|ULAControl[1] ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.534      ; 2.743      ;
; 0.209  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg6 ; UnidadeDeControle:udc|ULAControl[1] ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.534      ; 2.743      ;
; 0.209  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg7 ; UnidadeDeControle:udc|ULAControl[1] ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.534      ; 2.743      ;
; 0.239  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg1 ; UnidadeDeControle:udc|ULAControl[1] ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 3.004      ; 2.743      ;
; 0.239  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg2 ; UnidadeDeControle:udc|ULAControl[1] ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 3.004      ; 2.743      ;
; 0.239  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg3 ; UnidadeDeControle:udc|ULAControl[1] ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 3.004      ; 2.743      ;
; 0.239  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg4 ; UnidadeDeControle:udc|ULAControl[1] ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 3.004      ; 2.743      ;
; 0.239  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg5 ; UnidadeDeControle:udc|ULAControl[1] ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 3.004      ; 2.743      ;
; 0.239  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg6 ; UnidadeDeControle:udc|ULAControl[1] ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 3.004      ; 2.743      ;
; 0.239  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg7 ; UnidadeDeControle:udc|ULAControl[1] ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -0.500       ; 3.004      ; 2.743      ;
; 0.253  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg1 ; UnidadeDeControle:udc|ULAControl[0] ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.499      ; 2.752      ;
; 0.253  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg2 ; UnidadeDeControle:udc|ULAControl[0] ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.499      ; 2.752      ;
; 0.253  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg3 ; UnidadeDeControle:udc|ULAControl[0] ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.499      ; 2.752      ;
; 0.253  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg4 ; UnidadeDeControle:udc|ULAControl[0] ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.499      ; 2.752      ;
; 0.253  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg5 ; UnidadeDeControle:udc|ULAControl[0] ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.499      ; 2.752      ;
; 0.253  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg6 ; UnidadeDeControle:udc|ULAControl[0] ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.499      ; 2.752      ;
; 0.253  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg7 ; UnidadeDeControle:udc|ULAControl[0] ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.499      ; 2.752      ;
; 0.266  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg1 ; UnidadeDeControle:udc|ULAControl[2] ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.499      ; 2.765      ;
; 0.266  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg2 ; UnidadeDeControle:udc|ULAControl[2] ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.499      ; 2.765      ;
; 0.266  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg3 ; UnidadeDeControle:udc|ULAControl[2] ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.499      ; 2.765      ;
; 0.266  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg4 ; UnidadeDeControle:udc|ULAControl[2] ; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 0.000        ; 2.499      ; 2.765      ;
+--------+----------------------------------------------------------------------------------------------------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                  ;
+--------+-------------------------------------------+-------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -1.585 ; divfreq50MHz_100Hz:divfreq|out_100Hz      ; divfreq50MHz_100Hz:divfreq|out_100Hz      ; divfreq50MHz_100Hz:divfreq|out_100Hz ; CLOCK_50    ; 0.000        ; 1.659      ; 0.367      ;
; -1.085 ; divfreq50MHz_100Hz:divfreq|out_100Hz      ; divfreq50MHz_100Hz:divfreq|out_100Hz      ; divfreq50MHz_100Hz:divfreq|out_100Hz ; CLOCK_50    ; -0.500       ; 1.659      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]  ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]  ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]  ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]  ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000010             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.243  ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone    ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.251  ; LCD_TEST:MyLCD|mLCD_ST.000011             ; LCD_TEST:MyLCD|mLCD_Start                 ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.403      ;
; 0.263  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.415      ;
; 0.265  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.417      ;
; 0.266  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.418      ;
; 0.270  ; LCD_TEST:MyLCD|mLCD_ST.000011             ; LCD_TEST:MyLCD|mLCD_ST.000000             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.422      ;
; 0.301  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000001             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.453      ;
; 0.307  ; LCD_TEST:MyLCD|mLCD_ST.000001             ; LCD_TEST:MyLCD|mLCD_Start                 ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.459      ;
; 0.322  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_ST.000011             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.474      ;
; 0.324  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; -0.001     ; 0.475      ;
; 0.333  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; -0.001     ; 0.484      ;
; 0.351  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; -0.001     ; 0.502      ;
; 0.351  ; LCD_TEST:MyLCD|mLCD_Start                 ; LCD_TEST:MyLCD|LCD_Controller:u0|preStart ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.503      ;
; 0.353  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.001      ; 0.506      ;
; 0.354  ; LCD_TEST:MyLCD|mDLY[0]                    ; LCD_TEST:MyLCD|mDLY[0]                    ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.506      ;
; 0.355  ; divfreq50MHz_100Hz:divfreq|count[13]      ; divfreq50MHz_100Hz:divfreq|count[13]      ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.507      ;
; 0.357  ; LCD_TEST:MyLCD|mDLY[9]                    ; LCD_TEST:MyLCD|mDLY[9]                    ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.509      ;
; 0.358  ; divfreq50MHz_100Hz:divfreq|count[10]      ; divfreq50MHz_100Hz:divfreq|count[10]      ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; divfreq50MHz_100Hz:divfreq|count[11]      ; divfreq50MHz_100Hz:divfreq|count[11]      ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; divfreq50MHz_100Hz:divfreq|count[22]      ; divfreq50MHz_100Hz:divfreq|count[22]      ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; divfreq50MHz_100Hz:divfreq|count[24]      ; divfreq50MHz_100Hz:divfreq|count[24]      ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.359  ; LCD_TEST:MyLCD|mDLY[10]                   ; LCD_TEST:MyLCD|mDLY[10]                   ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.360  ; divfreq50MHz_100Hz:divfreq|count[6]       ; divfreq50MHz_100Hz:divfreq|count[6]       ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; divfreq50MHz_100Hz:divfreq|count[8]       ; divfreq50MHz_100Hz:divfreq|count[8]       ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; divfreq50MHz_100Hz:divfreq|count[1]       ; divfreq50MHz_100Hz:divfreq|count[1]       ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; divfreq50MHz_100Hz:divfreq|count[20]      ; divfreq50MHz_100Hz:divfreq|count[20]      ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.362  ; LCD_TEST:MyLCD|mDLY[2]                    ; LCD_TEST:MyLCD|mDLY[2]                    ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.362  ; LCD_TEST:MyLCD|mDLY[4]                    ; LCD_TEST:MyLCD|mDLY[4]                    ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.365  ; LCD_TEST:MyLCD|mDLY[6]                    ; LCD_TEST:MyLCD|mDLY[6]                    ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; LCD_TEST:MyLCD|mDLY[7]                    ; LCD_TEST:MyLCD|mDLY[7]                    ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; LCD_TEST:MyLCD|mDLY[8]                    ; LCD_TEST:MyLCD|mDLY[8]                    ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.367  ; LCD_TEST:MyLCD|mDLY[11]                   ; LCD_TEST:MyLCD|mDLY[11]                   ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.368  ; LCD_TEST:MyLCD|mDLY[13]                   ; LCD_TEST:MyLCD|mDLY[13]                   ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.368  ; LCD_TEST:MyLCD|mDLY[16]                   ; LCD_TEST:MyLCD|mDLY[16]                   ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.368  ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.370  ; divfreq50MHz_100Hz:divfreq|count[5]       ; divfreq50MHz_100Hz:divfreq|count[5]       ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.522      ;
; 0.371  ; divfreq50MHz_100Hz:divfreq|count[9]       ; divfreq50MHz_100Hz:divfreq|count[9]       ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; divfreq50MHz_100Hz:divfreq|count[18]      ; divfreq50MHz_100Hz:divfreq|count[18]      ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; divfreq50MHz_100Hz:divfreq|count[21]      ; divfreq50MHz_100Hz:divfreq|count[21]      ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; divfreq50MHz_100Hz:divfreq|count[23]      ; divfreq50MHz_100Hz:divfreq|count[23]      ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; LCD_TEST:MyLCD|mDLY[17]                   ; LCD_TEST:MyLCD|mDLY[17]                   ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; divfreq50MHz_100Hz:divfreq|count[19]      ; divfreq50MHz_100Hz:divfreq|count[19]      ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; divfreq50MHz_100Hz:divfreq|count[25]      ; divfreq50MHz_100Hz:divfreq|count[25]      ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.373  ; LCD_TEST:MyLCD|mLCD_ST.000010             ; LCD_TEST:MyLCD|mLCD_Start                 ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.525      ;
; 0.374  ; divfreq50MHz_100Hz:divfreq|count[2]       ; divfreq50MHz_100Hz:divfreq|count[2]       ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; divfreq50MHz_100Hz:divfreq|count[3]       ; divfreq50MHz_100Hz:divfreq|count[3]       ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.375  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.527      ;
; 0.376  ; LCD_TEST:MyLCD|LUT_INDEX[4]               ; LCD_TEST:MyLCD|LUT_INDEX[4]               ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.377  ; LCD_TEST:MyLCD|mDLY[1]                    ; LCD_TEST:MyLCD|mDLY[1]                    ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.377  ; LCD_TEST:MyLCD|mDLY[3]                    ; LCD_TEST:MyLCD|mDLY[3]                    ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.377  ; LCD_TEST:MyLCD|mDLY[12]                   ; LCD_TEST:MyLCD|mDLY[12]                   ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.377  ; LCD_TEST:MyLCD|LCD_Controller:u0|preStart ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.378  ; LCD_TEST:MyLCD|mDLY[5]                    ; LCD_TEST:MyLCD|mDLY[5]                    ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378  ; LCD_TEST:MyLCD|mDLY[14]                   ; LCD_TEST:MyLCD|mDLY[14]                   ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378  ; LCD_TEST:MyLCD|mDLY[15]                   ; LCD_TEST:MyLCD|mDLY[15]                   ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.380  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.532      ;
; 0.381  ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.533      ;
; 0.382  ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; LCD_TEST:MyLCD|mLCD_DATA[7]               ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; -0.024     ; 0.510      ;
; 0.384  ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone    ; LCD_TEST:MyLCD|mLCD_ST.000010             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.536      ;
; 0.396  ; LCD_TEST:MyLCD|mLCD_Start                 ; LCD_TEST:MyLCD|LCD_Controller:u0|mStart   ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.548      ;
; 0.401  ; LCD_TEST:MyLCD|mLCD_ST.000001             ; LCD_TEST:MyLCD|mLCD_ST.000010             ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.553      ;
; 0.438  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10    ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN   ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; -0.001     ; 0.589      ;
; 0.448  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]  ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.600      ;
; 0.448  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]  ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.600      ;
; 0.452  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]  ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.604      ;
; 0.453  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]  ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.605      ;
; 0.463  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.11    ; LCD_TEST:MyLCD|LCD_Controller:u0|oDone    ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; -0.001     ; 0.614      ;
; 0.480  ; LCD_TEST:MyLCD|LUT_INDEX[3]               ; LCD_TEST:MyLCD|LUT_INDEX[3]               ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.632      ;
; 0.480  ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01    ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]  ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.632      ;
; 0.481  ; LCD_TEST:MyLCD|LUT_INDEX[1]               ; LCD_TEST:MyLCD|LUT_INDEX[1]               ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.633      ;
; 0.495  ; LCD_TEST:MyLCD|mDLY[9]                    ; LCD_TEST:MyLCD|mDLY[10]                   ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.647      ;
; 0.496  ; LCD_TEST:MyLCD|LUT_INDEX[5]               ; LCD_TEST:MyLCD|mLCD_RS                    ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; -0.024     ; 0.624      ;
; 0.496  ; divfreq50MHz_100Hz:divfreq|count[10]      ; divfreq50MHz_100Hz:divfreq|count[11]      ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.648      ;
; 0.496  ; divfreq50MHz_100Hz:divfreq|count[22]      ; divfreq50MHz_100Hz:divfreq|count[23]      ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.648      ;
; 0.496  ; divfreq50MHz_100Hz:divfreq|count[24]      ; divfreq50MHz_100Hz:divfreq|count[25]      ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.648      ;
; 0.497  ; LCD_TEST:MyLCD|mDLY[10]                   ; LCD_TEST:MyLCD|mDLY[11]                   ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.649      ;
; 0.498  ; divfreq50MHz_100Hz:divfreq|count[0]       ; divfreq50MHz_100Hz:divfreq|count[1]       ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; divfreq50MHz_100Hz:divfreq|count[8]       ; divfreq50MHz_100Hz:divfreq|count[9]       ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.650      ;
; 0.499  ; divfreq50MHz_100Hz:divfreq|count[1]       ; divfreq50MHz_100Hz:divfreq|count[2]       ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.651      ;
; 0.500  ; divfreq50MHz_100Hz:divfreq|count[17]      ; divfreq50MHz_100Hz:divfreq|count[18]      ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.652      ;
; 0.500  ; LCD_TEST:MyLCD|mDLY[2]                    ; LCD_TEST:MyLCD|mDLY[3]                    ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.652      ;
; 0.500  ; LCD_TEST:MyLCD|mDLY[4]                    ; LCD_TEST:MyLCD|mDLY[5]                    ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.652      ;
; 0.503  ; LCD_TEST:MyLCD|mDLY[6]                    ; LCD_TEST:MyLCD|mDLY[7]                    ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.655      ;
; 0.503  ; LCD_TEST:MyLCD|mDLY[7]                    ; LCD_TEST:MyLCD|mDLY[8]                    ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.655      ;
; 0.505  ; LCD_TEST:MyLCD|mDLY[11]                   ; LCD_TEST:MyLCD|mDLY[12]                   ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.506  ; LCD_TEST:MyLCD|mDLY[13]                   ; LCD_TEST:MyLCD|mDLY[14]                   ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.658      ;
; 0.510  ; divfreq50MHz_100Hz:divfreq|count[5]       ; divfreq50MHz_100Hz:divfreq|count[6]       ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.662      ;
; 0.511  ; divfreq50MHz_100Hz:divfreq|count[9]       ; divfreq50MHz_100Hz:divfreq|count[10]      ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.663      ;
; 0.511  ; divfreq50MHz_100Hz:divfreq|count[21]      ; divfreq50MHz_100Hz:divfreq|count[22]      ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.663      ;
; 0.511  ; divfreq50MHz_100Hz:divfreq|count[23]      ; divfreq50MHz_100Hz:divfreq|count[24]      ; CLOCK_50                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.663      ;
+--------+-------------------------------------------+-------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'divfreq50MHz_100Hz:divfreq|out_100Hz'                                                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------------------------------+--------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                      ; To Node                              ; Launch Clock                                                                                                   ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------+--------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.736 ; banco_regs:banco|regs[7][7]                                                                                    ; ParallelOUT:saidaParalela|DataOut[7] ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.000      ; 0.888      ;
; 0.984 ; RegPC:pc|PC[3]                                                                                                 ; RegPC:pc|PC[3]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.000      ; 1.136      ;
; 0.991 ; RegPC:pc|PC[0]                                                                                                 ; RegPC:pc|PC[0]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.000      ; 1.143      ;
; 0.994 ; banco_regs:banco|regs[3][7]                                                                                    ; ParallelOUT:saidaParalela|DataOut[7] ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; -0.002     ; 1.144      ;
; 1.000 ; RegPC:pc|PC[1]                                                                                                 ; RegPC:pc|PC[1]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.000      ; 1.152      ;
; 1.020 ; banco_regs:banco|regs[6][7]                                                                                    ; ParallelOUT:saidaParalela|DataOut[7] ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.000      ; 1.172      ;
; 1.057 ; banco_regs:banco|regs[7][5]                                                                                    ; RegPC:pc|PC[5]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; -0.005     ; 1.204      ;
; 1.075 ; banco_regs:banco|regs[2][1]                                                                                    ; ParallelOUT:saidaParalela|DataOut[1] ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.002      ; 1.229      ;
; 1.085 ; banco_regs:banco|regs[5][7]                                                                                    ; ParallelOUT:saidaParalela|DataOut[7] ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; -0.003     ; 1.234      ;
; 1.111 ; RegPC:pc|PC[7]                                                                                                 ; RegPC:pc|PC[7]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.000      ; 1.263      ;
; 1.111 ; banco_regs:banco|regs[6][4]                                                                                    ; ParallelOUT:saidaParalela|DataOut[4] ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; -0.002     ; 1.261      ;
; 1.112 ; RegPC:pc|PC[2]                                                                                                 ; RegPC:pc|PC[2]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.000      ; 1.264      ;
; 1.128 ; RegPC:pc|PC[2]                                                                                                 ; RegPC:pc|PC[3]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.000      ; 1.280      ;
; 1.130 ; banco_regs:banco|regs[7][2]                                                                                    ; RegPC:pc|PC[2]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; -0.003     ; 1.279      ;
; 1.135 ; RegPC:pc|PC[0]                                                                                                 ; RegPC:pc|PC[1]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.000      ; 1.287      ;
; 1.147 ; banco_regs:banco|regs[5][1]                                                                                    ; ParallelOUT:saidaParalela|DataOut[1] ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.001      ; 1.300      ;
; 1.148 ; banco_regs:banco|regs[4][1]                                                                                    ; ParallelOUT:saidaParalela|DataOut[1] ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.001      ; 1.301      ;
; 1.153 ; RegPC:pc|PC[1]                                                                                                 ; RegPC:pc|PC[3]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.000      ; 1.305      ;
; 1.154 ; RegPC:pc|PC[6]                                                                                                 ; RegPC:pc|PC[6]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.000      ; 1.306      ;
; 1.177 ; banco_regs:banco|regs[2][7]                                                                                    ; ParallelOUT:saidaParalela|DataOut[7] ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; -0.002     ; 1.327      ;
; 1.185 ; RegPC:pc|PC[0]                                                                                                 ; RegPC:pc|PC[3]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.000      ; 1.337      ;
; 1.186 ; RegPC:pc|PC[5]                                                                                                 ; RegPC:pc|PC[5]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.000      ; 1.338      ;
; 1.191 ; banco_regs:banco|regs[5][5]                                                                                    ; RegPC:pc|PC[5]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; -0.005     ; 1.338      ;
; 1.193 ; banco_regs:banco|regs[7][1]                                                                                    ; ParallelOUT:saidaParalela|DataOut[1] ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.004      ; 1.349      ;
; 1.194 ; banco_regs:banco|regs[7][4]                                                                                    ; RegPC:pc|PC[4]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; -0.003     ; 1.343      ;
; 1.221 ; RegPC:pc|PC[4]                                                                                                 ; RegPC:pc|PC[4]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.000      ; 1.373      ;
; 1.238 ; banco_regs:banco|regs[1][7]                                                                                    ; ParallelOUT:saidaParalela|DataOut[7] ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; -0.002     ; 1.388      ;
; 1.241 ; banco_regs:banco|regs[6][2]                                                                                    ; RegPC:pc|PC[2]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; -0.003     ; 1.390      ;
; 1.242 ; RegPC:pc|PC[1]                                                                                                 ; RegPC:pc|PC[2]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.000      ; 1.394      ;
; 1.248 ; RegPC:pc|PC[3]                                                                                                 ; RegPC:pc|PC[4]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.000      ; 1.400      ;
; 1.250 ; RegPC:pc|PC[3]                                                                                                 ; RegPC:pc|PC[5]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.000      ; 1.402      ;
; 1.262 ; RegPC:pc|PC[3]                                                                                                 ; RegPC:pc|PC[6]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.000      ; 1.414      ;
; 1.264 ; banco_regs:banco|regs[1][0]                                                                                    ; RegPC:pc|PC[0]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; -0.001     ; 1.415      ;
; 1.274 ; RegPC:pc|PC[7]                                                                                                 ; banco_regs:banco|regs[1][7]          ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.004      ; 1.430      ;
; 1.274 ; RegPC:pc|PC[0]                                                                                                 ; RegPC:pc|PC[2]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.000      ; 1.426      ;
; 1.279 ; banco_regs:banco|regs[3][2]                                                                                    ; RegPC:pc|PC[2]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; -0.001     ; 1.430      ;
; 1.289 ; RegPC:pc|PC[2]                                                                                                 ; RegPC:pc|PC[4]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.000      ; 1.441      ;
; 1.291 ; RegPC:pc|PC[2]                                                                                                 ; RegPC:pc|PC[5]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.000      ; 1.443      ;
; 1.297 ; banco_regs:banco|regs[7][6]                                                                                    ; ParallelOUT:saidaParalela|DataOut[6] ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.002      ; 1.451      ;
; 1.303 ; RegPC:pc|PC[5]                                                                                                 ; RegPC:pc|PC[6]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.000      ; 1.455      ;
; 1.303 ; RegPC:pc|PC[2]                                                                                                 ; RegPC:pc|PC[6]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.000      ; 1.455      ;
; 1.307 ; banco_regs:banco|regs[2][0]                                                                                    ; RegPC:pc|PC[0]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; -0.001     ; 1.458      ;
; 1.314 ; RegPC:pc|PC[1]                                                                                                 ; RegPC:pc|PC[4]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.000      ; 1.466      ;
; 1.316 ; RegPC:pc|PC[1]                                                                                                 ; RegPC:pc|PC[5]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.000      ; 1.468      ;
; 1.324 ; banco_regs:banco|regs[2][5]                                                                                    ; RegPC:pc|PC[5]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; -0.002     ; 1.474      ;
; 1.328 ; RegPC:pc|PC[4]                                                                                                 ; RegPC:pc|PC[5]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.000      ; 1.480      ;
; 1.328 ; RegPC:pc|PC[1]                                                                                                 ; RegPC:pc|PC[6]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.000      ; 1.480      ;
; 1.340 ; banco_regs:banco|regs[1][0]                                                                                    ; ParallelOUT:saidaParalela|DataOut[0] ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.003      ; 1.495      ;
; 1.340 ; banco_regs:banco|regs[3][1]                                                                                    ; ParallelOUT:saidaParalela|DataOut[1] ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.005      ; 1.497      ;
; 1.340 ; RegPC:pc|PC[4]                                                                                                 ; RegPC:pc|PC[6]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.000      ; 1.492      ;
; 1.346 ; RegPC:pc|PC[0]                                                                                                 ; RegPC:pc|PC[4]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.000      ; 1.498      ;
; 1.348 ; RegPC:pc|PC[0]                                                                                                 ; RegPC:pc|PC[5]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.000      ; 1.500      ;
; 1.357 ; banco_regs:banco|regs[7][5]                                                                                    ; ParallelOUT:saidaParalela|DataOut[5] ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; -0.001     ; 1.508      ;
; 1.360 ; RegPC:pc|PC[0]                                                                                                 ; RegPC:pc|PC[6]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.000      ; 1.512      ;
; 1.366 ; banco_regs:banco|regs[5][5]                                                                                    ; ParallelOUT:saidaParalela|DataOut[5] ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; -0.001     ; 1.517      ;
; 1.370 ; RegPC:pc|PC[6]                                                                                                 ; RegPC:pc|PC[7]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.000      ; 1.522      ;
; 1.370 ; banco_regs:banco|regs[1][5]                                                                                    ; ParallelOUT:saidaParalela|DataOut[5] ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.000      ; 1.522      ;
; 1.375 ; banco_regs:banco|regs[2][4]                                                                                    ; ParallelOUT:saidaParalela|DataOut[4] ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; -0.002     ; 1.525      ;
; 1.375 ; RegPC:pc|PC[3]                                                                                                 ; RegPC:pc|PC[7]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.000      ; 1.527      ;
; 1.378 ; banco_regs:banco|regs[3][0]                                                                                    ; RegPC:pc|PC[0]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; -0.001     ; 1.529      ;
; 1.395 ; banco_regs:banco|regs[6][4]                                                                                    ; RegPC:pc|PC[4]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; -0.004     ; 1.543      ;
; 1.398 ; banco_regs:banco|regs[4][7]                                                                                    ; ParallelOUT:saidaParalela|DataOut[7] ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; -0.003     ; 1.547      ;
; 1.400 ; banco_regs:banco|regs[1][4]                                                                                    ; ParallelOUT:saidaParalela|DataOut[4] ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.001      ; 1.553      ;
; 1.400 ; banco_regs:banco|regs[6][1]                                                                                    ; ParallelOUT:saidaParalela|DataOut[1] ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.003      ; 1.555      ;
; 1.400 ; banco_regs:banco|regs[2][5]                                                                                    ; ParallelOUT:saidaParalela|DataOut[5] ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.002      ; 1.554      ;
; 1.409 ; banco_regs:banco|regs[3][4]                                                                                    ; RegPC:pc|PC[4]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; -0.001     ; 1.560      ;
; 1.413 ; banco_regs:banco|regs[4][6]                                                                                    ; RegPC:pc|PC[6]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; -0.003     ; 1.562      ;
; 1.416 ; RegPC:pc|PC[5]                                                                                                 ; RegPC:pc|PC[7]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.000      ; 1.568      ;
; 1.416 ; RegPC:pc|PC[2]                                                                                                 ; RegPC:pc|PC[7]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.000      ; 1.568      ;
; 1.420 ; banco_regs:banco|regs[4][5]                                                                                    ; RegPC:pc|PC[5]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; -0.005     ; 1.567      ;
; 1.428 ; banco_regs:banco|regs[1][2]                                                                                    ; RegPC:pc|PC[2]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; -0.001     ; 1.579      ;
; 1.429 ; banco_regs:banco|regs[7][2]                                                                                    ; ParallelOUT:saidaParalela|DataOut[2] ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.002      ; 1.583      ;
; 1.429 ; banco_regs:banco|regs[5][4]                                                                                    ; RegPC:pc|PC[4]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; -0.003     ; 1.578      ;
; 1.436 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; RegPC:pc|PC[0]                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 1.816      ; 3.526      ;
; 1.438 ; banco_regs:banco|regs[1][1]                                                                                    ; ParallelOUT:saidaParalela|DataOut[1] ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.005      ; 1.595      ;
; 1.441 ; banco_regs:banco|regs[2][4]                                                                                    ; RegPC:pc|PC[4]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; -0.004     ; 1.589      ;
; 1.441 ; RegPC:pc|PC[1]                                                                                                 ; RegPC:pc|PC[7]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.000      ; 1.593      ;
; 1.444 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; RegPC:pc|PC[1]                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 1.816      ; 3.534      ;
; 1.452 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; RegPC:pc|PC[3]                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 1.816      ; 3.542      ;
; 1.453 ; RegPC:pc|PC[4]                                                                                                 ; RegPC:pc|PC[7]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.000      ; 1.605      ;
; 1.454 ; banco_regs:banco|regs[7][7]                                                                                    ; RegPC:pc|PC[7]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; -0.002     ; 1.604      ;
; 1.465 ; banco_regs:banco|regs[7][6]                                                                                    ; RegPC:pc|PC[6]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; -0.002     ; 1.615      ;
; 1.467 ; banco_regs:banco|regs[5][3]                                                                                    ; ParallelOUT:saidaParalela|DataOut[3] ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.001      ; 1.620      ;
; 1.467 ; banco_regs:banco|regs[3][5]                                                                                    ; ParallelOUT:saidaParalela|DataOut[5] ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.000      ; 1.619      ;
; 1.471 ; banco_regs:banco|regs[5][2]                                                                                    ; RegPC:pc|PC[2]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; -0.003     ; 1.620      ;
; 1.473 ; RegPC:pc|PC[0]                                                                                                 ; RegPC:pc|PC[7]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.000      ; 1.625      ;
; 1.482 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; ParallelOUT:saidaParalela|DataOut[5] ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 1.820      ; 3.576      ;
; 1.482 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; ParallelOUT:saidaParalela|DataOut[6] ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 1.820      ; 3.576      ;
; 1.482 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; ParallelOUT:saidaParalela|DataOut[3] ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 1.820      ; 3.576      ;
; 1.486 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; RegPC:pc|PC[5]                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 1.816      ; 3.576      ;
; 1.486 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; RegPC:pc|PC[7]                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 1.816      ; 3.576      ;
; 1.490 ; banco_regs:banco|regs[3][7]                                                                                    ; RegPC:pc|PC[7]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; -0.004     ; 1.638      ;
; 1.491 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; banco_regs:banco|regs[3][1]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 1.815      ; 3.580      ;
; 1.492 ; banco_regs:banco|regs[7][1]                                                                                    ; RegPC:pc|PC[1]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.000      ; 1.644      ;
; 1.493 ; banco_regs:banco|regs[3][0]                                                                                    ; ParallelOUT:saidaParalela|DataOut[0] ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.003      ; 1.648      ;
; 1.501 ; banco_regs:banco|regs[7][5]                                                                                    ; banco_regs:banco|regs[7][5]          ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.000      ; 1.653      ;
; 1.502 ; banco_regs:banco|regs[4][4]                                                                                    ; ParallelOUT:saidaParalela|DataOut[4] ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; -0.001     ; 1.653      ;
; 1.502 ; banco_regs:banco|regs[2][2]                                                                                    ; ParallelOUT:saidaParalela|DataOut[2] ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 0.004      ; 1.658      ;
; 1.504 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; banco_regs:banco|regs[1][1]          ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; 1.815      ; 3.593      ;
; 1.513 ; banco_regs:banco|regs[7][0]                                                                                    ; RegPC:pc|PC[0]                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.000        ; -0.001     ; 1.664      ;
+-------+----------------------------------------------------------------------------------------------------------------+--------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a2~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a2~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a3~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a3~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a4~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a4~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a5~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a5~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a6~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a6~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a7~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RamDataMem:ram|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a7~porta_memory_reg0   ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK_50 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg7 ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[0]                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[1]                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[2]                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[3]                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|Cont[4]                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|LCD_EN                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.00                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.01                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; LCD_TEST:MyLCD|LCD_Controller:u0|ST.10                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'divfreq50MHz_100Hz:divfreq|out_100Hz'                                                                               ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; ParallelOUT:saidaParalela|DataOut[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; ParallelOUT:saidaParalela|DataOut[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; ParallelOUT:saidaParalela|DataOut[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; ParallelOUT:saidaParalela|DataOut[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; ParallelOUT:saidaParalela|DataOut[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; ParallelOUT:saidaParalela|DataOut[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; ParallelOUT:saidaParalela|DataOut[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; ParallelOUT:saidaParalela|DataOut[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; ParallelOUT:saidaParalela|DataOut[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; ParallelOUT:saidaParalela|DataOut[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; ParallelOUT:saidaParalela|DataOut[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; ParallelOUT:saidaParalela|DataOut[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; ParallelOUT:saidaParalela|DataOut[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; ParallelOUT:saidaParalela|DataOut[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; ParallelOUT:saidaParalela|DataOut[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; ParallelOUT:saidaParalela|DataOut[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; RegPC:pc|PC[0]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; RegPC:pc|PC[0]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; RegPC:pc|PC[1]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; RegPC:pc|PC[1]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; RegPC:pc|PC[2]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; RegPC:pc|PC[2]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; RegPC:pc|PC[3]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; RegPC:pc|PC[3]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; RegPC:pc|PC[4]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; RegPC:pc|PC[4]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; RegPC:pc|PC[5]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; RegPC:pc|PC[5]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; RegPC:pc|PC[6]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; RegPC:pc|PC[6]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; RegPC:pc|PC[7]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; RegPC:pc|PC[7]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[1][0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[1][0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[1][1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[1][1]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[1][2]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[1][2]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[1][3]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[1][3]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[1][4]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[1][4]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[1][5]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[1][5]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[1][6]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[1][6]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[1][7]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[1][7]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[2][0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[2][0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[2][1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[2][1]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[2][2]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[2][2]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[2][3]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[2][3]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[2][4]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[2][4]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[2][5]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[2][5]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[2][6]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[2][6]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[2][7]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[2][7]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[3][0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[3][0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[3][1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[3][1]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[3][2]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[3][2]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[3][3]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[3][3]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[3][4]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[3][4]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[3][5]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[3][5]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[3][6]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[3][6]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[3][7]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[3][7]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[4][0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[4][0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[4][1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[4][1]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[4][2]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[4][2]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[4][3]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[4][3]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[4][4]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[4][4]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[4][5]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[4][5]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[4][6]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[4][6]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[4][7]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[4][7]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[5][0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[5][0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[5][1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; divfreq50MHz_100Hz:divfreq|out_100Hz ; Rise       ; banco_regs:banco|regs[5][1]          ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0'                                                                                                                ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                          ; Clock Edge ; Target                                                                ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------+
; -0.054 ; -0.054       ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; UnidadeDeControle:udc|Branch                                          ;
; -0.054 ; -0.054       ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; UnidadeDeControle:udc|Branch                                          ;
; -0.054 ; -0.054       ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; UnidadeDeControle:udc|ULAControl[0]                                   ;
; -0.054 ; -0.054       ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; UnidadeDeControle:udc|ULAControl[0]                                   ;
; -0.054 ; -0.054       ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; UnidadeDeControle:udc|ULAControl[1]                                   ;
; -0.054 ; -0.054       ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; UnidadeDeControle:udc|ULAControl[1]                                   ;
; -0.054 ; -0.054       ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; UnidadeDeControle:udc|ULAControl[2]                                   ;
; -0.054 ; -0.054       ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; UnidadeDeControle:udc|ULAControl[2]                                   ;
; -0.054 ; -0.054       ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; UnidadeDeControle:udc|ULASrc                                          ;
; -0.054 ; -0.054       ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; UnidadeDeControle:udc|ULASrc                                          ;
; -0.054 ; -0.054       ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; udc|Branch|datad                                                      ;
; -0.054 ; -0.054       ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; udc|Branch|datad                                                      ;
; -0.054 ; -0.054       ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; udc|Decoder1~2clkctrl|inclk[0]                                        ;
; -0.054 ; -0.054       ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; udc|Decoder1~2clkctrl|inclk[0]                                        ;
; -0.054 ; -0.054       ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; udc|Decoder1~2clkctrl|outclk                                          ;
; -0.054 ; -0.054       ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; udc|Decoder1~2clkctrl|outclk                                          ;
; -0.054 ; -0.054       ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; udc|Decoder1~2|combout                                                ;
; -0.054 ; -0.054       ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; udc|Decoder1~2|combout                                                ;
; -0.054 ; -0.054       ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; udc|ULAControl[0]|datad                                               ;
; -0.054 ; -0.054       ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; udc|ULAControl[0]|datad                                               ;
; -0.054 ; -0.054       ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; udc|ULAControl[1]|datac                                               ;
; -0.054 ; -0.054       ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; udc|ULAControl[1]|datac                                               ;
; -0.054 ; -0.054       ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; udc|ULAControl[2]|datad                                               ;
; -0.054 ; -0.054       ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; udc|ULAControl[2]|datad                                               ;
; -0.054 ; -0.054       ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; udc|ULASrc|datac                                                      ;
; -0.054 ; -0.054       ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; udc|ULASrc|datac                                                      ;
; 0.139  ; 0.139        ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; UnidadeDeControle:udc|MemtoReg[0]                                     ;
; 0.139  ; 0.139        ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; UnidadeDeControle:udc|MemtoReg[0]                                     ;
; 0.139  ; 0.139        ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; UnidadeDeControle:udc|MemtoReg[1]                                     ;
; 0.139  ; 0.139        ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; UnidadeDeControle:udc|MemtoReg[1]                                     ;
; 0.139  ; 0.139        ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; UnidadeDeControle:udc|RegDst[0]                                       ;
; 0.139  ; 0.139        ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; UnidadeDeControle:udc|RegDst[0]                                       ;
; 0.139  ; 0.139        ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; udc|MemtoReg[0]|datac                                                 ;
; 0.139  ; 0.139        ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; udc|MemtoReg[0]|datac                                                 ;
; 0.139  ; 0.139        ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; udc|MemtoReg[1]|datac                                                 ;
; 0.139  ; 0.139        ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; udc|MemtoReg[1]|datac                                                 ;
; 0.139  ; 0.139        ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; udc|RegDst[0]|datac                                                   ;
; 0.139  ; 0.139        ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; udc|RegDst[0]|datac                                                   ;
; 0.139  ; 0.139        ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; udc|WideOr14~1clkctrl|inclk[0]                                        ;
; 0.139  ; 0.139        ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; udc|WideOr14~1clkctrl|inclk[0]                                        ;
; 0.139  ; 0.139        ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; udc|WideOr14~1clkctrl|outclk                                          ;
; 0.139  ; 0.139        ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; udc|WideOr14~1clkctrl|outclk                                          ;
; 0.139  ; 0.139        ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; udc|WideOr14~1|combout                                                ;
; 0.139  ; 0.139        ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; udc|WideOr14~1|combout                                                ;
; 0.313  ; 0.313        ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; udc|Decoder1~0|combout                                                ;
; 0.313  ; 0.313        ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; udc|Decoder1~0|combout                                                ;
; 0.313  ; 0.313        ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; udc|Decoder1~2|datab                                                  ;
; 0.313  ; 0.313        ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; udc|Decoder1~2|datab                                                  ;
; 0.385  ; 0.385        ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; UnidadeDeControle:udc|MemtoReg[0]                                     ;
; 0.385  ; 0.385        ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; UnidadeDeControle:udc|MemtoReg[0]                                     ;
; 0.385  ; 0.385        ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; UnidadeDeControle:udc|MemtoReg[1]                                     ;
; 0.385  ; 0.385        ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; UnidadeDeControle:udc|MemtoReg[1]                                     ;
; 0.385  ; 0.385        ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; UnidadeDeControle:udc|RegDst[0]                                       ;
; 0.385  ; 0.385        ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; UnidadeDeControle:udc|RegDst[0]                                       ;
; 0.385  ; 0.385        ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; udc|MemtoReg[0]|datac                                                 ;
; 0.385  ; 0.385        ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; udc|MemtoReg[0]|datac                                                 ;
; 0.385  ; 0.385        ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; udc|MemtoReg[1]|datac                                                 ;
; 0.385  ; 0.385        ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; udc|MemtoReg[1]|datac                                                 ;
; 0.385  ; 0.385        ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; udc|RegDst[0]|datac                                                   ;
; 0.385  ; 0.385        ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; udc|RegDst[0]|datac                                                   ;
; 0.385  ; 0.385        ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; udc|WideOr14~1clkctrl|inclk[0]                                        ;
; 0.385  ; 0.385        ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; udc|WideOr14~1clkctrl|inclk[0]                                        ;
; 0.385  ; 0.385        ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; udc|WideOr14~1clkctrl|outclk                                          ;
; 0.385  ; 0.385        ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; udc|WideOr14~1clkctrl|outclk                                          ;
; 0.385  ; 0.385        ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; udc|WideOr14~1|combout                                                ;
; 0.385  ; 0.385        ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; udc|WideOr14~1|combout                                                ;
; 0.393  ; 0.393        ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; udc|Decoder1~3|combout                                                ;
; 0.393  ; 0.393        ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; udc|Decoder1~3|combout                                                ;
; 0.393  ; 0.393        ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; udc|WideOr14~1|datad                                                  ;
; 0.393  ; 0.393        ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; udc|WideOr14~1|datad                                                  ;
; 0.458  ; 0.458        ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; udc|WideOr14~0|combout                                                ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; udc|WideOr14~0|combout                                                ;
; 0.458  ; 0.458        ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; udc|WideOr14~1|datab                                                  ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Fall       ; udc|WideOr14~1|datab                                                  ;
; 0.480  ; 0.480        ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; udc|WideOr14~0|combout                                                ;
; 0.480  ; 0.480        ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; udc|WideOr14~0|combout                                                ;
; 0.480  ; 0.480        ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; udc|WideOr14~1|datab                                                  ;
; 0.480  ; 0.480        ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; udc|WideOr14~1|datab                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; UnidadeDeControle:udc|Branch                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; UnidadeDeControle:udc|Branch                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; UnidadeDeControle:udc|ULAControl[0]                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; UnidadeDeControle:udc|ULAControl[0]                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; UnidadeDeControle:udc|ULAControl[1]                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; UnidadeDeControle:udc|ULAControl[1]                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; UnidadeDeControle:udc|ULAControl[2]                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; UnidadeDeControle:udc|ULAControl[2]                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; UnidadeDeControle:udc|ULASrc                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; UnidadeDeControle:udc|ULASrc                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; rom|altsyncram_component|auto_generated|ram_block1a26|portadataout[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; rom|altsyncram_component|auto_generated|ram_block1a26|portadataout[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; rom|altsyncram_component|auto_generated|ram_block1a26|portadataout[1] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; rom|altsyncram_component|auto_generated|ram_block1a26|portadataout[1] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; rom|altsyncram_component|auto_generated|ram_block1a26|portadataout[2] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; rom|altsyncram_component|auto_generated|ram_block1a26|portadataout[2] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; rom|altsyncram_component|auto_generated|ram_block1a26|portadataout[3] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; rom|altsyncram_component|auto_generated|ram_block1a26|portadataout[3] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; rom|altsyncram_component|auto_generated|ram_block1a26|portadataout[4] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; rom|altsyncram_component|auto_generated|ram_block1a26|portadataout[4] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; rom|altsyncram_component|auto_generated|ram_block1a26|portadataout[5] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; Rise       ; rom|altsyncram_component|auto_generated|ram_block1a26|portadataout[5] ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                          ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+
; KEY[*]    ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 3.152 ; 3.152 ; Rise       ; divfreq50MHz_100Hz:divfreq|out_100Hz ;
;  KEY[2]   ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 3.152 ; 3.152 ; Rise       ; divfreq50MHz_100Hz:divfreq|out_100Hz ;
; SW[*]     ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.617 ; 0.617 ; Rise       ; divfreq50MHz_100Hz:divfreq|out_100Hz ;
;  SW[0]    ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.604 ; 0.604 ; Rise       ; divfreq50MHz_100Hz:divfreq|out_100Hz ;
;  SW[1]    ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.589 ; 0.589 ; Rise       ; divfreq50MHz_100Hz:divfreq|out_100Hz ;
;  SW[2]    ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.442 ; 0.442 ; Rise       ; divfreq50MHz_100Hz:divfreq|out_100Hz ;
;  SW[3]    ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.360 ; 0.360 ; Rise       ; divfreq50MHz_100Hz:divfreq|out_100Hz ;
;  SW[4]    ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.579 ; 0.579 ; Rise       ; divfreq50MHz_100Hz:divfreq|out_100Hz ;
;  SW[5]    ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.617 ; 0.617 ; Rise       ; divfreq50MHz_100Hz:divfreq|out_100Hz ;
;  SW[6]    ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.544 ; 0.544 ; Rise       ; divfreq50MHz_100Hz:divfreq|out_100Hz ;
;  SW[7]    ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.269 ; 0.269 ; Rise       ; divfreq50MHz_100Hz:divfreq|out_100Hz ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                             ;
+-----------+--------------------------------------+--------+--------+------------+--------------------------------------+
; Data Port ; Clock Port                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+-----------+--------------------------------------+--------+--------+------------+--------------------------------------+
; KEY[*]    ; divfreq50MHz_100Hz:divfreq|out_100Hz ; -2.011 ; -2.011 ; Rise       ; divfreq50MHz_100Hz:divfreq|out_100Hz ;
;  KEY[2]   ; divfreq50MHz_100Hz:divfreq|out_100Hz ; -2.011 ; -2.011 ; Rise       ; divfreq50MHz_100Hz:divfreq|out_100Hz ;
; SW[*]     ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.458  ; 0.458  ; Rise       ; divfreq50MHz_100Hz:divfreq|out_100Hz ;
;  SW[0]    ; divfreq50MHz_100Hz:divfreq|out_100Hz ; -0.120 ; -0.120 ; Rise       ; divfreq50MHz_100Hz:divfreq|out_100Hz ;
;  SW[1]    ; divfreq50MHz_100Hz:divfreq|out_100Hz ; -0.021 ; -0.021 ; Rise       ; divfreq50MHz_100Hz:divfreq|out_100Hz ;
;  SW[2]    ; divfreq50MHz_100Hz:divfreq|out_100Hz ; -0.081 ; -0.081 ; Rise       ; divfreq50MHz_100Hz:divfreq|out_100Hz ;
;  SW[3]    ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.240  ; 0.240  ; Rise       ; divfreq50MHz_100Hz:divfreq|out_100Hz ;
;  SW[4]    ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.146  ; 0.146  ; Rise       ; divfreq50MHz_100Hz:divfreq|out_100Hz ;
;  SW[5]    ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.096  ; 0.096  ; Rise       ; divfreq50MHz_100Hz:divfreq|out_100Hz ;
;  SW[6]    ; divfreq50MHz_100Hz:divfreq|out_100Hz ; -0.141 ; -0.141 ; Rise       ; divfreq50MHz_100Hz:divfreq|out_100Hz ;
;  SW[7]    ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.458  ; 0.458  ; Rise       ; divfreq50MHz_100Hz:divfreq|out_100Hz ;
+-----------+--------------------------------------+--------+--------+------------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                       ;
+--------------+----------------------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                ;
+--------------+----------------------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                                                                                                       ; 5.016 ; 5.016 ; Rise       ; CLOCK_50                                                                                                       ;
;  LCD_DATA[0] ; CLOCK_50                                                                                                       ; 4.919 ; 4.919 ; Rise       ; CLOCK_50                                                                                                       ;
;  LCD_DATA[1] ; CLOCK_50                                                                                                       ; 4.444 ; 4.444 ; Rise       ; CLOCK_50                                                                                                       ;
;  LCD_DATA[2] ; CLOCK_50                                                                                                       ; 4.393 ; 4.393 ; Rise       ; CLOCK_50                                                                                                       ;
;  LCD_DATA[3] ; CLOCK_50                                                                                                       ; 4.482 ; 4.482 ; Rise       ; CLOCK_50                                                                                                       ;
;  LCD_DATA[4] ; CLOCK_50                                                                                                       ; 4.498 ; 4.498 ; Rise       ; CLOCK_50                                                                                                       ;
;  LCD_DATA[5] ; CLOCK_50                                                                                                       ; 4.597 ; 4.597 ; Rise       ; CLOCK_50                                                                                                       ;
;  LCD_DATA[6] ; CLOCK_50                                                                                                       ; 4.446 ; 4.446 ; Rise       ; CLOCK_50                                                                                                       ;
;  LCD_DATA[7] ; CLOCK_50                                                                                                       ; 5.016 ; 5.016 ; Rise       ; CLOCK_50                                                                                                       ;
; LCD_EN       ; CLOCK_50                                                                                                       ; 4.459 ; 4.459 ; Rise       ; CLOCK_50                                                                                                       ;
; LCD_RS       ; CLOCK_50                                                                                                       ; 4.314 ; 4.314 ; Rise       ; CLOCK_50                                                                                                       ;
; LEDR[*]      ; CLOCK_50                                                                                                       ; 7.744 ; 7.744 ; Rise       ; CLOCK_50                                                                                                       ;
;  LEDR[9]     ; CLOCK_50                                                                                                       ; 7.744 ; 7.744 ; Rise       ; CLOCK_50                                                                                                       ;
; LEDR[*]      ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 7.597 ; 7.597 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 7.442 ; 7.442 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 7.463 ; 7.463 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 7.597 ; 7.597 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 6.905 ; 6.905 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 7.184 ; 7.184 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 5.872 ; 5.872 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 8.067 ; 8.067 ; Fall       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 7.912 ; 7.912 ; Fall       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 7.933 ; 7.933 ; Fall       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 8.067 ; 8.067 ; Fall       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 7.375 ; 7.375 ; Fall       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 7.098 ; 7.098 ; Fall       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 5.872 ; 5.872 ; Fall       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
+--------------+----------------------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                               ;
+--------------+----------------------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                ;
+--------------+----------------------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                                                                                                       ; 4.393 ; 4.393 ; Rise       ; CLOCK_50                                                                                                       ;
;  LCD_DATA[0] ; CLOCK_50                                                                                                       ; 4.919 ; 4.919 ; Rise       ; CLOCK_50                                                                                                       ;
;  LCD_DATA[1] ; CLOCK_50                                                                                                       ; 4.444 ; 4.444 ; Rise       ; CLOCK_50                                                                                                       ;
;  LCD_DATA[2] ; CLOCK_50                                                                                                       ; 4.393 ; 4.393 ; Rise       ; CLOCK_50                                                                                                       ;
;  LCD_DATA[3] ; CLOCK_50                                                                                                       ; 4.482 ; 4.482 ; Rise       ; CLOCK_50                                                                                                       ;
;  LCD_DATA[4] ; CLOCK_50                                                                                                       ; 4.498 ; 4.498 ; Rise       ; CLOCK_50                                                                                                       ;
;  LCD_DATA[5] ; CLOCK_50                                                                                                       ; 4.597 ; 4.597 ; Rise       ; CLOCK_50                                                                                                       ;
;  LCD_DATA[6] ; CLOCK_50                                                                                                       ; 4.446 ; 4.446 ; Rise       ; CLOCK_50                                                                                                       ;
;  LCD_DATA[7] ; CLOCK_50                                                                                                       ; 5.016 ; 5.016 ; Rise       ; CLOCK_50                                                                                                       ;
; LCD_EN       ; CLOCK_50                                                                                                       ; 4.459 ; 4.459 ; Rise       ; CLOCK_50                                                                                                       ;
; LCD_RS       ; CLOCK_50                                                                                                       ; 4.314 ; 4.314 ; Rise       ; CLOCK_50                                                                                                       ;
; LEDR[*]      ; CLOCK_50                                                                                                       ; 6.809 ; 6.809 ; Rise       ; CLOCK_50                                                                                                       ;
;  LEDR[9]     ; CLOCK_50                                                                                                       ; 6.809 ; 6.809 ; Rise       ; CLOCK_50                                                                                                       ;
; LEDR[*]      ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 5.026 ; 5.026 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 7.442 ; 7.442 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 7.463 ; 7.463 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 7.597 ; 7.597 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 6.905 ; 6.905 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 6.823 ; 6.823 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 5.026 ; 5.026 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 5.026 ; 5.026 ; Fall       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 7.358 ; 7.358 ; Fall       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 7.379 ; 7.379 ; Fall       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 7.513 ; 7.513 ; Fall       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 6.821 ; 6.821 ; Fall       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 6.983 ; 6.983 ; Fall       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 5.026 ; 5.026 ; Fall       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
+--------------+----------------------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------+-----------+---------+----------+---------+---------------------+
; Clock                                                                                                           ; Setup     ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------------------------------------------------------------+-----------+---------+----------+---------+---------------------+
; Worst-case Slack                                                                                                ; -12.096   ; -3.881  ; N/A      ; N/A     ; -2.000              ;
;  CLOCK_50                                                                                                       ; -11.792   ; -2.542  ; N/A      ; N/A     ; -2.000              ;
;  RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -2.705    ; -3.881  ; N/A      ; N/A     ; -0.770              ;
;  divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; -12.096   ; 0.736   ; N/A      ; N/A     ; -0.500              ;
; Design-wide TNS                                                                                                 ; -1181.206 ; -31.384 ; 0.0      ; 0.0     ; -322.858            ;
;  CLOCK_50                                                                                                       ; -333.252  ; -2.542  ; N/A      ; N/A     ; -224.916            ;
;  RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; -14.639   ; -28.842 ; N/A      ; N/A     ; -25.942             ;
;  divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; -833.315  ; 0.000   ; N/A      ; N/A     ; -72.000             ;
+-----------------------------------------------------------------------------------------------------------------+-----------+---------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                          ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+
; KEY[*]    ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 5.770 ; 5.770 ; Rise       ; divfreq50MHz_100Hz:divfreq|out_100Hz ;
;  KEY[2]   ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 5.770 ; 5.770 ; Rise       ; divfreq50MHz_100Hz:divfreq|out_100Hz ;
; SW[*]     ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 1.894 ; 1.894 ; Rise       ; divfreq50MHz_100Hz:divfreq|out_100Hz ;
;  SW[0]    ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 1.894 ; 1.894 ; Rise       ; divfreq50MHz_100Hz:divfreq|out_100Hz ;
;  SW[1]    ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 1.777 ; 1.777 ; Rise       ; divfreq50MHz_100Hz:divfreq|out_100Hz ;
;  SW[2]    ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 1.483 ; 1.483 ; Rise       ; divfreq50MHz_100Hz:divfreq|out_100Hz ;
;  SW[3]    ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 1.348 ; 1.348 ; Rise       ; divfreq50MHz_100Hz:divfreq|out_100Hz ;
;  SW[4]    ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 1.748 ; 1.748 ; Rise       ; divfreq50MHz_100Hz:divfreq|out_100Hz ;
;  SW[5]    ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 1.702 ; 1.702 ; Rise       ; divfreq50MHz_100Hz:divfreq|out_100Hz ;
;  SW[6]    ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 1.662 ; 1.662 ; Rise       ; divfreq50MHz_100Hz:divfreq|out_100Hz ;
;  SW[7]    ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 1.183 ; 1.183 ; Rise       ; divfreq50MHz_100Hz:divfreq|out_100Hz ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                             ;
+-----------+--------------------------------------+--------+--------+------------+--------------------------------------+
; Data Port ; Clock Port                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+-----------+--------------------------------------+--------+--------+------------+--------------------------------------+
; KEY[*]    ; divfreq50MHz_100Hz:divfreq|out_100Hz ; -2.011 ; -2.011 ; Rise       ; divfreq50MHz_100Hz:divfreq|out_100Hz ;
;  KEY[2]   ; divfreq50MHz_100Hz:divfreq|out_100Hz ; -2.011 ; -2.011 ; Rise       ; divfreq50MHz_100Hz:divfreq|out_100Hz ;
; SW[*]     ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.458  ; 0.458  ; Rise       ; divfreq50MHz_100Hz:divfreq|out_100Hz ;
;  SW[0]    ; divfreq50MHz_100Hz:divfreq|out_100Hz ; -0.120 ; -0.120 ; Rise       ; divfreq50MHz_100Hz:divfreq|out_100Hz ;
;  SW[1]    ; divfreq50MHz_100Hz:divfreq|out_100Hz ; -0.021 ; -0.021 ; Rise       ; divfreq50MHz_100Hz:divfreq|out_100Hz ;
;  SW[2]    ; divfreq50MHz_100Hz:divfreq|out_100Hz ; -0.081 ; -0.081 ; Rise       ; divfreq50MHz_100Hz:divfreq|out_100Hz ;
;  SW[3]    ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.240  ; 0.240  ; Rise       ; divfreq50MHz_100Hz:divfreq|out_100Hz ;
;  SW[4]    ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.146  ; 0.146  ; Rise       ; divfreq50MHz_100Hz:divfreq|out_100Hz ;
;  SW[5]    ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.096  ; 0.096  ; Rise       ; divfreq50MHz_100Hz:divfreq|out_100Hz ;
;  SW[6]    ; divfreq50MHz_100Hz:divfreq|out_100Hz ; -0.141 ; -0.141 ; Rise       ; divfreq50MHz_100Hz:divfreq|out_100Hz ;
;  SW[7]    ; divfreq50MHz_100Hz:divfreq|out_100Hz ; 0.458  ; 0.458  ; Rise       ; divfreq50MHz_100Hz:divfreq|out_100Hz ;
+-----------+--------------------------------------+--------+--------+------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                         ;
+--------------+----------------------------------------------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                ;
+--------------+----------------------------------------------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                                                                                                       ; 9.043  ; 9.043  ; Rise       ; CLOCK_50                                                                                                       ;
;  LCD_DATA[0] ; CLOCK_50                                                                                                       ; 8.969  ; 8.969  ; Rise       ; CLOCK_50                                                                                                       ;
;  LCD_DATA[1] ; CLOCK_50                                                                                                       ; 7.963  ; 7.963  ; Rise       ; CLOCK_50                                                                                                       ;
;  LCD_DATA[2] ; CLOCK_50                                                                                                       ; 7.946  ; 7.946  ; Rise       ; CLOCK_50                                                                                                       ;
;  LCD_DATA[3] ; CLOCK_50                                                                                                       ; 8.093  ; 8.093  ; Rise       ; CLOCK_50                                                                                                       ;
;  LCD_DATA[4] ; CLOCK_50                                                                                                       ; 8.184  ; 8.184  ; Rise       ; CLOCK_50                                                                                                       ;
;  LCD_DATA[5] ; CLOCK_50                                                                                                       ; 8.320  ; 8.320  ; Rise       ; CLOCK_50                                                                                                       ;
;  LCD_DATA[6] ; CLOCK_50                                                                                                       ; 8.087  ; 8.087  ; Rise       ; CLOCK_50                                                                                                       ;
;  LCD_DATA[7] ; CLOCK_50                                                                                                       ; 9.043  ; 9.043  ; Rise       ; CLOCK_50                                                                                                       ;
; LCD_EN       ; CLOCK_50                                                                                                       ; 8.093  ; 8.093  ; Rise       ; CLOCK_50                                                                                                       ;
; LCD_RS       ; CLOCK_50                                                                                                       ; 7.715  ; 7.715  ; Rise       ; CLOCK_50                                                                                                       ;
; LEDR[*]      ; CLOCK_50                                                                                                       ; 14.309 ; 14.309 ; Rise       ; CLOCK_50                                                                                                       ;
;  LEDR[9]     ; CLOCK_50                                                                                                       ; 14.309 ; 14.309 ; Rise       ; CLOCK_50                                                                                                       ;
; LEDR[*]      ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 13.926 ; 13.926 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 13.563 ; 13.563 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 13.699 ; 13.699 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 13.926 ; 13.926 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 12.346 ; 12.346 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 13.317 ; 13.317 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 11.028 ; 11.028 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 15.059 ; 15.059 ; Fall       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 14.696 ; 14.696 ; Fall       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 14.832 ; 14.832 ; Fall       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 15.059 ; 15.059 ; Fall       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 13.479 ; 13.479 ; Fall       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 13.131 ; 13.131 ; Fall       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 11.028 ; 11.028 ; Fall       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
+--------------+----------------------------------------------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                               ;
+--------------+----------------------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port                                                                                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                ;
+--------------+----------------------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50                                                                                                       ; 4.393 ; 4.393 ; Rise       ; CLOCK_50                                                                                                       ;
;  LCD_DATA[0] ; CLOCK_50                                                                                                       ; 4.919 ; 4.919 ; Rise       ; CLOCK_50                                                                                                       ;
;  LCD_DATA[1] ; CLOCK_50                                                                                                       ; 4.444 ; 4.444 ; Rise       ; CLOCK_50                                                                                                       ;
;  LCD_DATA[2] ; CLOCK_50                                                                                                       ; 4.393 ; 4.393 ; Rise       ; CLOCK_50                                                                                                       ;
;  LCD_DATA[3] ; CLOCK_50                                                                                                       ; 4.482 ; 4.482 ; Rise       ; CLOCK_50                                                                                                       ;
;  LCD_DATA[4] ; CLOCK_50                                                                                                       ; 4.498 ; 4.498 ; Rise       ; CLOCK_50                                                                                                       ;
;  LCD_DATA[5] ; CLOCK_50                                                                                                       ; 4.597 ; 4.597 ; Rise       ; CLOCK_50                                                                                                       ;
;  LCD_DATA[6] ; CLOCK_50                                                                                                       ; 4.446 ; 4.446 ; Rise       ; CLOCK_50                                                                                                       ;
;  LCD_DATA[7] ; CLOCK_50                                                                                                       ; 5.016 ; 5.016 ; Rise       ; CLOCK_50                                                                                                       ;
; LCD_EN       ; CLOCK_50                                                                                                       ; 4.459 ; 4.459 ; Rise       ; CLOCK_50                                                                                                       ;
; LCD_RS       ; CLOCK_50                                                                                                       ; 4.314 ; 4.314 ; Rise       ; CLOCK_50                                                                                                       ;
; LEDR[*]      ; CLOCK_50                                                                                                       ; 6.809 ; 6.809 ; Rise       ; CLOCK_50                                                                                                       ;
;  LEDR[9]     ; CLOCK_50                                                                                                       ; 6.809 ; 6.809 ; Rise       ; CLOCK_50                                                                                                       ;
; LEDR[*]      ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 5.026 ; 5.026 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 7.442 ; 7.442 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 7.463 ; 7.463 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 7.597 ; 7.597 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 6.905 ; 6.905 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 6.823 ; 6.823 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 5.026 ; 5.026 ; Rise       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
; LEDR[*]      ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 5.026 ; 5.026 ; Fall       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
;  LEDR[4]     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 7.358 ; 7.358 ; Fall       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
;  LEDR[5]     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 7.379 ; 7.379 ; Fall       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
;  LEDR[6]     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 7.513 ; 7.513 ; Fall       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
;  LEDR[7]     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 6.821 ; 6.821 ; Fall       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
;  LEDR[8]     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 6.983 ; 6.983 ; Fall       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
;  LEDR[9]     ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 5.026 ; 5.026 ; Fall       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ;
+--------------+----------------------------------------------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                     ; To Clock                                                                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                                                                       ; CLOCK_50                                                                                                       ; 18480    ; 0        ; 0        ; 0        ;
; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; CLOCK_50                                                                                                       ; 3093     ; 1        ; 0        ; 0        ;
; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50                                                                                                       ; 334      ; 334      ; 0        ; 0        ;
; CLOCK_50                                                                                                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; 298416   ; 0        ; 0        ; 0        ;
; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; 29682    ; 0        ; 0        ; 0        ;
; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; 6722     ; 6722     ; 0        ; 0        ;
; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 1360     ; 0        ; 1360     ; 0        ;
; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 124      ; 124      ; 124      ; 124      ;
+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                     ; To Clock                                                                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                                                                       ; CLOCK_50                                                                                                       ; 18480    ; 0        ; 0        ; 0        ;
; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; CLOCK_50                                                                                                       ; 3093     ; 1        ; 0        ; 0        ;
; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK_50                                                                                                       ; 334      ; 334      ; 0        ; 0        ;
; CLOCK_50                                                                                                       ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; 298416   ; 0        ; 0        ; 0        ;
; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; 29682    ; 0        ; 0        ; 0        ;
; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; divfreq50MHz_100Hz:divfreq|out_100Hz                                                                           ; 6722     ; 6722     ; 0        ; 0        ;
; CLOCK_50                                                                                                       ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 1360     ; 0        ; 1360     ; 0        ;
; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 ; 124      ; 124      ; 124      ; 124      ;
+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 171   ; 171  ;
; Unconstrained Output Ports      ; 16    ; 16   ;
; Unconstrained Output Port Paths ; 31    ; 31   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Jun 01 14:20:21 2023
Info: Command: quartus_sta Mod_Teste -c Mod_Teste
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Mod_Teste.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name divfreq50MHz_100Hz:divfreq|out_100Hz divfreq50MHz_100Hz:divfreq|out_100Hz
    Info (332105): create_clock -period 1.000 -name RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0  to: rom|altsyncram_component|auto_generated|ram_block1a26|portadataout[5]
    Info (332098): Cell: udc|WideOr14~0  from: dataa  to: combout
    Info (332098): Cell: udc|WideOr14~0  from: datab  to: combout
    Info (332098): Cell: udc|WideOr14~1  from: datac  to: combout
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -12.096
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -12.096      -833.315 divfreq50MHz_100Hz:divfreq|out_100Hz 
    Info (332119):   -11.792      -333.252 CLOCK_50 
    Info (332119):    -2.705       -14.639 RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 
Info (332146): Worst-case hold slack is -3.881
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.881       -28.842 RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 
    Info (332119):    -2.542        -2.542 CLOCK_50 
    Info (332119):     1.553         0.000 divfreq50MHz_100Hz:divfreq|out_100Hz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -224.916 CLOCK_50 
    Info (332119):    -0.770       -25.942 RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 
    Info (332119):    -0.500       -72.000 divfreq50MHz_100Hz:divfreq|out_100Hz 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0  to: rom|altsyncram_component|auto_generated|ram_block1a26|portadataout[5]
    Info (332098): Cell: udc|WideOr14~0  from: dataa  to: combout
    Info (332098): Cell: udc|WideOr14~0  from: datab  to: combout
    Info (332098): Cell: udc|WideOr14~1  from: datac  to: combout
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.584
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.584      -385.407 divfreq50MHz_100Hz:divfreq|out_100Hz 
    Info (332119):    -5.342      -113.572 CLOCK_50 
    Info (332119):    -0.861        -4.109 RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 
Info (332146): Worst-case hold slack is -2.079
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.079       -15.706 RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 
    Info (332119):    -1.585        -1.585 CLOCK_50 
    Info (332119):     0.736         0.000 divfreq50MHz_100Hz:divfreq|out_100Hz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -224.916 CLOCK_50 
    Info (332119):    -0.500       -72.000 divfreq50MHz_100Hz:divfreq|out_100Hz 
    Info (332119):    -0.054        -1.404 RomInstMem:rom|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a26~porta_address_reg0 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4550 megabytes
    Info: Processing ended: Thu Jun 01 14:20:22 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


