OpenROAD 6152e58f84f491089daa6361239468c001e24e34 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[WARNING STA-0357] virtual clock clk can not be propagated.
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0140] SpacingRange unsupported.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.

Units:                1000
Number of layers:     21
Number of macros:     212
Number of vias:       9
Number of viarulegen: 11

[INFO DRT-0150] Reading design.

Design:                   register_file_latch
Die area:                 ( 0 0 ) ( 30000 30000 )
Number of track patterns: 32
Number of DEF vias:       2
Number of components:     36341
Number of terminals:      66
Number of snets:          2
Number of nets:           1063

[WARNING DRT-0240] CUT layer V3 does not have square single-cut via, cut layer width may be set incorrectly.
[WARNING DRT-0240] CUT layer V5 does not have square single-cut via, cut layer width may be set incorrectly.
[INFO DRT-0167] List of default vias:
  Layer V1
    default via: VIA12
  Layer V2
    default via: VIA23
  Layer V3
    default via: VIA34
  Layer V4
    default via: VIA45
  Layer V5
    default via: VIA56
  Layer V6
    default via: VIA67
  Layer V7
    default via: VIA78
  Layer V8
    default via: VIA89
  Layer V9
    default via: VIA9Pad
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
  Complete 30000 instances.
[INFO DRT-0164] Number of unique instances = 136.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0018]   Complete 30000 insts.
[INFO DRT-0024]   Complete Active.
[INFO DRT-0024]   Complete V0.
[INFO DRT-0024]   Complete M1.
[INFO DRT-0024]   Complete V1.
[INFO DRT-0024]   Complete M2.
[INFO DRT-0024]   Complete V2.
[INFO DRT-0024]   Complete M3.
[INFO DRT-0024]   Complete V3.
[INFO DRT-0024]   Complete M4.
[INFO DRT-0024]   Complete V4.
[INFO DRT-0024]   Complete M5.
[INFO DRT-0024]   Complete V5.
[INFO DRT-0024]   Complete M6.
[INFO DRT-0024]   Complete V6.
[INFO DRT-0024]   Complete M7.
[INFO DRT-0024]   Complete V7.
[INFO DRT-0024]   Complete M8.
[INFO DRT-0024]   Complete V8.
[INFO DRT-0024]   Complete M9.
[INFO DRT-0024]   Complete V9.
[INFO DRT-0024]   Complete Pad.
[INFO DRT-0033] Active shape region query size = 0.
[INFO DRT-0033] V0 shape region query size = 0.
[INFO DRT-0033] M1 shape region query size = 92046.
[INFO DRT-0033] V1 shape region query size = 71504.
[INFO DRT-0033] M2 shape region query size = 1952.
[INFO DRT-0033] V2 shape region query size = 864.
[INFO DRT-0033] M3 shape region query size = 1728.
[INFO DRT-0033] V3 shape region query size = 576.
[INFO DRT-0033] M4 shape region query size = 1440.
[INFO DRT-0033] V4 shape region query size = 576.
[INFO DRT-0033] M5 shape region query size = 666.
[INFO DRT-0033] V5 shape region query size = 36.
[INFO DRT-0033] M6 shape region query size = 24.
[INFO DRT-0033] V6 shape region query size = 0.
[INFO DRT-0033] M7 shape region query size = 0.
[INFO DRT-0033] V7 shape region query size = 0.
[INFO DRT-0033] M8 shape region query size = 0.
[INFO DRT-0033] V8 shape region query size = 0.
[INFO DRT-0033] M9 shape region query size = 0.
[INFO DRT-0033] V9 shape region query size = 0.
[INFO DRT-0033] Pad shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0078]   Complete 451 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 128 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0084]   Complete 1030 groups.
#scanned instances     = 36341
#unique  instances     = 134
#stdCellGenAp          = 4182
#stdCellValidPlanarAp  = 18
#stdCellValidViaAp     = 3612
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 3750
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:35, elapsed time = 00:00:17, memory = 265.63 (MB), peak = 265.63 (MB)

Number of guides:     11831

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 55 STEP 540 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 55 STEP 540 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0028]   Complete Active.
[INFO DRT-0028]   Complete V0.
[INFO DRT-0028]   Complete M1.
[INFO DRT-0028]   Complete V1.
[INFO DRT-0028]   Complete M2.
[INFO DRT-0028]   Complete V2.
[INFO DRT-0028]   Complete M3.
[INFO DRT-0028]   Complete V3.
[INFO DRT-0028]   Complete M4.
[INFO DRT-0028]   Complete V4.
[INFO DRT-0028]   Complete M5.
[INFO DRT-0028]   Complete V5.
[INFO DRT-0028]   Complete M6.
[INFO DRT-0028]   Complete V6.
[INFO DRT-0028]   Complete M7.
[INFO DRT-0028]   Complete V7.
[INFO DRT-0028]   Complete M8.
[INFO DRT-0028]   Complete V8.
[INFO DRT-0028]   Complete M9.
[INFO DRT-0028]   Complete V9.
[INFO DRT-0028]   Complete Pad.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete Active (guide).
[INFO DRT-0035]   Complete V0 (guide).
[INFO DRT-0035]   Complete M1 (guide).
[INFO DRT-0035]   Complete V1 (guide).
[INFO DRT-0035]   Complete M2 (guide).
[INFO DRT-0035]   Complete V2 (guide).
[INFO DRT-0035]   Complete M3 (guide).
[INFO DRT-0035]   Complete V3 (guide).
[INFO DRT-0035]   Complete M4 (guide).
[INFO DRT-0035]   Complete V4 (guide).
[INFO DRT-0035]   Complete M5 (guide).
[INFO DRT-0035]   Complete V5 (guide).
[INFO DRT-0035]   Complete M6 (guide).
[INFO DRT-0035]   Complete V6 (guide).
[INFO DRT-0035]   Complete M7 (guide).
[INFO DRT-0035]   Complete V7 (guide).
[INFO DRT-0035]   Complete M8 (guide).
[INFO DRT-0035]   Complete V8 (guide).
[INFO DRT-0035]   Complete M9 (guide).
[INFO DRT-0035]   Complete V9 (guide).
[INFO DRT-0035]   Complete Pad (guide).
[INFO DRT-0036] Active guide region query size = 0.
[INFO DRT-0036] V0 guide region query size = 0.
[INFO DRT-0036] M1 guide region query size = 3423.
[INFO DRT-0036] V1 guide region query size = 0.
[INFO DRT-0036] M2 guide region query size = 3093.
[INFO DRT-0036] V2 guide region query size = 0.
[INFO DRT-0036] M3 guide region query size = 2508.
[INFO DRT-0036] V3 guide region query size = 0.
[INFO DRT-0036] M4 guide region query size = 1212.
[INFO DRT-0036] V4 guide region query size = 0.
[INFO DRT-0036] M5 guide region query size = 253.
[INFO DRT-0036] V5 guide region query size = 0.
[INFO DRT-0036] M6 guide region query size = 85.
[INFO DRT-0036] V6 guide region query size = 0.
[INFO DRT-0036] M7 guide region query size = 0.
[INFO DRT-0036] V7 guide region query size = 0.
[INFO DRT-0036] M8 guide region query size = 0.
[INFO DRT-0036] V8 guide region query size = 0.
[INFO DRT-0036] M9 guide region query size = 0.
[INFO DRT-0036] V9 guide region query size = 0.
[INFO DRT-0036] Pad guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 6184 vertical wires in 2 frboxes and 4390 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 598 vertical wires in 2 frboxes and 513 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 301.02 (MB), peak = 301.02 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 301.02 (MB), peak = 301.02 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:01, memory = 416.89 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:03, memory = 497.26 (MB).
    Completing 30% with 50 violations.
    elapsed time = 00:00:05, memory = 564.48 (MB).
    Completing 40% with 50 violations.
    elapsed time = 00:00:09, memory = 568.79 (MB).
    Completing 50% with 50 violations.
    elapsed time = 00:00:11, memory = 546.98 (MB).
    Completing 60% with 134 violations.
    elapsed time = 00:00:14, memory = 590.98 (MB).
    Completing 70% with 134 violations.
    elapsed time = 00:00:17, memory = 611.59 (MB).
    Completing 80% with 187 violations.
    elapsed time = 00:00:19, memory = 611.77 (MB).
    Completing 90% with 187 violations.
    elapsed time = 00:00:24, memory = 624.77 (MB).
    Completing 100% with 291 violations.
    elapsed time = 00:00:26, memory = 628.77 (MB).
[INFO DRT-0199]   Number of violations = 1237.
[INFO DRT-0267] cpu time = 00:00:52, elapsed time = 00:00:27, memory = 1023.33 (MB), peak = 1023.33 (MB)
Total wire length = 5440 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 647 um.
Total wire length on LAYER M3 = 2214 um.
Total wire length on LAYER M4 = 1839 um.
Total wire length on LAYER M5 = 411 um.
Total wire length on LAYER M6 = 327 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 11439.
Up-via summary (total 11439):.

----------------
 Active        0
     M1     3718
     M2     4983
     M3     2202
     M4      386
     M5      150
     M6        0
     M7        0
     M8        0
     M9        0
----------------
           11439


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 1237 violations.
    elapsed time = 00:00:02, memory = 1086.73 (MB).
    Completing 20% with 1237 violations.
    elapsed time = 00:00:06, memory = 1084.21 (MB).
    Completing 30% with 1237 violations.
    elapsed time = 00:00:07, memory = 1043.45 (MB).
    Completing 40% with 856 violations.
    elapsed time = 00:00:10, memory = 1095.22 (MB).
    Completing 50% with 856 violations.
    elapsed time = 00:00:16, memory = 1105.21 (MB).
    Completing 60% with 483 violations.
    elapsed time = 00:00:17, memory = 1100.24 (MB).
    Completing 70% with 483 violations.
    elapsed time = 00:00:21, memory = 1062.96 (MB).
    Completing 80% with 483 violations.
    elapsed time = 00:00:24, memory = 1070.77 (MB).
    Completing 90% with 250 violations.
    elapsed time = 00:00:28, memory = 1074.01 (MB).
    Completing 100% with 82 violations.
    elapsed time = 00:00:32, memory = 1074.01 (MB).
[INFO DRT-0199]   Number of violations = 426.
[INFO DRT-0267] cpu time = 00:01:04, elapsed time = 00:00:33, memory = 1089.34 (MB), peak = 1120.19 (MB)
Total wire length = 5400 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 656 um.
Total wire length on LAYER M3 = 2204 um.
Total wire length on LAYER M4 = 1806 um.
Total wire length on LAYER M5 = 403 um.
Total wire length on LAYER M6 = 329 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 11325.
Up-via summary (total 11325):.

----------------
 Active        0
     M1     3718
     M2     4915
     M3     2161
     M4      368
     M5      161
     M6        2
     M7        0
     M8        0
     M9        0
----------------
           11325


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 426 violations.
    elapsed time = 00:00:01, memory = 1089.34 (MB).
    Completing 20% with 426 violations.
    elapsed time = 00:00:05, memory = 1130.49 (MB).
    Completing 30% with 426 violations.
    elapsed time = 00:00:08, memory = 1089.34 (MB).
    Completing 40% with 325 violations.
    elapsed time = 00:00:09, memory = 1089.34 (MB).
    Completing 50% with 325 violations.
    elapsed time = 00:00:14, memory = 1089.34 (MB).
    Completing 60% with 171 violations.
    elapsed time = 00:00:16, memory = 1089.34 (MB).
    Completing 70% with 171 violations.
    elapsed time = 00:00:19, memory = 1133.32 (MB).
    Completing 80% with 171 violations.
    elapsed time = 00:00:23, memory = 1089.34 (MB).
    Completing 90% with 130 violations.
    elapsed time = 00:00:25, memory = 1089.34 (MB).
    Completing 100% with 96 violations.
    elapsed time = 00:00:30, memory = 1089.34 (MB).
[INFO DRT-0199]   Number of violations = 385.
[INFO DRT-0267] cpu time = 00:00:57, elapsed time = 00:00:30, memory = 1120.65 (MB), peak = 1136.68 (MB)
Total wire length = 5384 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 667 um.
Total wire length on LAYER M3 = 2200 um.
Total wire length on LAYER M4 = 1791 um.
Total wire length on LAYER M5 = 397 um.
Total wire length on LAYER M6 = 327 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 11347.
Up-via summary (total 11347):.

----------------
 Active        0
     M1     3718
     M2     4953
     M3     2143
     M4      380
     M5      151
     M6        2
     M7        0
     M8        0
     M9        0
----------------
           11347


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 385 violations.
    elapsed time = 00:00:01, memory = 1120.65 (MB).
    Completing 20% with 385 violations.
    elapsed time = 00:00:03, memory = 1120.65 (MB).
    Completing 30% with 294 violations.
    elapsed time = 00:00:04, memory = 1120.65 (MB).
    Completing 40% with 294 violations.
    elapsed time = 00:00:07, memory = 1120.65 (MB).
    Completing 50% with 294 violations.
    elapsed time = 00:00:12, memory = 1130.30 (MB).
    Completing 60% with 206 violations.
    elapsed time = 00:00:14, memory = 1130.35 (MB).
    Completing 70% with 206 violations.
    elapsed time = 00:00:18, memory = 1187.30 (MB).
    Completing 80% with 113 violations.
    elapsed time = 00:00:20, memory = 1143.63 (MB).
    Completing 90% with 113 violations.
    elapsed time = 00:00:24, memory = 1166.34 (MB).
    Completing 100% with 7 violations.
    elapsed time = 00:00:25, memory = 1167.11 (MB).
[INFO DRT-0199]   Number of violations = 7.
[INFO DRT-0267] cpu time = 00:00:47, elapsed time = 00:00:26, memory = 1185.08 (MB), peak = 1207.47 (MB)
Total wire length = 5386 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 667 um.
Total wire length on LAYER M3 = 2188 um.
Total wire length on LAYER M4 = 1806 um.
Total wire length on LAYER M5 = 407 um.
Total wire length on LAYER M6 = 316 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 11308.
Up-via summary (total 11308):.

----------------
 Active        0
     M1     3718
     M2     4933
     M3     2130
     M4      381
     M5      146
     M6        0
     M7        0
     M8        0
     M9        0
----------------
           11308


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 7 violations.
    elapsed time = 00:00:00, memory = 1185.08 (MB).
    Completing 20% with 7 violations.
    elapsed time = 00:00:00, memory = 1185.08 (MB).
    Completing 30% with 7 violations.
    elapsed time = 00:00:00, memory = 1185.08 (MB).
    Completing 40% with 7 violations.
    elapsed time = 00:00:00, memory = 1185.08 (MB).
    Completing 50% with 7 violations.
    elapsed time = 00:00:01, memory = 1185.08 (MB).
    Completing 60% with 7 violations.
    elapsed time = 00:00:01, memory = 1185.08 (MB).
    Completing 70% with 7 violations.
    elapsed time = 00:00:01, memory = 1185.08 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:04, memory = 1185.08 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:04, memory = 1185.08 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:05, memory = 1185.08 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1187.85 (MB), peak = 1207.47 (MB)
Total wire length = 5384 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 670 um.
Total wire length on LAYER M3 = 2190 um.
Total wire length on LAYER M4 = 1801 um.
Total wire length on LAYER M5 = 406 um.
Total wire length on LAYER M6 = 316 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 11306.
Up-via summary (total 11306):.

----------------
 Active        0
     M1     3718
     M2     4939
     M3     2127
     M4      376
     M5      146
     M6        0
     M7        0
     M8        0
     M9        0
----------------
           11306


[INFO DRT-0198] Complete detail routing.
Total wire length = 5384 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 670 um.
Total wire length on LAYER M3 = 2190 um.
Total wire length on LAYER M4 = 1801 um.
Total wire length on LAYER M5 = 406 um.
Total wire length on LAYER M6 = 316 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 11306.
Up-via summary (total 11306):.

----------------
 Active        0
     M1     3718
     M2     4939
     M3     2127
     M4      376
     M5      146
     M6        0
     M7        0
     M8        0
     M9        0
----------------
           11306


[INFO DRT-0267] cpu time = 00:03:47, elapsed time = 00:02:02, memory = 1187.85 (MB), peak = 1207.47 (MB)

[INFO DRT-0180] Post processing.
Elapsed time: 2:23.94[h:]min:sec. CPU time: user 264.10 sys 1.79 (184%). Peak memory: 1236448KB.
