```yaml
- text: "My CPU's branch predictor is so accurate, it predicted I'd make this joke."
  explanation: "This joke plays on the self-referential nature of branch prediction in modern CPUs, where the processor tries to guess which way a conditional branch will go. The humor comes from applying this technical concept to the meta-level of joke-telling itself."
  rating: 8

- text: "Why did the cache miss the party? It couldn't find the right address."
  explanation: "A simple pun combining the technical concept of cache misses (when data isn't found in cache memory) with the everyday meaning of 'missing' an event and needing an address to attend."
  rating: 5

- text: "The memory hierarchy is just a class system for data."
  explanation: "This aphorism draws a parallel between computer memory hierarchy (registers, cache, RAM, storage) and social class systems, highlighting how data access speed creates an implicit hierarchy of importance."
  rating: 9

- text: "What's a CPU's favorite type of music? Heavy metal with lots of cycles per second."
  explanation: "A double meaning joke playing on 'cycles per second' (clock frequency in CPUs) and the musical concept of tempo, while referencing the physical composition of processors."
  rating: 6

- text: "I tried to optimize my code, but the compiler said 'I already did that, amateur.'"
  explanation: "This joke reflects the reality that modern compilers perform sophisticated optimizations automatically, often making manual optimization unnecessary or redundant. The humor comes from the personification of the compiler as smugly superior."
  rating: 7

- text: "Why don't RISC processors tell long stories? They prefer to keep their instruction set reduced."
  explanation: "A play on RISC (Reduced Instruction Set Computer) architecture philosophy, where simplicity and fewer instructions are valued. The joke applies this technical principle to storytelling style."
  rating: 6

- text: "My L1 cache and I are very close. My L3 cache? We're distant relatives."
  explanation: "This personifies the memory hierarchy levels, where L1 cache is physically closest to the CPU core (fastest access) and L3 is further away (slower access), turning spatial and temporal distance into a family relationship metaphor."
  rating: 8

- text: "A pipelined processor walks into a bar. Then fetches a drink. Then decodes the menu. Then orders. Then executes the payment. All at the same time."
  explanation: "This joke illustrates instruction pipelining, where different stages of multiple instructions execute simultaneously. The temporal paradox creates the humor through the absurdity of doing sequential actions 'all at the same time.'"
  rating: 9

- text: "Why was the superscalar processor so popular? It could handle multiple relationships simultaneously."
  explanation: "Superscalar processors can execute multiple instructions in parallel. The joke applies this technical capability to social relationships, creating humor through the inappropriate application of computer architecture to dating."
  rating: 7

- text: "I told my CPU a secret. Now it's in the pipeline and everyone will know in exactly 5 clock cycles."
  explanation: "This combines the deterministic nature of CPU pipelines with the social concept of gossip spreading, creating humor through the precision and inevitability of information propagation in hardware."
  rating: 8

- text: "What's the difference between a cache hit and a cache miss? About 100 nanoseconds and a existential crisis."
  explanation: "This joke exaggerates the performance impact of cache misses (which are indeed much slower than hits) by adding an emotional dimension, suggesting the CPU experiences existential dread during the wait."
  rating: 9

- text: "My out-of-order execution unit has ADHD. It starts five tasks, finishes them randomly, but somehow everything works out in the end."
  explanation: "Out-of-order execution allows instructions to complete in a different order than they were issued, as long as the final result is correct. The joke anthropomorphizes this as ADHD, making a complex optimization technique relatable through a human condition."
  rating: 10

- text: "Why did the architect choose Harvard architecture over Von Neumann? Separate buses for instructions and data means no awkward conversations in the hallway."
  explanation: "Harvard architecture has separate memory buses for instructions and data, unlike Von Neumann architecture which shares one bus. The joke treats this as social awkwardness, where different types of information prefer not to meet."
  rating: 7

- text: "A speculative execution walks into a bar. Or does it? The branch predictor will tell you later. Oh wait, it was wrong. Flush everything and pretend this never happened."
  explanation: "This perfectly captures the essence of speculative execution, where the CPU guesses and executes ahead, but must roll back if the guess was wrong. The joke's structure mirrors the actual hardware behavior, including the awkward rollback."
  rating: 10

- text: "My TLB has commitment issues. It remembers virtual addresses but struggles with the translation to physical relationships."
  explanation: "The Translation Lookaside Buffer (TLB) caches virtual-to-physical address translations. The joke applies this technical caching concept to relationship psychology, where remembering someone doesn't mean you can translate that into a deeper connection."
  rating: 8

- text: "Why don't CPU architects go to therapy? Because they've already mastered the art of hazard detection and pipeline stalls are just their way of processing emotions."
  explanation: "Pipeline hazards require detection and handling (often via stalls). This joke suggests that CPU architects project their technical solutions onto emotional processing, treating feelings like data dependencies."
  rating: 7

- text: "I implemented a five-stage pipeline for making coffee. Now I'm caffeinated, but I have no idea which cup I'm drinking from, and three are in the wrong order."
  explanation: "This applies the complexity of instruction pipelining to an everyday task, highlighting how parallelization can create confusion even when improving throughput. The joke works through the absurdity of over-engineering a simple task."
  rating: 8

- text: "What did the cache say to main memory? 'I'll call you when I need you, which is basically never if my hit rate stays above 95%.'"
  explanation: "This personifies the cache-memory relationship as a dismissive social dynamic, where the cache's high hit rate means it rarely needs to contact main memory, like someone who only calls when they need something."
  rating: 7

- text: "A Tomasulo algorithm walks into a reservation station. 'Table for one?' asks the host. 'Actually, I'm waiting for several friends, but I don't know their names yet, just their register numbers.'"
  explanation: "Tomasulo's algorithm uses reservation stations for out-of-order execution, tracking instructions by register numbers before operands are ready. The joke transforms this into a restaurant scenario where the complexity of the algorithm becomes social awkwardness."
  rating: 9

- text: "Why did the CPU break up with RAM? She said he was too volatile and never committed anything to long-term storage. He said she was too slow and kept him waiting. The SSD was just happy to be included."
  explanation: "This creates a love triangle between different storage types, playing on their technical characteristics (RAM is volatile and fast, storage is persistent and slower) as relationship problems, with SSD as the middle ground trying to please everyone."
  rating: 9

- text: "My processor supports simultaneous multithreading. My brain does not. We've agreed to disagree about what 'parallel processing' means when I'm debugging race conditions at 3 AM while also questioning my career choices and wondering if that noise is the cooling fan or my soul leaving my body."
  explanation: "This extended joke contrasts the CPU's ability to handle multiple threads with human limitations, escalating from technical debugging to existential crisis. The humor builds through the cascade of parallel thoughts, mimicking the very multithreading it discusses while highlighting the irony that we build machines that surpass our own cognitive architecture."
  rating: 10
```