# 17. Combinatorial Logic Blocks

## Data Multiplexors

### 2-to-1 Multiplexor

<figure><img src=".gitbook/assets/image (108).png" alt="" width="188"><figcaption></figcaption></figure>

<figure><img src=".gitbook/assets/image (13).png" alt="" width="375"><figcaption></figcaption></figure>

<figure><img src=".gitbook/assets/image (120).png" alt="" width="93"><figcaption></figcaption></figure>

$$
c = \overline{s}a+ sb
$$

### 4-to-1 Multiplexor

<figure><img src=".gitbook/assets/image (124).png" alt="" width="375"><figcaption></figcaption></figure>

<figure><img src=".gitbook/assets/image (125).png" alt="" width="172"><figcaption></figcaption></figure>

$$
e = \overline{s_1}\overline{s_0}a+ \overline{s_1}s_0a + s_1\overline{s_0}a + s_1s_0a
$$

### Hierarchical 4-to-1 multiplexor

<figure><img src=".gitbook/assets/image (127).png" alt="" width="278"><figcaption></figcaption></figure>

## Arithmetic Logic Unit (ALU)

* when S=00, <mark style="color:yellow;">R=A+B</mark>
* when S=01, <mark style="color:yellow;">R=A-B</mark>
* when S=10, <mark style="color:yellow;">R=A\&B</mark>
* when S=11, <mark style="color:yellow;">R=A|B</mark>

<figure><img src=".gitbook/assets/image (109).png" alt="" width="219"><figcaption></figcaption></figure>

<figure><img src=".gitbook/assets/image (110).png" alt="" width="375"><figcaption></figcaption></figure>

## Adder / Subtractor

<figure><img src=".gitbook/assets/image (129).png" alt="" width="375"><figcaption></figcaption></figure>

<figure><img src=".gitbook/assets/image (130).png" alt="" width="375"><figcaption></figcaption></figure>

<figure><img src=".gitbook/assets/image (113).png" alt="" width="256"><figcaption></figcaption></figure>

<figure><img src=".gitbook/assets/image (114).png" alt="" width="222"><figcaption></figcaption></figure>

### N 1-bit adders -> 1 N-bit adder

<figure><img src=".gitbook/assets/image (115).png" alt="" width="375"><figcaption></figcaption></figure>

<figure><img src=".gitbook/assets/image (1) (1) (1) (1) (1) (1).png" alt="" width="375"><figcaption></figcaption></figure>

* 2-bit range, -2\~1;
* overflow situations: -1 + -2; -2 + -2; 1 + 1, <mark style="color:yellow;">all situations have odd number of blue 1s, which is XOR</mark>.

$$
overflow = c_n XOR c_{n-1}
$$

## Subtractor Design

<mark style="color:yellow;">XOR serves as</mark> <mark style="color:red;">conditional inverter</mark><mark style="color:yellow;">!</mark>

* SUB = 1, A-B; SUB = 0, A+B;
* A-B = A+(-B)
* In 2's complement, B to -B is&#x20;
  * invert every bit: input = b\_i XOR SUB;
  * add one: that is why c0 is wired to SUB;

<figure><img src=".gitbook/assets/image (119).png" alt="" width="375"><figcaption></figcaption></figure>

<figure><img src=".gitbook/assets/image (118).png" alt="" width="179"><figcaption></figcaption></figure>
