{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 12 10:27:13 2023 " "Info: Processing started: Mon Jun 12 10:27:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Lab_7 -c Lab_7 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab_7 -c Lab_7 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clock " "Info: Assuming node \"Clock\" is an undefined clock" {  } { { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 4 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clock register Accumulator:Acc\|FFstore\[4\] register Accumulator:Acc\|FFstore\[5\] 163.91 MHz 6.101 ns Internal " "Info: Clock \"Clock\" has Internal fmax of 163.91 MHz between source register \"Accumulator:Acc\|FFstore\[4\]\" and destination register \"Accumulator:Acc\|FFstore\[5\]\" (period= 6.101 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.840 ns + Longest register register " "Info: + Longest register to register delay is 5.840 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Accumulator:Acc\|FFstore\[4\] 1 REG LC_X14_Y5_N4 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X14_Y5_N4; Fanout = 3; REG Node = 'Accumulator:Acc\|FFstore\[4\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Accumulator:Acc|FFstore[4] } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.683 ns) + CELL(0.292 ns) 1.975 ns Dbus\[4\]~30 2 COMB LC_X16_Y4_N8 3 " "Info: 2: + IC(1.683 ns) + CELL(0.292 ns) = 1.975 ns; Loc. = LC_X16_Y4_N8; Fanout = 3; COMB Node = 'Dbus\[4\]~30'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.975 ns" { Accumulator:Acc|FFstore[4] Dbus[4]~30 } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.127 ns) + CELL(0.114 ns) 3.216 ns Dbus\[4\]~44 3 COMB LC_X13_Y4_N7 4 " "Info: 3: + IC(1.127 ns) + CELL(0.114 ns) = 3.216 ns; Loc. = LC_X13_Y4_N7; Fanout = 4; COMB Node = 'Dbus\[4\]~44'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.241 ns" { Dbus[4]~30 Dbus[4]~44 } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.202 ns) + CELL(0.583 ns) 5.001 ns Accumulator:Acc\|FFstore\[4\]~25 4 COMB LC_X14_Y5_N4 3 " "Info: 4: + IC(1.202 ns) + CELL(0.583 ns) = 5.001 ns; Loc. = LC_X14_Y5_N4; Fanout = 3; COMB Node = 'Accumulator:Acc\|FFstore\[4\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.785 ns" { Dbus[4]~44 Accumulator:Acc|FFstore[4]~25 } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.839 ns) 5.840 ns Accumulator:Acc\|FFstore\[5\] 5 REG LC_X14_Y5_N5 4 " "Info: 5: + IC(0.000 ns) + CELL(0.839 ns) = 5.840 ns; Loc. = LC_X14_Y5_N5; Fanout = 4; REG Node = 'Accumulator:Acc\|FFstore\[5\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.839 ns" { Accumulator:Acc|FFstore[4]~25 Accumulator:Acc|FFstore[5] } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.828 ns ( 31.30 % ) " "Info: Total cell delay = 1.828 ns ( 31.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.012 ns ( 68.70 % ) " "Info: Total interconnect delay = 4.012 ns ( 68.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.840 ns" { Accumulator:Acc|FFstore[4] Dbus[4]~30 Dbus[4]~44 Accumulator:Acc|FFstore[4]~25 Accumulator:Acc|FFstore[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.840 ns" { Accumulator:Acc|FFstore[4] {} Dbus[4]~30 {} Dbus[4]~44 {} Accumulator:Acc|FFstore[4]~25 {} Accumulator:Acc|FFstore[5] {} } { 0.000ns 1.683ns 1.127ns 1.202ns 0.000ns } { 0.000ns 0.292ns 0.114ns 0.583ns 0.839ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.902 ns + Shortest register " "Info: + Shortest clock path from clock \"Clock\" to destination register is 2.902 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clock 1 CLK PIN_17 32 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 32; CLK Node = 'Clock'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.711 ns) 2.902 ns Accumulator:Acc\|FFstore\[5\] 2 REG LC_X14_Y5_N5 4 " "Info: 2: + IC(0.722 ns) + CELL(0.711 ns) = 2.902 ns; Loc. = LC_X14_Y5_N5; Fanout = 4; REG Node = 'Accumulator:Acc\|FFstore\[5\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.433 ns" { Clock Accumulator:Acc|FFstore[5] } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 75.12 % ) " "Info: Total cell delay = 2.180 ns ( 75.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.722 ns ( 24.88 % ) " "Info: Total interconnect delay = 0.722 ns ( 24.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { Clock Accumulator:Acc|FFstore[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { Clock {} Clock~out0 {} Accumulator:Acc|FFstore[5] {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.902 ns - Longest register " "Info: - Longest clock path from clock \"Clock\" to source register is 2.902 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clock 1 CLK PIN_17 32 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 32; CLK Node = 'Clock'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.711 ns) 2.902 ns Accumulator:Acc\|FFstore\[4\] 2 REG LC_X14_Y5_N4 3 " "Info: 2: + IC(0.722 ns) + CELL(0.711 ns) = 2.902 ns; Loc. = LC_X14_Y5_N4; Fanout = 3; REG Node = 'Accumulator:Acc\|FFstore\[4\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.433 ns" { Clock Accumulator:Acc|FFstore[4] } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 75.12 % ) " "Info: Total cell delay = 2.180 ns ( 75.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.722 ns ( 24.88 % ) " "Info: Total interconnect delay = 0.722 ns ( 24.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { Clock Accumulator:Acc|FFstore[4] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { Clock {} Clock~out0 {} Accumulator:Acc|FFstore[4] {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { Clock Accumulator:Acc|FFstore[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { Clock {} Clock~out0 {} Accumulator:Acc|FFstore[5] {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { Clock Accumulator:Acc|FFstore[4] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { Clock {} Clock~out0 {} Accumulator:Acc|FFstore[4] {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 37 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 37 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.840 ns" { Accumulator:Acc|FFstore[4] Dbus[4]~30 Dbus[4]~44 Accumulator:Acc|FFstore[4]~25 Accumulator:Acc|FFstore[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.840 ns" { Accumulator:Acc|FFstore[4] {} Dbus[4]~30 {} Dbus[4]~44 {} Accumulator:Acc|FFstore[4]~25 {} Accumulator:Acc|FFstore[5] {} } { 0.000ns 1.683ns 1.127ns 1.202ns 0.000ns } { 0.000ns 0.292ns 0.114ns 0.583ns 0.839ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { Clock Accumulator:Acc|FFstore[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { Clock {} Clock~out0 {} Accumulator:Acc|FFstore[5] {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { Clock Accumulator:Acc|FFstore[4] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { Clock {} Clock~out0 {} Accumulator:Acc|FFstore[4] {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Accumulator:Acc\|FFstore\[5\] RnW4 Clock 14.105 ns register " "Info: tsu for register \"Accumulator:Acc\|FFstore\[5\]\" (data pin = \"RnW4\", clock pin = \"Clock\") is 14.105 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.970 ns + Longest pin register " "Info: + Longest pin to register delay is 16.970 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns RnW4 1 PIN PIN_11 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_11; Fanout = 2; PIN Node = 'RnW4'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RnW4 } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.229 ns) + CELL(0.590 ns) 9.288 ns Accumulator:Acc\|Dio~16 2 COMB LC_X16_Y4_N1 9 " "Info: 2: + IC(7.229 ns) + CELL(0.590 ns) = 9.288 ns; Loc. = LC_X16_Y4_N1; Fanout = 9; COMB Node = 'Accumulator:Acc\|Dio~16'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.819 ns" { RnW4 Accumulator:Acc|Dio~16 } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.989 ns) + CELL(0.114 ns) 11.391 ns Dbus\[0\]~48 3 COMB LC_X9_Y7_N1 17 " "Info: 3: + IC(1.989 ns) + CELL(0.114 ns) = 11.391 ns; Loc. = LC_X9_Y7_N1; Fanout = 17; COMB Node = 'Dbus\[0\]~48'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.103 ns" { Accumulator:Acc|Dio~16 Dbus[0]~48 } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.027 ns) + CELL(0.442 ns) 13.860 ns Dbus\[1\]~41 4 COMB LC_X15_Y4_N9 5 " "Info: 4: + IC(2.027 ns) + CELL(0.442 ns) = 13.860 ns; Loc. = LC_X15_Y4_N9; Fanout = 5; COMB Node = 'Dbus\[1\]~41'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.469 ns" { Dbus[0]~48 Dbus[1]~41 } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.514 ns) + CELL(0.423 ns) 15.797 ns Accumulator:Acc\|FFstore\[1\]~19 5 COMB LC_X14_Y5_N1 2 " "Info: 5: + IC(1.514 ns) + CELL(0.423 ns) = 15.797 ns; Loc. = LC_X14_Y5_N1; Fanout = 2; COMB Node = 'Accumulator:Acc\|FFstore\[1\]~19'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.937 ns" { Dbus[1]~41 Accumulator:Acc|FFstore[1]~19 } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 15.875 ns Accumulator:Acc\|FFstore\[2\]~21 6 COMB LC_X14_Y5_N2 2 " "Info: 6: + IC(0.000 ns) + CELL(0.078 ns) = 15.875 ns; Loc. = LC_X14_Y5_N2; Fanout = 2; COMB Node = 'Accumulator:Acc\|FFstore\[2\]~21'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { Accumulator:Acc|FFstore[1]~19 Accumulator:Acc|FFstore[2]~21 } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 15.953 ns Accumulator:Acc\|FFstore\[3\]~23 7 COMB LC_X14_Y5_N3 2 " "Info: 7: + IC(0.000 ns) + CELL(0.078 ns) = 15.953 ns; Loc. = LC_X14_Y5_N3; Fanout = 2; COMB Node = 'Accumulator:Acc\|FFstore\[3\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { Accumulator:Acc|FFstore[2]~21 Accumulator:Acc|FFstore[3]~23 } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 16.131 ns Accumulator:Acc\|FFstore\[4\]~25 8 COMB LC_X14_Y5_N4 3 " "Info: 8: + IC(0.000 ns) + CELL(0.178 ns) = 16.131 ns; Loc. = LC_X14_Y5_N4; Fanout = 3; COMB Node = 'Accumulator:Acc\|FFstore\[4\]~25'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { Accumulator:Acc|FFstore[3]~23 Accumulator:Acc|FFstore[4]~25 } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.839 ns) 16.970 ns Accumulator:Acc\|FFstore\[5\] 9 REG LC_X14_Y5_N5 4 " "Info: 9: + IC(0.000 ns) + CELL(0.839 ns) = 16.970 ns; Loc. = LC_X14_Y5_N5; Fanout = 4; REG Node = 'Accumulator:Acc\|FFstore\[5\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.839 ns" { Accumulator:Acc|FFstore[4]~25 Accumulator:Acc|FFstore[5] } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.211 ns ( 24.81 % ) " "Info: Total cell delay = 4.211 ns ( 24.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.759 ns ( 75.19 % ) " "Info: Total interconnect delay = 12.759 ns ( 75.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "16.970 ns" { RnW4 Accumulator:Acc|Dio~16 Dbus[0]~48 Dbus[1]~41 Accumulator:Acc|FFstore[1]~19 Accumulator:Acc|FFstore[2]~21 Accumulator:Acc|FFstore[3]~23 Accumulator:Acc|FFstore[4]~25 Accumulator:Acc|FFstore[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "16.970 ns" { RnW4 {} RnW4~out0 {} Accumulator:Acc|Dio~16 {} Dbus[0]~48 {} Dbus[1]~41 {} Accumulator:Acc|FFstore[1]~19 {} Accumulator:Acc|FFstore[2]~21 {} Accumulator:Acc|FFstore[3]~23 {} Accumulator:Acc|FFstore[4]~25 {} Accumulator:Acc|FFstore[5] {} } { 0.000ns 0.000ns 7.229ns 1.989ns 2.027ns 1.514ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 1.469ns 0.590ns 0.114ns 0.442ns 0.423ns 0.078ns 0.078ns 0.178ns 0.839ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 37 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.902 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock\" to destination register is 2.902 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clock 1 CLK PIN_17 32 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 32; CLK Node = 'Clock'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.711 ns) 2.902 ns Accumulator:Acc\|FFstore\[5\] 2 REG LC_X14_Y5_N5 4 " "Info: 2: + IC(0.722 ns) + CELL(0.711 ns) = 2.902 ns; Loc. = LC_X14_Y5_N5; Fanout = 4; REG Node = 'Accumulator:Acc\|FFstore\[5\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.433 ns" { Clock Accumulator:Acc|FFstore[5] } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 75.12 % ) " "Info: Total cell delay = 2.180 ns ( 75.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.722 ns ( 24.88 % ) " "Info: Total interconnect delay = 0.722 ns ( 24.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { Clock Accumulator:Acc|FFstore[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { Clock {} Clock~out0 {} Accumulator:Acc|FFstore[5] {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "16.970 ns" { RnW4 Accumulator:Acc|Dio~16 Dbus[0]~48 Dbus[1]~41 Accumulator:Acc|FFstore[1]~19 Accumulator:Acc|FFstore[2]~21 Accumulator:Acc|FFstore[3]~23 Accumulator:Acc|FFstore[4]~25 Accumulator:Acc|FFstore[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "16.970 ns" { RnW4 {} RnW4~out0 {} Accumulator:Acc|Dio~16 {} Dbus[0]~48 {} Dbus[1]~41 {} Accumulator:Acc|FFstore[1]~19 {} Accumulator:Acc|FFstore[2]~21 {} Accumulator:Acc|FFstore[3]~23 {} Accumulator:Acc|FFstore[4]~25 {} Accumulator:Acc|FFstore[5] {} } { 0.000ns 0.000ns 7.229ns 1.989ns 2.027ns 1.514ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 1.469ns 0.590ns 0.114ns 0.442ns 0.423ns 0.078ns 0.078ns 0.178ns 0.839ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { Clock Accumulator:Acc|FFstore[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { Clock {} Clock~out0 {} Accumulator:Acc|FFstore[5] {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock DioExt\[2\] Reg8bit:R1\|FFstore\[2\] 11.554 ns register " "Info: tco from clock \"Clock\" to destination pin \"DioExt\[2\]\" through register \"Reg8bit:R1\|FFstore\[2\]\" is 11.554 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.902 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to source register is 2.902 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clock 1 CLK PIN_17 32 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 32; CLK Node = 'Clock'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.711 ns) 2.902 ns Reg8bit:R1\|FFstore\[2\] 2 REG LC_X15_Y4_N7 1 " "Info: 2: + IC(0.722 ns) + CELL(0.711 ns) = 2.902 ns; Loc. = LC_X15_Y4_N7; Fanout = 1; REG Node = 'Reg8bit:R1\|FFstore\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.433 ns" { Clock Reg8bit:R1|FFstore[2] } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 75.12 % ) " "Info: Total cell delay = 2.180 ns ( 75.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.722 ns ( 24.88 % ) " "Info: Total interconnect delay = 0.722 ns ( 24.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { Clock Reg8bit:R1|FFstore[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { Clock {} Clock~out0 {} Reg8bit:R1|FFstore[2] {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 57 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.428 ns + Longest register pin " "Info: + Longest register to pin delay is 8.428 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Reg8bit:R1\|FFstore\[2\] 1 REG LC_X15_Y4_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X15_Y4_N7; Fanout = 1; REG Node = 'Reg8bit:R1\|FFstore\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg8bit:R1|FFstore[2] } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.220 ns) + CELL(0.114 ns) 1.334 ns Dbus\[2\]~23 2 COMB LC_X16_Y4_N9 1 " "Info: 2: + IC(1.220 ns) + CELL(0.114 ns) = 1.334 ns; Loc. = LC_X16_Y4_N9; Fanout = 1; COMB Node = 'Dbus\[2\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.334 ns" { Reg8bit:R1|FFstore[2] Dbus[2]~23 } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.114 ns) 2.199 ns Dbus\[2\]~24 3 COMB LC_X15_Y4_N6 3 " "Info: 3: + IC(0.751 ns) + CELL(0.114 ns) = 2.199 ns; Loc. = LC_X15_Y4_N6; Fanout = 3; COMB Node = 'Dbus\[2\]~24'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.865 ns" { Dbus[2]~23 Dbus[2]~24 } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.105 ns) + CELL(2.124 ns) 8.428 ns DioExt\[2\] 4 PIN PIN_7 0 " "Info: 4: + IC(4.105 ns) + CELL(2.124 ns) = 8.428 ns; Loc. = PIN_7; Fanout = 0; PIN Node = 'DioExt\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.229 ns" { Dbus[2]~24 DioExt[2] } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.352 ns ( 27.91 % ) " "Info: Total cell delay = 2.352 ns ( 27.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.076 ns ( 72.09 % ) " "Info: Total interconnect delay = 6.076 ns ( 72.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.428 ns" { Reg8bit:R1|FFstore[2] Dbus[2]~23 Dbus[2]~24 DioExt[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.428 ns" { Reg8bit:R1|FFstore[2] {} Dbus[2]~23 {} Dbus[2]~24 {} DioExt[2] {} } { 0.000ns 1.220ns 0.751ns 4.105ns } { 0.000ns 0.114ns 0.114ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { Clock Reg8bit:R1|FFstore[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { Clock {} Clock~out0 {} Reg8bit:R1|FFstore[2] {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.428 ns" { Reg8bit:R1|FFstore[2] Dbus[2]~23 Dbus[2]~24 DioExt[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.428 ns" { Reg8bit:R1|FFstore[2] {} Dbus[2]~23 {} Dbus[2]~24 {} DioExt[2] {} } { 0.000ns 1.220ns 0.751ns 4.105ns } { 0.000ns 0.114ns 0.114ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "RnW4 DioExt\[2\] 20.121 ns Longest " "Info: Longest tpd from source pin \"RnW4\" to destination pin \"DioExt\[2\]\" is 20.121 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns RnW4 1 PIN PIN_11 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_11; Fanout = 2; PIN Node = 'RnW4'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RnW4 } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.229 ns) + CELL(0.590 ns) 9.288 ns Accumulator:Acc\|Dio~16 2 COMB LC_X16_Y4_N1 9 " "Info: 2: + IC(7.229 ns) + CELL(0.590 ns) = 9.288 ns; Loc. = LC_X16_Y4_N1; Fanout = 9; COMB Node = 'Accumulator:Acc\|Dio~16'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.819 ns" { RnW4 Accumulator:Acc|Dio~16 } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.989 ns) + CELL(0.114 ns) 11.391 ns Dbus\[0\]~48 3 COMB LC_X9_Y7_N1 17 " "Info: 3: + IC(1.989 ns) + CELL(0.114 ns) = 11.391 ns; Loc. = LC_X9_Y7_N1; Fanout = 17; COMB Node = 'Dbus\[0\]~48'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.103 ns" { Accumulator:Acc|Dio~16 Dbus[0]~48 } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.071 ns) + CELL(0.292 ns) 13.754 ns Dbus\[0\]~18 4 COMB LC_X15_Y4_N2 8 " "Info: 4: + IC(2.071 ns) + CELL(0.292 ns) = 13.754 ns; Loc. = LC_X15_Y4_N2; Fanout = 8; COMB Node = 'Dbus\[0\]~18'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.363 ns" { Dbus[0]~48 Dbus[0]~18 } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.293 ns) + CELL(2.074 ns) 20.121 ns DioExt\[2\] 5 PIN PIN_7 0 " "Info: 5: + IC(4.293 ns) + CELL(2.074 ns) = 20.121 ns; Loc. = PIN_7; Fanout = 0; PIN Node = 'DioExt\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.367 ns" { Dbus[0]~18 DioExt[2] } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.539 ns ( 22.56 % ) " "Info: Total cell delay = 4.539 ns ( 22.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.582 ns ( 77.44 % ) " "Info: Total interconnect delay = 15.582 ns ( 77.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "20.121 ns" { RnW4 Accumulator:Acc|Dio~16 Dbus[0]~48 Dbus[0]~18 DioExt[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "20.121 ns" { RnW4 {} RnW4~out0 {} Accumulator:Acc|Dio~16 {} Dbus[0]~48 {} Dbus[0]~18 {} DioExt[2] {} } { 0.000ns 0.000ns 7.229ns 1.989ns 2.071ns 4.293ns } { 0.000ns 1.469ns 0.590ns 0.114ns 0.292ns 2.074ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Reg8bit:R2\|FFstore\[0\] Sel2 Clock -2.277 ns register " "Info: th for register \"Reg8bit:R2\|FFstore\[0\]\" (data pin = \"Sel2\", clock pin = \"Clock\") is -2.277 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.902 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to destination register is 2.902 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clock 1 CLK PIN_17 32 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 32; CLK Node = 'Clock'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.711 ns) 2.902 ns Reg8bit:R2\|FFstore\[0\] 2 REG LC_X14_Y5_N9 1 " "Info: 2: + IC(0.722 ns) + CELL(0.711 ns) = 2.902 ns; Loc. = LC_X14_Y5_N9; Fanout = 1; REG Node = 'Reg8bit:R2\|FFstore\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.433 ns" { Clock Reg8bit:R2|FFstore[0] } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 75.12 % ) " "Info: Total cell delay = 2.180 ns ( 75.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.722 ns ( 24.88 % ) " "Info: Total interconnect delay = 0.722 ns ( 24.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { Clock Reg8bit:R2|FFstore[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { Clock {} Clock~out0 {} Reg8bit:R2|FFstore[0] {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 57 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.194 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.194 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Sel2 1 PIN PIN_16 3 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 3; PIN Node = 'Sel2'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sel2 } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.386 ns) + CELL(0.292 ns) 3.147 ns Dbus\[0\]~48 2 COMB LC_X9_Y7_N1 17 " "Info: 2: + IC(1.386 ns) + CELL(0.292 ns) = 3.147 ns; Loc. = LC_X9_Y7_N1; Fanout = 17; COMB Node = 'Dbus\[0\]~48'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.678 ns" { Sel2 Dbus[0]~48 } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.569 ns) + CELL(0.478 ns) 5.194 ns Reg8bit:R2\|FFstore\[0\] 3 REG LC_X14_Y5_N9 1 " "Info: 3: + IC(1.569 ns) + CELL(0.478 ns) = 5.194 ns; Loc. = LC_X14_Y5_N9; Fanout = 1; REG Node = 'Reg8bit:R2\|FFstore\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.047 ns" { Dbus[0]~48 Reg8bit:R2|FFstore[0] } "NODE_NAME" } } { "Lab_7.v" "" { Text "D:/Desktop/verilog/Labs/Lab_7/Lab_7.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.239 ns ( 43.11 % ) " "Info: Total cell delay = 2.239 ns ( 43.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.955 ns ( 56.89 % ) " "Info: Total interconnect delay = 2.955 ns ( 56.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.194 ns" { Sel2 Dbus[0]~48 Reg8bit:R2|FFstore[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.194 ns" { Sel2 {} Sel2~out0 {} Dbus[0]~48 {} Reg8bit:R2|FFstore[0] {} } { 0.000ns 0.000ns 1.386ns 1.569ns } { 0.000ns 1.469ns 0.292ns 0.478ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { Clock Reg8bit:R2|FFstore[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { Clock {} Clock~out0 {} Reg8bit:R2|FFstore[0] {} } { 0.000ns 0.000ns 0.722ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.194 ns" { Sel2 Dbus[0]~48 Reg8bit:R2|FFstore[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.194 ns" { Sel2 {} Sel2~out0 {} Dbus[0]~48 {} Reg8bit:R2|FFstore[0] {} } { 0.000ns 0.000ns 1.386ns 1.569ns } { 0.000ns 1.469ns 0.292ns 0.478ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Info: Peak virtual memory: 189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 12 10:27:13 2023 " "Info: Processing ended: Mon Jun 12 10:27:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
