// Seed: 3481897313
module module_0 (
    output tri id_0,
    output tri1 id_1,
    output supply1 id_2,
    input wire id_3,
    input supply1 id_4
);
  wire id_6;
  wire id_7;
  wire id_8;
endmodule
module module_1 #(
    parameter id_7 = 32'd12,
    parameter id_9 = 32'd27
) (
    output supply0 id_0,
    input wor id_1,
    input uwire id_2,
    input uwire id_3,
    output wire id_4,
    output uwire id_5,
    input supply0 id_6,
    input wand _id_7,
    input supply1 id_8,
    input supply1 _id_9
);
  reg [id_7 : -1 'b0] id_11, id_12;
  always id_12 = id_1;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_4,
      id_8,
      id_3
  );
  assign modCall_1.id_0 = 0;
  wire [id_9 : id_7] id_13;
endmodule
