================================================================
== Design Size Report
================================================================

* Total Instructions per Compilation Phase
+---------------+----------------------------+--------------+----------------------------------------------------------------------------------------+
| Phase         | Step                       | Instructions | Description                                                                            |
+---------------+----------------------------+--------------+----------------------------------------------------------------------------------------+
| Compile/Link  |                            | 8,893        | After all functions are compiled and linked into a single design                       |
|               |                            |              |                                                                                        |
| Unroll/Inline |                            |              | After user unroll and inline pragmas are applied                                       |
|               | (1) unroll                 | 2,704        | user unroll pragmas are applied                                                        |
|               | (2) simplification         | 1,243        | simplification of applied user unroll pragmas                                          |
|               | (3) inline                 | 1,198        | user inline pragmas are applied                                                        |
|               | (4) simplification         | 1,104        | simplification of applied user inline pragmas                                          |
|               |                            |              |                                                                                        |
| Array/Struct  |                            |              | After user array partition and struct aggregate/disaggregate pragmas are applied       |
|               | (1) array partition        | 8,751        | user array partition pragmas are applied                                               |
|               | (2) simplification         | 6,410        | simplification of applied user array partition & struct aggregate/disaggregate pragmas |
|               | (3) aggregate/disaggregate | 6,410        | user struct aggregate/disaggregate pragmas are applied                                 |
|               | (4) array reshape          | 6,410        | apply array reshape pragmas                                                            |
|               | (5) access patterns        | 6,113        | array access pattern optmizations                                                      |
|               |                            |              |                                                                                        |
| Performance   |                            |              | After transformations are applied to meet performance pragma targets                   |
|               | (1) loop simplification    | 6,111        | loop and instruction simplification                                                    |
|               | (2) parallelization        | 6,100        | loops are unrolled or pipelined to meet performance targets                            |
|               | (3) array partition        | 7,835        | arrays are partitioned to meet performance targets                                     |
|               | (4) simplification         | 7,295        | simplification of design after performance transformations                             |
|               |                            |              |                                                                                        |
| HW Transforms |                            |              | After hardware transfomations                                                          |
|               | (1) lowering               | 7,711        | initial conversion to HW specific instructions                                         |
|               | (2) optimizations          | 7,674        | high level synthesis optimizations                                                     |
+---------------+----------------------------+--------------+----------------------------------------------------------------------------------------+

* Instructions per Function for each Compilation Phase
+--------------------+------------------+--------------+---------------+--------------+-------------+---------------+
| Function           | Location         | Compile/Link | Unroll/Inline | Array/Struct | Performance | HW Transforms |
+--------------------+------------------+--------------+---------------+--------------+-------------+---------------+
| + pointpillars_cnn | pipeline.cpp:141 | 8,893        | 1,104         | 6,113        | 7,295       | 7,674         |
|    conv2d          | pipeline.cpp:43  |  675         |  493          | 1,324        | 2,052       | 2,069         |
|    conv2d_2        | pipeline.cpp:76  |  673         |               |              |             |               |
|    detection_head  | pipeline.cpp:109 | 1,051        |               |              |             |               |
+--------------------+------------------+--------------+---------------+--------------+-------------+---------------+

* Design Size Message Settings
+---------------------------------------------+--------+------------------------------------------------------------------+
| Message Setting                             | Value  | Description                                                      |
+---------------------------------------------+--------+------------------------------------------------------------------+
| config_compile -design_size_maximum_warning | 100000 | Show a warning when total design instructions exceeds this value |
+---------------------------------------------+--------+------------------------------------------------------------------+


