{"blackbox_models": ["/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/librelane/runs/RUN_2025-12-07_14-16-00/tmp/6f56e5f10d4e4b5db31a007c2fb8bf75.bb.v"], "libs_synth": ["/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/librelane/runs/RUN_2025-12-07_14-16-00/tmp/98b7977ef4d84c8582bce52e466aecb1.lib"]}