# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Sbox_120_gates_7_stage_pipelined.srcs/sources_1/new/f1.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
