Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Nov 29 19:37:17 2019
| Host         : Necryotiks running 64-bit Antergos Linux
| Command      : report_methodology -file CHAR_ROM_DISPLAY_wrapper_methodology_drc_routed.rpt -pb CHAR_ROM_DISPLAY_wrapper_methodology_drc_routed.pb -rpx CHAR_ROM_DISPLAY_wrapper_methodology_drc_routed.rpx
| Design       : CHAR_ROM_DISPLAY_wrapper
| Device       : xc7z007sclg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_CHAR_ROM_DISPLAY_wrapper
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 4
+-----------+------------------+----------------------------------------------------+------------+
| Rule      | Severity         | Description                                        | Violations |
+-----------+------------------+----------------------------------------------------+------------+
| TIMING-4  | Critical Warning | Invalid primary clock redefinition on a clock tree | 1          |
| TIMING-27 | Critical Warning | Invalid primary clock on hierarchical pin          | 1          |
| LUTAR-1   | Warning          | LUT drives async reset alert                       | 1          |
| TIMING-9  | Warning          | Unknown CDC Logic                                  | 1          |
+-----------+------------------+----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-4#1 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/clk_in1 is defined downstream of clock clk_fpga_0 and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-27#1 Critical Warning
Invalid primary clock on hierarchical pin  
A primary clock CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/clk_in1 is created on an inappropriate internal pin CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell CHAR_ROM_DISPLAY_i/hdmi_tx_0/q_m_reg[1]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encb/cnt_reg[0]/CLR, CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encb/cnt_reg[1]/CLR, CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encb/cnt_reg[2]/CLR, CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encb/cnt_reg[3]/CLR, CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encb/cnt_reg[4]/CLR, CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encb/dout_reg[0]/CLR, CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encb/dout_reg[1]/CLR, CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encb/dout_reg[2]/CLR, CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encb/dout_reg[3]/CLR, CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encb/dout_reg[4]/CLR, CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encb/dout_reg[5]/CLR, CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encb/dout_reg[6]/CLR, CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encb/dout_reg[7]/CLR, CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encb/dout_reg[8]/CLR, CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encb/dout_reg[9]/CLR (the first 15 of 45 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>


