<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 13.4 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml bpm_dsp_example.twx bpm_dsp_example.ncd -o
bpm_dsp_example.twr bpm_dsp_example.pcf

</twCmdLine><twDesign>bpm_dsp_example.ncd</twDesign><twDesignPath>bpm_dsp_example.ncd</twDesignPath><twPCF>bpm_dsp_example.pcf</twPCF><twPcfPath>bpm_dsp_example.pcf</twPcfPath><twDevInfo arch="virtex6" pkg="ff1156"><twDevName>xc6vlx240t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.17 2012-01-07, STEPPING level 0</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_sys_clk_p_i = PERIOD TIMEGRP &quot;sys_clk_p_i&quot; 200 MHz HIGH 50% INPUT_JITTER         0.05 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.800</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clk_p_i = PERIOD TIMEGRP &quot;sys_clk_p_i&quot; 200 MHz HIGH 50% INPUT_JITTER
        0.05 ns;</twPinLimitBanner><twPinLimit anchorID="7" type="MINLOWPULSE" name="Tdcmpw_CLKIN_200_250" slack="2.200" period="5.000" constraintValue="2.500" deviceLimit="1.400" physResource="cmp_sys_pll_inst/cmp_mmcm/CLKIN1" logResource="cmp_sys_pll_inst/cmp_mmcm/CLKIN1" locationPin="MMCM_ADV_X0Y0.CLKIN1" clockNet="sys_clk_gen"/><twPinLimit anchorID="8" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_200_250" slack="2.200" period="5.000" constraintValue="2.500" deviceLimit="1.400" physResource="cmp_sys_pll_inst/cmp_mmcm/CLKIN1" logResource="cmp_sys_pll_inst/cmp_mmcm/CLKIN1" locationPin="MMCM_ADV_X0Y0.CLKIN1" clockNet="sys_clk_gen"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tbcper_I" slack="3.571" period="5.000" constraintValue="5.000" deviceLimit="1.429" freqLimit="699.790" physResource="cmp_clk_gen/cmp_bufg_clk_gen/I0" logResource="cmp_clk_gen/cmp_bufg_clk_gen/I0" locationPin="BUFGCTRL_X0Y0.I0" clockNet="cmp_clk_gen/s_sys_clk"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_cmp_sys_pll_inst_s_clk1 = PERIOD TIMEGRP &quot;cmp_sys_pll_inst_s_clk1&quot;         TS_sys_clk_p_i * 0.65 HIGH 50% INPUT_JITTER 0.05 ns;</twConstName><twItemCnt>71448279</twItemCnt><twErrCntSetup>55</twErrCntSetup><twErrCntEndPt>55</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4947</twEndPtCnt><twPathErrCnt>1456279</twPathErrCnt><twMinPer>8.209</twMinPer></twConstHead><twPathRptBanner iPaths="4781129" iCriticalPaths="401405" sType="EndPoint">Paths for end point cmp_signal_gen/cpm_dc_adder/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_32 (SLICE_X34Y45.CIN), 4781129 paths
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.517</twSlack><twSrc BELType="FF">cmp_signal_gen/cmp_beam_gain/blk00000145</twSrc><twDest BELType="FF">cmp_signal_gen/cpm_dc_adder/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_32</twDest><twTotPathDel>7.901</twTotPathDel><twClkSkew dest = "1.434" src = "1.641">0.207</twClkSkew><twDelConst>7.692</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.101</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_signal_gen/cmp_beam_gain/blk00000145</twSrc><twDest BELType='FF'>cmp_signal_gen/cpm_dc_adder/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_32</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X35Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_adc</twSrcClk><twPathDel><twSite>SLICE_X35Y36.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig0000021e</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk00000145</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y36.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000002cd</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y36.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000003e6</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk00000513/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y37.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig0000078a</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y37.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000003e8</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk00000512/LUT6</twBEL><twBEL>cmp_signal_gen/cmp_beam_gain/blk000004cc</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig00000733</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y38.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000003ee</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk000004c4</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig0000072f</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y39.AQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000003f2</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk000004bc</twBEL><twBEL>cmp_signal_gen/cmp_beam_gain/sig000003ef_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y39.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000003ef</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y39.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig00000362</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk0000034b/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y39.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000005bf</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y39.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig00000362</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk0000034a/LUT6</twBEL><twBEL>cmp_signal_gen/cmp_beam_gain/blk000002fd</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig00000572</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y40.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig00000366</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk000002f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig0000056e</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y41.AQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig0000036a</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk000002ed</twBEL><twBEL>cmp_signal_gen/cmp_beam_gain/sig00000367_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y42.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig00000367</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y42.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>cmp_signal_gen/modulating_ac&lt;19&gt;</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk000002ae/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y42.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig0000051c</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y42.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>cmp_signal_gen/modulating_ac&lt;19&gt;</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk000002ad/LUT6</twBEL><twBEL>cmp_signal_gen/cmp_beam_gain/blk00000258</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000004d7</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y43.DQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>cmp_signal_gen/modulating_ac&lt;23&gt;</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk00000250</twBEL><twBEL>cmp_signal_gen/modulating_ac&lt;23&gt;_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y43.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>cmp_signal_gen/modulating_ac&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y43.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>debug&lt;23&gt;</twComp><twBEL>cmp_signal_gen/cpm_dc_adder/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Mxor_i_simple_model.halfsum_23_xo&lt;0&gt;1</twBEL><twBEL>cmp_signal_gen/cpm_dc_adder/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[23].carrymux</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cmp_signal_gen/cpm_dc_adder/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>debug&lt;27&gt;</twComp><twBEL>cmp_signal_gen/cpm_dc_adder/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[27].carrymux</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cmp_signal_gen/cpm_dc_adder/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y45.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.140</twDelInfo><twComp>debug&lt;31&gt;</twComp><twBEL>cmp_signal_gen/cpm_dc_adder/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop</twBEL><twBEL>cmp_signal_gen/cpm_dc_adder/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_32</twBEL></twPathDel><twLogDel>4.310</twLogDel><twRouteDel>3.591</twRouteDel><twTotDel>7.901</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.692">clk_adc</twDestClk><twPctLog>54.6</twPctLog><twPctRoute>45.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.517</twSlack><twSrc BELType="FF">cmp_signal_gen/cmp_beam_gain/blk00000145</twSrc><twDest BELType="FF">cmp_signal_gen/cpm_dc_adder/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_32</twDest><twTotPathDel>7.901</twTotPathDel><twClkSkew dest = "1.434" src = "1.641">0.207</twClkSkew><twDelConst>7.692</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.101</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_signal_gen/cmp_beam_gain/blk00000145</twSrc><twDest BELType='FF'>cmp_signal_gen/cpm_dc_adder/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_32</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X35Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_adc</twSrcClk><twPathDel><twSite>SLICE_X35Y36.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig0000021e</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk00000145</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y36.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000002cd</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y36.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000003e6</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk00000513/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y37.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig0000078a</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y37.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000003e8</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk00000512/LUT6</twBEL><twBEL>cmp_signal_gen/cmp_beam_gain/blk000004cc</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig00000733</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y38.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000003ee</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk000004c4</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig0000072f</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y39.AQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000003f2</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk000004bc</twBEL><twBEL>cmp_signal_gen/cmp_beam_gain/sig000003ef_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y39.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000003ef</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y39.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig00000362</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk0000034b/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y39.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000005bf</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y39.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig00000362</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk0000034a/LUT6</twBEL><twBEL>cmp_signal_gen/cmp_beam_gain/blk000002fd</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig00000572</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y40.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig00000366</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk000002f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig0000056e</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y41.AQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig0000036a</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk000002ed</twBEL><twBEL>cmp_signal_gen/cmp_beam_gain/sig00000367_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y42.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig00000367</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y42.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>cmp_signal_gen/modulating_ac&lt;19&gt;</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk000002ae/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y42.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig0000051c</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y42.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>cmp_signal_gen/modulating_ac&lt;19&gt;</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk000002ad/LUT6</twBEL><twBEL>cmp_signal_gen/cmp_beam_gain/blk00000258</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000004d7</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y43.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>cmp_signal_gen/modulating_ac&lt;23&gt;</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk00000250</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000004d3</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y44.DQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>cmp_signal_gen/modulating_ac&lt;27&gt;</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk00000248</twBEL><twBEL>cmp_signal_gen/modulating_ac&lt;27&gt;_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y44.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>cmp_signal_gen/modulating_ac&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y44.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>debug&lt;27&gt;</twComp><twBEL>cmp_signal_gen/cpm_dc_adder/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Mxor_i_simple_model.halfsum_27_xo&lt;0&gt;1</twBEL><twBEL>cmp_signal_gen/cpm_dc_adder/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[27].carrymux</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cmp_signal_gen/cpm_dc_adder/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y45.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.140</twDelInfo><twComp>debug&lt;31&gt;</twComp><twBEL>cmp_signal_gen/cpm_dc_adder/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop</twBEL><twBEL>cmp_signal_gen/cpm_dc_adder/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_32</twBEL></twPathDel><twLogDel>4.310</twLogDel><twRouteDel>3.591</twRouteDel><twTotDel>7.901</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.692">clk_adc</twDestClk><twPctLog>54.6</twPctLog><twPctRoute>45.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.510</twSlack><twSrc BELType="FF">cmp_signal_gen/cmp_beam_gain/blk00000145</twSrc><twDest BELType="FF">cmp_signal_gen/cpm_dc_adder/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_32</twDest><twTotPathDel>7.894</twTotPathDel><twClkSkew dest = "1.434" src = "1.641">0.207</twClkSkew><twDelConst>7.692</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.101</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_signal_gen/cmp_beam_gain/blk00000145</twSrc><twDest BELType='FF'>cmp_signal_gen/cpm_dc_adder/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_32</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X35Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_adc</twSrcClk><twPathDel><twSite>SLICE_X35Y36.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig0000021e</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk00000145</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y36.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000002cd</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y36.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000003e6</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk00000513/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y37.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig0000078a</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y37.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000003e8</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk00000512/LUT6</twBEL><twBEL>cmp_signal_gen/cmp_beam_gain/blk000004cc</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig00000733</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y38.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000003ee</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk000004c4</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig0000072f</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y39.AQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000003f2</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk000004bc</twBEL><twBEL>cmp_signal_gen/cmp_beam_gain/sig000003ef_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y39.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000003ef</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y39.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig00000362</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk0000034b/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y39.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000005bf</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y39.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig00000362</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk0000034a/LUT6</twBEL><twBEL>cmp_signal_gen/cmp_beam_gain/blk000002fd</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig00000572</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y40.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig00000366</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk000002f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig0000056e</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y41.AQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig0000036a</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk000002ed</twBEL><twBEL>cmp_signal_gen/cmp_beam_gain/sig00000367_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y42.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig00000367</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y42.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>cmp_signal_gen/modulating_ac&lt;19&gt;</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk000002ae/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y42.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig0000051c</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y42.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>cmp_signal_gen/modulating_ac&lt;19&gt;</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk000002ad/LUT6</twBEL><twBEL>cmp_signal_gen/cmp_beam_gain/blk00000258</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000004d7</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y43.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>cmp_signal_gen/modulating_ac&lt;23&gt;</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk00000250</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000004d3</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y44.AQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>cmp_signal_gen/modulating_ac&lt;27&gt;</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk00000248</twBEL><twBEL>cmp_signal_gen/modulating_ac&lt;24&gt;_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y44.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>cmp_signal_gen/modulating_ac&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y44.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>debug&lt;27&gt;</twComp><twBEL>cmp_signal_gen/modulating_ac&lt;24&gt;_rt.1</twBEL><twBEL>cmp_signal_gen/cpm_dc_adder/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[27].carrymux</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cmp_signal_gen/cpm_dc_adder/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y45.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.140</twDelInfo><twComp>debug&lt;31&gt;</twComp><twBEL>cmp_signal_gen/cpm_dc_adder/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop</twBEL><twBEL>cmp_signal_gen/cpm_dc_adder/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_32</twBEL></twPathDel><twLogDel>4.303</twLogDel><twRouteDel>3.591</twRouteDel><twTotDel>7.894</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.692">clk_adc</twDestClk><twPctLog>54.5</twPctLog><twPctRoute>45.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="637701" iCriticalPaths="47620" sType="EndPoint">Paths for end point cmp_signal_gen/cpm_dc_adder/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_32 (SLICE_X34Y45.A5), 637701 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.486</twSlack><twSrc BELType="FF">cmp_signal_gen/cmp_beam_gain/blk00000145</twSrc><twDest BELType="FF">cmp_signal_gen/cpm_dc_adder/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_32</twDest><twTotPathDel>7.870</twTotPathDel><twClkSkew dest = "1.434" src = "1.641">0.207</twClkSkew><twDelConst>7.692</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.101</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_signal_gen/cmp_beam_gain/blk00000145</twSrc><twDest BELType='FF'>cmp_signal_gen/cpm_dc_adder/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_32</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X35Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_adc</twSrcClk><twPathDel><twSite>SLICE_X35Y36.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig0000021e</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk00000145</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y36.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000002cd</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y36.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000003e6</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk00000513/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y37.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig0000078a</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y37.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000003e8</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk00000512/LUT6</twBEL><twBEL>cmp_signal_gen/cmp_beam_gain/blk000004cc</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig00000733</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y38.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000003ee</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk000004c4</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig0000072f</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y39.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000003f2</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk000004bc</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig0000072b</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y40.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000003f6</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk000004b4</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig00000727</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y41.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000003f9</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk000004ac</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig00000723</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y42.BQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000003fc</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk000004a4</twBEL><twBEL>cmp_signal_gen/cmp_beam_gain/sig000003fc_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y42.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.721</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000003fc</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y42.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig0000036e</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk0000033e/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y42.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000005a5</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y42.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig0000036e</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk0000033d/LUT6</twBEL><twBEL>cmp_signal_gen/cmp_beam_gain/blk000002e5</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig00000566</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y43.AQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig00000372</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk000002dd</twBEL><twBEL>cmp_signal_gen/cmp_beam_gain/sig0000036f_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y44.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig0000036f</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y44.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>cmp_signal_gen/modulating_ac&lt;27&gt;</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk000002a6/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y44.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig0000050c</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y44.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>cmp_signal_gen/modulating_ac&lt;27&gt;</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk000002a5/LUT6</twBEL><twBEL>cmp_signal_gen/cmp_beam_gain/blk00000248</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000004cf</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y45.AQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>cmp_signal_gen/modulating_ac&lt;29&gt;</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk0000023d</twBEL><twBEL>cmp_signal_gen/modulating_ac&lt;28&gt;_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y45.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>cmp_signal_gen/modulating_ac&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y45.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>debug&lt;31&gt;</twComp><twBEL>cmp_signal_gen/cpm_dc_adder/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Mxor_i_simple_model.halfsum_28_xo&lt;0&gt;1</twBEL><twBEL>cmp_signal_gen/cpm_dc_adder/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop</twBEL><twBEL>cmp_signal_gen/cpm_dc_adder/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_32</twBEL></twPathDel><twLogDel>4.276</twLogDel><twRouteDel>3.594</twRouteDel><twTotDel>7.870</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.692">clk_adc</twDestClk><twPctLog>54.3</twPctLog><twPctRoute>45.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.472</twSlack><twSrc BELType="FF">cmp_signal_gen/cmp_beam_gain/blk00000145</twSrc><twDest BELType="FF">cmp_signal_gen/cpm_dc_adder/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_32</twDest><twTotPathDel>7.856</twTotPathDel><twClkSkew dest = "1.434" src = "1.641">0.207</twClkSkew><twDelConst>7.692</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.101</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_signal_gen/cmp_beam_gain/blk00000145</twSrc><twDest BELType='FF'>cmp_signal_gen/cpm_dc_adder/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_32</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X35Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_adc</twSrcClk><twPathDel><twSite>SLICE_X35Y36.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig0000021e</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk00000145</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y36.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000002cd</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y36.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000003e6</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk00000513/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y37.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig0000078a</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y37.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000003e8</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk00000512/LUT6</twBEL><twBEL>cmp_signal_gen/cmp_beam_gain/blk000004cc</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig00000733</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y38.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000003ee</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk000004c4</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig0000072f</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y39.AQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000003f2</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk000004bc</twBEL><twBEL>cmp_signal_gen/cmp_beam_gain/sig000003ef_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y39.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000003ef</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y39.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig00000362</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk0000034b/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y39.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000005bf</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y39.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig00000362</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk0000034a/LUT6</twBEL><twBEL>cmp_signal_gen/cmp_beam_gain/blk000002fd</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig00000572</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y40.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig00000366</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk000002f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig0000056e</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y41.AQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig0000036a</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk000002ed</twBEL><twBEL>cmp_signal_gen/cmp_beam_gain/sig00000367_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y42.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig00000367</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y42.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>cmp_signal_gen/modulating_ac&lt;19&gt;</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk000002ae/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y42.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig0000051c</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y42.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>cmp_signal_gen/modulating_ac&lt;19&gt;</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk000002ad/LUT6</twBEL><twBEL>cmp_signal_gen/cmp_beam_gain/blk00000258</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000004d7</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y43.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>cmp_signal_gen/modulating_ac&lt;23&gt;</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk00000250</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000004d3</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>cmp_signal_gen/modulating_ac&lt;27&gt;</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk00000248</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000004cf</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y45.AQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>cmp_signal_gen/modulating_ac&lt;29&gt;</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk0000023d</twBEL><twBEL>cmp_signal_gen/modulating_ac&lt;28&gt;_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y45.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>cmp_signal_gen/modulating_ac&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y45.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>debug&lt;31&gt;</twComp><twBEL>cmp_signal_gen/cpm_dc_adder/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Mxor_i_simple_model.halfsum_28_xo&lt;0&gt;1</twBEL><twBEL>cmp_signal_gen/cpm_dc_adder/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop</twBEL><twBEL>cmp_signal_gen/cpm_dc_adder/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_32</twBEL></twPathDel><twLogDel>4.269</twLogDel><twRouteDel>3.587</twRouteDel><twTotDel>7.856</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.692">clk_adc</twDestClk><twPctLog>54.3</twPctLog><twPctRoute>45.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.447</twSlack><twSrc BELType="FF">cmp_signal_gen/cmp_beam_gain/blk0000005f</twSrc><twDest BELType="FF">cmp_signal_gen/cpm_dc_adder/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_32</twDest><twTotPathDel>7.831</twTotPathDel><twClkSkew dest = "1.434" src = "1.641">0.207</twClkSkew><twDelConst>7.692</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.101</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_signal_gen/cmp_beam_gain/blk0000005f</twSrc><twDest BELType='FF'>cmp_signal_gen/cpm_dc_adder/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_32</twDest><twLogLvls>15</twLogLvls><twSrcSite>SLICE_X34Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_adc</twSrcClk><twPathDel><twSite>SLICE_X34Y36.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig00000209</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk0000005f</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y36.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000001e9</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y36.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000003b5</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk00000480/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y36.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000006fb</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y36.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000003b5</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk0000047f/LUT6</twBEL><twBEL>cmp_signal_gen/cmp_beam_gain/blk0000043f</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000006a4</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y37.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000003ba</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk00000437</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000006a0</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y38.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000003be</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk0000042f</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig0000069c</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y39.AQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000003c2</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk00000427</twBEL><twBEL>cmp_signal_gen/cmp_beam_gain/sig000003bf_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y39.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000003bf</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y39.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig00000362</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk0000034b/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y39.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000005bf</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y39.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig00000362</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk0000034a/LUT6</twBEL><twBEL>cmp_signal_gen/cmp_beam_gain/blk000002fd</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig00000572</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y40.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig00000366</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk000002f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig0000056e</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y41.AQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig0000036a</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk000002ed</twBEL><twBEL>cmp_signal_gen/cmp_beam_gain/sig00000367_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y42.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig00000367</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y42.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>cmp_signal_gen/modulating_ac&lt;19&gt;</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk000002ae/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y42.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig0000051c</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y42.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>cmp_signal_gen/modulating_ac&lt;19&gt;</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk000002ad/LUT6</twBEL><twBEL>cmp_signal_gen/cmp_beam_gain/blk00000258</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000004d7</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y43.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>cmp_signal_gen/modulating_ac&lt;23&gt;</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk00000250</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000004d3</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>cmp_signal_gen/modulating_ac&lt;27&gt;</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk00000248</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000004cf</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y45.AQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>cmp_signal_gen/modulating_ac&lt;29&gt;</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk0000023d</twBEL><twBEL>cmp_signal_gen/modulating_ac&lt;28&gt;_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y45.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>cmp_signal_gen/modulating_ac&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y45.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>debug&lt;31&gt;</twComp><twBEL>cmp_signal_gen/cpm_dc_adder/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Mxor_i_simple_model.halfsum_28_xo&lt;0&gt;1</twBEL><twBEL>cmp_signal_gen/cpm_dc_adder/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop</twBEL><twBEL>cmp_signal_gen/cpm_dc_adder/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_32</twBEL></twPathDel><twLogDel>4.336</twLogDel><twRouteDel>3.495</twRouteDel><twTotDel>7.831</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.692">clk_adc</twDestClk><twPctLog>55.4</twPctLog><twPctRoute>44.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4781129" iCriticalPaths="289371" sType="EndPoint">Paths for end point cmp_signal_gen/cpm_dc_adder/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_30 (SLICE_X34Y45.CIN), 4781129 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.477</twSlack><twSrc BELType="FF">cmp_signal_gen/cmp_beam_gain/blk00000145</twSrc><twDest BELType="FF">cmp_signal_gen/cpm_dc_adder/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_30</twDest><twTotPathDel>7.861</twTotPathDel><twClkSkew dest = "1.434" src = "1.641">0.207</twClkSkew><twDelConst>7.692</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.101</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_signal_gen/cmp_beam_gain/blk00000145</twSrc><twDest BELType='FF'>cmp_signal_gen/cpm_dc_adder/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_30</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X35Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_adc</twSrcClk><twPathDel><twSite>SLICE_X35Y36.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig0000021e</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk00000145</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y36.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000002cd</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y36.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000003e6</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk00000513/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y37.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig0000078a</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y37.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000003e8</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk00000512/LUT6</twBEL><twBEL>cmp_signal_gen/cmp_beam_gain/blk000004cc</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig00000733</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y38.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000003ee</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk000004c4</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig0000072f</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y39.AQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000003f2</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk000004bc</twBEL><twBEL>cmp_signal_gen/cmp_beam_gain/sig000003ef_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y39.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000003ef</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y39.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig00000362</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk0000034b/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y39.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000005bf</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y39.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig00000362</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk0000034a/LUT6</twBEL><twBEL>cmp_signal_gen/cmp_beam_gain/blk000002fd</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig00000572</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y40.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig00000366</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk000002f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig0000056e</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y41.AQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig0000036a</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk000002ed</twBEL><twBEL>cmp_signal_gen/cmp_beam_gain/sig00000367_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y42.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig00000367</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y42.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>cmp_signal_gen/modulating_ac&lt;19&gt;</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk000002ae/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y42.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig0000051c</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y42.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>cmp_signal_gen/modulating_ac&lt;19&gt;</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk000002ad/LUT6</twBEL><twBEL>cmp_signal_gen/cmp_beam_gain/blk00000258</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000004d7</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y43.DQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>cmp_signal_gen/modulating_ac&lt;23&gt;</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk00000250</twBEL><twBEL>cmp_signal_gen/modulating_ac&lt;23&gt;_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y43.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>cmp_signal_gen/modulating_ac&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y43.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>debug&lt;23&gt;</twComp><twBEL>cmp_signal_gen/cpm_dc_adder/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Mxor_i_simple_model.halfsum_23_xo&lt;0&gt;1</twBEL><twBEL>cmp_signal_gen/cpm_dc_adder/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[23].carrymux</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cmp_signal_gen/cpm_dc_adder/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>debug&lt;27&gt;</twComp><twBEL>cmp_signal_gen/cpm_dc_adder/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[27].carrymux</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cmp_signal_gen/cpm_dc_adder/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y45.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>debug&lt;31&gt;</twComp><twBEL>cmp_signal_gen/cpm_dc_adder/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop</twBEL><twBEL>cmp_signal_gen/cpm_dc_adder/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_30</twBEL></twPathDel><twLogDel>4.270</twLogDel><twRouteDel>3.591</twRouteDel><twTotDel>7.861</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.692">clk_adc</twDestClk><twPctLog>54.3</twPctLog><twPctRoute>45.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.477</twSlack><twSrc BELType="FF">cmp_signal_gen/cmp_beam_gain/blk00000145</twSrc><twDest BELType="FF">cmp_signal_gen/cpm_dc_adder/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_30</twDest><twTotPathDel>7.861</twTotPathDel><twClkSkew dest = "1.434" src = "1.641">0.207</twClkSkew><twDelConst>7.692</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.101</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_signal_gen/cmp_beam_gain/blk00000145</twSrc><twDest BELType='FF'>cmp_signal_gen/cpm_dc_adder/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_30</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X35Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_adc</twSrcClk><twPathDel><twSite>SLICE_X35Y36.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig0000021e</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk00000145</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y36.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000002cd</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y36.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000003e6</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk00000513/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y37.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig0000078a</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y37.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000003e8</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk00000512/LUT6</twBEL><twBEL>cmp_signal_gen/cmp_beam_gain/blk000004cc</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig00000733</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y38.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000003ee</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk000004c4</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig0000072f</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y39.AQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000003f2</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk000004bc</twBEL><twBEL>cmp_signal_gen/cmp_beam_gain/sig000003ef_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y39.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000003ef</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y39.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig00000362</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk0000034b/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y39.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000005bf</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y39.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig00000362</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk0000034a/LUT6</twBEL><twBEL>cmp_signal_gen/cmp_beam_gain/blk000002fd</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig00000572</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y40.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig00000366</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk000002f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig0000056e</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y41.AQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig0000036a</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk000002ed</twBEL><twBEL>cmp_signal_gen/cmp_beam_gain/sig00000367_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y42.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig00000367</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y42.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>cmp_signal_gen/modulating_ac&lt;19&gt;</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk000002ae/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y42.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig0000051c</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y42.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>cmp_signal_gen/modulating_ac&lt;19&gt;</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk000002ad/LUT6</twBEL><twBEL>cmp_signal_gen/cmp_beam_gain/blk00000258</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000004d7</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y43.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>cmp_signal_gen/modulating_ac&lt;23&gt;</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk00000250</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000004d3</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y44.DQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>cmp_signal_gen/modulating_ac&lt;27&gt;</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk00000248</twBEL><twBEL>cmp_signal_gen/modulating_ac&lt;27&gt;_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y44.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>cmp_signal_gen/modulating_ac&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y44.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>debug&lt;27&gt;</twComp><twBEL>cmp_signal_gen/cpm_dc_adder/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Mxor_i_simple_model.halfsum_27_xo&lt;0&gt;1</twBEL><twBEL>cmp_signal_gen/cpm_dc_adder/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[27].carrymux</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cmp_signal_gen/cpm_dc_adder/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y45.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>debug&lt;31&gt;</twComp><twBEL>cmp_signal_gen/cpm_dc_adder/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop</twBEL><twBEL>cmp_signal_gen/cpm_dc_adder/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_30</twBEL></twPathDel><twLogDel>4.270</twLogDel><twRouteDel>3.591</twRouteDel><twTotDel>7.861</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.692">clk_adc</twDestClk><twPctLog>54.3</twPctLog><twPctRoute>45.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.470</twSlack><twSrc BELType="FF">cmp_signal_gen/cmp_beam_gain/blk00000145</twSrc><twDest BELType="FF">cmp_signal_gen/cpm_dc_adder/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_30</twDest><twTotPathDel>7.854</twTotPathDel><twClkSkew dest = "1.434" src = "1.641">0.207</twClkSkew><twDelConst>7.692</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.101</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_signal_gen/cmp_beam_gain/blk00000145</twSrc><twDest BELType='FF'>cmp_signal_gen/cpm_dc_adder/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_30</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X35Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_adc</twSrcClk><twPathDel><twSite>SLICE_X35Y36.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig0000021e</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk00000145</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y36.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000002cd</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y36.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000003e6</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk00000513/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y37.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig0000078a</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y37.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000003e8</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk00000512/LUT6</twBEL><twBEL>cmp_signal_gen/cmp_beam_gain/blk000004cc</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig00000733</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y38.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000003ee</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk000004c4</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig0000072f</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y39.AQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000003f2</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk000004bc</twBEL><twBEL>cmp_signal_gen/cmp_beam_gain/sig000003ef_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y39.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000003ef</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y39.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig00000362</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk0000034b/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y39.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000005bf</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y39.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig00000362</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk0000034a/LUT6</twBEL><twBEL>cmp_signal_gen/cmp_beam_gain/blk000002fd</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig00000572</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y40.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig00000366</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk000002f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig0000056e</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y41.AQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig0000036a</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk000002ed</twBEL><twBEL>cmp_signal_gen/cmp_beam_gain/sig00000367_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y42.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig00000367</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y42.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>cmp_signal_gen/modulating_ac&lt;19&gt;</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk000002ae/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y42.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig0000051c</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y42.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>cmp_signal_gen/modulating_ac&lt;19&gt;</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk000002ad/LUT6</twBEL><twBEL>cmp_signal_gen/cmp_beam_gain/blk00000258</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000004d7</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y43.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>cmp_signal_gen/modulating_ac&lt;23&gt;</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk00000250</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cmp_signal_gen/cmp_beam_gain/sig000004d3</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y44.AQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>cmp_signal_gen/modulating_ac&lt;27&gt;</twComp><twBEL>cmp_signal_gen/cmp_beam_gain/blk00000248</twBEL><twBEL>cmp_signal_gen/modulating_ac&lt;24&gt;_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y44.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>cmp_signal_gen/modulating_ac&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y44.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>debug&lt;27&gt;</twComp><twBEL>cmp_signal_gen/modulating_ac&lt;24&gt;_rt.1</twBEL><twBEL>cmp_signal_gen/cpm_dc_adder/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[27].carrymux</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>cmp_signal_gen/cpm_dc_adder/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y45.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>debug&lt;31&gt;</twComp><twBEL>cmp_signal_gen/cpm_dc_adder/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop</twBEL><twBEL>cmp_signal_gen/cpm_dc_adder/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_30</twBEL></twPathDel><twLogDel>4.263</twLogDel><twRouteDel>3.591</twRouteDel><twTotDel>7.854</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.692">clk_adc</twDestClk><twPctLog>54.3</twPctLog><twPctRoute>45.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_cmp_sys_pll_inst_s_clk1 = PERIOD TIMEGRP &quot;cmp_sys_pll_inst_s_clk1&quot;
        TS_sys_clk_p_i * 0.65 HIGH 50% INPUT_JITTER 0.05 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAMB36_X2Y12.DIPBDIP0), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.020</twSlack><twSrc BELType="FF">cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[16].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.168</twTotPathDel><twClkSkew dest = "0.572" src = "0.424">-0.148</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[16].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X36Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.692">clk_adc</twSrcClk><twPathDel><twSite>SLICE_X36Y64.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/iDATA&lt;16&gt;</twComp><twBEL>cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[16].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y12.DIPBDIP0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.251</twDelInfo><twComp>cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/iDATA&lt;16&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X2Y12.CLKBWRCLKL</twSite><twDelType>Trckd_DIPB</twDelType><twDelInfo twEdge="twFalling">-0.198</twDelInfo><twComp>cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twComp><twBEL>cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>-0.083</twLogDel><twRouteDel>0.251</twRouteDel><twTotDel>0.168</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.692">clk_adc</twDestClk><twPctLog>-49.4</twPctLog><twPctRoute>149.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAMB36_X2Y12.DIPBDIP1), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.020</twSlack><twSrc BELType="FF">cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[16].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.168</twTotPathDel><twClkSkew dest = "0.572" src = "0.424">-0.148</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[16].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X36Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.692">clk_adc</twSrcClk><twPathDel><twSite>SLICE_X36Y64.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/iDATA&lt;16&gt;</twComp><twBEL>cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[16].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y12.DIPBDIP1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.251</twDelInfo><twComp>cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/iDATA&lt;16&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X2Y12.CLKBWRCLKL</twSite><twDelType>Trckd_DIPB</twDelType><twDelInfo twEdge="twFalling">-0.198</twDelInfo><twComp>cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twComp><twBEL>cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>-0.083</twLogDel><twRouteDel>0.251</twRouteDel><twTotDel>0.168</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.692">clk_adc</twDestClk><twPctLog>-49.4</twPctLog><twPctRoute>149.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36 (RAMB36_X1Y20.DIBDI4), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.020</twSlack><twSrc BELType="FF">cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[93].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.185</twTotPathDel><twClkSkew dest = "0.582" src = "0.417">-0.165</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[93].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.692">clk_adc</twSrcClk><twPathDel><twSite>SLICE_X30Y100.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/iDATA&lt;93&gt;</twComp><twBEL>cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[93].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y20.DIBDI4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.268</twDelInfo><twComp>cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/iDATA&lt;93&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y20.CLKBWRCLKL</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.198</twDelInfo><twComp>cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36</twComp><twBEL>cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>-0.083</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>0.185</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.692">clk_adc</twDestClk><twPctLog>-44.9</twPctLog><twPctRoute>144.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="35"><twPinLimitBanner>Component Switching Limit Checks: TS_cmp_sys_pll_inst_s_clk1 = PERIOD TIMEGRP &quot;cmp_sys_pll_inst_s_clk1&quot;
        TS_sys_clk_p_i * 0.65 HIGH 50% INPUT_JITTER 0.05 ns;</twPinLimitBanner><twPinLimit anchorID="36" type="MINPERIOD" name="Trper_CLKA" slack="5.470" period="7.692" constraintValue="7.692" deviceLimit="2.222" freqLimit="450.045" physResource="cmp_beam_position/cmp_dds_beam_position/blk00000003/blk000000ec/CLKARDCLK" logResource="cmp_beam_position/cmp_dds_beam_position/blk00000003/blk000000ec/CLKARDCLK" locationPin="RAMB18_X1Y14.RDCLK" clockNet="clk_adc"/><twPinLimit anchorID="37" type="MINPERIOD" name="Trper_CLKA" slack="5.470" period="7.692" constraintValue="7.692" deviceLimit="2.222" freqLimit="450.045" physResource="cmp_beam_position/cmp_dds_beam_position/blk00000003/blk000000ec/CLKBWRCLK" logResource="cmp_beam_position/cmp_dds_beam_position/blk00000003/blk000000ec/CLKBWRCLK" locationPin="RAMB18_X1Y14.WRCLK" clockNet="clk_adc"/><twPinLimit anchorID="38" type="MINPERIOD" name="Trper_CLKA" slack="5.470" period="7.692" constraintValue="7.692" deviceLimit="2.222" freqLimit="450.045" physResource="cmp_signal_gen/cmp_dds_carrier/blk00000003/blk00000140/CLKARDCLK" logResource="cmp_signal_gen/cmp_dds_carrier/blk00000003/blk00000140/CLKARDCLK" locationPin="RAMB18_X2Y13.CLKARDCLK" clockNet="clk_adc"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="39"><twConstRollup name="TS_sys_clk_p_i" fullName="TS_sys_clk_p_i = PERIOD TIMEGRP &quot;sys_clk_p_i&quot; 200 MHz HIGH 50% INPUT_JITTER         0.05 ns;" type="origin" depth="0" requirement="5.000" prefType="period" actual="2.800" actualRollup="5.336" errors="0" errorRollup="55" items="0" itemsRollup="71448279"/><twConstRollup name="TS_cmp_sys_pll_inst_s_clk1" fullName="TS_cmp_sys_pll_inst_s_clk1 = PERIOD TIMEGRP &quot;cmp_sys_pll_inst_s_clk1&quot;         TS_sys_clk_p_i * 0.65 HIGH 50% INPUT_JITTER 0.05 ns;" type="child" depth="1" requirement="7.692" prefType="period" actual="8.209" actualRollup="N/A" errors="55" errorRollup="0" items="71448279" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="40">1</twUnmetConstCnt><twDataSheet anchorID="41" twNameLen="15"><twClk2SUList anchorID="42" twDestWidth="11"><twDest>sys_clk_n_i</twDest><twClk2SU><twSrc>sys_clk_n_i</twSrc><twRiseRise>8.209</twRiseRise></twClk2SU><twClk2SU><twSrc>sys_clk_p_i</twSrc><twRiseRise>8.209</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="43" twDestWidth="11"><twDest>sys_clk_p_i</twDest><twClk2SU><twSrc>sys_clk_n_i</twSrc><twRiseRise>8.209</twRiseRise></twClk2SU><twClk2SU><twSrc>sys_clk_p_i</twSrc><twRiseRise>8.209</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="44"><twErrCnt>55</twErrCnt><twScore>12048</twScore><twSetupScore>12048</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>71448279</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>6685</twConnCnt></twConstCov><twStats anchorID="45"><twMinPer>8.209</twMinPer><twFootnote number="1" /><twMaxFreq>121.818</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Wed Jan 15 16:41:59 2014 </twTimestamp></twFoot><twClientInfo anchorID="46"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 847 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
