Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Wed Sep  8 21:37:13 2021
| Host         : varuns5600x running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file toplevel_timing_summary_routed.rpt -pb toplevel_timing_summary_routed.pb -rpx toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : toplevel
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       8           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
TIMING-23  Warning           Combinational loop found                                          1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20)
5. checking no_input_delay (33)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (44)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: ext_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20)
-------------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (33)
-------------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (44)
----------------------
 There are 44 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.255        0.000                      0                33616        0.017        0.000                      0                33616        3.000        0.000                       0                 10391  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                    ------------       ----------      --------------
clkgen/pll/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0     {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0     {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clkgen/pll/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0           4.255        0.000                      0                33616        0.017        0.000                      0                33616        8.750        0.000                       0                 10387  
  clkfbout_clk_wiz_0                                                                                                                                                       7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clkgen/pll/inst/clk_in1
  To Clock:  clkgen/pll/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkgen/pll/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkgen/pll/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkgen/pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkgen/pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkgen/pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkgen/pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkgen/pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkgen/pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.255ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.255ns  (required time - arrival time)
  Source:                 soc0/processor/loadstore1_0/r3_reg[state][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc0/processor/dcache_0/tlb_valid_way_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.432ns  (logic 3.344ns (21.670%)  route 12.088ns (78.330%))
  Logic Levels:           17  (LUT2=2 LUT3=3 LUT5=1 LUT6=9 MUXF7=2)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.918ns = ( 17.082 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.207ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10417, routed)       1.814    -2.207    soc0/processor/loadstore1_0/clk_out1
    SLICE_X33Y41         FDRE                                         r  soc0/processor/loadstore1_0/r3_reg[state][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.751 f  soc0/processor/loadstore1_0/r3_reg[state][0]/Q
                         net (fo=22, routed)          1.367    -0.384    soc0/processor/loadstore1_0/r2_reg[wait_mmu]_0[0]
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.150    -0.234 f  soc0/processor/loadstore1_0/r3[interrupt]_i_2/O
                         net (fo=6, routed)           0.488     0.254    soc0/processor/loadstore1_0/r3[interrupt]_i_2_n_0
    SLICE_X29Y42         LUT6 (Prop_lut6_I2_O)        0.326     0.580 f  soc0/processor/loadstore1_0/r3[interrupt]_i_1/O
                         net (fo=12, routed)          0.618     1.197    soc0/processor/loadstore1_0/r3in[interrupt]
    SLICE_X32Y40         LUT6 (Prop_lut6_I0_O)        0.124     1.321 f  soc0/processor/loadstore1_0/l1_log.log_data[9]_i_2/O
                         net (fo=6, routed)           0.454     1.776    soc0/processor/loadstore1_0/l1_log.log_data[9]_i_2_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I0_O)        0.124     1.900 r  soc0/processor/loadstore1_0/l1_log.log_data[9]_i_1/O
                         net (fo=5, routed)           0.829     2.729    soc0/processor/decode2_0/control_0/d2_log.log_data_reg[3]_3[0]
    SLICE_X53Y39         LUT6 (Prop_lut6_I5_O)        0.124     2.853 r  soc0/processor/decode2_0/control_0/r[cur_instr][oe]_i_2/O
                         net (fo=7, routed)           0.174     3.027    soc0/processor/decode2_0/decode2_busy_in
    SLICE_X53Y39         LUT6 (Prop_lut6_I0_O)        0.124     3.151 r  soc0/processor/decode2_0/r[trace_next]_i_7/O
                         net (fo=3, routed)           0.618     3.769    soc0/processor/execute1_0/divider_0/i___4_i_15_0
    SLICE_X53Y46         LUT2 (Prop_lut2_I1_O)        0.118     3.887 r  soc0/processor/execute1_0/divider_0/i___4_i_32/O
                         net (fo=2, routed)           0.312     4.199    soc0/processor/execute1_0/pmu_0/r_reg[e][valid]
    SLICE_X53Y47         LUT6 (Prop_lut6_I0_O)        0.326     4.525 f  soc0/processor/execute1_0/pmu_0/i___4_i_15/O
                         net (fo=7, routed)           0.799     5.324    soc0/processor/decode2_0/r_reg[e][srr1][3]
    SLICE_X51Y40         LUT3 (Prop_lut3_I2_O)        0.124     5.448 f  soc0/processor/decode2_0/r1[req][addr0][63]_i_3/O
                         net (fo=85, routed)          0.982     6.430    soc0/processor/loadstore1_0/execute1_to_loadstore1[valid]
    SLICE_X34Y40         LUT2 (Prop_lut2_I1_O)        0.124     6.554 r  soc0/processor/loadstore1_0/r0[req][addr][63]_i_3/O
                         net (fo=68, routed)          1.051     7.605    soc0/processor/loadstore1_0/r0[req][addr][63]_i_3_n_0
    SLICE_X20Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.729 f  soc0/processor/loadstore1_0/r0[req][addr][13]_i_6/O
                         net (fo=1, routed)           0.426     8.155    soc0/processor/loadstore1_0/r0[req][addr][13]_i_6_n_0
    SLICE_X21Y46         LUT5 (Prop_lut5_I4_O)        0.124     8.279 r  soc0/processor/loadstore1_0/r0[req][addr][13]_i_3/O
                         net (fo=3, routed)           0.583     8.862    soc0/processor/mmu_0/loadstore1_to_dcache[addr][10]
    SLICE_X21Y48         LUT3 (Prop_lut3_I2_O)        0.124     8.986 r  soc0/processor/mmu_0/r0[req][addr][13]_i_1/O
                         net (fo=55, routed)          2.430    11.416    soc0/processor/dcache_0/r0_reg[req][addr][63]_0[10]
    SLICE_X7Y83          LUT6 (Prop_lut6_I2_O)        0.124    11.540 f  soc0/processor/dcache_0/tlb_valid_way[1]_i_16/O
                         net (fo=1, routed)           0.000    11.540    soc0/processor/dcache_0/tlb_valid_way[1]_i_16_n_0
    SLICE_X7Y83          MUXF7 (Prop_muxf7_I1_O)      0.217    11.757 f  soc0/processor/dcache_0/tlb_valid_way_reg[1]_i_6/O
                         net (fo=1, routed)           0.956    12.713    soc0/processor/dcache_0/tlb_valid_way_reg[1]_i_6_n_0
    SLICE_X9Y80          LUT6 (Prop_lut6_I1_O)        0.299    13.012 r  soc0/processor/dcache_0/tlb_valid_way[1]_i_3/O
                         net (fo=1, routed)           0.000    13.012    soc0/processor/dcache_0/tlb_valid_way[1]_i_3_n_0
    SLICE_X9Y80          MUXF7 (Prop_muxf7_I0_O)      0.212    13.224 r  soc0/processor/dcache_0/tlb_valid_way_reg[1]_i_2/O
                         net (fo=1, routed)           0.000    13.224    soc0/processor/dcache_0/dtlb_valids[0]_49[1]
    SLICE_X9Y80          FDRE                                         r  soc0/processor/dcache_0/tlb_valid_way_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           1.162    21.162    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10417, routed)       1.513    17.082    soc0/processor/dcache_0/clk_out1
    SLICE_X9Y80          FDRE                                         r  soc0/processor/dcache_0/tlb_valid_way_reg[1]/C
                         clock pessimism              0.417    17.498    
                         clock uncertainty           -0.084    17.415    
    SLICE_X9Y80          FDRE (Setup_fdre_C_D)        0.064    17.479    soc0/processor/dcache_0/tlb_valid_way_reg[1]
  -------------------------------------------------------------------
                         required time                         17.479    
                         arrival time                         -13.224    
  -------------------------------------------------------------------
                         slack                                  4.255    

Slack (MET) :             4.421ns  (required time - arrival time)
  Source:                 soc0/processor/loadstore1_0/r3_reg[state][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc0/processor/dcache_0/tlb_valid_way_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.344ns  (logic 3.339ns (21.761%)  route 12.005ns (78.239%))
  Logic Levels:           17  (LUT2=2 LUT3=3 LUT5=1 LUT6=9 MUXF7=2)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.839ns = ( 17.161 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.207ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10417, routed)       1.814    -2.207    soc0/processor/loadstore1_0/clk_out1
    SLICE_X33Y41         FDRE                                         r  soc0/processor/loadstore1_0/r3_reg[state][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.751 f  soc0/processor/loadstore1_0/r3_reg[state][0]/Q
                         net (fo=22, routed)          1.367    -0.384    soc0/processor/loadstore1_0/r2_reg[wait_mmu]_0[0]
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.150    -0.234 f  soc0/processor/loadstore1_0/r3[interrupt]_i_2/O
                         net (fo=6, routed)           0.488     0.254    soc0/processor/loadstore1_0/r3[interrupt]_i_2_n_0
    SLICE_X29Y42         LUT6 (Prop_lut6_I2_O)        0.326     0.580 f  soc0/processor/loadstore1_0/r3[interrupt]_i_1/O
                         net (fo=12, routed)          0.618     1.197    soc0/processor/loadstore1_0/r3in[interrupt]
    SLICE_X32Y40         LUT6 (Prop_lut6_I0_O)        0.124     1.321 f  soc0/processor/loadstore1_0/l1_log.log_data[9]_i_2/O
                         net (fo=6, routed)           0.454     1.776    soc0/processor/loadstore1_0/l1_log.log_data[9]_i_2_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I0_O)        0.124     1.900 r  soc0/processor/loadstore1_0/l1_log.log_data[9]_i_1/O
                         net (fo=5, routed)           0.829     2.729    soc0/processor/decode2_0/control_0/d2_log.log_data_reg[3]_3[0]
    SLICE_X53Y39         LUT6 (Prop_lut6_I5_O)        0.124     2.853 r  soc0/processor/decode2_0/control_0/r[cur_instr][oe]_i_2/O
                         net (fo=7, routed)           0.174     3.027    soc0/processor/decode2_0/decode2_busy_in
    SLICE_X53Y39         LUT6 (Prop_lut6_I0_O)        0.124     3.151 r  soc0/processor/decode2_0/r[trace_next]_i_7/O
                         net (fo=3, routed)           0.618     3.769    soc0/processor/execute1_0/divider_0/i___4_i_15_0
    SLICE_X53Y46         LUT2 (Prop_lut2_I1_O)        0.118     3.887 r  soc0/processor/execute1_0/divider_0/i___4_i_32/O
                         net (fo=2, routed)           0.312     4.199    soc0/processor/execute1_0/pmu_0/r_reg[e][valid]
    SLICE_X53Y47         LUT6 (Prop_lut6_I0_O)        0.326     4.525 f  soc0/processor/execute1_0/pmu_0/i___4_i_15/O
                         net (fo=7, routed)           0.799     5.324    soc0/processor/decode2_0/r_reg[e][srr1][3]
    SLICE_X51Y40         LUT3 (Prop_lut3_I2_O)        0.124     5.448 f  soc0/processor/decode2_0/r1[req][addr0][63]_i_3/O
                         net (fo=85, routed)          0.982     6.430    soc0/processor/loadstore1_0/execute1_to_loadstore1[valid]
    SLICE_X34Y40         LUT2 (Prop_lut2_I1_O)        0.124     6.554 r  soc0/processor/loadstore1_0/r0[req][addr][63]_i_3/O
                         net (fo=68, routed)          1.051     7.605    soc0/processor/loadstore1_0/r0[req][addr][63]_i_3_n_0
    SLICE_X20Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.729 f  soc0/processor/loadstore1_0/r0[req][addr][13]_i_6/O
                         net (fo=1, routed)           0.426     8.155    soc0/processor/loadstore1_0/r0[req][addr][13]_i_6_n_0
    SLICE_X21Y46         LUT5 (Prop_lut5_I4_O)        0.124     8.279 r  soc0/processor/loadstore1_0/r0[req][addr][13]_i_3/O
                         net (fo=3, routed)           0.583     8.862    soc0/processor/mmu_0/loadstore1_to_dcache[addr][10]
    SLICE_X21Y48         LUT3 (Prop_lut3_I2_O)        0.124     8.986 r  soc0/processor/mmu_0/r0[req][addr][13]_i_1/O
                         net (fo=55, routed)          2.320    11.306    soc0/processor/dcache_0/r0_reg[req][addr][63]_0[10]
    SLICE_X7Y82          LUT6 (Prop_lut6_I2_O)        0.124    11.430 r  soc0/processor/dcache_0/tlb_valid_way[0]_i_12/O
                         net (fo=1, routed)           0.000    11.430    soc0/processor/dcache_0/tlb_valid_way[0]_i_12_n_0
    SLICE_X7Y82          MUXF7 (Prop_muxf7_I0_O)      0.212    11.642 r  soc0/processor/dcache_0/tlb_valid_way_reg[0]_i_4/O
                         net (fo=1, routed)           0.983    12.626    soc0/processor/dcache_0/tlb_valid_way_reg[0]_i_4_n_0
    SLICE_X7Y80          LUT6 (Prop_lut6_I0_O)        0.299    12.925 r  soc0/processor/dcache_0/tlb_valid_way[0]_i_2/O
                         net (fo=1, routed)           0.000    12.925    soc0/processor/dcache_0/tlb_valid_way[0]_i_2_n_0
    SLICE_X7Y80          MUXF7 (Prop_muxf7_I0_O)      0.212    13.137 r  soc0/processor/dcache_0/tlb_valid_way_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    13.137    soc0/processor/dcache_0/dtlb_valids[0]_49[0]
    SLICE_X7Y80          FDRE                                         r  soc0/processor/dcache_0/tlb_valid_way_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           1.162    21.162    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10417, routed)       1.592    17.161    soc0/processor/dcache_0/clk_out1
    SLICE_X7Y80          FDRE                                         r  soc0/processor/dcache_0/tlb_valid_way_reg[0]/C
                         clock pessimism              0.417    17.577    
                         clock uncertainty           -0.084    17.494    
    SLICE_X7Y80          FDRE (Setup_fdre_C_D)        0.064    17.558    soc0/processor/dcache_0/tlb_valid_way_reg[0]
  -------------------------------------------------------------------
                         required time                         17.558    
                         arrival time                         -13.137    
  -------------------------------------------------------------------
                         slack                                  4.421    

Slack (MET) :             4.593ns  (required time - arrival time)
  Source:                 soc0/processor/dcache_0/rams[1].way/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc0/processor/decode2_0/r_reg[e][read_data2][62]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.015ns  (logic 3.308ns (22.032%)  route 11.707ns (77.968%))
  Logic Levels:           14  (LUT3=3 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.916ns = ( 17.084 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.162ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10417, routed)       1.860    -2.162    soc0/processor/dcache_0/rams[1].way/clk_out1
    RAMB36_X0Y7          RAMB36E1                                     r  soc0/processor/dcache_0/rams[1].way/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[31])
                                                      0.882    -1.280 r  soc0/processor/dcache_0/rams[1].way/ram_reg/DOBDO[31]
                         net (fo=1, routed)           1.637     0.357    soc0/processor/dcache_0/rams[1].way/rd_data[63]
    SLICE_X7Y35          LUT3 (Prop_lut3_I0_O)        0.152     0.509 r  soc0/processor/dcache_0/rams[1].way/r[pgtbl3][7]_i_2/O
                         net (fo=1, routed)           0.728     1.236    soc0/processor/dcache_0/rams[1].way/p_1_in__0[63]
    SLICE_X18Y35         LUT5 (Prop_lut5_I4_O)        0.326     1.562 r  soc0/processor/dcache_0/rams[1].way/r[pgtbl3][7]_i_1/O
                         net (fo=10, routed)          1.662     3.224    soc0/processor/dcache_0/rams[1].way/r1_reg[forward_data1][63]
    SLICE_X4Y55          LUT6 (Prop_lut6_I0_O)        0.124     3.348 r  soc0/processor/dcache_0/rams[1].way/r3[load_data][39]_i_2/O
                         net (fo=2, routed)           0.962     4.310    soc0/processor/dcache_0/rams[1].way/r3[load_data][39]_i_2_n_0
    SLICE_X4Y61          LUT3 (Prop_lut3_I0_O)        0.153     4.463 r  soc0/processor/dcache_0/rams[1].way/r3[load_data][7]_i_1/O
                         net (fo=3, routed)           0.718     5.181    soc0/processor/loadstore1_0/r3_reg[load_data][63]_0[7]
    SLICE_X7Y63          LUT4 (Prop_lut4_I1_O)        0.327     5.508 r  soc0/processor/loadstore1_0/r3[ld_sp_data][31]_i_4/O
                         net (fo=1, routed)           0.407     5.915    soc0/processor/loadstore1_0/r3[ld_sp_data][31]_i_4_n_0
    SLICE_X7Y63          LUT6 (Prop_lut6_I0_O)        0.124     6.039 r  soc0/processor/loadstore1_0/r3[ld_sp_data][31]_i_3/O
                         net (fo=44, routed)          0.830     6.869    soc0/processor/loadstore1_0/r3[ld_sp_data][31]_i_3_n_0
    SLICE_X9Y63          LUT3 (Prop_lut3_I1_O)        0.150     7.019 r  soc0/processor/loadstore1_0/rf_log.log_data[67]_i_6/O
                         net (fo=8, routed)           0.700     7.719    soc0/processor/loadstore1_0/rf_log.log_data[67]_i_6_n_0
    SLICE_X7Y63          LUT6 (Prop_lut6_I0_O)        0.326     8.045 r  soc0/processor/loadstore1_0/rf_log.log_data[70]_i_6/O
                         net (fo=1, routed)           0.727     8.772    soc0/processor/loadstore1_0/rf_log.log_data[70]_i_6_n_0
    SLICE_X13Y63         LUT6 (Prop_lut6_I1_O)        0.124     8.896 r  soc0/processor/loadstore1_0/rf_log.log_data[70]_i_4/O
                         net (fo=1, routed)           0.862     9.758    soc0/processor/loadstore1_0/loadstore1_to_writeback[write_data][62]
    SLICE_X39Y65         LUT6 (Prop_lut6_I0_O)        0.124     9.882 f  soc0/processor/loadstore1_0/rf_log.log_data[70]_i_2/O
                         net (fo=1, routed)           0.402    10.284    soc0/processor/writeback_0/rf_log.log_data_reg[70]
    SLICE_X39Y65         LUT5 (Prop_lut5_I0_O)        0.124    10.408 r  soc0/processor/writeback_0/rf_log.log_data[70]_i_1/O
                         net (fo=10, routed)          0.988    11.396    soc0/processor/writeback_0/writeback_to_register_file[write_data][59]
    SLICE_X39Y54         LUT6 (Prop_lut6_I0_O)        0.124    11.520 r  soc0/processor/writeback_0/r[e][read_data2][62]_i_4/O
                         net (fo=2, routed)           0.442    11.961    soc0/processor/decode1_0/r_reg[e][read_data2][63][59]
    SLICE_X43Y55         LUT6 (Prop_lut6_I1_O)        0.124    12.085 r  soc0/processor/decode1_0/r[e][read_data2][62]_i_2/O
                         net (fo=1, routed)           0.643    12.729    soc0/processor/decode1_0/r[e][read_data2][62]_i_2_n_0
    SLICE_X43Y55         LUT5 (Prop_lut5_I2_O)        0.124    12.853 r  soc0/processor/decode1_0/r[e][read_data2][62]_i_1/O
                         net (fo=1, routed)           0.000    12.853    soc0/processor/decode2_0/r_reg[e][read_data2][63]_3[62]
    SLICE_X43Y55         FDRE                                         r  soc0/processor/decode2_0/r_reg[e][read_data2][62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           1.162    21.162    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10417, routed)       1.515    17.084    soc0/processor/decode2_0/clk_out1
    SLICE_X43Y55         FDRE                                         r  soc0/processor/decode2_0/r_reg[e][read_data2][62]/C
                         clock pessimism              0.417    17.500    
                         clock uncertainty           -0.084    17.417    
    SLICE_X43Y55         FDRE (Setup_fdre_C_D)        0.029    17.446    soc0/processor/decode2_0/r_reg[e][read_data2][62]
  -------------------------------------------------------------------
                         required time                         17.446    
                         arrival time                         -12.853    
  -------------------------------------------------------------------
                         slack                                  4.593    

Slack (MET) :             4.707ns  (required time - arrival time)
  Source:                 soc0/processor/loadstore1_0/r3_reg[state][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc0/processor/decode1_0/r_reg[nia][48]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.716ns  (logic 2.740ns (18.619%)  route 11.976ns (81.381%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT4=1 LUT6=12)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.912ns = ( 17.088 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.207ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10417, routed)       1.814    -2.207    soc0/processor/loadstore1_0/clk_out1
    SLICE_X33Y41         FDRE                                         r  soc0/processor/loadstore1_0/r3_reg[state][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.751 r  soc0/processor/loadstore1_0/r3_reg[state][0]/Q
                         net (fo=22, routed)          1.367    -0.384    soc0/processor/loadstore1_0/r2_reg[wait_mmu]_0[0]
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.150    -0.234 r  soc0/processor/loadstore1_0/r3[interrupt]_i_2/O
                         net (fo=6, routed)           0.488     0.254    soc0/processor/loadstore1_0/r3[interrupt]_i_2_n_0
    SLICE_X29Y42         LUT6 (Prop_lut6_I2_O)        0.326     0.580 r  soc0/processor/loadstore1_0/r3[interrupt]_i_1/O
                         net (fo=12, routed)          0.618     1.197    soc0/processor/loadstore1_0/r3in[interrupt]
    SLICE_X32Y40         LUT6 (Prop_lut6_I0_O)        0.124     1.321 r  soc0/processor/loadstore1_0/l1_log.log_data[9]_i_2/O
                         net (fo=6, routed)           0.454     1.776    soc0/processor/loadstore1_0/l1_log.log_data[9]_i_2_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I0_O)        0.124     1.900 f  soc0/processor/loadstore1_0/l1_log.log_data[9]_i_1/O
                         net (fo=5, routed)           0.829     2.729    soc0/processor/decode2_0/control_0/d2_log.log_data_reg[3]_3[0]
    SLICE_X53Y39         LUT6 (Prop_lut6_I5_O)        0.124     2.853 f  soc0/processor/decode2_0/control_0/r[cur_instr][oe]_i_2/O
                         net (fo=7, routed)           0.174     3.027    soc0/processor/decode2_0/decode2_busy_in
    SLICE_X53Y39         LUT6 (Prop_lut6_I0_O)        0.124     3.151 f  soc0/processor/decode2_0/r[trace_next]_i_7/O
                         net (fo=3, routed)           0.618     3.769    soc0/processor/execute1_0/divider_0/i___4_i_15_0
    SLICE_X53Y46         LUT2 (Prop_lut2_I1_O)        0.118     3.887 f  soc0/processor/execute1_0/divider_0/i___4_i_32/O
                         net (fo=2, routed)           0.309     4.196    soc0/processor/execute1_0/pmu_0/r_reg[e][valid]
    SLICE_X53Y47         LUT6 (Prop_lut6_I0_O)        0.326     4.522 f  soc0/processor/execute1_0/pmu_0/m00_i_75/O
                         net (fo=164, routed)         1.163     5.684    soc0/processor/execute1_0/pmu_0/DI[0]
    SLICE_X68Y45         LUT6 (Prop_lut6_I0_O)        0.124     5.808 r  soc0/processor/execute1_0/pmu_0/r[e][valid]_i_1/O
                         net (fo=7, routed)           0.632     6.440    soc0/processor/execute1_0/pmu_0/r_reg[mul_finish]
    SLICE_X66Y41         LUT6 (Prop_lut6_I5_O)        0.124     6.564 r  soc0/processor/execute1_0/pmu_0/d2_log.log_data[2]_i_3/O
                         net (fo=5, routed)           1.346     7.910    soc0/processor/execute1_0/pmu_0/execute1_bypass[tag][valid]
    SLICE_X53Y29         LUT6 (Prop_lut6_I2_O)        0.124     8.034 r  soc0/processor/execute1_0/pmu_0/d2_log.log_data[1]_i_3/O
                         net (fo=4, routed)           0.790     8.824    soc0/processor/execute1_0/pmu_0/tag_regs_reg[1][reg][6]
    SLICE_X53Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.948 f  soc0/processor/execute1_0/pmu_0/d2_log.log_data[3]_i_4/O
                         net (fo=1, routed)           0.452     9.400    soc0/processor/decode2_0/control_0/d2_log.log_data_reg[3]_1
    SLICE_X54Y30         LUT6 (Prop_lut6_I3_O)        0.124     9.524 f  soc0/processor/decode2_0/control_0/d2_log.log_data[3]_i_2/O
                         net (fo=1, routed)           0.429     9.953    soc0/processor/decode2_0/control_0/d2_log.log_data[3]_i_2_n_0
    SLICE_X53Y32         LUT6 (Prop_lut6_I4_O)        0.124    10.077 f  soc0/processor/decode2_0/control_0/d2_log.log_data[3]_i_1/O
                         net (fo=4, routed)           0.594    10.671    soc0/processor/decode1_0/decode1_stall_in
    SLICE_X51Y32         LUT4 (Prop_lut4_I1_O)        0.124    10.795 r  soc0/processor/decode1_0/r[decode][unit][1]_i_1/O
                         net (fo=160, routed)         1.714    12.509    soc0/processor/decode1_0/r[stop_mark]
    SLICE_X32Y58         FDRE                                         r  soc0/processor/decode1_0/r_reg[nia][48]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           1.162    21.162    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10417, routed)       1.519    17.088    soc0/processor/decode1_0/clk_out1
    SLICE_X32Y58         FDRE                                         r  soc0/processor/decode1_0/r_reg[nia][48]/C
                         clock pessimism              0.417    17.504    
                         clock uncertainty           -0.084    17.421    
    SLICE_X32Y58         FDRE (Setup_fdre_C_CE)      -0.205    17.216    soc0/processor/decode1_0/r_reg[nia][48]
  -------------------------------------------------------------------
                         required time                         17.216    
                         arrival time                         -12.509    
  -------------------------------------------------------------------
                         slack                                  4.707    

Slack (MET) :             4.707ns  (required time - arrival time)
  Source:                 soc0/processor/loadstore1_0/r3_reg[state][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc0/processor/decode1_0/r_reg[nia][49]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.716ns  (logic 2.740ns (18.619%)  route 11.976ns (81.381%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT4=1 LUT6=12)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.912ns = ( 17.088 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.207ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10417, routed)       1.814    -2.207    soc0/processor/loadstore1_0/clk_out1
    SLICE_X33Y41         FDRE                                         r  soc0/processor/loadstore1_0/r3_reg[state][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.751 r  soc0/processor/loadstore1_0/r3_reg[state][0]/Q
                         net (fo=22, routed)          1.367    -0.384    soc0/processor/loadstore1_0/r2_reg[wait_mmu]_0[0]
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.150    -0.234 r  soc0/processor/loadstore1_0/r3[interrupt]_i_2/O
                         net (fo=6, routed)           0.488     0.254    soc0/processor/loadstore1_0/r3[interrupt]_i_2_n_0
    SLICE_X29Y42         LUT6 (Prop_lut6_I2_O)        0.326     0.580 r  soc0/processor/loadstore1_0/r3[interrupt]_i_1/O
                         net (fo=12, routed)          0.618     1.197    soc0/processor/loadstore1_0/r3in[interrupt]
    SLICE_X32Y40         LUT6 (Prop_lut6_I0_O)        0.124     1.321 r  soc0/processor/loadstore1_0/l1_log.log_data[9]_i_2/O
                         net (fo=6, routed)           0.454     1.776    soc0/processor/loadstore1_0/l1_log.log_data[9]_i_2_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I0_O)        0.124     1.900 f  soc0/processor/loadstore1_0/l1_log.log_data[9]_i_1/O
                         net (fo=5, routed)           0.829     2.729    soc0/processor/decode2_0/control_0/d2_log.log_data_reg[3]_3[0]
    SLICE_X53Y39         LUT6 (Prop_lut6_I5_O)        0.124     2.853 f  soc0/processor/decode2_0/control_0/r[cur_instr][oe]_i_2/O
                         net (fo=7, routed)           0.174     3.027    soc0/processor/decode2_0/decode2_busy_in
    SLICE_X53Y39         LUT6 (Prop_lut6_I0_O)        0.124     3.151 f  soc0/processor/decode2_0/r[trace_next]_i_7/O
                         net (fo=3, routed)           0.618     3.769    soc0/processor/execute1_0/divider_0/i___4_i_15_0
    SLICE_X53Y46         LUT2 (Prop_lut2_I1_O)        0.118     3.887 f  soc0/processor/execute1_0/divider_0/i___4_i_32/O
                         net (fo=2, routed)           0.309     4.196    soc0/processor/execute1_0/pmu_0/r_reg[e][valid]
    SLICE_X53Y47         LUT6 (Prop_lut6_I0_O)        0.326     4.522 f  soc0/processor/execute1_0/pmu_0/m00_i_75/O
                         net (fo=164, routed)         1.163     5.684    soc0/processor/execute1_0/pmu_0/DI[0]
    SLICE_X68Y45         LUT6 (Prop_lut6_I0_O)        0.124     5.808 r  soc0/processor/execute1_0/pmu_0/r[e][valid]_i_1/O
                         net (fo=7, routed)           0.632     6.440    soc0/processor/execute1_0/pmu_0/r_reg[mul_finish]
    SLICE_X66Y41         LUT6 (Prop_lut6_I5_O)        0.124     6.564 r  soc0/processor/execute1_0/pmu_0/d2_log.log_data[2]_i_3/O
                         net (fo=5, routed)           1.346     7.910    soc0/processor/execute1_0/pmu_0/execute1_bypass[tag][valid]
    SLICE_X53Y29         LUT6 (Prop_lut6_I2_O)        0.124     8.034 r  soc0/processor/execute1_0/pmu_0/d2_log.log_data[1]_i_3/O
                         net (fo=4, routed)           0.790     8.824    soc0/processor/execute1_0/pmu_0/tag_regs_reg[1][reg][6]
    SLICE_X53Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.948 f  soc0/processor/execute1_0/pmu_0/d2_log.log_data[3]_i_4/O
                         net (fo=1, routed)           0.452     9.400    soc0/processor/decode2_0/control_0/d2_log.log_data_reg[3]_1
    SLICE_X54Y30         LUT6 (Prop_lut6_I3_O)        0.124     9.524 f  soc0/processor/decode2_0/control_0/d2_log.log_data[3]_i_2/O
                         net (fo=1, routed)           0.429     9.953    soc0/processor/decode2_0/control_0/d2_log.log_data[3]_i_2_n_0
    SLICE_X53Y32         LUT6 (Prop_lut6_I4_O)        0.124    10.077 f  soc0/processor/decode2_0/control_0/d2_log.log_data[3]_i_1/O
                         net (fo=4, routed)           0.594    10.671    soc0/processor/decode1_0/decode1_stall_in
    SLICE_X51Y32         LUT4 (Prop_lut4_I1_O)        0.124    10.795 r  soc0/processor/decode1_0/r[decode][unit][1]_i_1/O
                         net (fo=160, routed)         1.714    12.509    soc0/processor/decode1_0/r[stop_mark]
    SLICE_X32Y58         FDRE                                         r  soc0/processor/decode1_0/r_reg[nia][49]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           1.162    21.162    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10417, routed)       1.519    17.088    soc0/processor/decode1_0/clk_out1
    SLICE_X32Y58         FDRE                                         r  soc0/processor/decode1_0/r_reg[nia][49]/C
                         clock pessimism              0.417    17.504    
                         clock uncertainty           -0.084    17.421    
    SLICE_X32Y58         FDRE (Setup_fdre_C_CE)      -0.205    17.216    soc0/processor/decode1_0/r_reg[nia][49]
  -------------------------------------------------------------------
                         required time                         17.216    
                         arrival time                         -12.509    
  -------------------------------------------------------------------
                         slack                                  4.707    

Slack (MET) :             4.707ns  (required time - arrival time)
  Source:                 soc0/processor/loadstore1_0/r3_reg[state][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc0/processor/decode1_0/r_reg[nia][54]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.716ns  (logic 2.740ns (18.619%)  route 11.976ns (81.381%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT4=1 LUT6=12)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.912ns = ( 17.088 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.207ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10417, routed)       1.814    -2.207    soc0/processor/loadstore1_0/clk_out1
    SLICE_X33Y41         FDRE                                         r  soc0/processor/loadstore1_0/r3_reg[state][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.751 r  soc0/processor/loadstore1_0/r3_reg[state][0]/Q
                         net (fo=22, routed)          1.367    -0.384    soc0/processor/loadstore1_0/r2_reg[wait_mmu]_0[0]
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.150    -0.234 r  soc0/processor/loadstore1_0/r3[interrupt]_i_2/O
                         net (fo=6, routed)           0.488     0.254    soc0/processor/loadstore1_0/r3[interrupt]_i_2_n_0
    SLICE_X29Y42         LUT6 (Prop_lut6_I2_O)        0.326     0.580 r  soc0/processor/loadstore1_0/r3[interrupt]_i_1/O
                         net (fo=12, routed)          0.618     1.197    soc0/processor/loadstore1_0/r3in[interrupt]
    SLICE_X32Y40         LUT6 (Prop_lut6_I0_O)        0.124     1.321 r  soc0/processor/loadstore1_0/l1_log.log_data[9]_i_2/O
                         net (fo=6, routed)           0.454     1.776    soc0/processor/loadstore1_0/l1_log.log_data[9]_i_2_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I0_O)        0.124     1.900 f  soc0/processor/loadstore1_0/l1_log.log_data[9]_i_1/O
                         net (fo=5, routed)           0.829     2.729    soc0/processor/decode2_0/control_0/d2_log.log_data_reg[3]_3[0]
    SLICE_X53Y39         LUT6 (Prop_lut6_I5_O)        0.124     2.853 f  soc0/processor/decode2_0/control_0/r[cur_instr][oe]_i_2/O
                         net (fo=7, routed)           0.174     3.027    soc0/processor/decode2_0/decode2_busy_in
    SLICE_X53Y39         LUT6 (Prop_lut6_I0_O)        0.124     3.151 f  soc0/processor/decode2_0/r[trace_next]_i_7/O
                         net (fo=3, routed)           0.618     3.769    soc0/processor/execute1_0/divider_0/i___4_i_15_0
    SLICE_X53Y46         LUT2 (Prop_lut2_I1_O)        0.118     3.887 f  soc0/processor/execute1_0/divider_0/i___4_i_32/O
                         net (fo=2, routed)           0.309     4.196    soc0/processor/execute1_0/pmu_0/r_reg[e][valid]
    SLICE_X53Y47         LUT6 (Prop_lut6_I0_O)        0.326     4.522 f  soc0/processor/execute1_0/pmu_0/m00_i_75/O
                         net (fo=164, routed)         1.163     5.684    soc0/processor/execute1_0/pmu_0/DI[0]
    SLICE_X68Y45         LUT6 (Prop_lut6_I0_O)        0.124     5.808 r  soc0/processor/execute1_0/pmu_0/r[e][valid]_i_1/O
                         net (fo=7, routed)           0.632     6.440    soc0/processor/execute1_0/pmu_0/r_reg[mul_finish]
    SLICE_X66Y41         LUT6 (Prop_lut6_I5_O)        0.124     6.564 r  soc0/processor/execute1_0/pmu_0/d2_log.log_data[2]_i_3/O
                         net (fo=5, routed)           1.346     7.910    soc0/processor/execute1_0/pmu_0/execute1_bypass[tag][valid]
    SLICE_X53Y29         LUT6 (Prop_lut6_I2_O)        0.124     8.034 r  soc0/processor/execute1_0/pmu_0/d2_log.log_data[1]_i_3/O
                         net (fo=4, routed)           0.790     8.824    soc0/processor/execute1_0/pmu_0/tag_regs_reg[1][reg][6]
    SLICE_X53Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.948 f  soc0/processor/execute1_0/pmu_0/d2_log.log_data[3]_i_4/O
                         net (fo=1, routed)           0.452     9.400    soc0/processor/decode2_0/control_0/d2_log.log_data_reg[3]_1
    SLICE_X54Y30         LUT6 (Prop_lut6_I3_O)        0.124     9.524 f  soc0/processor/decode2_0/control_0/d2_log.log_data[3]_i_2/O
                         net (fo=1, routed)           0.429     9.953    soc0/processor/decode2_0/control_0/d2_log.log_data[3]_i_2_n_0
    SLICE_X53Y32         LUT6 (Prop_lut6_I4_O)        0.124    10.077 f  soc0/processor/decode2_0/control_0/d2_log.log_data[3]_i_1/O
                         net (fo=4, routed)           0.594    10.671    soc0/processor/decode1_0/decode1_stall_in
    SLICE_X51Y32         LUT4 (Prop_lut4_I1_O)        0.124    10.795 r  soc0/processor/decode1_0/r[decode][unit][1]_i_1/O
                         net (fo=160, routed)         1.714    12.509    soc0/processor/decode1_0/r[stop_mark]
    SLICE_X32Y58         FDRE                                         r  soc0/processor/decode1_0/r_reg[nia][54]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           1.162    21.162    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10417, routed)       1.519    17.088    soc0/processor/decode1_0/clk_out1
    SLICE_X32Y58         FDRE                                         r  soc0/processor/decode1_0/r_reg[nia][54]/C
                         clock pessimism              0.417    17.504    
                         clock uncertainty           -0.084    17.421    
    SLICE_X32Y58         FDRE (Setup_fdre_C_CE)      -0.205    17.216    soc0/processor/decode1_0/r_reg[nia][54]
  -------------------------------------------------------------------
                         required time                         17.216    
                         arrival time                         -12.509    
  -------------------------------------------------------------------
                         slack                                  4.707    

Slack (MET) :             4.707ns  (required time - arrival time)
  Source:                 soc0/processor/loadstore1_0/r3_reg[state][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc0/processor/decode1_0/r_reg[nia][55]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.716ns  (logic 2.740ns (18.619%)  route 11.976ns (81.381%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT4=1 LUT6=12)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.912ns = ( 17.088 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.207ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10417, routed)       1.814    -2.207    soc0/processor/loadstore1_0/clk_out1
    SLICE_X33Y41         FDRE                                         r  soc0/processor/loadstore1_0/r3_reg[state][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.751 r  soc0/processor/loadstore1_0/r3_reg[state][0]/Q
                         net (fo=22, routed)          1.367    -0.384    soc0/processor/loadstore1_0/r2_reg[wait_mmu]_0[0]
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.150    -0.234 r  soc0/processor/loadstore1_0/r3[interrupt]_i_2/O
                         net (fo=6, routed)           0.488     0.254    soc0/processor/loadstore1_0/r3[interrupt]_i_2_n_0
    SLICE_X29Y42         LUT6 (Prop_lut6_I2_O)        0.326     0.580 r  soc0/processor/loadstore1_0/r3[interrupt]_i_1/O
                         net (fo=12, routed)          0.618     1.197    soc0/processor/loadstore1_0/r3in[interrupt]
    SLICE_X32Y40         LUT6 (Prop_lut6_I0_O)        0.124     1.321 r  soc0/processor/loadstore1_0/l1_log.log_data[9]_i_2/O
                         net (fo=6, routed)           0.454     1.776    soc0/processor/loadstore1_0/l1_log.log_data[9]_i_2_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I0_O)        0.124     1.900 f  soc0/processor/loadstore1_0/l1_log.log_data[9]_i_1/O
                         net (fo=5, routed)           0.829     2.729    soc0/processor/decode2_0/control_0/d2_log.log_data_reg[3]_3[0]
    SLICE_X53Y39         LUT6 (Prop_lut6_I5_O)        0.124     2.853 f  soc0/processor/decode2_0/control_0/r[cur_instr][oe]_i_2/O
                         net (fo=7, routed)           0.174     3.027    soc0/processor/decode2_0/decode2_busy_in
    SLICE_X53Y39         LUT6 (Prop_lut6_I0_O)        0.124     3.151 f  soc0/processor/decode2_0/r[trace_next]_i_7/O
                         net (fo=3, routed)           0.618     3.769    soc0/processor/execute1_0/divider_0/i___4_i_15_0
    SLICE_X53Y46         LUT2 (Prop_lut2_I1_O)        0.118     3.887 f  soc0/processor/execute1_0/divider_0/i___4_i_32/O
                         net (fo=2, routed)           0.309     4.196    soc0/processor/execute1_0/pmu_0/r_reg[e][valid]
    SLICE_X53Y47         LUT6 (Prop_lut6_I0_O)        0.326     4.522 f  soc0/processor/execute1_0/pmu_0/m00_i_75/O
                         net (fo=164, routed)         1.163     5.684    soc0/processor/execute1_0/pmu_0/DI[0]
    SLICE_X68Y45         LUT6 (Prop_lut6_I0_O)        0.124     5.808 r  soc0/processor/execute1_0/pmu_0/r[e][valid]_i_1/O
                         net (fo=7, routed)           0.632     6.440    soc0/processor/execute1_0/pmu_0/r_reg[mul_finish]
    SLICE_X66Y41         LUT6 (Prop_lut6_I5_O)        0.124     6.564 r  soc0/processor/execute1_0/pmu_0/d2_log.log_data[2]_i_3/O
                         net (fo=5, routed)           1.346     7.910    soc0/processor/execute1_0/pmu_0/execute1_bypass[tag][valid]
    SLICE_X53Y29         LUT6 (Prop_lut6_I2_O)        0.124     8.034 r  soc0/processor/execute1_0/pmu_0/d2_log.log_data[1]_i_3/O
                         net (fo=4, routed)           0.790     8.824    soc0/processor/execute1_0/pmu_0/tag_regs_reg[1][reg][6]
    SLICE_X53Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.948 f  soc0/processor/execute1_0/pmu_0/d2_log.log_data[3]_i_4/O
                         net (fo=1, routed)           0.452     9.400    soc0/processor/decode2_0/control_0/d2_log.log_data_reg[3]_1
    SLICE_X54Y30         LUT6 (Prop_lut6_I3_O)        0.124     9.524 f  soc0/processor/decode2_0/control_0/d2_log.log_data[3]_i_2/O
                         net (fo=1, routed)           0.429     9.953    soc0/processor/decode2_0/control_0/d2_log.log_data[3]_i_2_n_0
    SLICE_X53Y32         LUT6 (Prop_lut6_I4_O)        0.124    10.077 f  soc0/processor/decode2_0/control_0/d2_log.log_data[3]_i_1/O
                         net (fo=4, routed)           0.594    10.671    soc0/processor/decode1_0/decode1_stall_in
    SLICE_X51Y32         LUT4 (Prop_lut4_I1_O)        0.124    10.795 r  soc0/processor/decode1_0/r[decode][unit][1]_i_1/O
                         net (fo=160, routed)         1.714    12.509    soc0/processor/decode1_0/r[stop_mark]
    SLICE_X32Y58         FDRE                                         r  soc0/processor/decode1_0/r_reg[nia][55]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           1.162    21.162    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10417, routed)       1.519    17.088    soc0/processor/decode1_0/clk_out1
    SLICE_X32Y58         FDRE                                         r  soc0/processor/decode1_0/r_reg[nia][55]/C
                         clock pessimism              0.417    17.504    
                         clock uncertainty           -0.084    17.421    
    SLICE_X32Y58         FDRE (Setup_fdre_C_CE)      -0.205    17.216    soc0/processor/decode1_0/r_reg[nia][55]
  -------------------------------------------------------------------
                         required time                         17.216    
                         arrival time                         -12.509    
  -------------------------------------------------------------------
                         slack                                  4.707    

Slack (MET) :             4.707ns  (required time - arrival time)
  Source:                 soc0/processor/loadstore1_0/r3_reg[state][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc0/processor/decode1_0/r_reg[nia][56]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.716ns  (logic 2.740ns (18.619%)  route 11.976ns (81.381%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT4=1 LUT6=12)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.912ns = ( 17.088 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.207ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10417, routed)       1.814    -2.207    soc0/processor/loadstore1_0/clk_out1
    SLICE_X33Y41         FDRE                                         r  soc0/processor/loadstore1_0/r3_reg[state][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.751 r  soc0/processor/loadstore1_0/r3_reg[state][0]/Q
                         net (fo=22, routed)          1.367    -0.384    soc0/processor/loadstore1_0/r2_reg[wait_mmu]_0[0]
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.150    -0.234 r  soc0/processor/loadstore1_0/r3[interrupt]_i_2/O
                         net (fo=6, routed)           0.488     0.254    soc0/processor/loadstore1_0/r3[interrupt]_i_2_n_0
    SLICE_X29Y42         LUT6 (Prop_lut6_I2_O)        0.326     0.580 r  soc0/processor/loadstore1_0/r3[interrupt]_i_1/O
                         net (fo=12, routed)          0.618     1.197    soc0/processor/loadstore1_0/r3in[interrupt]
    SLICE_X32Y40         LUT6 (Prop_lut6_I0_O)        0.124     1.321 r  soc0/processor/loadstore1_0/l1_log.log_data[9]_i_2/O
                         net (fo=6, routed)           0.454     1.776    soc0/processor/loadstore1_0/l1_log.log_data[9]_i_2_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I0_O)        0.124     1.900 f  soc0/processor/loadstore1_0/l1_log.log_data[9]_i_1/O
                         net (fo=5, routed)           0.829     2.729    soc0/processor/decode2_0/control_0/d2_log.log_data_reg[3]_3[0]
    SLICE_X53Y39         LUT6 (Prop_lut6_I5_O)        0.124     2.853 f  soc0/processor/decode2_0/control_0/r[cur_instr][oe]_i_2/O
                         net (fo=7, routed)           0.174     3.027    soc0/processor/decode2_0/decode2_busy_in
    SLICE_X53Y39         LUT6 (Prop_lut6_I0_O)        0.124     3.151 f  soc0/processor/decode2_0/r[trace_next]_i_7/O
                         net (fo=3, routed)           0.618     3.769    soc0/processor/execute1_0/divider_0/i___4_i_15_0
    SLICE_X53Y46         LUT2 (Prop_lut2_I1_O)        0.118     3.887 f  soc0/processor/execute1_0/divider_0/i___4_i_32/O
                         net (fo=2, routed)           0.309     4.196    soc0/processor/execute1_0/pmu_0/r_reg[e][valid]
    SLICE_X53Y47         LUT6 (Prop_lut6_I0_O)        0.326     4.522 f  soc0/processor/execute1_0/pmu_0/m00_i_75/O
                         net (fo=164, routed)         1.163     5.684    soc0/processor/execute1_0/pmu_0/DI[0]
    SLICE_X68Y45         LUT6 (Prop_lut6_I0_O)        0.124     5.808 r  soc0/processor/execute1_0/pmu_0/r[e][valid]_i_1/O
                         net (fo=7, routed)           0.632     6.440    soc0/processor/execute1_0/pmu_0/r_reg[mul_finish]
    SLICE_X66Y41         LUT6 (Prop_lut6_I5_O)        0.124     6.564 r  soc0/processor/execute1_0/pmu_0/d2_log.log_data[2]_i_3/O
                         net (fo=5, routed)           1.346     7.910    soc0/processor/execute1_0/pmu_0/execute1_bypass[tag][valid]
    SLICE_X53Y29         LUT6 (Prop_lut6_I2_O)        0.124     8.034 r  soc0/processor/execute1_0/pmu_0/d2_log.log_data[1]_i_3/O
                         net (fo=4, routed)           0.790     8.824    soc0/processor/execute1_0/pmu_0/tag_regs_reg[1][reg][6]
    SLICE_X53Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.948 f  soc0/processor/execute1_0/pmu_0/d2_log.log_data[3]_i_4/O
                         net (fo=1, routed)           0.452     9.400    soc0/processor/decode2_0/control_0/d2_log.log_data_reg[3]_1
    SLICE_X54Y30         LUT6 (Prop_lut6_I3_O)        0.124     9.524 f  soc0/processor/decode2_0/control_0/d2_log.log_data[3]_i_2/O
                         net (fo=1, routed)           0.429     9.953    soc0/processor/decode2_0/control_0/d2_log.log_data[3]_i_2_n_0
    SLICE_X53Y32         LUT6 (Prop_lut6_I4_O)        0.124    10.077 f  soc0/processor/decode2_0/control_0/d2_log.log_data[3]_i_1/O
                         net (fo=4, routed)           0.594    10.671    soc0/processor/decode1_0/decode1_stall_in
    SLICE_X51Y32         LUT4 (Prop_lut4_I1_O)        0.124    10.795 r  soc0/processor/decode1_0/r[decode][unit][1]_i_1/O
                         net (fo=160, routed)         1.714    12.509    soc0/processor/decode1_0/r[stop_mark]
    SLICE_X32Y58         FDRE                                         r  soc0/processor/decode1_0/r_reg[nia][56]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           1.162    21.162    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10417, routed)       1.519    17.088    soc0/processor/decode1_0/clk_out1
    SLICE_X32Y58         FDRE                                         r  soc0/processor/decode1_0/r_reg[nia][56]/C
                         clock pessimism              0.417    17.504    
                         clock uncertainty           -0.084    17.421    
    SLICE_X32Y58         FDRE (Setup_fdre_C_CE)      -0.205    17.216    soc0/processor/decode1_0/r_reg[nia][56]
  -------------------------------------------------------------------
                         required time                         17.216    
                         arrival time                         -12.509    
  -------------------------------------------------------------------
                         slack                                  4.707    

Slack (MET) :             4.707ns  (required time - arrival time)
  Source:                 soc0/processor/loadstore1_0/r3_reg[state][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc0/processor/decode1_0/r_reg[nia][57]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.716ns  (logic 2.740ns (18.619%)  route 11.976ns (81.381%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT4=1 LUT6=12)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.912ns = ( 17.088 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.207ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10417, routed)       1.814    -2.207    soc0/processor/loadstore1_0/clk_out1
    SLICE_X33Y41         FDRE                                         r  soc0/processor/loadstore1_0/r3_reg[state][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.751 r  soc0/processor/loadstore1_0/r3_reg[state][0]/Q
                         net (fo=22, routed)          1.367    -0.384    soc0/processor/loadstore1_0/r2_reg[wait_mmu]_0[0]
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.150    -0.234 r  soc0/processor/loadstore1_0/r3[interrupt]_i_2/O
                         net (fo=6, routed)           0.488     0.254    soc0/processor/loadstore1_0/r3[interrupt]_i_2_n_0
    SLICE_X29Y42         LUT6 (Prop_lut6_I2_O)        0.326     0.580 r  soc0/processor/loadstore1_0/r3[interrupt]_i_1/O
                         net (fo=12, routed)          0.618     1.197    soc0/processor/loadstore1_0/r3in[interrupt]
    SLICE_X32Y40         LUT6 (Prop_lut6_I0_O)        0.124     1.321 r  soc0/processor/loadstore1_0/l1_log.log_data[9]_i_2/O
                         net (fo=6, routed)           0.454     1.776    soc0/processor/loadstore1_0/l1_log.log_data[9]_i_2_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I0_O)        0.124     1.900 f  soc0/processor/loadstore1_0/l1_log.log_data[9]_i_1/O
                         net (fo=5, routed)           0.829     2.729    soc0/processor/decode2_0/control_0/d2_log.log_data_reg[3]_3[0]
    SLICE_X53Y39         LUT6 (Prop_lut6_I5_O)        0.124     2.853 f  soc0/processor/decode2_0/control_0/r[cur_instr][oe]_i_2/O
                         net (fo=7, routed)           0.174     3.027    soc0/processor/decode2_0/decode2_busy_in
    SLICE_X53Y39         LUT6 (Prop_lut6_I0_O)        0.124     3.151 f  soc0/processor/decode2_0/r[trace_next]_i_7/O
                         net (fo=3, routed)           0.618     3.769    soc0/processor/execute1_0/divider_0/i___4_i_15_0
    SLICE_X53Y46         LUT2 (Prop_lut2_I1_O)        0.118     3.887 f  soc0/processor/execute1_0/divider_0/i___4_i_32/O
                         net (fo=2, routed)           0.309     4.196    soc0/processor/execute1_0/pmu_0/r_reg[e][valid]
    SLICE_X53Y47         LUT6 (Prop_lut6_I0_O)        0.326     4.522 f  soc0/processor/execute1_0/pmu_0/m00_i_75/O
                         net (fo=164, routed)         1.163     5.684    soc0/processor/execute1_0/pmu_0/DI[0]
    SLICE_X68Y45         LUT6 (Prop_lut6_I0_O)        0.124     5.808 r  soc0/processor/execute1_0/pmu_0/r[e][valid]_i_1/O
                         net (fo=7, routed)           0.632     6.440    soc0/processor/execute1_0/pmu_0/r_reg[mul_finish]
    SLICE_X66Y41         LUT6 (Prop_lut6_I5_O)        0.124     6.564 r  soc0/processor/execute1_0/pmu_0/d2_log.log_data[2]_i_3/O
                         net (fo=5, routed)           1.346     7.910    soc0/processor/execute1_0/pmu_0/execute1_bypass[tag][valid]
    SLICE_X53Y29         LUT6 (Prop_lut6_I2_O)        0.124     8.034 r  soc0/processor/execute1_0/pmu_0/d2_log.log_data[1]_i_3/O
                         net (fo=4, routed)           0.790     8.824    soc0/processor/execute1_0/pmu_0/tag_regs_reg[1][reg][6]
    SLICE_X53Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.948 f  soc0/processor/execute1_0/pmu_0/d2_log.log_data[3]_i_4/O
                         net (fo=1, routed)           0.452     9.400    soc0/processor/decode2_0/control_0/d2_log.log_data_reg[3]_1
    SLICE_X54Y30         LUT6 (Prop_lut6_I3_O)        0.124     9.524 f  soc0/processor/decode2_0/control_0/d2_log.log_data[3]_i_2/O
                         net (fo=1, routed)           0.429     9.953    soc0/processor/decode2_0/control_0/d2_log.log_data[3]_i_2_n_0
    SLICE_X53Y32         LUT6 (Prop_lut6_I4_O)        0.124    10.077 f  soc0/processor/decode2_0/control_0/d2_log.log_data[3]_i_1/O
                         net (fo=4, routed)           0.594    10.671    soc0/processor/decode1_0/decode1_stall_in
    SLICE_X51Y32         LUT4 (Prop_lut4_I1_O)        0.124    10.795 r  soc0/processor/decode1_0/r[decode][unit][1]_i_1/O
                         net (fo=160, routed)         1.714    12.509    soc0/processor/decode1_0/r[stop_mark]
    SLICE_X32Y58         FDRE                                         r  soc0/processor/decode1_0/r_reg[nia][57]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           1.162    21.162    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10417, routed)       1.519    17.088    soc0/processor/decode1_0/clk_out1
    SLICE_X32Y58         FDRE                                         r  soc0/processor/decode1_0/r_reg[nia][57]/C
                         clock pessimism              0.417    17.504    
                         clock uncertainty           -0.084    17.421    
    SLICE_X32Y58         FDRE (Setup_fdre_C_CE)      -0.205    17.216    soc0/processor/decode1_0/r_reg[nia][57]
  -------------------------------------------------------------------
                         required time                         17.216    
                         arrival time                         -12.509    
  -------------------------------------------------------------------
                         slack                                  4.707    

Slack (MET) :             4.707ns  (required time - arrival time)
  Source:                 soc0/processor/loadstore1_0/r3_reg[state][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc0/processor/decode1_0/r_reg[nia][60]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.716ns  (logic 2.740ns (18.619%)  route 11.976ns (81.381%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT4=1 LUT6=12)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.912ns = ( 17.088 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.207ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           1.233     1.233    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10417, routed)       1.814    -2.207    soc0/processor/loadstore1_0/clk_out1
    SLICE_X33Y41         FDRE                                         r  soc0/processor/loadstore1_0/r3_reg[state][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.456    -1.751 r  soc0/processor/loadstore1_0/r3_reg[state][0]/Q
                         net (fo=22, routed)          1.367    -0.384    soc0/processor/loadstore1_0/r2_reg[wait_mmu]_0[0]
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.150    -0.234 r  soc0/processor/loadstore1_0/r3[interrupt]_i_2/O
                         net (fo=6, routed)           0.488     0.254    soc0/processor/loadstore1_0/r3[interrupt]_i_2_n_0
    SLICE_X29Y42         LUT6 (Prop_lut6_I2_O)        0.326     0.580 r  soc0/processor/loadstore1_0/r3[interrupt]_i_1/O
                         net (fo=12, routed)          0.618     1.197    soc0/processor/loadstore1_0/r3in[interrupt]
    SLICE_X32Y40         LUT6 (Prop_lut6_I0_O)        0.124     1.321 r  soc0/processor/loadstore1_0/l1_log.log_data[9]_i_2/O
                         net (fo=6, routed)           0.454     1.776    soc0/processor/loadstore1_0/l1_log.log_data[9]_i_2_n_0
    SLICE_X32Y39         LUT6 (Prop_lut6_I0_O)        0.124     1.900 f  soc0/processor/loadstore1_0/l1_log.log_data[9]_i_1/O
                         net (fo=5, routed)           0.829     2.729    soc0/processor/decode2_0/control_0/d2_log.log_data_reg[3]_3[0]
    SLICE_X53Y39         LUT6 (Prop_lut6_I5_O)        0.124     2.853 f  soc0/processor/decode2_0/control_0/r[cur_instr][oe]_i_2/O
                         net (fo=7, routed)           0.174     3.027    soc0/processor/decode2_0/decode2_busy_in
    SLICE_X53Y39         LUT6 (Prop_lut6_I0_O)        0.124     3.151 f  soc0/processor/decode2_0/r[trace_next]_i_7/O
                         net (fo=3, routed)           0.618     3.769    soc0/processor/execute1_0/divider_0/i___4_i_15_0
    SLICE_X53Y46         LUT2 (Prop_lut2_I1_O)        0.118     3.887 f  soc0/processor/execute1_0/divider_0/i___4_i_32/O
                         net (fo=2, routed)           0.309     4.196    soc0/processor/execute1_0/pmu_0/r_reg[e][valid]
    SLICE_X53Y47         LUT6 (Prop_lut6_I0_O)        0.326     4.522 f  soc0/processor/execute1_0/pmu_0/m00_i_75/O
                         net (fo=164, routed)         1.163     5.684    soc0/processor/execute1_0/pmu_0/DI[0]
    SLICE_X68Y45         LUT6 (Prop_lut6_I0_O)        0.124     5.808 r  soc0/processor/execute1_0/pmu_0/r[e][valid]_i_1/O
                         net (fo=7, routed)           0.632     6.440    soc0/processor/execute1_0/pmu_0/r_reg[mul_finish]
    SLICE_X66Y41         LUT6 (Prop_lut6_I5_O)        0.124     6.564 r  soc0/processor/execute1_0/pmu_0/d2_log.log_data[2]_i_3/O
                         net (fo=5, routed)           1.346     7.910    soc0/processor/execute1_0/pmu_0/execute1_bypass[tag][valid]
    SLICE_X53Y29         LUT6 (Prop_lut6_I2_O)        0.124     8.034 r  soc0/processor/execute1_0/pmu_0/d2_log.log_data[1]_i_3/O
                         net (fo=4, routed)           0.790     8.824    soc0/processor/execute1_0/pmu_0/tag_regs_reg[1][reg][6]
    SLICE_X53Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.948 f  soc0/processor/execute1_0/pmu_0/d2_log.log_data[3]_i_4/O
                         net (fo=1, routed)           0.452     9.400    soc0/processor/decode2_0/control_0/d2_log.log_data_reg[3]_1
    SLICE_X54Y30         LUT6 (Prop_lut6_I3_O)        0.124     9.524 f  soc0/processor/decode2_0/control_0/d2_log.log_data[3]_i_2/O
                         net (fo=1, routed)           0.429     9.953    soc0/processor/decode2_0/control_0/d2_log.log_data[3]_i_2_n_0
    SLICE_X53Y32         LUT6 (Prop_lut6_I4_O)        0.124    10.077 f  soc0/processor/decode2_0/control_0/d2_log.log_data[3]_i_1/O
                         net (fo=4, routed)           0.594    10.671    soc0/processor/decode1_0/decode1_stall_in
    SLICE_X51Y32         LUT4 (Prop_lut4_I1_O)        0.124    10.795 r  soc0/processor/decode1_0/r[decode][unit][1]_i_1/O
                         net (fo=160, routed)         1.714    12.509    soc0/processor/decode1_0/r[stop_mark]
    SLICE_X32Y58         FDRE                                         r  soc0/processor/decode1_0/r_reg[nia][60]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           1.162    21.162    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10417, routed)       1.519    17.088    soc0/processor/decode1_0/clk_out1
    SLICE_X32Y58         FDRE                                         r  soc0/processor/decode1_0/r_reg[nia][60]/C
                         clock pessimism              0.417    17.504    
                         clock uncertainty           -0.084    17.421    
    SLICE_X32Y58         FDRE (Setup_fdre_C_CE)      -0.205    17.216    soc0/processor/decode1_0/r_reg[nia][60]
  -------------------------------------------------------------------
                         required time                         17.216    
                         arrival time                         -12.509    
  -------------------------------------------------------------------
                         slack                                  4.707    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 soc0/processor/loadstore1_0/r2_reg[req][nia][19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc0/processor/loadstore1_0/r3_reg[nia][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.313%)  route 0.209ns (59.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.207ns
    Source Clock Delay      (SCD):    -0.781ns
    Clock Pessimism Removal (CPR):    -0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10417, routed)       0.632    -0.781    soc0/processor/loadstore1_0/clk_out1
    SLICE_X51Y48         FDRE                                         r  soc0/processor/loadstore1_0/r2_reg[req][nia][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.640 r  soc0/processor/loadstore1_0/r2_reg[req][nia][19]/Q
                         net (fo=1, routed)           0.209    -0.432    soc0/processor/loadstore1_0/r2_reg[req][nia][19]
    SLICE_X53Y46         FDRE                                         r  soc0/processor/loadstore1_0/r3_reg[nia][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10417, routed)       0.904    -1.207    soc0/processor/loadstore1_0/clk_out1
    SLICE_X53Y46         FDRE                                         r  soc0/processor/loadstore1_0/r3_reg[nia][19]/C
                         clock pessimism              0.688    -0.518    
    SLICE_X53Y46         FDRE (Hold_fdre_C_D)         0.070    -0.448    soc0/processor/loadstore1_0/r3_reg[nia][19]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.432    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 soc0/processor/icache_0/r_reg[store_index][0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc0/processor/icache_0/cache_tags_reg_r1_0_63_31_31/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.221%)  route 0.219ns (60.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.211ns
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10417, routed)       0.628    -0.785    soc0/processor/icache_0/clk_out1
    SLICE_X15Y24         FDRE                                         r  soc0/processor/icache_0/r_reg[store_index][0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.644 r  soc0/processor/icache_0/r_reg[store_index][0]_rep/Q
                         net (fo=271, routed)         0.219    -0.426    soc0/processor/icache_0/cache_tags_reg_r1_0_63_31_31/A0
    SLICE_X14Y24         RAMD64E                                      r  soc0/processor/icache_0/cache_tags_reg_r1_0_63_31_31/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10417, routed)       0.900    -1.211    soc0/processor/icache_0/cache_tags_reg_r1_0_63_31_31/WCLK
    SLICE_X14Y24         RAMD64E                                      r  soc0/processor/icache_0/cache_tags_reg_r1_0_63_31_31/DP/CLK
                         clock pessimism              0.439    -0.772    
    SLICE_X14Y24         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.462    soc0/processor/icache_0/cache_tags_reg_r1_0_63_31_31/DP
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.426    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 soc0/processor/icache_0/r_reg[store_index][0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc0/processor/icache_0/cache_tags_reg_r1_0_63_31_31/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.221%)  route 0.219ns (60.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.211ns
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10417, routed)       0.628    -0.785    soc0/processor/icache_0/clk_out1
    SLICE_X15Y24         FDRE                                         r  soc0/processor/icache_0/r_reg[store_index][0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.644 r  soc0/processor/icache_0/r_reg[store_index][0]_rep/Q
                         net (fo=271, routed)         0.219    -0.426    soc0/processor/icache_0/cache_tags_reg_r1_0_63_31_31/A0
    SLICE_X14Y24         RAMD64E                                      r  soc0/processor/icache_0/cache_tags_reg_r1_0_63_31_31/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10417, routed)       0.900    -1.211    soc0/processor/icache_0/cache_tags_reg_r1_0_63_31_31/WCLK
    SLICE_X14Y24         RAMD64E                                      r  soc0/processor/icache_0/cache_tags_reg_r1_0_63_31_31/SP/CLK
                         clock pessimism              0.439    -0.772    
    SLICE_X14Y24         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.462    soc0/processor/icache_0/cache_tags_reg_r1_0_63_31_31/SP
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.426    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 soc0/processor/icache_0/r_reg[store_index][0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc0/processor/icache_0/cache_tags_reg_r1_0_63_32_32/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.221%)  route 0.219ns (60.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.211ns
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10417, routed)       0.628    -0.785    soc0/processor/icache_0/clk_out1
    SLICE_X15Y24         FDRE                                         r  soc0/processor/icache_0/r_reg[store_index][0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.644 r  soc0/processor/icache_0/r_reg[store_index][0]_rep/Q
                         net (fo=271, routed)         0.219    -0.426    soc0/processor/icache_0/cache_tags_reg_r1_0_63_32_32/A0
    SLICE_X14Y24         RAMD64E                                      r  soc0/processor/icache_0/cache_tags_reg_r1_0_63_32_32/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10417, routed)       0.900    -1.211    soc0/processor/icache_0/cache_tags_reg_r1_0_63_32_32/WCLK
    SLICE_X14Y24         RAMD64E                                      r  soc0/processor/icache_0/cache_tags_reg_r1_0_63_32_32/DP/CLK
                         clock pessimism              0.439    -0.772    
    SLICE_X14Y24         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.462    soc0/processor/icache_0/cache_tags_reg_r1_0_63_32_32/DP
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.426    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 soc0/processor/icache_0/r_reg[store_index][0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc0/processor/icache_0/cache_tags_reg_r1_0_63_32_32/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.221%)  route 0.219ns (60.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.211ns
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10417, routed)       0.628    -0.785    soc0/processor/icache_0/clk_out1
    SLICE_X15Y24         FDRE                                         r  soc0/processor/icache_0/r_reg[store_index][0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.644 r  soc0/processor/icache_0/r_reg[store_index][0]_rep/Q
                         net (fo=271, routed)         0.219    -0.426    soc0/processor/icache_0/cache_tags_reg_r1_0_63_32_32/A0
    SLICE_X14Y24         RAMD64E                                      r  soc0/processor/icache_0/cache_tags_reg_r1_0_63_32_32/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10417, routed)       0.900    -1.211    soc0/processor/icache_0/cache_tags_reg_r1_0_63_32_32/WCLK
    SLICE_X14Y24         RAMD64E                                      r  soc0/processor/icache_0/cache_tags_reg_r1_0_63_32_32/SP/CLK
                         clock pessimism              0.439    -0.772    
    SLICE_X14Y24         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.462    soc0/processor/icache_0/cache_tags_reg_r1_0_63_32_32/SP
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.426    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 soc0/processor/loadstore1_0/r2_reg[req][nia][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc0/processor/loadstore1_0/r3_reg[nia][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.367%)  route 0.208ns (59.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.207ns
    Source Clock Delay      (SCD):    -0.781ns
    Clock Pessimism Removal (CPR):    -0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10417, routed)       0.632    -0.781    soc0/processor/loadstore1_0/clk_out1
    SLICE_X51Y48         FDRE                                         r  soc0/processor/loadstore1_0/r2_reg[req][nia][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.640 r  soc0/processor/loadstore1_0/r2_reg[req][nia][16]/Q
                         net (fo=1, routed)           0.208    -0.432    soc0/processor/loadstore1_0/r2_reg[req][nia][16]
    SLICE_X53Y46         FDRE                                         r  soc0/processor/loadstore1_0/r3_reg[nia][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10417, routed)       0.904    -1.207    soc0/processor/loadstore1_0/clk_out1
    SLICE_X53Y46         FDRE                                         r  soc0/processor/loadstore1_0/r3_reg[nia][16]/C
                         clock pessimism              0.688    -0.518    
    SLICE_X53Y46         FDRE (Hold_fdre_C_D)         0.047    -0.471    soc0/processor/loadstore1_0/r3_reg[nia][16]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.432    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 soc0/processor/loadstore1_0/r2_reg[req][nia][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc0/processor/loadstore1_0/r3_reg[nia][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.570%)  route 0.234ns (62.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.207ns
    Source Clock Delay      (SCD):    -0.784ns
    Clock Pessimism Removal (CPR):    -0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10417, routed)       0.629    -0.784    soc0/processor/loadstore1_0/clk_out1
    SLICE_X51Y39         FDRE                                         r  soc0/processor/loadstore1_0/r2_reg[req][nia][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.643 r  soc0/processor/loadstore1_0/r2_reg[req][nia][11]/Q
                         net (fo=1, routed)           0.234    -0.409    soc0/processor/loadstore1_0/r2_reg[req][nia][11]
    SLICE_X53Y46         FDRE                                         r  soc0/processor/loadstore1_0/r3_reg[nia][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10417, routed)       0.904    -1.207    soc0/processor/loadstore1_0/clk_out1
    SLICE_X53Y46         FDRE                                         r  soc0/processor/loadstore1_0/r3_reg[nia][11]/C
                         clock pessimism              0.688    -0.518    
    SLICE_X53Y46         FDRE (Hold_fdre_C_D)         0.070    -0.448    soc0/processor/loadstore1_0/r3_reg[nia][11]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 soc0/processor/loadstore1_0/r1_reg[req][nia][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc0/processor/loadstore1_0/r2_reg[req][nia][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.297%)  route 0.218ns (60.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.210ns
    Source Clock Delay      (SCD):    -0.788ns
    Clock Pessimism Removal (CPR):    -0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10417, routed)       0.625    -0.788    soc0/processor/loadstore1_0/clk_out1
    SLICE_X52Y33         FDRE                                         r  soc0/processor/loadstore1_0/r1_reg[req][nia][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.647 r  soc0/processor/loadstore1_0/r1_reg[req][nia][8]/Q
                         net (fo=1, routed)           0.218    -0.429    soc0/processor/loadstore1_0/r1_reg[req][nia][8]
    SLICE_X47Y34         FDRE                                         r  soc0/processor/loadstore1_0/r2_reg[req][nia][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10417, routed)       0.901    -1.210    soc0/processor/loadstore1_0/clk_out1
    SLICE_X47Y34         FDRE                                         r  soc0/processor/loadstore1_0/r2_reg[req][nia][8]/C
                         clock pessimism              0.688    -0.521    
    SLICE_X47Y34         FDRE (Hold_fdre_C_D)         0.047    -0.474    soc0/processor/loadstore1_0/r2_reg[req][nia][8]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.429    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 soc0/processor/decode1_0/r_reg[nia][28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc0/processor/decode2_0/r_reg[e][nia][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.130%)  route 0.249ns (63.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.207ns
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    -0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10417, routed)       0.634    -0.779    soc0/processor/decode1_0/clk_out1
    SLICE_X41Y45         FDRE                                         r  soc0/processor/decode1_0/r_reg[nia][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.638 r  soc0/processor/decode1_0/r_reg[nia][28]/Q
                         net (fo=2, routed)           0.249    -0.389    soc0/processor/decode2_0/r_reg[e][nia][63]_3[22]
    SLICE_X53Y45         FDRE                                         r  soc0/processor/decode2_0/r_reg[e][nia][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10417, routed)       0.904    -1.207    soc0/processor/decode2_0/clk_out1
    SLICE_X53Y45         FDRE                                         r  soc0/processor/decode2_0/r_reg[e][nia][28]/C
                         clock pessimism              0.688    -0.518    
    SLICE_X53Y45         FDRE (Hold_fdre_C_D)         0.075    -0.443    soc0/processor/decode2_0/r_reg[e][nia][28]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.389    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 soc0/processor/icache_0/r_reg[store_tag][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc0/processor/icache_0/cache_tags_reg_r1_0_63_31_31/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.741%)  route 0.070ns (33.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.211ns
    Source Clock Delay      (SCD):    -0.785ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10417, routed)       0.628    -0.785    soc0/processor/icache_0/clk_out1
    SLICE_X15Y24         FDRE                                         r  soc0/processor/icache_0/r_reg[store_tag][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.644 r  soc0/processor/icache_0/r_reg[store_tag][31]/Q
                         net (fo=8, routed)           0.070    -0.574    soc0/processor/icache_0/cache_tags_reg_r1_0_63_31_31/D
    SLICE_X14Y24         RAMD64E                                      r  soc0/processor/icache_0/cache_tags_reg_r1_0_63_31_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  ext_clk_IBUF_inst/O
                         net (fo=9, routed)           0.480     0.480    clkgen/pll/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    clkgen/pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  clkgen/pll/inst/clkout1_buf/O
                         net (fo=10417, routed)       0.900    -1.211    soc0/processor/icache_0/cache_tags_reg_r1_0_63_31_31/WCLK
    SLICE_X14Y24         RAMD64E                                      r  soc0/processor/icache_0/cache_tags_reg_r1_0_63_31_31/SP/CLK
                         clock pessimism              0.439    -0.772    
    SLICE_X14Y24         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.628    soc0/processor/icache_0/cache_tags_reg_r1_0_63_31_31/SP
  -------------------------------------------------------------------
                         required time                          0.628    
                         arrival time                          -0.574    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clkgen/pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y4      soc0/bram0/ram_0/memory_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y5      soc0/bram0/ram_0/memory_reg_bram_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y4      soc0/bram0/ram_0/memory_reg_bram_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y5      soc0/bram0/ram_0/memory_reg_bram_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y6      soc0/processor/dcache_0/rams[0].way/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y6      soc0/processor/dcache_0/rams[0].way/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y7      soc0/processor/dcache_0/rams[1].way/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y7      soc0/processor/dcache_0/rams[1].way/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y6      soc0/processor/debug_0/maybe_log.log_array_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y6      soc0/processor/debug_0/maybe_log.log_array_reg_0/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clkgen/pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y35     soc0/processor/dcache_0/cache_tags_reg_r1_0_63_0_0/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y35     soc0/processor/dcache_0/cache_tags_reg_r1_0_63_0_0/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y35     soc0/processor/dcache_0/cache_tags_reg_r1_0_63_0_0/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y35     soc0/processor/dcache_0/cache_tags_reg_r1_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y35     soc0/processor/dcache_0/cache_tags_reg_r1_0_63_10_10/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y35     soc0/processor/dcache_0/cache_tags_reg_r1_0_63_10_10/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y35     soc0/processor/dcache_0/cache_tags_reg_r1_0_63_10_10/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y35     soc0/processor/dcache_0/cache_tags_reg_r1_0_63_10_10/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X12Y39     soc0/processor/dcache_0/cache_tags_reg_r1_0_63_11_11/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X12Y39     soc0/processor/dcache_0/cache_tags_reg_r1_0_63_11_11/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y35     soc0/processor/dcache_0/cache_tags_reg_r1_0_63_0_0/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y35     soc0/processor/dcache_0/cache_tags_reg_r1_0_63_0_0/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y35     soc0/processor/dcache_0/cache_tags_reg_r1_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y35     soc0/processor/dcache_0/cache_tags_reg_r1_0_63_0_0/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y35     soc0/processor/dcache_0/cache_tags_reg_r1_0_63_10_10/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y35     soc0/processor/dcache_0/cache_tags_reg_r1_0_63_10_10/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y35     soc0/processor/dcache_0/cache_tags_reg_r1_0_63_10_10/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y35     soc0/processor/dcache_0/cache_tags_reg_r1_0_63_10_10/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X12Y39     soc0/processor/dcache_0/cache_tags_reg_r1_0_63_11_11/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X12Y39     soc0/processor/dcache_0/cache_tags_reg_r1_0_63_11_11/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkgen/pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clkgen/pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkgen/pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkgen/pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkgen/pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clkgen/pll/inst/mmcm_adv_inst/CLKFBOUT



