<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM8 Device Headers: /home/georg/Ã–ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8l10x/STM8L10x.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM8 Device Headers
   </div>
   <div id="projectbrief">Open source device headers for the STM8 microcontroller family</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('_s_t_m8_l10x_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">STM8L10x.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="_s_t_m8_l10x_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/** \addtogroup STM8L10X</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *  @{</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;</div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">/*-------------------------------------------------------------------------</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">  STM8L10x.h - Register Declarations for STM8L10x families</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">  Copyright (C) 2019, Georg Icking-Konert</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">  This library is free software: you can redistribute it and/or modify</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">  it under the terms of the GNU General Public License as published by</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">  the Free Software Foundation, either version 3 of the License, or</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">  (at your option) any later version.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">  This library is distributed in the hope that it will be useful,</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">  but WITHOUT ANY WARRANTY; without even the implied warranty of</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">  GNU General Public License for more details.</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">  You should have received a copy of the GNU General Public License</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">  along with this program. If not, see &lt;https://www.gnu.org/licenses/&gt;.</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">  As a special exception, if you link this library with other files</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">  to produce an executable, this library does not by itself cause the</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">  resulting executable to be covered by the GNU General Public License.</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">  This exception does not however invalidate any other reasons why the</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">  executable file might be covered by the GNU General Public License.</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">-------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">/*-----------------------------------------------------------------------------</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">    MODULE DEFINITION FOR MULTIPLE INCLUSION</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">-----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#ifndef STM8L10X_H</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#define STM8L10X_H</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">/* Check the used compiler */</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#if defined(__CSMC__)</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">  #define _COSMIC_</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#elif defined(__RCST7__)</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">  #define _RAISONANCE_</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#elif defined(__ICCSTM8__)</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">  #define _IAR_</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#elif defined(__SDCC)</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">  #define _SDCC_</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">  #define SDCC_VERSION (__SDCC_VERSION_MAJOR * 10000 \</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">                      + __SDCC_VERSION_MINOR * 100 \</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">                      + __SDCC_VERSION_PATCH)</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">  #error in &#39;STM8L10x.h&#39;: compiler not supported</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">/*-----------------------------------------------------------------------------</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">    MEMORY WIDTH</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">-----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">// if memory sizes [B] are not given, assume smallest available in family</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#if !defined(STM8_PFLASH_SIZE)</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">  #warning undefined STM8_PFLASH_SIZE, assume minimum</span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gae434ded5dc5380cb8376cae09b4c50c5">   60</a></span>&#160;<span class="preprocessor">  #define STM8_PFLASH_SIZE      2048          </span><span class="comment">///&lt; size of program flash [B]</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment"></span>#endif</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#if !defined(STM8_RAM_SIZE)</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">  #warning undefined STM8_RAM_SIZE, assume minimum</span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga4cef0ed61357dad5110c8f4e1a71fc75">   64</a></span>&#160;<span class="preprocessor">  #define STM8_RAM_SIZE         1536          </span><span class="comment">///&lt; size of RAM [B]</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment"></span>#endif</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#if !defined(STM8_EEPROM_SIZE)</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">  #warning undefined STM8_EEPROM_SIZE, assume minimum</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaa4c6ddd97edd039f03f5dd7184179846">   68</a></span>&#160;<span class="preprocessor">  #define STM8_EEPROM_SIZE      0             </span><span class="comment">///&lt; size of data EEPROM [B]</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment"></span>#endif</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">// memory start / end addresses</span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaa4311d8e88619f08acaa5b8b556487cf">   72</a></span>&#160;<span class="preprocessor">#define STM8_PFLASH_START       0x8000                                      </span><span class="comment">///&lt; first address in program flash</span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga5590f8d60881132116ba80404493d5b8">   73</a></span>&#160;<span class="comment"></span>#define STM8_PFLASH_END         (STM8_PFLASH_START + STM8_PFLASH_SIZE - 1)  <span class="comment">///&lt; last address in program flash</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga5cd3410d769c6cdceddc07de03d90481">   74</a></span>&#160;<span class="comment"></span>#define STM8_RAM_START          0x0000                                      <span class="comment">///&lt; first address in RAM</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga183be28d601434fa87e13b03b8f062a3">   75</a></span>&#160;<span class="comment"></span>#define STM8_RAM_END            (STM8_RAM_START + STM8_RAM_SIZE - 1)        <span class="comment">///&lt; last address in RAM</span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga30a13026c4f9ac4f6002961283890245">   76</a></span>&#160;<span class="comment"></span>#define STM8_EEPROM_END         0x9FFF                                      <span class="comment">///&lt; last address in EEPROM</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga84b778a23f09a07361e2f95160db6f7f">   77</a></span>&#160;<span class="comment"></span>#define STM8_EEPROM_START       (STM8_EEPROM_END - STM8_EEPROM_SIZE + 1)    <span class="comment">///&lt; first address in EEPROM (part of P-flash, configure via option byte)</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">// address space width (&gt;32kB flash exceeds 16bit, as flash starts at 0x8000)</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#if (STM8_PFLASH_END &lt;= 0xFFFF)</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gab69180e63aeb3ba766d253dac3665dd7">   81</a></span>&#160;<span class="preprocessor">  #define STM8_ADDR_WIDTH       16            </span><span class="comment">///&lt; width of address space</span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga20f1e303fb20029fec7158f951171d0d">   82</a></span>&#160;<span class="comment"></span>  #define STM8_MEM_POINTER_T    uint16_t      <span class="comment">///&lt; address variable type</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment"></span>#else</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">  #define STM8_ADDR_WIDTH       32            </span><span class="comment">///&lt; width of address space</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment"></span>  #define STM8_MEM_POINTER_T    uint32_t      <span class="comment">///&lt; address variable type</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment"></span>#endif</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">/*-----------------------------------------------------------------------------</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">    COMPILER SPECIFIC SETTINGS</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">-----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">// Cosmic compiler</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#if defined(_COSMIC_)</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  <span class="comment">// macros to unify ISR declaration and implementation</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">  #define ISR_HANDLER(func,irq)  @far @interrupt void func(void)      </span><span class="comment">///&lt; handler for interrupt service routine</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment"></span>  #define ISR_HANDLER_TRAP(func) void @far @interrupt func(void)      <span class="comment">///&lt; handler for trap service routine</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  <span class="comment">// common assembler instructions</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">  #define NOP()                  _asm(&quot;nop&quot;)                          </span><span class="comment">///&lt; perform a nop() operation (=minimum delay)</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment"></span>  #define DISABLE_INTERRUPTS()   _asm(&quot;sim&quot;)                          <span class="comment">///&lt; disable interrupt handling</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment"></span>  #define ENABLE_INTERRUPTS()    _asm(&quot;rim&quot;)                          <span class="comment">///&lt; enable interrupt handling</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment"></span>  #define TRIGGER_TRAP           _asm(&quot;trap&quot;)                         <span class="comment">///&lt; trigger a trap (=soft interrupt) e.g. for EMC robustness (see AN1015)</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment"></span>  #define WAIT_FOR_INTERRUPT()   _asm(&quot;wfi&quot;)                          <span class="comment">///&lt; stop code execution and wait for interrupt</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment"></span>  #define ENTER_HALT()           _asm(&quot;halt&quot;)                         <span class="comment">///&lt; put controller to HALT mode</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment"></span>  #define SW_RESET()             (_IWDG_KR = _IWDG_KR_KEY_ENABLE)     <span class="comment">///&lt; reset controller via IWDG module (WWDG not implemented)</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  <span class="comment">// data type in bit fields</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">  #define _BITS                  unsigned int                         </span><span class="comment">///&lt; data type in bit structs (follow C90 standard)</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">// Raisonance Compiler</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#elif defined(_RAISONANCE_)</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  <span class="comment">// include intrinsic functions</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">  #include &lt;intrins.h&gt;</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  <span class="comment">// macros to unify ISR declaration and implementation</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">  #define ISR_HANDLER(func,irq)  void func(void) interrupt irq        </span><span class="comment">///&lt; handler for interrupt service routine</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment"></span>  #define ISR_HANDLER_TRAP(func) void func(void) trap                 <span class="comment">///&lt; handler for trap service routine</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  <span class="comment">// common assembler instructions</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">  #define NOP()                  _nop_()                              </span><span class="comment">///&lt; perform a nop() operation (=minimum delay)</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment"></span>  #define DISABLE_INTERRUPTS()   _sim_()                              <span class="comment">///&lt; disable interrupt handling</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment"></span>  #define ENABLE_INTERRUPTS()    _rim_()                              <span class="comment">///&lt; enable interrupt handling</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment"></span>  #define TRIGGER_TRAP           _trap_()                             <span class="comment">///&lt; trigger a trap (=soft interrupt) e.g. for EMC robustness (see AN1015)</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment"></span>  #define WAIT_FOR_INTERRUPT()   _wfi_()                              <span class="comment">///&lt; stop code execution and wait for interrupt</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment"></span>  #define ENTER_HALT()           _halt_()                             <span class="comment">///&lt; put controller to HALT mode</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment"></span>  #define SW_RESET()             (_IWDG_KR = _IWDG_KR_KEY_ENABLE)     <span class="comment">///&lt; reset controller via IWDG module (WWDG not implemented)</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  <span class="comment">// data type in bit fields</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">  #define _BITS                  unsigned int                         </span><span class="comment">///&lt; data type in bit structs (follow C90 standard)</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">// IAR Compiler</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#elif defined(_IAR_)</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  <span class="comment">// include intrinsic functions</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">  #include &lt;intrinsics.h&gt;</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  <span class="comment">// macros to unify ISR declaration and implementation</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">  #define ISR_HANDLER(func,irq)  __interrupt void func(void)          </span><span class="comment">///&lt; handler for interrupt service routine</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment"></span>  //#define ISR_HANDLER_TRAP(func) void func(void) trap                 <span class="comment">///&lt; handler for trap service routine</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;  <span class="comment">// common assembler instructions</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">  #define NOP()                  __no_operation()                     </span><span class="comment">///&lt; perform a nop() operation (=minimum delay)</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment"></span>  #define DISABLE_INTERRUPTS()   __disable_interrupt()                <span class="comment">///&lt; disable interrupt handling</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment"></span>  #define ENABLE_INTERRUPTS()    __enable_interrupt()                 <span class="comment">///&lt; enable interrupt handling</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment"></span>  #define TRIGGER_TRAP           __trap()                             <span class="comment">///&lt; trigger a trap (=soft interrupt) e.g. for EMC robustness (see AN1015)</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment"></span>  #define WAIT_FOR_INTERRUPT()   __wait_for_interrupt()               <span class="comment">///&lt; stop code execution and wait for interrupt</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment"></span>  #define ENTER_HALT()           __halt()                             <span class="comment">///&lt; put controller to HALT mode</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment"></span>  #define SW_RESET()             (_IWDG_KR = _IWDG_KR_KEY_ENABLE)     <span class="comment">///&lt; reset controller via IWDG module (WWDG not implemented)</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  <span class="comment">// data type in bit fields</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">  #define _BITS                  unsigned char                        </span><span class="comment">///&lt; data type in bit structs (deviating from C90 standard)</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">// SDCC compiler</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#elif defined(_SDCC_)</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;  <span class="comment">// macros to unify ISR declaration and implementation</span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gac71ae9e2636f338ab99462fee142ff8a">  160</a></span>&#160;<span class="preprocessor">  #define ISR_HANDLER(func,irq)   void func(void) __interrupt(irq)    </span><span class="comment">///&lt; handler for interrupt service routine</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment"></span>  #if SDCC_VERSION &gt;= 30403  // traps require &gt;=v3.4.3</div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga81cb997f3c72f8b2329819e29af6fdc5">  162</a></span>&#160;<span class="preprocessor">    #define ISR_HANDLER_TRAP(func)  void func() __trap                </span><span class="comment">///&lt; handler for trap service routine</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment"></span>  #else</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">    #error traps require SDCC &gt;=3.4.3. Please update!</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  <span class="comment">// common assembler instructions</span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gad99fda6bb7696991797c925f968234b9">  168</a></span>&#160;<span class="preprocessor">  #define NOP()                  __asm__(&quot;nop&quot;)                       </span><span class="comment">///&lt; perform a nop() operation (=minimum delay)</span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gac136489c5ba4794566532004267967f8">  169</a></span>&#160;<span class="comment"></span>  #define DISABLE_INTERRUPTS()   __asm__(&quot;sim&quot;)                       <span class="comment">///&lt; disable interrupt handling</span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga7ca2cec1256c982e354114e155314354">  170</a></span>&#160;<span class="comment"></span>  #define ENABLE_INTERRUPTS()    __asm__(&quot;rim&quot;)                       <span class="comment">///&lt; enable interrupt handling</span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaa30e473ec4a616bd5bbbe41e014203a2">  171</a></span>&#160;<span class="comment"></span>  #define TRIGGER_TRAP           __asm__(&quot;trap&quot;)                      <span class="comment">///&lt; trigger a trap (=soft interrupt) e.g. for EMC robustness (see AN1015)</span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga005ed1b077a9da0cd4b368e52054120d">  172</a></span>&#160;<span class="comment"></span>  #define WAIT_FOR_INTERRUPT()   __asm__(&quot;wfi&quot;)                       <span class="comment">///&lt; stop code execution and wait for interrupt</span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga21e7cca4a83cfcfc857a55474fceeaa4">  173</a></span>&#160;<span class="comment"></span>  #define ENTER_HALT()           __asm__(&quot;halt&quot;)                      <span class="comment">///&lt; put controller to HALT mode</span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga5f3754e033deb3bae76086aa8c9d9ac8">  174</a></span>&#160;<span class="comment"></span>  #define SW_RESET()             (_IWDG_KR = _IWDG_KR_KEY_ENABLE)     <span class="comment">///&lt; reset controller via IWDG module (WWDG not implemented)</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  <span class="comment">// data type in bit fields</span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">  177</a></span>&#160;<span class="preprocessor">  #define _BITS                  unsigned int                         </span><span class="comment">///&lt; data type in bit structs (follow C90 standard)</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">/*-----------------------------------------------------------------------------</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">    DEFINITION OF GLOBAL MACROS/#DEFINES</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">-----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">// general macros</span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">  187</a></span>&#160;<span class="preprocessor">#define _SFR(type, addr)       (*((volatile type*) (addr)))           </span><span class="comment">///&lt; peripheral register</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment"></span>#if defined(_DOXYGEN) || defined(UID_AddressBase)</div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gab5cbd1e8b1d43a2bacbc0c7a9bea375e">  189</a></span>&#160;<span class="preprocessor">  #define _UID(N)              _SFR(uint8_t,  UID_AddressBase+N)      </span><span class="comment">///&lt; read unique identifier byte N</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment"></span>#endif</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#if defined(_DOXYGEN) || defined(DEVID_AddressBase)</span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga6472466b02bdb1482aba206e4d597180">  192</a></span>&#160;<span class="preprocessor">  #define _DEVID(N)            _SFR(uint8_t,  DEVID_AddressBase+N)    </span><span class="comment">///&lt; read device identifier byte N</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment"></span>#endif</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">/*-----------------------------------------------------------------------------</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">    STANDARD DATA TYPES</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">-----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#if defined(_COSMIC_) || defined(_RAISONANCE_) || defined(_IAR_)</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  <span class="comment">// skip if already defined</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">  #ifndef INT8_MAX</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    <span class="comment">// compiler specific --&gt; If possible, use &lt;stdint.h&gt; from compiler</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    <span class="keyword">typedef</span> <span class="keywordtype">signed</span> <span class="keywordtype">long</span>     int32_t;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;    <span class="keyword">typedef</span> <span class="keywordtype">signed</span> <span class="keywordtype">short</span>    int16_t;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    <span class="keyword">typedef</span> <span class="keywordtype">signed</span> <span class="keywordtype">char</span>     int8_t;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;    <span class="keyword">typedef</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span>   uint32_t;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;    <span class="keyword">typedef</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span>  uint16_t;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    <span class="keyword">typedef</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span>   uint8_t;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    <span class="comment">// define min/max values</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">    #define   INT8_MAX      0x7f</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">    #define   INT8_MIN      (-INT8_MAX - 1)</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">    #define   UINT8_MAX     0xFF</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">    #define   UINT8_MIN     0</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">    #define   INT16_MAX     0x7fff</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">    #define   INT16_MIN     (-INT16_MAX - 1)</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">    #define   UINT16_MAX    0xFFFF</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">    #define   UINT16_MIN    0</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">    #define   INT32_MAX     0x7fffffffL</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">    #define   INT32_MIN     (-INT32_MAX - 1L)</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">    #define   UINT32_MAX    0xFFFFFFFF</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">    #define   UINT32_MIN    0</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">  #endif // INT8_MAX</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#elif defined(_SDCC_)</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;  <span class="comment">// use compiler header</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">  #include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment">/*-----------------------------------------------------------------------------</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment">    ISR Vector Table (SDCC, Raisonance, IAR)</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">    Note: IAR has an IRQ offset of +2 compared to STM8 datasheet (see below)</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment">-----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment">// reserved                       0</span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga2fa9842adeda8fdb5e6d550adbb7aaa8">  249</a></span>&#160;<span class="preprocessor">#define __FLASH_VECTOR__          1       </span><span class="comment">///&lt; irq1 - flash interrupt</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment"></span>// reserved                       2</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment">// reserved                       3</span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga1c8939b36783781bcad22591f9140724">  252</a></span>&#160;<span class="preprocessor">#define __AWU_VECTOR__            4       </span><span class="comment">///&lt; irq4 - Auto Wake Up from Halt interrupt (AWU)</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment"></span>// reserved                       5</div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga83532626326ed14f1bbda7d7a0fad37a">  254</a></span>&#160;<span class="preprocessor">#define __PORTB_VECTOR__          6       </span><span class="comment">///&lt; irq6 - External interrupt port B</span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gae699cbd2f9f65abd748948082e0de8e4">  255</a></span>&#160;<span class="comment"></span>#define __PORTD_VECTOR__          7       <span class="comment">///&lt; irq7 - External interrupt port D</span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaf6148eef019f1ea304e7dfc8bf42841a">  256</a></span>&#160;<span class="comment"></span>#define __EXTI0_VECTOR__          8       <span class="comment">///&lt; irq8 - External interrupt 0</span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gab48657a8267e692029bb17fcc87846d3">  257</a></span>&#160;<span class="comment"></span>#define __EXTI1_VECTOR__          9       <span class="comment">///&lt; irq9 - External interrupt 1</span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gac55df58e0e9ea508e1e21bf2273bafdb">  258</a></span>&#160;<span class="comment"></span>#define __EXTI2_VECTOR__          10      <span class="comment">///&lt; irq10 - External interrupt 2</span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga98d113b20d6bdfcdb9fa2874f9c0b025">  259</a></span>&#160;<span class="comment"></span>#define __EXTI3_VECTOR__          11      <span class="comment">///&lt; irq11 - External interrupt 3</span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gadd10f88f30365d08e14f88ffec0ee617">  260</a></span>&#160;<span class="comment"></span>#define __EXTI4_VECTOR__          12      <span class="comment">///&lt; irq12 - External interrupt 4</span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga83220066afab4ff333e0776eae2e99f4">  261</a></span>&#160;<span class="comment"></span>#define __EXTI5_VECTOR__          13      <span class="comment">///&lt; irq13 - External interrupt 5</span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga4fb033ae980135e18fbe319ff6f09275">  262</a></span>&#160;<span class="comment"></span>#define __EXTI6_VECTOR__          14      <span class="comment">///&lt; irq14 - External interrupt 6</span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaca4e7bd10888963c0369d23b3f35e5f3">  263</a></span>&#160;<span class="comment"></span>#define __EXTI7_VECTOR__          15      <span class="comment">///&lt; irq15 - External interrupt 7</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment"></span>// reserved                       16</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">// reserved                       17</span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gac6774b49aeb6fa02d2d3f0da866e986d">  266</a></span>&#160;<span class="preprocessor">#define __COMP_VECTOR__           18      </span><span class="comment">///&lt; irq18 - comparator interrupt</span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gad5e2d410ea9a4bb9d5089a493c02cbdc">  267</a></span>&#160;<span class="comment"></span>#define __TIM2_UPD_OVF_VECTOR__   19      <span class="comment">///&lt; irq19 - TIM2 Update/overflow/trigger/break interrupt</span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga97c4a27daf181403bfc42fb4a22d6aab">  268</a></span>&#160;<span class="comment"></span>#define __TIM2_CAPCOM_VECTOR__    20      <span class="comment">///&lt; irq20 - TIM2 Capture/Compare interrupt</span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga1bb52b427591bce91ab11ad4d683b415">  269</a></span>&#160;<span class="comment"></span>#define __TIM3_UPD_OVF_VECTOR__   21      <span class="comment">///&lt; irq21 - TIM3 Update/overflow/break interrupt</span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga2554a332f0d8e5c044b2567869e6a375">  270</a></span>&#160;<span class="comment"></span>#define __TIM3_CAPCOM_VECTOR__    22      <span class="comment">///&lt; irq22 - TIM3 Capture/Compare interrupt</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment"></span>// reserved                       23</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment">// reserved                       24</span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga00b1051199d0f0b888cc0238e57bc2ab">  273</a></span>&#160;<span class="preprocessor">#define __TIM4_UPD_VECTOR__       25      </span><span class="comment">///&lt; irq25 - TIM4 Update/trigger interrupt</span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga329ec716ed4f8b967e6144f111c133f7">  274</a></span>&#160;<span class="comment"></span>#define __SPI_VECTOR__            26      <span class="comment">///&lt; irq26 - SPI End of transfer interrupt</span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga3b9c86310b1edd3af3f87b96f6252c44">  275</a></span>&#160;<span class="comment"></span>#define __USART_TXE_VECTOR__      27      <span class="comment">///&lt; irq27 - USART send (TX empty) interrupt</span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga9004f711692a9e3a67f0d8d9b0e6e1cd">  276</a></span>&#160;<span class="comment"></span>#define __USART_RXF_VECTOR__      28      <span class="comment">///&lt; irq28 - USART receive (RX full) interrupt</span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga5f5f7f387ab84a66166d97d86313fc02">  277</a></span>&#160;<span class="comment"></span>#define __I2C_VECTOR__            19      <span class="comment">///&lt; irq29 - I2C interrupt</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment">/*-----------------------------------------------------------------------------</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment">    DEFINITION OF STM8 PERIPHERAL REGISTERS</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment">-----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment">// General purpose input/output pins (_PORTx)</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#if defined(_DOXYGEN) || defined(PORTA_AddressBase) || defined(PORTB_AddressBase) || defined(PORTC_AddressBase) || defined(PORTD_AddressBase)</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment">  /** @brief structure for controlling pins in PORT mode (_PORTx */</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment">    /** @brief Port x output data register (_PORTx_ODR) */</span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  294</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN0    : 1;    <span class="comment">///&lt; pin 0 output control</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN1    : 1;    <span class="comment">///&lt; pin 1 output control</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN2    : 1;    <span class="comment">///&lt; pin 2 output control</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN3    : 1;    <span class="comment">///&lt; pin 3 output control</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN4    : 1;    <span class="comment">///&lt; pin 4 output control</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN5    : 1;    <span class="comment">///&lt; pin 5 output control</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN6    : 1;    <span class="comment">///&lt; pin 6 output control</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN7    : 1;    <span class="comment">///&lt; pin 7 output control</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment"></span>    } ODR;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment">    /** @brief Port x input data register (_PORTx_IDR) */</span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  306</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN0    : 1;    <span class="comment">///&lt; pin 0 input control</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN1    : 1;    <span class="comment">///&lt; pin 1 input control</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN2    : 1;    <span class="comment">///&lt; pin 2 input control</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN3    : 1;    <span class="comment">///&lt; pin 3 input control</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN4    : 1;    <span class="comment">///&lt; pin 4 input control</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN5    : 1;    <span class="comment">///&lt; pin 5 input control</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN6    : 1;    <span class="comment">///&lt; pin 6 input control</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN7    : 1;    <span class="comment">///&lt; pin 7 input control</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment"></span>    } IDR;</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment">    /** @brief Port x data direction data register (_PORTx_DDR) */</span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  318</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN0    : 1;    <span class="comment">///&lt; pin 0 direction control</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN1    : 1;    <span class="comment">///&lt; pin 1 direction control</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN2    : 1;    <span class="comment">///&lt; pin 2 direction control</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN3    : 1;    <span class="comment">///&lt; pin 3 direction control</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN4    : 1;    <span class="comment">///&lt; pin 4 direction control</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN5    : 1;    <span class="comment">///&lt; pin 5 direction control</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN6    : 1;    <span class="comment">///&lt; pin 6 direction control</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN7    : 1;    <span class="comment">///&lt; pin 7 direction control</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment"></span>    } DDR;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment">    /** @brief Port x control register 1 (_PORTx_CR1) */</span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  330</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN0    : 1;    <span class="comment">///&lt; pin 0 control register 1</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN1    : 1;    <span class="comment">///&lt; pin 1 control register 1</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN2    : 1;    <span class="comment">///&lt; pin 2 control register 1</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN3    : 1;    <span class="comment">///&lt; pin 3 control register 1</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN4    : 1;    <span class="comment">///&lt; pin 4 control register 1</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN5    : 1;    <span class="comment">///&lt; pin 5 control register 1</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN6    : 1;    <span class="comment">///&lt; pin 6 control register 1</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN7    : 1;    <span class="comment">///&lt; pin 7 control register 1</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment"></span>    } CR1;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment">    /** @brief Port x control register 1 (_PORTx_CR2) */</span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  342</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN0    : 1;    <span class="comment">///&lt; pin 0 control register 2</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN1    : 1;    <span class="comment">///&lt; pin 1 control register 2</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN2    : 1;    <span class="comment">///&lt; pin 2 control register 2</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN3    : 1;    <span class="comment">///&lt; pin 3 control register 2</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN4    : 1;    <span class="comment">///&lt; pin 4 control register 2</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN5    : 1;    <span class="comment">///&lt; pin 5 control register 2</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN6    : 1;    <span class="comment">///&lt; pin 6 control register 2</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN7    : 1;    <span class="comment">///&lt; pin 7 control register 2</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment"></span>    } CR2;</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;  } <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t">_PORT_t</a>;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;  <span class="comment">/* Pointer to port A registers */</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor">  #if defined(PORTA_AddressBase)</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor">    #define _PORTA      _SFR(_PORT_t,  PORTA_AddressBase)        </span><span class="comment">///&lt; port A struct/bit access</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment"></span>    #define _PORTA_ODR  _SFR(uint8_t,  PORTA_AddressBase+0x00)   <span class="comment">///&lt; port A output register</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment"></span>    #define _PORTA_IDR  _SFR(uint8_t,  PORTA_AddressBase+0x01)   <span class="comment">///&lt; port A input register</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment"></span>    #define _PORTA_DDR  _SFR(uint8_t,  PORTA_AddressBase+0x02)   <span class="comment">///&lt; port A direction register</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment"></span>    #define _PORTA_CR1  _SFR(uint8_t,  PORTA_AddressBase+0x03)   <span class="comment">///&lt; port A control register 1</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment"></span>    #define _PORTA_CR2  _SFR(uint8_t,  PORTA_AddressBase+0x04)   <span class="comment">///&lt; port A control register 2</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="comment"></span>  #endif</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;  <span class="comment">/* Pointer to port B registers */</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor">  #if defined(PORTB_AddressBase)</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">    #define _PORTB      _SFR(_PORT_t,  PORTB_AddressBase)        </span><span class="comment">///&lt; port B struct/bit access</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment"></span>    #define _PORTB_ODR  _SFR(uint8_t,  PORTB_AddressBase+0x00)   <span class="comment">///&lt; port B output register</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment"></span>    #define _PORTB_IDR  _SFR(uint8_t,  PORTB_AddressBase+0x01)   <span class="comment">///&lt; port B input register</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment"></span>    #define _PORTB_DDR  _SFR(uint8_t,  PORTB_AddressBase+0x02)   <span class="comment">///&lt; port B direction register</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment"></span>    #define _PORTB_CR1  _SFR(uint8_t,  PORTB_AddressBase+0x03)   <span class="comment">///&lt; port B control register 1</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment"></span>    #define _PORTB_CR2  _SFR(uint8_t,  PORTB_AddressBase+0x04)   <span class="comment">///&lt; port B control register 2</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment"></span>  #endif</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;  <span class="comment">/* Pointer to port C registers */</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">  #if defined(PORTC_AddressBase)</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor">    #define _PORTC      _SFR(_PORT_t,  PORTC_AddressBase)        </span><span class="comment">///&lt; port C struct/bit access</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment"></span>    #define _PORTC_ODR  _SFR(uint8_t,  PORTC_AddressBase+0x00)   <span class="comment">///&lt; port C output register</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment"></span>    #define _PORTC_IDR  _SFR(uint8_t,  PORTC_AddressBase+0x01)   <span class="comment">///&lt; port C input register</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment"></span>    #define _PORTC_DDR  _SFR(uint8_t,  PORTC_AddressBase+0x02)   <span class="comment">///&lt; port C direction register</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment"></span>    #define _PORTC_CR1  _SFR(uint8_t,  PORTC_AddressBase+0x03)   <span class="comment">///&lt; port C control register 1</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment"></span>    #define _PORTC_CR2  _SFR(uint8_t,  PORTC_AddressBase+0x04)   <span class="comment">///&lt; port C control register 2</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="comment"></span>  #endif</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;  <span class="comment">/* Pointer to port D registers */</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor">  #if defined(PORTD_AddressBase)</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor">    #define _PORTD      _SFR(_PORT_t,  PORTD_AddressBase)        </span><span class="comment">///&lt; port D struct/bit access</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment"></span>    #define _PORTD_ODR  _SFR(uint8_t,  PORTD_AddressBase+0x00)   <span class="comment">///&lt; port D output register</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment"></span>    #define _PORTD_IDR  _SFR(uint8_t,  PORTD_AddressBase+0x01)   <span class="comment">///&lt; port D input register</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="comment"></span>    #define _PORTD_DDR  _SFR(uint8_t,  PORTD_AddressBase+0x02)   <span class="comment">///&lt; port D direction register</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="comment"></span>    #define _PORTD_CR1  _SFR(uint8_t,  PORTD_AddressBase+0x03)   <span class="comment">///&lt; port D control register 1</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="comment"></span>    #define _PORTD_CR2  _SFR(uint8_t,  PORTD_AddressBase+0x04)   <span class="comment">///&lt; port D control register 2</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="comment"></span>  #endif</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;  <span class="comment">/* PORT Module Reset Values (all ports) */</span></div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga6c135f66cd3457c165de8417c8ce30f3">  397</a></span>&#160;<span class="preprocessor">  #define _PORT_ODR_RESET_VALUE        ((uint8_t) 0x00)          </span><span class="comment">///&lt; port output register reset value</span></div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaaab54fa8da2b3f5774fda6c37d0f4326">  398</a></span>&#160;<span class="comment"></span>  #define _PORT_DDR_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; port direction register reset value</span></div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga7e9923c7a6fdc9555d181bba675084a8">  399</a></span>&#160;<span class="comment"></span>  #define _PORT_CR1_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; port control register 1 reset value</span></div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga90f640195df00b22a5c2dc2aada9b0ce">  400</a></span>&#160;<span class="comment"></span>  #define _PORT_CR2_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; port control register 2 reset value</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;  <span class="comment">/* access pins in registers (all ports) */</span></div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gafdf0fd8e95a02859b5dddebc0c6888b5">  404</a></span>&#160;<span class="preprocessor">  #define _PORT_PIN0                   ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; port bit mask for pin 0 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2)</span></div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga3c1630e28e272ab2583f2818775b267c">  405</a></span>&#160;<span class="comment"></span>  #define _PORT_PIN1                   ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; port bit mask for pin 1 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2)</span></div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga1dc29d07f2f157b3379f6fb8793966c0">  406</a></span>&#160;<span class="comment"></span>  #define _PORT_PIN2                   ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; port bit mask for pin 2 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2)</span></div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gac297ba2a0f728978270068f807151d33">  407</a></span>&#160;<span class="comment"></span>  #define _PORT_PIN3                   ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; port bit mask for pin 3 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2)</span></div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga6ac6296f2c98a84a00dc1ec5b5b6c8e5">  408</a></span>&#160;<span class="comment"></span>  #define _PORT_PIN4                   ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; port bit mask for pin 4 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2)</span></div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga06906795786eb83d272ba6ef5632aa3d">  409</a></span>&#160;<span class="comment"></span>  #define _PORT_PIN5                   ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; port bit mask for pin 5 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2)</span></div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaed70079bee0ac10eb65de61a40e30384">  410</a></span>&#160;<span class="comment"></span>  #define _PORT_PIN6                   ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; port bit mask for pin 6 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2)</span></div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gae95f30db839768da616bc9d7674b6ff3">  411</a></span>&#160;<span class="comment"></span>  #define _PORT_PIN7                   ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; port bit mask for pin 7 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2)</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor">#endif // PORTx_AddressBase</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment">// Non-volative memory (_FLASH)</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor">#if defined(_DOXYGEN) || defined(FLASH_AddressBase)</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="comment">  /** @brief struct to control write/erase of flash memory (_FLASH) */</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment">    /** @brief Flash control register 1 (_FLASH_CR1) */</span></div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  426</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FIX   : 1;    <span class="comment">///&lt; Fixed Byte programming time</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IE    : 1;    <span class="comment">///&lt; Flash Interrupt enable</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>         : 6;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;    } CR1;</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment">    /** @brief Flash control register 2 (_FLASH_CR2) */</span></div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  434</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PRG   : 1;    <span class="comment">///&lt; Standard block programming</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>         : 3;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FPRG  : 1;    <span class="comment">///&lt; Fast block programming</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ERASE : 1;    <span class="comment">///&lt; Block erasing</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   WPRG  : 1;    <span class="comment">///&lt; Word programming</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OPT   : 1;    <span class="comment">///&lt; Write option bytes</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment"></span>    } CR2;</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="comment">    /** @brief Flash program memory unprotecting key register (_FLASH_PUKR) */</span></div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  445</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PUK    : 8;   <span class="comment">///&lt; Program memory write unlock key</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="comment"></span>    } PUKR;</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="comment">    /** @brief Data EEPROM unprotection key register (_FLASH_DUKR) */</span></div><div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  451</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DUK    : 8;   <span class="comment">///&lt; Data EEPROM write unlock key</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="comment"></span>    } DUKR;</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="comment">    /** @brief Flash status register (_FLASH_IAPSR) */</span></div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  457</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   WR_PG_DIS : 1;  <span class="comment">///&lt; Write attempted to protected page flag</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PUL       : 1;  <span class="comment">///&lt; Flash Program memory unlocked flag</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EOP       : 1;  <span class="comment">///&lt; End of programming (write or erase operation) flag</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DUL       : 1;  <span class="comment">///&lt; Data EEPROM area unlocked flag</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 4;  <span class="comment">//   Reserved, forced by hardware to 0</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;    } IAPSR;</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;  } <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t">_FLASH_t</a>;</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;  <span class="comment">/* Pointer to flash registers */</span></div><div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga95b02c9549c0b2c0ffd21407561ec99c">  468</a></span>&#160;<span class="preprocessor">  #define _FLASH        _SFR(_FLASH_t, FLASH_AddressBase)        </span><span class="comment">///&lt; Flash struct/bit access</span></div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga641b9b38321993351e4a909a9fb0806e">  469</a></span>&#160;<span class="comment"></span>  #define _FLASH_CR1    _SFR(uint8_t,  FLASH_AddressBase+0x00)   <span class="comment">///&lt; Flash control register 1</span></div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga3fff078309f8c4b04d498ddc146d9a20">  470</a></span>&#160;<span class="comment"></span>  #define _FLASH_CR2    _SFR(uint8_t,  FLASH_AddressBase+0x01)   <span class="comment">///&lt; Flash control register 2</span></div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga659a44fd0291bd3b0ff615c0fb9f18af">  471</a></span>&#160;<span class="comment"></span>  #define _FLASH_PUKR   _SFR(uint8_t,  FLASH_AddressBase+0x02)   <span class="comment">///&lt; Flash program memory unprotecting key register</span></div><div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaf2cbee7ac10c6492d2fa3b9d2796d3e7">  472</a></span>&#160;<span class="comment"></span>  #define _FLASH_DUKR   _SFR(uint8_t,  FLASH_AddressBase+0x03)   <span class="comment">///&lt; Data EEPROM unprotection key register</span></div><div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga2f2c0f361a341a0e8ae7b7699768f6fc">  473</a></span>&#160;<span class="comment"></span>  #define _FLASH_IAPSR  _SFR(uint8_t,  FLASH_AddressBase+0x04)   <span class="comment">///&lt; Flash status register</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;  <span class="comment">/* FLASH Module Reset Values */</span></div><div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaa6e5036159de774257d6ca677df91813">  477</a></span>&#160;<span class="preprocessor">  #define _FLASH_CR1_RESET_VALUE       ((uint8_t) 0x00)          </span><span class="comment">///&lt; Flash control register 1 reset value</span></div><div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga47675a162c7237544c9dd2499da51618">  478</a></span>&#160;<span class="comment"></span>  #define _FLASH_CR2_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; Flash control register 2 reset value</span></div><div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga9d17c0ad7272143724c535369189f937">  479</a></span>&#160;<span class="comment"></span>  #define _FLASH_PUKR_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; Flash program memory unprotecting key reset value</span></div><div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga7e220dc48a0b8c12bf0ff819f4f994d0">  480</a></span>&#160;<span class="comment"></span>  #define _FLASH_DUKR_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; Data EEPROM unprotection key reset value</span></div><div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga10c09fdeac27aea39eeb49d42dc595d5">  481</a></span>&#160;<span class="comment"></span>  #define _FLASH_IAPSR_RESET_VALUE     ((uint8_t) 0x40)          <span class="comment">///&lt; Flash status register reset value</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;  <span class="comment">/* Flash control register 1 (_FLASH_CR1) */</span></div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga2306166e4c273545023d9641c70b7339">  485</a></span>&#160;<span class="preprocessor">  #define _FLASH_CR1_FIX               ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; Fixed Byte programming time [0]</span></div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaf3a272d9f682bdb1d4c8a295d00ceb5c">  486</a></span>&#160;<span class="comment"></span>  #define _FLASH_CR1_IE                ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; Flash Interrupt enable [0]</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="comment"></span>  // reserved [7:2]</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;  <span class="comment">/* Flash control register 2 and complement (_FLASH_CR2 and _FLASH_NCR2) */</span></div><div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gad58fcc102c73ee55f180f5987a47ae4a">  490</a></span>&#160;<span class="preprocessor">  #define _FLASH_CR2_PRG               ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; Standard block programming [0] (in _FLASH_CR2 and _FLASH_NCR2)</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="comment"></span>  // reserved [3:1]</div><div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga48bbc994af06896b2fe331b589821879">  492</a></span>&#160;<span class="preprocessor">  #define _FLASH_CR2_FPRG              ((uint8_t) (0x01 &lt;&lt; 4))   </span><span class="comment">///&lt; Fast block programming [0] (in _FLASH_CR2 and _FLASH_NCR2)</span></div><div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga6a225aeb948a35602582787254e67d78">  493</a></span>&#160;<span class="comment"></span>  #define _FLASH_CR2_ERASE             ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; Block erasing [0] (in _FLASH_CR2 and _FLASH_NCR2)</span></div><div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga5bfac4b26f23b23bfb4f563af4e393eb">  494</a></span>&#160;<span class="comment"></span>  #define _FLASH_CR2_WPRG              ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; Word programming [0] (in _FLASH_CR2 and _FLASH_NCR2)</span></div><div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga7146141b80bb74607bda14db306953ea">  495</a></span>&#160;<span class="comment"></span>  #define _FLASH_CR2_OPT               ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; Write option bytes [0] (in _FLASH_CR2 and _FLASH_NCR2)</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;  <span class="comment">/* Flash status register (_FLASH_IAPSR) */</span></div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga92afd00d0e8ad957255aa9387e779e0b">  498</a></span>&#160;<span class="preprocessor">  #define _FLASH_IAPSR_WR_PG_DIS       ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; Write attempted to protected page flag [0]</span></div><div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga85e2ce4e13c29128ef780e241eac06f8">  499</a></span>&#160;<span class="comment"></span>  #define _FLASH_IAPSR_PUL             ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; Flash Program memory unlocked flag [0]</span></div><div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga88ee1ee94759812ec3b3a279d9d741e3">  500</a></span>&#160;<span class="comment"></span>  #define _FLASH_IAPSR_EOP             ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; End of programming (write or erase operation) flag [0]</span></div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga80704c60b5af853d5b1f16faa2d96b2d">  501</a></span>&#160;<span class="comment"></span>  #define _FLASH_IAPSR_DUL             ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; Data EEPROM area unlocked flag [0]</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="comment"></span>  // reserved [7:4]</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor">#endif // FLASH_AddressBase</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="comment">// External interrupt control (_EXTI)</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor">#if defined(_DOXYGEN) || defined(EXTI_AddressBase)</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="comment">  /** @brief struct for configuring external port interrupts (_EXTI) */</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="comment">    /** @brief External interrupt control register 1 (_EXTI_CR1) */</span></div><div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html">  517</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   P0IS    : 2;    <span class="comment">///&lt; port 0 external interrupt sensitivity</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   P1IS    : 2;    <span class="comment">///&lt; port 1 external interrupt sensitivity</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   P2IS    : 2;    <span class="comment">///&lt; port 2 external interrupt sensitivity</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   P3IS    : 2;    <span class="comment">///&lt; port 3 external interrupt sensitivity</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="comment"></span>    } CR1;</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="comment">    /** @brief External interrupt control register 2 (_EXTI_CR2) */</span></div><div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html">  526</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   P4IS    : 2;    <span class="comment">///&lt; port 4 external interrupt sensitivity</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   P5IS    : 2;    <span class="comment">///&lt; port 5 external interrupt sensitivity</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   P6IS    : 2;    <span class="comment">///&lt; port 6 external interrupt sensitivity</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   P7IS    : 2;    <span class="comment">///&lt; port 7 external interrupt sensitivity</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="comment"></span>    } CR2;</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="comment">    /** @brief External interrupt control register 3 (_EXTI_CR3) */</span></div><div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html">  535</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PBIS    : 2;    <span class="comment">///&lt; Port B external interrupt sensitivity</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PDIS    : 2;    <span class="comment">///&lt; Port D external interrupt sensitivity</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 4;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;    } CR3;</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="comment">    /** @brief External interrupt status register 1 (_EXTI_SR1) */</span></div><div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html">  543</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   P0F     : 1;    <span class="comment">///&lt; port 0 external interrupt flag</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   P1F     : 1;    <span class="comment">///&lt; port 1 external interrupt flag</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   P2F     : 1;    <span class="comment">///&lt; port 2 external interrupt flag</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   P3F     : 1;    <span class="comment">///&lt; port 3 external interrupt flag</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   P4F     : 1;    <span class="comment">///&lt; port 4 external interrupt flag</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   P5F     : 1;    <span class="comment">///&lt; port 5 external interrupt flag</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   P6F     : 1;    <span class="comment">///&lt; port 6 external interrupt flag</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   P7F     : 1;    <span class="comment">///&lt; port 7 external interrupt flag</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="comment"></span>    } SR1;</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="comment">    /** @brief External interrupt status register 2 (_EXTI_SR2) */</span></div><div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html">  556</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PBF     : 1;    <span class="comment">///&lt; Port B external interrupt flag</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PDF     : 1;    <span class="comment">///&lt; Port D external interrupt flag</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 6;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;    } SR2;</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="comment">    /** @brief External interrupt port selector (_EXTI_CONF) */</span></div><div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html">  564</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PBLIS   : 1;    <span class="comment">///&lt; Port B, pins 0..3 external interrupt select</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PBHIS   : 1;    <span class="comment">///&lt; Port B, pins 4..7 external interrupt select</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PDLIS   : 1;    <span class="comment">///&lt; Port D, pins 0..3 external interrupt select</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PDHIS   : 1;    <span class="comment">///&lt; Port D, pins 4..7 external interrupt select</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 4;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;    } CONF;</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;  } <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___e_x_t_i__t">_EXTI_t</a>;</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;  <span class="comment">/* Pointer to EXTI registers */</span></div><div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga3f895fc1fd37e0eaed06028750d86dfd">  575</a></span>&#160;<span class="preprocessor">  #define _EXTI         _SFR(_EXTI_t,  EXTI_AddressBase)         </span><span class="comment">///&lt; External interrupt struct/bit access</span></div><div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gab1a99e285d96d7449adfb7d227983223">  576</a></span>&#160;<span class="comment"></span>  #define _EXTI_CR1     _SFR(uint8_t,  EXTI_AddressBase+0x00)    <span class="comment">///&lt; External interrupt control register 1</span></div><div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gadf83b47df9818c05cceb75d7ed8bc6d2">  577</a></span>&#160;<span class="comment"></span>  #define _EXTI_CR2     _SFR(uint8_t,  EXTI_AddressBase+0x01)    <span class="comment">///&lt; External interrupt control register 2</span></div><div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaa6d64b6995f66ca7a1e3792f8ecfe257">  578</a></span>&#160;<span class="comment"></span>  #define _EXTI_CR3     _SFR(uint8_t,  EXTI_AddressBase+0x02)    <span class="comment">///&lt; External interrupt control register 3</span></div><div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga77d3a1c8abe609873a8a3625a6bc42ca">  579</a></span>&#160;<span class="comment"></span>  #define _EXTI_SR1     _SFR(uint8_t,  EXTI_AddressBase+0x03)    <span class="comment">///&lt; External interrupt status register 1</span></div><div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga8c15e078b7be549a7590a9edb67e629d">  580</a></span>&#160;<span class="comment"></span>  #define _EXTI_SR2     _SFR(uint8_t,  EXTI_AddressBase+0x04)    <span class="comment">///&lt; External interrupt status register 2</span></div><div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga72b0c346fa5c9b7f35a57027fc05986e">  581</a></span>&#160;<span class="comment"></span>  #define _EXTI_CONF    _SFR(uint8_t,  EXTI_AddressBase+0x05)    <span class="comment">///&lt; External interrupt port selector</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;  <span class="comment">/* EXTI Module Reset Values */</span></div><div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga4a1f2667ecf89a34b02a1635e1929bed">  585</a></span>&#160;<span class="preprocessor">  #define _EXTI_CR1_RESET_VALUE        ((uint8_t) 0x00)          </span><span class="comment">///&lt; External interrupt control register 1 reset value</span></div><div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaef67152e39dfb527795e0ae2286e1950">  586</a></span>&#160;<span class="comment"></span>  #define _EXTI_CR2_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; External interrupt control register 2 reset value</span></div><div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga6eeb82c3030cc99589bd0846ded324ce">  587</a></span>&#160;<span class="comment"></span>  #define _EXTI_CR3_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; External interrupt control register 3 reset value</span></div><div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga68e92a2e5016a76f6245f248bb67b6d1">  588</a></span>&#160;<span class="comment"></span>  #define _EXTI_SR1_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; External interrupt status register 1 reset value</span></div><div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga02b625e9ff3ad4a1eefd9669789ffb9a">  589</a></span>&#160;<span class="comment"></span>  #define _EXTI_SR2_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; External interrupt status register 2 reset value</span></div><div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gadc3e954841ddab33c0f5017f7eb7e95f">  590</a></span>&#160;<span class="comment"></span>  #define _EXTI_CONF_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; External interrupt port selector reset value</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;  <span class="comment">/* External interrupt control register 1 (_EXTI_CR1) */</span></div><div class="line"><a name="l00594"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga8927f30c07f065fd93d40acec932aa53">  594</a></span>&#160;<span class="preprocessor">  #define _EXTI_CR1_P0IS               ((uint8_t) (0x03 &lt;&lt; 0))   </span><span class="comment">///&lt; External interrupt sensitivity for port 0 [1:0]</span></div><div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gacd4fbf0c3327948ac6e13f57b9e5be78">  595</a></span>&#160;<span class="comment"></span>  #define _EXTI_CR1_P0IS0              ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; External interrupt sensitivity for port 0 [0]</span></div><div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga66a55c3e7f80e8f89c8b146a28506704">  596</a></span>&#160;<span class="comment"></span>  #define _EXTI_CR1_P0IS1              ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; External interrupt sensitivity for port 0 [1]</span></div><div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga75a52ee67fa2ea97490c24fe58361f40">  597</a></span>&#160;<span class="comment"></span>  #define _EXTI_CR1_P1IS               ((uint8_t) (0x03 &lt;&lt; 0))   <span class="comment">///&lt; External interrupt sensitivity for port 1 [1:0]</span></div><div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaf83840751101de4e1cf9d81296692322">  598</a></span>&#160;<span class="comment"></span>  #define _EXTI_CR1_P1IS0              ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; External interrupt sensitivity for port 1 [0]</span></div><div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga26259372bb7275a78e9f55133e3805a6">  599</a></span>&#160;<span class="comment"></span>  #define _EXTI_CR1_P1IS1              ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; External interrupt sensitivity for port 1 [1]</span></div><div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga4da5eb9f2f5cb39e2e577b9aa1255fa9">  600</a></span>&#160;<span class="comment"></span>  #define _EXTI_CR1_P2IS               ((uint8_t) (0x03 &lt;&lt; 0))   <span class="comment">///&lt; External interrupt sensitivity for port 2 [1:0]</span></div><div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga528a0a4e694ef3da04ecb3b1fb48fa3c">  601</a></span>&#160;<span class="comment"></span>  #define _EXTI_CR1_P2IS0              ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; External interrupt sensitivity for port 2 [0]</span></div><div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga000bd6e1d6f61533e03064baa3b4e40d">  602</a></span>&#160;<span class="comment"></span>  #define _EXTI_CR1_P2IS1              ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; External interrupt sensitivity for port 2 [1]</span></div><div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga8549aa2813d55b8ce24f9ca696981a73">  603</a></span>&#160;<span class="comment"></span>  #define _EXTI_CR1_P3IS               ((uint8_t) (0x03 &lt;&lt; 0))   <span class="comment">///&lt; External interrupt sensitivity for port 3 [1:0]</span></div><div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga742d6c104f65106415b8e83bc951f714">  604</a></span>&#160;<span class="comment"></span>  #define _EXTI_CR1_P3IS0              ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; External interrupt sensitivity for port 3 [0]</span></div><div class="line"><a name="l00605"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga868a55d30fafa9c60e71bc0429a6d64c">  605</a></span>&#160;<span class="comment"></span>  #define _EXTI_CR1_P3IS1              ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; External interrupt sensitivity for port 3 [1]</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;  <span class="comment">/* External interrupt control register 2 (_EXTI_CR2) */</span></div><div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaa15246193a66aa0e9024a8ef48bbe5e6">  608</a></span>&#160;<span class="preprocessor">  #define _EXTI_CR2_P4IS               ((uint8_t) (0x03 &lt;&lt; 0))   </span><span class="comment">///&lt; External interrupt sensitivity for port 4 [1:0]</span></div><div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaab3d11f0ca2fe67d3b1958565ad80f35">  609</a></span>&#160;<span class="comment"></span>  #define _EXTI_CR2_P4IS0              ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; External interrupt sensitivity for port 4 [0]</span></div><div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gae58c57e514320c767057f0692d2a176e">  610</a></span>&#160;<span class="comment"></span>  #define _EXTI_CR2_P4IS1              ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; External interrupt sensitivity for port 4 [1]</span></div><div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gada325f31aa9470c3fbd1c7a6fbda8eca">  611</a></span>&#160;<span class="comment"></span>  #define _EXTI_CR2_P5IS               ((uint8_t) (0x03 &lt;&lt; 0))   <span class="comment">///&lt; External interrupt sensitivity for port 5 [1:0]</span></div><div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga2644c86e1e48b815022db012d13e9bd3">  612</a></span>&#160;<span class="comment"></span>  #define _EXTI_CR2_P5IS0              ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; External interrupt sensitivity for port 5 [0]</span></div><div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga1a4809d29adb627629234f9f179fce8f">  613</a></span>&#160;<span class="comment"></span>  #define _EXTI_CR2_P5IS1              ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; External interrupt sensitivity for port 5 [1]</span></div><div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gafc5eb78087b34e26e172d19aa630c113">  614</a></span>&#160;<span class="comment"></span>  #define _EXTI_CR2_P6IS               ((uint8_t) (0x03 &lt;&lt; 0))   <span class="comment">///&lt; External interrupt sensitivity for port 6 [1:0]</span></div><div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaf142a37d52e84b21657ee38a29bdb1bb">  615</a></span>&#160;<span class="comment"></span>  #define _EXTI_CR2_P6IS0              ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; External interrupt sensitivity for port 6 [0]</span></div><div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga4125e222423dd2bdaff201536e26b3ff">  616</a></span>&#160;<span class="comment"></span>  #define _EXTI_CR2_P6IS1              ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; External interrupt sensitivity for port 6 [1]</span></div><div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gac996027f6fc0ee8e27d679dfcac14ed8">  617</a></span>&#160;<span class="comment"></span>  #define _EXTI_CR2_P7IS               ((uint8_t) (0x03 &lt;&lt; 0))   <span class="comment">///&lt; External interrupt sensitivity for port 7 [1:0]</span></div><div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gac96a87f6b161aa6a1e1b6c1f340bc114">  618</a></span>&#160;<span class="comment"></span>  #define _EXTI_CR2_P7IS0              ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; External interrupt sensitivity for port 7 [0]</span></div><div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga2c1e08a11c47176d72c2a740baf0a368">  619</a></span>&#160;<span class="comment"></span>  #define _EXTI_CR2_P7IS1              ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; External interrupt sensitivity for port 7 [1]</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;  <span class="comment">/* External interrupt control register 3 (_EXTI_CR3) */</span></div><div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga16a403cab0f6fb9307d1bbc7ec2fb234">  622</a></span>&#160;<span class="preprocessor">  #define _EXTI_CR3_PBIS               ((uint8_t) (0x03 &lt;&lt; 0))   </span><span class="comment">///&lt; Port B external interrupt sensitivity [1:0]</span></div><div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga908b98b14524d88800241e59d7bafe56">  623</a></span>&#160;<span class="comment"></span>  #define _EXTI_CR3_PBIS0              ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; Port B external interrupt sensitivity [0]</span></div><div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga719916b0b5c9beaddd1d015f0f0391a6">  624</a></span>&#160;<span class="comment"></span>  #define _EXTI_CR3_PBIS1              ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; Port B external interrupt sensitivity [1]</span></div><div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga401df609b6afd632567dbfb6a7cd37d6">  625</a></span>&#160;<span class="comment"></span>  #define _EXTI_CR3_PDIS               ((uint8_t) (0x03 &lt;&lt; 0))   <span class="comment">///&lt; Port D external interrupt sensitivity [1:0]</span></div><div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaa8921068e5e823fb5886ecad04859a12">  626</a></span>&#160;<span class="comment"></span>  #define _EXTI_CR3_PDIS0              ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; Port D external interrupt sensitivity [0]</span></div><div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga1c0327af748d5c51a1589a24ea2ca03f">  627</a></span>&#160;<span class="comment"></span>  #define _EXTI_CR3_PDIS1              ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; Port D external interrupt sensitivity [1]</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="comment"></span>  // reserved [7:4]</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;  <span class="comment">/* External interrupt status register 1 (_EXTI_SR1) */</span></div><div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga472fd0c60fbf538a35f8e7d2da85ddfd">  631</a></span>&#160;<span class="preprocessor">  #define _EXTI_SR1_P0F                ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; port 0 external interrupt flag [0]</span></div><div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga92919a06107e7c087dc9d896a8dabf29">  632</a></span>&#160;<span class="comment"></span>  #define _EXTI_SR1_P1F                ((uint8_t) (0x02 &lt;&lt; 0))   <span class="comment">///&lt; port 1 external interrupt flag [0]</span></div><div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga32761778ae81ad946781d2feb1f552dc">  633</a></span>&#160;<span class="comment"></span>  #define _EXTI_SR1_P2F                ((uint8_t) (0x04 &lt;&lt; 0))   <span class="comment">///&lt; port 2 external interrupt flag [0]</span></div><div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gad9b48cd69a3577b045071fdff7130f58">  634</a></span>&#160;<span class="comment"></span>  #define _EXTI_SR1_P3F                ((uint8_t) (0x08 &lt;&lt; 0))   <span class="comment">///&lt; port 3 external interrupt flag [0]</span></div><div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga8ecb54ebe99714f94838aad7c8dbd2c5">  635</a></span>&#160;<span class="comment"></span>  #define _EXTI_SR1_P4F                ((uint8_t) (0x10 &lt;&lt; 0))   <span class="comment">///&lt; port 4 external interrupt flag [0]</span></div><div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gab3ceae158bd938f67d07ed90a1f21490">  636</a></span>&#160;<span class="comment"></span>  #define _EXTI_SR1_P5F                ((uint8_t) (0x20 &lt;&lt; 0))   <span class="comment">///&lt; port 5 external interrupt flag [0]</span></div><div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga9915f563a2b252508b61e53f583bc928">  637</a></span>&#160;<span class="comment"></span>  #define _EXTI_SR1_P6F                ((uint8_t) (0x40 &lt;&lt; 0))   <span class="comment">///&lt; port 6 external interrupt flag [0]</span></div><div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga199a999bc49e9b5e91499b0acbbab3e9">  638</a></span>&#160;<span class="comment"></span>  #define _EXTI_SR1_P7F                ((uint8_t) (0x80 &lt;&lt; 0))   <span class="comment">///&lt; port 7 external interrupt flag [0]</span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;  <span class="comment">/* External interrupt status register 2 (_EXTI_SR2) */</span></div><div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gafb3b4532d9c6736a4f30cfe2bf665935">  641</a></span>&#160;<span class="preprocessor">  #define _EXTI_SR2_PBF                ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; Port B external interrupt flag [0]</span></div><div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga2cf247453cc8e7603240e8da28f0bb38">  642</a></span>&#160;<span class="comment"></span>  #define _EXTI_SR2_PDF                ((uint8_t) (0x02 &lt;&lt; 0))   <span class="comment">///&lt; Port D external interrupt flag [0]</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="comment"></span>  // reserved [7:2]</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;  <span class="comment">/* External interrupt port selector (_EXTI_CONF) */</span></div><div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga4561a3c5e0fc181713ac7f87604fe5cb">  646</a></span>&#160;<span class="preprocessor">  #define _EXTI_CONF_PBLIS             ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; Port B, pins 0..3 external interrupt select [0]</span></div><div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga5b791df87864ce05b52bc2803c6c5b10">  647</a></span>&#160;<span class="comment"></span>  #define _EXTI_CONF_PBHIS             ((uint8_t) (0x02 &lt;&lt; 0))   <span class="comment">///&lt; Port B, pins 4..7 external interrupt select [0]</span></div><div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga9d6b2cded724e197b84189ff903db41b">  648</a></span>&#160;<span class="comment"></span>  #define _EXTI_CONF_PDLIS             ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; Port D, pins 0..3 external interrupt select [0]</span></div><div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga703fc68793715e07c81377e64e2e293b">  649</a></span>&#160;<span class="comment"></span>  #define _EXTI_CONF_PDHIS             ((uint8_t) (0x02 &lt;&lt; 0))   <span class="comment">///&lt; Port D, pins 4..7 external interrupt select [0]</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="comment"></span>  // reserved [7:4]</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="preprocessor">#endif // EXTI_AddressBase</span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="comment">// Reset status (_RST)</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="preprocessor">#if defined(_DOXYGEN) || defined(RST_AddressBase)</span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="comment">  /** @brief struct for determining reset source (_RST) */</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="comment">    /** @brief Reset pin configuration register (_RST_CR) */</span></div><div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  665</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN_KEY : 8;    <span class="comment">///&lt; Reset pin configuration key</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="comment"></span>    } CR;</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="comment">    /** @brief Reset status register (_RST_SR) */</span></div><div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  670</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PORF    : 1;    <span class="comment">///&lt; Power-on reset (POR) flag</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IWDGF   : 1;    <span class="comment">///&lt; Independent Watchdog reset flag</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ILLOPF  : 1;    <span class="comment">///&lt; Illegal opcode reset flag</span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SWIMF   : 1;    <span class="comment">///&lt; SWIM reset flag</span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 4;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;    } SR;</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;  } <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___r_s_t__t">_RST_t</a>;</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;  <span class="comment">/* Pointer to reset status register */</span></div><div class="line"><a name="l00681"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga44f69a4146a141cb4830f44fe74a3b0b">  681</a></span>&#160;<span class="preprocessor">  #define _RST          _SFR(_RST_t,   RST_AddressBase)          </span><span class="comment">///&lt; Reset module struct/bit access</span></div><div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga92f3fa42ef7e15cc935e1f0600203422">  682</a></span>&#160;<span class="comment"></span>  #define _RST_CR       _SFR(uint8_t,  RST_AddressBase+0x00)     <span class="comment">///&lt; Reset pin configuration register</span></div><div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gae8df0f3b5dc48d3a0af57126039f37ac">  683</a></span>&#160;<span class="comment"></span>  #define _RST_SR       _SFR(uint8_t,  RST_AddressBase+0x01)     <span class="comment">///&lt; Reset module status register</span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;  <span class="comment">/*  RST Module Reset Values */</span></div><div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga86128895caed45b5b27c436be7e9ca5a">  687</a></span>&#160;<span class="preprocessor">  #define _RST_CR_RESET_VALUE          ((uint8_t) 0x00)          </span><span class="comment">///&lt; Reset pin configuration register reset value</span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;  <span class="comment">/* pre-defined Key constants for _RST_CR keys */</span></div><div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaffb1a765385692cf3ff7f886d173d8e5">  691</a></span>&#160;<span class="preprocessor">  #define _RST_CR_PIN_KEY              ((uint8_t) 0xD0)          </span><span class="comment">///&lt; Configure PA1 as GPIO, else NRST</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;  <span class="comment">/*  Reset module status register (_RST_SR) */</span></div><div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga3416c53b6213feeca2aa41f8d03b9ad3">  694</a></span>&#160;<span class="preprocessor">  #define _RST_SR_PORF                 ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; Power-on reset (POR) flag [0]</span></div><div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gae558a0a7c561385ae7f81a761df74679">  695</a></span>&#160;<span class="comment"></span>  #define _RST_SR_IWDGF                ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; Independent Watchdog reset flag [0]</span></div><div class="line"><a name="l00696"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga88b0bf6035d9c4ae2dc6950627e7672e">  696</a></span>&#160;<span class="comment"></span>  #define _RST_SR_ILLOPF               ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; Illegal opcode reset flag [0]</span></div><div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga01d6c75d076581476b7cf54426e7b7eb">  697</a></span>&#160;<span class="comment"></span>  #define _RST_SR_SWIMF                ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; SWIM reset flag [0]</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="comment"></span>  // reserved [7:4]</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="preprocessor">#endif // RST_AddressBase</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="comment">// Clock control (_CLK)</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="preprocessor">#if defined(_DOXYGEN) || defined(CLK_AddressBase)</span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="comment">  /** @brief struct for configuring/monitoring clock module (_CLK) */</span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="comment">    /** @brief Internal clock register (_CLK_ICKR) */</span></div><div class="line"><a name="l00713"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  713</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   HSIDIV  : 2;    <span class="comment">///&lt; High speed internal clock prescaler</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 6;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;    } CKDIVR;</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="comment">    /** @brief Reserved register (2B) */</span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;    uint8_t res     [2];</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="comment">    /** @brief Peripheral clock gating register (_CLK_PCKENR1) */</span></div><div class="line"><a name="l00722"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  722</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PCKEN_TIM2      : 1;    <span class="comment">///&lt; clock enable TIM2</span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PCKEN_TIM3      : 1;    <span class="comment">///&lt; clock enable TIM3</span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PCKEN_TIM4      : 1;    <span class="comment">///&lt; clock enable TIM4</span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PCKEN_I2C       : 1;    <span class="comment">///&lt; clock enable I2C</span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PCKEN_SPI       : 1;    <span class="comment">///&lt; clock enable SPI</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PCKEN_USART     : 1;    <span class="comment">///&lt; clock enable USART</span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PCKEN_AWU_BEEP  : 1;    <span class="comment">///&lt; clock enable AWU/BEEP</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>                   : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;    } PCKENR1;</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="comment">    /** @brief Reserved register (1B) */</span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;    uint8_t res2    [1];</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="comment">    /** @brief Configurable clock output register (_CLK_CCOR) */</span></div><div class="line"><a name="l00737"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  737</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCOEN   : 1;    <span class="comment">///&lt; Configurable clock output enable</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCOSEL  : 2;    <span class="comment">///&lt; Configurable clock output selection</span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 5;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;    } CCOR;</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;  } <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t">CLK_t</a>;</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;  <span class="comment">/* Pointer to CLK registers */</span></div><div class="line"><a name="l00746"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga14a9340046e00525071a3099825538c6">  746</a></span>&#160;<span class="preprocessor">  #define _CLK          _SFR(_CLK_t,   CLK_AddressBase)          </span><span class="comment">///&lt; Clock module struct/bit access</span></div><div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gac7a526ae03eae4cbb2c289cae8799d23">  747</a></span>&#160;<span class="comment"></span>  #define _CLK_CKDIVR   _SFR(uint8_t,  CLK_AddressBase+0x00)     <span class="comment">///&lt; Clock Divider Register</span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="comment"></span>  // reserved (2B)</div><div class="line"><a name="l00749"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gafbe3460e84e763baf1a94e8f4d5fa554">  749</a></span>&#160;<span class="preprocessor">  #define _CLK_PCKENR   _SFR(uint8_t,  CLK_AddressBase+0x03)     </span><span class="comment">///&lt; Peripheral clock gating register</span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="comment"></span>  // reserved (1B)</div><div class="line"><a name="l00751"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gac4418b427c51ffc0c1a8828641f55519">  751</a></span>&#160;<span class="preprocessor">  #define _CLK_CCOR     _SFR(uint8_t,  CLK_AddressBase+0x05)     </span><span class="comment">///&lt; Configurable clock output register</span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;  <span class="comment">/* CLK Module Reset Values */</span></div><div class="line"><a name="l00755"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga89837a77d8dfb37b6e450ebca0d86ba5">  755</a></span>&#160;<span class="preprocessor">  #define _CLK_CKDIVR_RESET_VALUE      ((uint8_t) 0x03)          </span><span class="comment">///&lt; Clock divider register reset value</span></div><div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga4fa19a7b53cd845909648934e28d5dc0">  756</a></span>&#160;<span class="comment"></span>  #define _CLK_PCKENR_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; Peripheral clock gating register reset value</span></div><div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga5cd1ab223328ce8f83928607bec6ab49">  757</a></span>&#160;<span class="comment"></span>  #define _CLK_CCOR_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; Configurable clock output register reset value</span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;  <span class="comment">/* Clock divider register (_CLK_CKDIVR) */</span></div><div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga3ba6f2643a33fbe53cb81f13867f7cb4">  761</a></span>&#160;<span class="preprocessor">  #define _CLK_CKDIVR_HSIDIV           ((uint8_t) (0x03 &lt;&lt; 0))   </span><span class="comment">///&lt; High speed internal clock prescaler [1:0]</span></div><div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaa8fdb156345b1b53469a33d7a03792e6">  762</a></span>&#160;<span class="comment"></span>  #define _CLK_CKDIVR_HSIDIV0          ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; High speed internal clock prescaler [0]</span></div><div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga790ba1bf4f9ff362d307b131e2163f3d">  763</a></span>&#160;<span class="comment"></span>  #define _CLK_CKDIVR_HSIDIV1          ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; High speed internal clock prescaler [1]</span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="comment"></span>  // reserved [7:2]</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;  <span class="comment">/* Peripheral clock gating register 1 (_CLK_PCKENR1) */</span></div><div class="line"><a name="l00767"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga039b31afe5724e6e850941511de09ca8">  767</a></span>&#160;<span class="preprocessor">  #define _CLK_PCKENR1_TIM2            ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; clock enable TIM2 [0]</span></div><div class="line"><a name="l00768"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaf7b78002f3d91e0a141916dd9db20e8b">  768</a></span>&#160;<span class="comment"></span>  #define _CLK_PCKENR1_TIM3            ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; clock enable TIM3 [0]</span></div><div class="line"><a name="l00769"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga83e04ced7115a2ff8bc98c7313c19418">  769</a></span>&#160;<span class="comment"></span>  #define _CLK_PCKENR1_TIM4            ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; clock enable TIM4 [0]</span></div><div class="line"><a name="l00770"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga6e2841604029c57eb242339e7cf2cb6b">  770</a></span>&#160;<span class="comment"></span>  #define _CLK_PCKENR1_I2C             ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; clock enable I2C [0]</span></div><div class="line"><a name="l00771"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga301b2a4edf109c4438285a1010a51d61">  771</a></span>&#160;<span class="comment"></span>  #define _CLK_PCKENR1_SPI             ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; clock enable SPI [0]</span></div><div class="line"><a name="l00772"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga5384245abbab12d8fe271399f068175a">  772</a></span>&#160;<span class="comment"></span>  #define _CLK_PCKENR1_USART           ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; clock enable USART [0]</span></div><div class="line"><a name="l00773"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga2bc5c9fe1a6243cad217990040891162">  773</a></span>&#160;<span class="comment"></span>  #define _CLK_PCKENR1_AWU_BEEP        ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; clock enable AWU/BEEP [0]</span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;  <span class="comment">/* Configurable clock output register (_CLK_CCOR) */</span></div><div class="line"><a name="l00777"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gac8fa2cf91fe8a8dd214873e1e75936fb">  777</a></span>&#160;<span class="preprocessor">  #define _CLK_CCOR_CCOEN              ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; Configurable clock output enable [0]</span></div><div class="line"><a name="l00778"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga6f110d1f104e00bf7b911ddb3ff54b32">  778</a></span>&#160;<span class="comment"></span>  #define _CLK_CCOR_CCOSEL             ((uint8_t) (0x03 &lt;&lt; 1))   <span class="comment">///&lt; Configurable clock output selection [1:0]</span></div><div class="line"><a name="l00779"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gab37f53500beab6dda4185cfb94a8a82c">  779</a></span>&#160;<span class="comment"></span>  #define _CLK_CCOR_CCOSEL0            ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; Configurable clock output selection [0]</span></div><div class="line"><a name="l00780"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga8d16774962aaab8be0e6d9f7cbb6dc88">  780</a></span>&#160;<span class="comment"></span>  #define _CLK_CCOR_CCOSEL1            ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; Configurable clock output selection [1]</span></div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="comment"></span>  // reserved [7:3]</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="preprocessor">#endif // CLK_AddressBase</span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="comment">// Independent Timeout Watchdog (_IWDG)</span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="preprocessor">#if defined(_DOXYGEN) || defined(IWDG_AddressBase)</span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="comment">  /** @brief struct for access to Independent Timeout Watchdog registers (_IWDG) */</span></div><div class="line"><a name="l00793"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html">  793</a></span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="comment">    /** @brief IWDG Key register (_IWDG_KR) */</span></div><div class="line"><a name="l00796"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html">  796</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> KEY       : 8;  <span class="comment">///&lt; IWDG Key</span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="comment"></span>    } KR;</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="comment">    /** @brief IWDG Prescaler register (_IWDG_PR) */</span></div><div class="line"><a name="l00802"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html">  802</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PRE     : 3;  <span class="comment">///&lt; Prescaler divider</span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 5;  <span class="comment">//   Reserved</span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;    } PR;</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="comment">    /** @brief IWDG Reload register (_IWDG_RLR) */</span></div><div class="line"><a name="l00809"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html">  809</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RL        : 8;  <span class="comment">///&lt; IWDG Reload value</span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="comment"></span>    } RLR;</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;  } <a class="code" href="group___s_t_m8_l10_x.html#struct_i_w_d_g__t">IWDG_t</a>;</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;  <span class="comment">/* Pointer to Independent Timeout Watchdog registers */</span></div><div class="line"><a name="l00816"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaeab11bc629203f764f7b31ee4d07aa6d">  816</a></span>&#160;<span class="preprocessor">  #define _IWDG         _SFR(_IWDG_t,  IWDG_AddressBase)         </span><span class="comment">///&lt; Independent Timeout Watchdog struct/bit access</span></div><div class="line"><a name="l00817"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga3f911b06b6c2ea8bf5e72f7561c2ef79">  817</a></span>&#160;<span class="comment"></span>  #define _IWDG_KR      _SFR(uint8_t,  IWDG_AddressBase+0x00)    <span class="comment">///&lt; Independent Timeout Watchdog Key register</span></div><div class="line"><a name="l00818"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga9db1f6ea905cc7afda429d913b90b2b9">  818</a></span>&#160;<span class="comment"></span>  #define _IWDG_PR      _SFR(uint8_t,  IWDG_AddressBase+0x01)    <span class="comment">///&lt; Independent Timeout Watchdog Prescaler register</span></div><div class="line"><a name="l00819"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga3b9a49f1bb7940087c77b12304fe9364">  819</a></span>&#160;<span class="comment"></span>  #define _IWDG_RLR     _SFR(uint8_t,  IWDG_AddressBase+0x02)    <span class="comment">///&lt; Independent Timeout Watchdog Reload register</span></div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;  <span class="comment">/* IWDG Module Reset Values */</span></div><div class="line"><a name="l00823"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga3e308017bceb71e0a744efe4d34de6a5">  823</a></span>&#160;<span class="preprocessor">  #define _IWDG_PR_RESET_VALUE         ((uint8_t) 0x00)          </span><span class="comment">///&lt; Independent Timeout Watchdog Prescaler register reset value</span></div><div class="line"><a name="l00824"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga656171bb413ef9421fdc289808a4ebe9">  824</a></span>&#160;<span class="comment"></span>  #define _IWDG_RLR_RESET_VALUE        ((uint8_t) 0xFF)          <span class="comment">///&lt; Independent Timeout Watchdog Reload register reset value</span></div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;  <span class="comment">/* pre-defined Key constants for _IWDG_KR keys */</span></div><div class="line"><a name="l00828"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaadcbdb8461dab29c7c57082b27d4410f">  828</a></span>&#160;<span class="preprocessor">  #define _IWDG_KR_KEY_ENABLE          ((uint8_t) 0xCC)          </span><span class="comment">///&lt; Independent Timeout Watchdog enable</span></div><div class="line"><a name="l00829"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga528dd431d16c44bc5617b969e62f200d">  829</a></span>&#160;<span class="comment"></span>  #define _IWDG_KR_KEY_REFRESH         ((uint8_t) 0xAA)          <span class="comment">///&lt; Independent Timeout Watchdog refresh</span></div><div class="line"><a name="l00830"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gac897c65f7befd920ae94773a9e23f13d">  830</a></span>&#160;<span class="comment"></span>  #define _IWDG_KR_KEY_ACCESS          ((uint8_t) 0x55)          <span class="comment">///&lt; Independent Timeout Watchdog unlock write to _IWDG_PR and _IWDG_RLR</span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;  <span class="comment">/* IWDG Prescaler register (_IWDG_PR) */</span></div><div class="line"><a name="l00833"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaab3a38adcbc39ff111eeabe25941b35d">  833</a></span>&#160;<span class="preprocessor">  #define _IWDG_PR_PRE                 ((uint8_t) (0x07 &lt;&lt; 0))   </span><span class="comment">///&lt; Independent Timeout Watchdog Prescaler divider [2:0]</span></div><div class="line"><a name="l00834"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gafabc6debdf40469bcf2a2242253fdb42">  834</a></span>&#160;<span class="comment"></span>  #define _IWDG_PR_PRE0                ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; Independent Timeout Watchdog Prescaler divider [0]</span></div><div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaa3135f28c42b81733a637fc16be9675f">  835</a></span>&#160;<span class="comment"></span>  #define _IWDG_PR_PRE1                ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; Independent Timeout Watchdog Prescaler divider [1]</span></div><div class="line"><a name="l00836"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga2a82614b5287a2c84a9ff56dca001b41">  836</a></span>&#160;<span class="comment"></span>  #define _IWDG_PR_PRE2                ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; Independent Timeout Watchdog Prescaler divider [2]</span></div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="comment"></span>  // reserved [7:3]</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="preprocessor">#endif // IWDG_AddressBase</span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="comment">// Auto Wake-Up Module (_AWU)</span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="preprocessor">#if defined(_DOXYGEN) || defined(AWU_AddressBase)</span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="comment">  /** @brief struct for cofiguring the Auto Wake-Up Module (_AWU) */</span></div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="comment">    /** @brief AWU Control/status register (_AWU_CSR) */</span></div><div class="line"><a name="l00852"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  852</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   MSR     : 1;    <span class="comment">///&lt; LSI measurement enable</span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 3;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   AWUEN   : 1;    <span class="comment">///&lt; Auto-wakeup enable</span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   AWUF    : 1;    <span class="comment">///&lt; Auto-wakeup flag</span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;    } CSR;</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="comment">    /** @brief AWU Asynchronous prescaler register (_AWU_APR) */</span></div><div class="line"><a name="l00862"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  862</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   APRE    : 6;    <span class="comment">///&lt; Asynchronous prescaler divider</span></div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;    } APR;</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="comment">    /** @brief AWU Timebase selection register (_AWU_TBR) */</span></div><div class="line"><a name="l00869"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html">  869</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   AWUTB   : 4;    <span class="comment">///&lt; Auto-wakeup timebase selection</span></div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 4;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;    } TBR;</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;  } <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t">_AWU_t</a>;</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;  <span class="comment">/* Pointer to AWU registers */</span></div><div class="line"><a name="l00877"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gad33730d8b3d5d35cd03539b7daddd369">  877</a></span>&#160;<span class="preprocessor">  #define _AWU          _SFR(_AWU_t,   AWU_AddressBase)          </span><span class="comment">///&lt; Auto Wake-Up struct/bit access</span></div><div class="line"><a name="l00878"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaded9e5807774aa0dd0077e056c5622ca">  878</a></span>&#160;<span class="comment"></span>  #define _AWU_CSR      _SFR(uint8_t,  AWU_AddressBase+0x00)     <span class="comment">///&lt; Auto Wake-Up Control/status register</span></div><div class="line"><a name="l00879"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga69e00aa258ea4a7ad643252b3e8ec779">  879</a></span>&#160;<span class="comment"></span>  #define _AWU_APR      _SFR(uint8_t,  AWU_AddressBase+0x01)     <span class="comment">///&lt; Auto Wake-Up Asynchronous prescaler register</span></div><div class="line"><a name="l00880"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gad9966791d20b224abd1b21ef11e7504c">  880</a></span>&#160;<span class="comment"></span>  #define _AWU_TBR      _SFR(uint8_t,  AWU_AddressBase+0x02)     <span class="comment">///&lt; Auto Wake-Up Timebase selection register</span></div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;  <span class="comment">/* AWU Module Reset Values */</span></div><div class="line"><a name="l00884"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaaf9b1517f28801a70a24c9322b182f03">  884</a></span>&#160;<span class="preprocessor">  #define _AWU_CSR_RESET_VALUE         ((uint8_t) 0x00)          </span><span class="comment">///&lt; Auto Wake-Up Control/status register reset value</span></div><div class="line"><a name="l00885"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gad271f680cb4d73b020a13bac440a56fa">  885</a></span>&#160;<span class="comment"></span>  #define _AWU_APR_RESET_VALUE         ((uint8_t) 0x3F)          <span class="comment">///&lt; Auto Wake-Up Asynchronous prescaler register reset value</span></div><div class="line"><a name="l00886"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga57561fdf166636c49380e227e742554b">  886</a></span>&#160;<span class="comment"></span>  #define _AWU_TBR_RESET_VALUE         ((uint8_t) 0x00)          <span class="comment">///&lt; Auto Wake-Up Timebase selection register reset value</span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;  <span class="comment">/* AWU Control/status register (_AWU_CSR) */</span></div><div class="line"><a name="l00890"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga4553dab46277fcab418470bc34aaf2a1">  890</a></span>&#160;<span class="preprocessor">  #define _AWU_CSR_MSR                 ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; Auto Wake-Up LSI measurement enable [0]</span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="comment"></span>  // reserved [3:1]</div><div class="line"><a name="l00892"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga07c42056ed265e946adba2b478a243cf">  892</a></span>&#160;<span class="preprocessor">  #define _AWU_CSR_AWUEN               ((uint8_t) (0x01 &lt;&lt; 4))   </span><span class="comment">///&lt; Auto-wakeup enable [0]</span></div><div class="line"><a name="l00893"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga5e1b412dd116893aeea9c0c3d1040e22">  893</a></span>&#160;<span class="comment"></span>  #define _AWU_CSR_AWUF                ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; Auto-wakeup status flag [0]</span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="comment"></span>  // reserved [7:6]</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;  <span class="comment">/* AWU Asynchronous prescaler register (_AWU_APR) */</span></div><div class="line"><a name="l00897"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga7994a90fb10793c60f352009a16abb87">  897</a></span>&#160;<span class="preprocessor">  #define _AWU_APR_APRE                ((uint8_t) (0x3F &lt;&lt; 0))   </span><span class="comment">///&lt; Auto-wakeup asynchronous prescaler divider [5:0]</span></div><div class="line"><a name="l00898"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaaa2a3d6bcdf0d72c1817ac8363e5a9d0">  898</a></span>&#160;<span class="comment"></span>  #define _AWU_APR_APRE0               ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; Auto-wakeup asynchronous prescaler divider [0]</span></div><div class="line"><a name="l00899"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaf7f9f206af5f3c0621dcb3f516c7eae8">  899</a></span>&#160;<span class="comment"></span>  #define _AWU_APR_APRE1               ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; Auto-wakeup asynchronous prescaler divider [1]</span></div><div class="line"><a name="l00900"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga97e9e06d9c6cdc20f39edcea34ec9f08">  900</a></span>&#160;<span class="comment"></span>  #define _AWU_APR_APRE2               ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; Auto-wakeup asynchronous prescaler divider [2]</span></div><div class="line"><a name="l00901"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gac84e86ad9022b619b28732c5aee34772">  901</a></span>&#160;<span class="comment"></span>  #define _AWU_APR_APRE3               ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; Auto-wakeup asynchronous prescaler divider [3]</span></div><div class="line"><a name="l00902"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gafab05b097a7448bca341a702c59b503f">  902</a></span>&#160;<span class="comment"></span>  #define _AWU_APR_APRE4               ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; Auto-wakeup asynchronous prescaler divider [4]</span></div><div class="line"><a name="l00903"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga2c3cc3b91117baf4b6161893094254f6">  903</a></span>&#160;<span class="comment"></span>  #define _AWU_APR_APRE5               ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; Auto-wakeup asynchronous prescaler divider [5]</span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="comment"></span>  // reserved [7:6]</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;  <span class="comment">/* AWU Timebase selection register (_AWU_TBR) */</span></div><div class="line"><a name="l00907"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga3cae0bb297189fd1099e86c29b438b3d">  907</a></span>&#160;<span class="preprocessor">  #define _AWU_TBR_AWUTB               ((uint8_t) (0x0F &lt;&lt; 0))   </span><span class="comment">///&lt; Auto-wakeup timebase selection [3:0]</span></div><div class="line"><a name="l00908"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga8272a81c7714c6f0c318e7d8369b635c">  908</a></span>&#160;<span class="comment"></span>  #define _AWU_TBR_AWUTB0              ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; Auto-wakeup timebase selection [0]</span></div><div class="line"><a name="l00909"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gab2ecf8bad4317610d2f84fd26da96e5b">  909</a></span>&#160;<span class="comment"></span>  #define _AWU_TBR_AWUTB1              ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; Auto-wakeup timebase selection [1]</span></div><div class="line"><a name="l00910"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga2b509285ac63ada99b95c2b93dd6f8c9">  910</a></span>&#160;<span class="comment"></span>  #define _AWU_TBR_AWUTB2              ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; Auto-wakeup timebase selection [2]</span></div><div class="line"><a name="l00911"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga801150071e5f15fb8643c426cae5259a">  911</a></span>&#160;<span class="comment"></span>  #define _AWU_TBR_AWUTB3              ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; Auto-wakeup timebase selection [3]</span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="comment"></span>  // reserved [7:4]</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="preprocessor">#endif // AWU_AddressBase</span></div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="comment">// Beeper module (_BEEP)</span></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="preprocessor">#if defined(_DOXYGEN) || defined(BEEP_AddressBase)</span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="comment">  /** @brief struct for beeper control (_BEEP) */</span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="comment">    /** @brief Beeper control/status register (_BEEP_CSR) */</span></div><div class="line"><a name="l00927"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html">  927</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BEEPDIV : 5;    <span class="comment">///&lt; Beep clock prescaler divider</span></div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BEEPEN  : 1;    <span class="comment">///&lt; Beep enable</span></div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BEEPSEL : 2;    <span class="comment">///&lt; Beeper frequency selection</span></div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="comment"></span>    } CSR;</div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;  } <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___b_e_e_p__t">_BEEP_t</a>;</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;  <span class="comment">/* Pointer to BEEP registers */</span></div><div class="line"><a name="l00936"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga0edfa48316e450aaa370938de228fd25">  936</a></span>&#160;<span class="preprocessor">  #define _BEEP         _SFR(_BEEP_t,   BEEP_AddressBase)         </span><span class="comment">///&lt; Beeper struct/bit access</span></div><div class="line"><a name="l00937"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga986ddf0035c4ab7eb8a85a00108ed618">  937</a></span>&#160;<span class="comment"></span>  #define _BEEP_CSR     _SFR(uint8_t,  BEEP_AddressBase+0x00)    <span class="comment">///&lt; Beeper control/status register</span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;  <span class="comment">/* BEEP Module Reset Values */</span></div><div class="line"><a name="l00941"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga865e42dd546ae89cc22f516211414b00">  941</a></span>&#160;<span class="preprocessor">  #define _BEEP_CSR_RESET_VALUE        ((uint8_t) 0x1F)          </span><span class="comment">///&lt; Beeper control/status register reset value</span></div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;  <span class="comment">/* Beeper control/status register (_BEEP_CSR) */</span></div><div class="line"><a name="l00945"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaf46ce0526c747ed991ffe09d33e51a6a">  945</a></span>&#160;<span class="preprocessor">  #define _BEEP_CSR_BEEPDIV            ((uint8_t) (0x1F &lt;&lt; 0))   </span><span class="comment">///&lt; Beeper clock prescaler divider [4:0]</span></div><div class="line"><a name="l00946"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaff6c56e81be94a9e9ddda95e8024f91d">  946</a></span>&#160;<span class="comment"></span>  #define _BEEP_CSR_BEEPDIV0           ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; Beeper clock prescaler divider [0]</span></div><div class="line"><a name="l00947"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaf7d70dbd7f30c6dcd2826af98cbceb4d">  947</a></span>&#160;<span class="comment"></span>  #define _BEEP_CSR_BEEPDIV1           ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; Beeper clock prescaler divider [1]</span></div><div class="line"><a name="l00948"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaf25df36ff10a652bc826445ebe95595e">  948</a></span>&#160;<span class="comment"></span>  #define _BEEP_CSR_BEEPDIV2           ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; Beeper clock prescaler divider [2]</span></div><div class="line"><a name="l00949"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga0e0ce849d6370e000c55897196a9b63f">  949</a></span>&#160;<span class="comment"></span>  #define _BEEP_CSR_BEEPDIV3           ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; Beeper clock prescaler divider [3]</span></div><div class="line"><a name="l00950"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaed27f8989bced22f797e8a843034cbc8">  950</a></span>&#160;<span class="comment"></span>  #define _BEEP_CSR_BEEPDIV4           ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; Beeper clock prescaler divider [4]</span></div><div class="line"><a name="l00951"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga305dc261df136d12b1d0a44f0c5dda83">  951</a></span>&#160;<span class="comment"></span>  #define _BEEP_CSR_BEEPEN             ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; Beeper enable [0]</span></div><div class="line"><a name="l00952"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga5b5b9b1d5ce61bdfa2dee6b348fc76e6">  952</a></span>&#160;<span class="comment"></span>  #define _BEEP_CSR_BEEPSEL            ((uint8_t) (0x03 &lt;&lt; 6))   <span class="comment">///&lt; Beeper frequency selection [1:0]</span></div><div class="line"><a name="l00953"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga0245420a1c9f45affdece8477638d125">  953</a></span>&#160;<span class="comment"></span>  #define _BEEP_CSR_BEEPSEL0           ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; Beeper frequency selection [0]</span></div><div class="line"><a name="l00954"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga6a1fc840cac7f4e01758ca93a37f2329">  954</a></span>&#160;<span class="comment"></span>  #define _BEEP_CSR_BEEPSEL1           ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; Beeper frequency selection [1]</span></div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="preprocessor">#endif // BEEP_AddressBase</span></div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;</div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="comment">// Serial Peripheral Interface (_SPI)</span></div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="preprocessor">#if defined(_DOXYGEN) || defined(SPI_AddressBase)</span></div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="comment">  /** @brief struct for controlling SPI module (_SPI) */</span></div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="comment">    /** @brief SPI control register 1 (_SPI_CR1) */</span></div><div class="line"><a name="l00969"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html">  969</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CPHA     : 1;    <span class="comment">///&lt; Clock phase</span></div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CPOL     : 1;    <span class="comment">///&lt; Clock polarity</span></div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   MSTR     : 1;    <span class="comment">///&lt; Master/slave selection</span></div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BR       : 3;    <span class="comment">///&lt; Baudrate control</span></div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SPE      : 1;    <span class="comment">///&lt; SPI enable</span></div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LSBFIRST : 1;    <span class="comment">///&lt; Frame format</span></div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="comment"></span>    } CR1;</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="comment">    /** @brief SPI control register 2 (_SPI_CR2) */</span></div><div class="line"><a name="l00980"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html">  980</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SSI     : 1;    <span class="comment">///&lt; Internal slave select</span></div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SSM     : 1;    <span class="comment">///&lt; Software slave management</span></div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RXONLY  : 1;    <span class="comment">///&lt; Receive only</span></div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 3;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BDOE    : 1;    <span class="comment">///&lt; Input/Output enable in bidirectional mode</span></div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BDM     : 1;    <span class="comment">///&lt; Bidirectional data mode enable</span></div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="comment"></span>    } CR2;</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="comment">    /** @brief SPI interrupt control register (_SPI_ICR) */</span></div><div class="line"><a name="l00991"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html">  991</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 4;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   WKIE    : 1;    <span class="comment">///&lt; Wakeup interrupt enable</span></div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ERRIE   : 1;    <span class="comment">///&lt; Error interrupt enable</span></div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RXIE    : 1;    <span class="comment">///&lt; Rx buffer not empty interrupt enable</span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TXIE    : 1;    <span class="comment">///&lt; Tx buffer empty interrupt enable</span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="comment"></span>    } ICR;</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="comment">    /** @brief SPI status register (_SPI_SR) */</span></div><div class="line"><a name="l01001"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 1001</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RXNE    : 1;    <span class="comment">///&lt; Receive buffer not empty</span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TXE     : 1;    <span class="comment">///&lt; Transmit buffer empty</span></div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   WKUP    : 1;    <span class="comment">///&lt; Wakeup flag</span></div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   MODF    : 1;    <span class="comment">///&lt; Mode fault</span></div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OVR     : 1;    <span class="comment">///&lt; Overrun flag</span></div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BSY     : 1;    <span class="comment">///&lt; Busy flag</span></div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="comment"></span>    } SR;</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="comment">    /** @brief SPI data register (_SPI_DR) */</span></div><div class="line"><a name="l01014"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 1014</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA    : 8;    <span class="comment">///&lt; SPI data</span></div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="comment"></span>    } DR;</div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;</div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;  } <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t">_SPI_t</a>;</div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="comment">  /// register for SPI control</span></div><div class="line"><a name="l01021"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaa9e44ba356b97be27806db7f96ff527d"> 1021</a></span>&#160;<span class="comment"></span><span class="preprocessor">  #define _SPI        _SFR(_SPI_t,     SPI_AddressBase)          </span><span class="comment">///&lt; SPI struct/bit access</span></div><div class="line"><a name="l01022"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga9d9fcc2e6142abdc27688f2499b9a4e4"> 1022</a></span>&#160;<span class="comment"></span>  #define _SPI_CR1    _SFR(uint8_t,    SPI_AddressBase+0x00)     <span class="comment">///&lt; SPI control register 1</span></div><div class="line"><a name="l01023"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga4f025b4cd374f51e9374903e35ecd5bc"> 1023</a></span>&#160;<span class="comment"></span>  #define _SPI_CR2    _SFR(uint8_t,    SPI_AddressBase+0x01)     <span class="comment">///&lt; SPI control register 2</span></div><div class="line"><a name="l01024"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaa86c616f7196030be4f144e5c85a5102"> 1024</a></span>&#160;<span class="comment"></span>  #define _SPI_ICR    _SFR(uint8_t,    SPI_AddressBase+0x02)     <span class="comment">///&lt; SPI interrupt control register</span></div><div class="line"><a name="l01025"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga7bb3484d96be895cde965beae5cc3268"> 1025</a></span>&#160;<span class="comment"></span>  #define _SPI_SR     _SFR(uint8_t,    SPI_AddressBase+0x03)     <span class="comment">///&lt; SPI status register</span></div><div class="line"><a name="l01026"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga46126584466df95dc574255363696bf2"> 1026</a></span>&#160;<span class="comment"></span>  #define _SPI_DR     _SFR(uint8_t,    SPI_AddressBase+0x04)     <span class="comment">///&lt; SPI data register</span></div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;  <span class="comment">/* SPI Module Reset Values */</span></div><div class="line"><a name="l01030"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga393c498f4f0c95becd749a0aa3b83696"> 1030</a></span>&#160;<span class="preprocessor">  #define _SPI_CR1_RESET_VALUE         ((uint8_t) 0x00)          </span><span class="comment">///&lt; SPI Control Register 1 reset value</span></div><div class="line"><a name="l01031"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga02528613772f477e86b6c3ffb660077a"> 1031</a></span>&#160;<span class="comment"></span>  #define _SPI_CR2_RESET_VALUE         ((uint8_t) 0x00)          <span class="comment">///&lt; SPI Control Register 2 reset value</span></div><div class="line"><a name="l01032"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gafe4d0dd3006f3ce3796cfebb7ece5940"> 1032</a></span>&#160;<span class="comment"></span>  #define _SPI_ICR_RESET_VALUE         ((uint8_t) 0x00)          <span class="comment">///&lt; SPI Interrupt Control Register reset value</span></div><div class="line"><a name="l01033"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga6da01a65f0efbb1f0e085e2f6ea2801c"> 1033</a></span>&#160;<span class="comment"></span>  #define _SPI_SR_RESET_VALUE          ((uint8_t) 0x02)          <span class="comment">///&lt; SPI Status Register reset value</span></div><div class="line"><a name="l01034"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga0f53557c4a46029ab6fe567505971566"> 1034</a></span>&#160;<span class="comment"></span>  #define _SPI_DR_RESET_VALUE          ((uint8_t) 0x00)          <span class="comment">///&lt; SPI Data Register reset value</span></div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;  <span class="comment">/* SPI control register 1 (_SPI_CR1) */</span></div><div class="line"><a name="l01038"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga7ef9aad7cb7e94d8a2d98de927dd46ad"> 1038</a></span>&#160;<span class="preprocessor">  #define _SPI_CR1_CPHA                ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; SPI Clock phase [0]</span></div><div class="line"><a name="l01039"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga588fe61442f36d0f3c8ea64bfa585095"> 1039</a></span>&#160;<span class="comment"></span>  #define _SPI_CR1_CPOL                ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; SPI Clock polarity [0]</span></div><div class="line"><a name="l01040"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gae34da153795a9f8647ae7ca236d13b20"> 1040</a></span>&#160;<span class="comment"></span>  #define _SPI_CR1_MSTR                ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; SPI Master/slave selection [0]</span></div><div class="line"><a name="l01041"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaadc180124171f24eb1045d351f9f41da"> 1041</a></span>&#160;<span class="comment"></span>  #define _SPI_CR1_BR                  ((uint8_t) (0x07 &lt;&lt; 3))   <span class="comment">///&lt; SPI Baudrate control [2:0]</span></div><div class="line"><a name="l01042"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga9ad2e94bf86f2d55f47344157cc6f4ca"> 1042</a></span>&#160;<span class="comment"></span>  #define _SPI_CR1_BR0                 ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; SPI Baudrate control [0]</span></div><div class="line"><a name="l01043"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaa9a1e42da70789b7012fdb7c5c958439"> 1043</a></span>&#160;<span class="comment"></span>  #define _SPI_CR1_BR1                 ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; SPI Baudrate control [1]</span></div><div class="line"><a name="l01044"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga40eafa5a049e972b468233f91cb0bcc8"> 1044</a></span>&#160;<span class="comment"></span>  #define _SPI_CR1_BR2                 ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; SPI Baudrate control [2]</span></div><div class="line"><a name="l01045"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga4d2aebe2c60c5721d262a2a992c2caea"> 1045</a></span>&#160;<span class="comment"></span>  #define _SPI_CR1_SPE                 ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; SPI enable [0]</span></div><div class="line"><a name="l01046"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gabc3cb30b5826ea1f46500014e99566fc"> 1046</a></span>&#160;<span class="comment"></span>  #define _SPI_CR1_LSBFIRST            ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; SPI Frame format [0]</span></div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;  <span class="comment">/* SPI control register 2 (_SPI_CR2) */</span></div><div class="line"><a name="l01049"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga78e34b787bc40f7f21200388f5e40386"> 1049</a></span>&#160;<span class="preprocessor">  #define _SPI_CR2_SSI                 ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; SPI Internal slave select [0]</span></div><div class="line"><a name="l01050"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga56da2d7306e8cc8360e5b839795076f3"> 1050</a></span>&#160;<span class="comment"></span>  #define _SPI_CR2_SSM                 ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; SPI Software slave management [0]</span></div><div class="line"><a name="l01051"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaf7903fa54bc4354adec4f3353e9f7227"> 1051</a></span>&#160;<span class="comment"></span>  #define _SPI_CR2_RXONLY              ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; SPI Receive only [0]</span></div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="comment"></span>  // reserved [5:3]</div><div class="line"><a name="l01053"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga2de8ed2cf15b8c1e1272e89cc1a135b3"> 1053</a></span>&#160;<span class="preprocessor">  #define _SPI_CR2_BDOE                ((uint8_t) (0x01 &lt;&lt; 6))   </span><span class="comment">///&lt; SPI Input/Output enable in bidirectional mode [0]</span></div><div class="line"><a name="l01054"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaba7d70e78c35779166254d225ce7192e"> 1054</a></span>&#160;<span class="comment"></span>  #define _SPI_CR2_BDM                 ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; SPI Bidirectional data mode enable [0]</span></div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;  <span class="comment">/* SPI interrupt control register (_SPI_ICR) */</span></div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;  <span class="comment">// reserved [3:0]</span></div><div class="line"><a name="l01058"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga011f03816944bfc8f06ea9c2eb5f2b16"> 1058</a></span>&#160;<span class="preprocessor">  #define _SPI_ICR_WKIE                ((uint8_t) (0x01 &lt;&lt; 4))   </span><span class="comment">///&lt; SPI Wakeup interrupt enable [0]</span></div><div class="line"><a name="l01059"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga9b780a05eaca1f4235457ad7df4449c8"> 1059</a></span>&#160;<span class="comment"></span>  #define _SPI_ICR_ERRIE               ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; SPI Error interrupt enable [0]</span></div><div class="line"><a name="l01060"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga668c53b67ae78282331adae0d7819c4c"> 1060</a></span>&#160;<span class="comment"></span>  #define _SPI_ICR_RXIE                ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; SPI Rx buffer not empty interrupt enable [0]</span></div><div class="line"><a name="l01061"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga308a3dddaf384bf9c154737a504a25c1"> 1061</a></span>&#160;<span class="comment"></span>  #define _SPI_ICR_TXIE                ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; SPI Tx buffer empty interrupt enable [0]</span></div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;  <span class="comment">/* SPI status register (_SPI_SR) */</span></div><div class="line"><a name="l01064"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga7e0134daac285f3c3da958cd32c7ad9a"> 1064</a></span>&#160;<span class="preprocessor">  #define _SPI_SR_RXNE                 ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; SPI Receive buffer not empty [0]</span></div><div class="line"><a name="l01065"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga094f171c674370855aa2348ce0c51591"> 1065</a></span>&#160;<span class="comment"></span>  #define _SPI_SR_TXE                  ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; SPI Transmit buffer empty [0]</span></div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="comment"></span>  // reserved [2]</div><div class="line"><a name="l01067"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga5bdd1382d15b51656e12dffc514af3df"> 1067</a></span>&#160;<span class="preprocessor">  #define _SPI_SR_WKUP                 ((uint8_t) (0x01 &lt;&lt; 3))   </span><span class="comment">///&lt; SPI Wakeup flag [0]</span></div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="comment"></span>  // reserved [4]</div><div class="line"><a name="l01069"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gafed3acd83dab34fba14777e96be22e3a"> 1069</a></span>&#160;<span class="preprocessor">  #define _SPI_SR_MODF                 ((uint8_t) (0x01 &lt;&lt; 5))   </span><span class="comment">///&lt; SPI Mode fault [0]</span></div><div class="line"><a name="l01070"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga34dcd0a1f8b3b3d3031ccc0b61d078df"> 1070</a></span>&#160;<span class="comment"></span>  #define _SPI_SR_OVR                  ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; SPI Overrun flag [0]</span></div><div class="line"><a name="l01071"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gac522ac74babd33253b4de7f73e39749e"> 1071</a></span>&#160;<span class="comment"></span>  #define _SPI_SR_BSY                  ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; SPI Busy flag [0]</span></div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="preprocessor">#endif // SPI_AddressBase</span></div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;</div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="comment">// I2C Bus Interface (_I2C)</span></div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="preprocessor">#if defined(_DOXYGEN) || defined(I2C_AddressBase)</span></div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="comment">  /** @brief struct for controlling I2C module (_I2C) */</span></div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;<span class="comment">    /** @brief I2C Control register 1 (_I2C_CR1) */</span></div><div class="line"><a name="l01086"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 1086</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PE        : 1;    <span class="comment">///&lt; Peripheral enable</span></div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 5;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ENGC      : 1;    <span class="comment">///&lt; General call enable</span></div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   NOSTRETCH : 1;    <span class="comment">///&lt; Clock stretching disable (Slave mode)</span></div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="comment"></span>    } CR1;</div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;</div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="comment">    /** @brief I2C Control register 2 (_I2C_CR2) */</span></div><div class="line"><a name="l01095"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 1095</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   START     : 1;    <span class="comment">///&lt; Start generation</span></div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   STOP      : 1;    <span class="comment">///&lt; Stop generation</span></div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ACK       : 1;    <span class="comment">///&lt; Acknowledge enable</span></div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   POS       : 1;    <span class="comment">///&lt; Acknowledge position (for data reception)</span></div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 3;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SWRST     : 1;    <span class="comment">///&lt; Software reset</span></div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="comment"></span>    } CR2;</div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="comment">    /** @brief I2C Frequency register (_I2C_FREQR) */</span></div><div class="line"><a name="l01106"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 1106</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FREQ      : 6;    <span class="comment">///&lt; Peripheral clock frequency</span></div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;    } FREQR;</div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;</div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;<span class="comment">    /** @brief I2C own address register low byte (_I2C_OARL) */</span></div><div class="line"><a name="l01113"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 1113</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ADD0      : 1;    <span class="comment">///&lt; Interface address [0] (in 10-bit address mode)</span></div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ADD       : 7;    <span class="comment">///&lt; Interface address [7:1]</span></div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="comment"></span>    } OARL;</div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;<span class="comment">    /** @brief I2C own address register high byte (_I2C_OARH) */</span></div><div class="line"><a name="l01120"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 1120</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ADD       : 2;    <span class="comment">///&lt; Interface address [9:8] (in 10-bit address mode)</span></div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 3;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ADDCONF   : 1;    <span class="comment">///&lt; Address mode configuration (must always be written as â€˜1â€™)</span></div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ADDMODE   : 1;    <span class="comment">///&lt; 7-/10-bit addressing mode (Slave mode)</span></div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="comment"></span>    } OARH;</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;</div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;<span class="comment">    /** @brief Reserved register (1B) */</span></div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;    uint8_t res     [1];</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;<span class="comment">    /** @brief I2C data register (_I2C_DR) */</span></div><div class="line"><a name="l01134"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 1134</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA    : 8;    <span class="comment">///&lt; I2C data</span></div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="comment"></span>    } DR;</div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;</div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="comment">    /** @brief I2C Status register 1 (_I2C_SR1) */</span></div><div class="line"><a name="l01140"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 1140</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SB        : 1;    <span class="comment">///&lt; Start bit (Master mode)</span></div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ADDR      : 1;    <span class="comment">///&lt; Address sent (Master mode) / matched (Slave mode)</span></div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BTF       : 1;    <span class="comment">///&lt; Byte transfer finished</span></div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ADD10     : 1;    <span class="comment">///&lt; 10-bit header sent (Master mode)</span></div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   STOPF     : 1;    <span class="comment">///&lt; Stop detection (Slave mode)</span></div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RXNE      : 1;    <span class="comment">///&lt; Data register not empty (receivers)</span></div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TXE       : 1;    <span class="comment">///&lt; Data register empty (transmitters)</span></div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="comment"></span>    } SR1;</div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;</div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;<span class="comment">    /** @brief I2C Status register 2 (_I2C_SR2) */</span></div><div class="line"><a name="l01153"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 1153</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BERR      : 1;    <span class="comment">///&lt; Bus error</span></div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ARLO      : 1;    <span class="comment">///&lt; Arbitration lost (Master mode)</span></div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   AF        : 1;    <span class="comment">///&lt; Acknowledge failure</span></div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OVR       : 1;    <span class="comment">///&lt; Overrun/underrun</span></div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   WUFH      : 1;    <span class="comment">///&lt; Wakeup from Halt</span></div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;    } SR2;</div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;</div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;<span class="comment">    /** @brief I2C Status register 3 (_I2C_SR3) */</span></div><div class="line"><a name="l01165"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 1165</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   MSL       : 1;    <span class="comment">///&lt; Master/Slave</span></div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BUSY      : 1;    <span class="comment">///&lt; Bus busy</span></div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TRA       : 1;    <span class="comment">///&lt; Transmitter/Receiver</span></div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   GENCALL   : 1;    <span class="comment">///&lt; General call header (Slave mode)</span></div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DUALF     : 1;    <span class="comment">///&lt; Dual flag (Slave mode)</span></div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;<span class="comment"></span>    } SR3;</div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;</div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;<span class="comment">    /** @brief I2C Interrupt register (_I2C_ITR) */</span></div><div class="line"><a name="l01177"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 1177</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ITERREN   : 1;    <span class="comment">///&lt; Error interrupt enable</span></div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ITEVTEN   : 1;    <span class="comment">///&lt; Event interrupt enable</span></div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ITBUFEN   : 1;    <span class="comment">///&lt; Buffer interrupt enable</span></div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 5;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;    } ITR;</div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;</div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;<span class="comment">    /** @brief I2C Clock control register low byte (_I2C_CCRL) */</span></div><div class="line"><a name="l01186"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 1186</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCR       : 8;    <span class="comment">///&lt; Clock control register (Master mode)</span></div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="comment"></span>    } CCRL;</div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;</div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;<span class="comment">    /** @brief I2C Clock control register high byte (_I2C_CCRH) */</span></div><div class="line"><a name="l01192"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 1192</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCR       : 4;    <span class="comment">///&lt; Clock control register in Fast/Standard mode (Master mode)</span></div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DUTY      : 1;    <span class="comment">///&lt; Fast mode duty cycle</span></div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FS        : 1;    <span class="comment">///&lt; I2C Master mode selection</span></div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;<span class="comment"></span>    } CCRH;</div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;</div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;<span class="comment">    /** @brief I2C rise time register (_I2C_TRISER) */</span></div><div class="line"><a name="l01201"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 1201</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TRISE     : 6;    <span class="comment">///&lt; Maximum rise time in Fast/Standard mode (Master mode)</span></div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;    } TRISER;</div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;  } <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t">_I2C_t</a>;</div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;<span class="comment">  /// register for SPI control</span></div><div class="line"><a name="l01209"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga652434952edf35361b67df1e7c003cf1"> 1209</a></span>&#160;<span class="comment"></span><span class="preprocessor">  #define _I2C        _SFR(_I2C_t,     I2C_AddressBase)          </span><span class="comment">///&lt; I2C struct/bit access</span></div><div class="line"><a name="l01210"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga6f2931a5b93d432193b1c694ff8a30b9"> 1210</a></span>&#160;<span class="comment"></span>  #define _I2C_CR1    _SFR(uint8_t,    I2C_AddressBase+0x00)     <span class="comment">///&lt; I2C Control register 1</span></div><div class="line"><a name="l01211"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga70111f44c2d04e68b193ccd1ea2c0fe6"> 1211</a></span>&#160;<span class="comment"></span>  #define _I2C_CR2    _SFR(uint8_t,    I2C_AddressBase+0x01)     <span class="comment">///&lt; I2C Control register 2</span></div><div class="line"><a name="l01212"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaf8d48c46a717b1cee08069dbc9903ad6"> 1212</a></span>&#160;<span class="comment"></span>  #define _I2C_FREQR  _SFR(uint8_t,    I2C_AddressBase+0x02)     <span class="comment">///&lt; I2C Frequency register</span></div><div class="line"><a name="l01213"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaaafaef0e49b3623907ba52fd9d8fb390"> 1213</a></span>&#160;<span class="comment"></span>  #define _I2C_OARL   _SFR(uint8_t,    I2C_AddressBase+0x03)     <span class="comment">///&lt; I2C own address register low byte</span></div><div class="line"><a name="l01214"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga8baff2a0ac44ba2cdeb0628661641475"> 1214</a></span>&#160;<span class="comment"></span>  #define _I2C_OARH   _SFR(uint8_t,    I2C_AddressBase+0x04)     <span class="comment">///&lt; I2C own address register high byte</span></div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;<span class="comment"></span>  // 1B</div><div class="line"><a name="l01216"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gae8918e9208528a94e457c29fcb46db4f"> 1216</a></span>&#160;<span class="preprocessor">  #define _I2C_DR     _SFR(uint8_t,    I2C_AddressBase+0x06)     </span><span class="comment">///&lt; I2C data register</span></div><div class="line"><a name="l01217"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga9a2eb9d4c886151585978f66fd80f4d2"> 1217</a></span>&#160;<span class="comment"></span>  #define _I2C_SR1    _SFR(uint8_t,    I2C_AddressBase+0x07)     <span class="comment">///&lt; I2C Status register 1</span></div><div class="line"><a name="l01218"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gafe3c89059c4294e39a47011444ae4a29"> 1218</a></span>&#160;<span class="comment"></span>  #define _I2C_SR2    _SFR(uint8_t,    I2C_AddressBase+0x08)     <span class="comment">///&lt; I2C Status register 2</span></div><div class="line"><a name="l01219"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gab223d9454cd6f0158a216a4b9bbb9027"> 1219</a></span>&#160;<span class="comment"></span>  #define _I2C_SR3    _SFR(uint8_t,    I2C_AddressBase+0x09)     <span class="comment">///&lt; I2C Status register 3</span></div><div class="line"><a name="l01220"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gad3136622895b986271aba1e3a4d4c0f0"> 1220</a></span>&#160;<span class="comment"></span>  #define _I2C_ITR    _SFR(uint8_t,    I2C_AddressBase+0x0A)     <span class="comment">///&lt; I2C Interrupt register</span></div><div class="line"><a name="l01221"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaff34045e4691af531348744328f8f19a"> 1221</a></span>&#160;<span class="comment"></span>  #define _I2C_CCRL   _SFR(uint8_t,    I2C_AddressBase+0x0B)     <span class="comment">///&lt; I2C Clock control register low byte</span></div><div class="line"><a name="l01222"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gad1a166db6841a2da3b5326a1c85d2dae"> 1222</a></span>&#160;<span class="comment"></span>  #define _I2C_CCRH   _SFR(uint8_t,    I2C_AddressBase+0x0C)     <span class="comment">///&lt; I2C Clock control register high byte</span></div><div class="line"><a name="l01223"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga618f31047ebb9762715495558836fc5f"> 1223</a></span>&#160;<span class="comment"></span>  #define _I2C_TRISER _SFR(uint8_t,    I2C_AddressBase+0x0D)     <span class="comment">///&lt; I2C rise time register</span></div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;<span class="comment"></span>  // 1B</div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;</div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;</div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;  <span class="comment">/* I2C Module Reset Values */</span></div><div class="line"><a name="l01228"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga717418aca058678340babf80920fcd48"> 1228</a></span>&#160;<span class="preprocessor">  #define _I2C_CR1_RESET_VALUE         ((uint8_t) 0x00)          </span><span class="comment">///&lt; I2C Control register 1 reset value</span></div><div class="line"><a name="l01229"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga0d83eb7669d4e4248be3dfe4ec60bfbc"> 1229</a></span>&#160;<span class="comment"></span>  #define _I2C_CR2_RESET_VALUE         ((uint8_t) 0x00)          <span class="comment">///&lt; I2C Control register 2 reset value</span></div><div class="line"><a name="l01230"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga4e29ba197771d0483a654ffd555d6ef7"> 1230</a></span>&#160;<span class="comment"></span>  #define _I2C_FREQR_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; I2C Frequency register reset value</span></div><div class="line"><a name="l01231"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gac1d038a1bb7e5374b7ab79ac5e147ae1"> 1231</a></span>&#160;<span class="comment"></span>  #define _I2C_OARL_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; I2C own address register low byte reset value</span></div><div class="line"><a name="l01232"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga715ee8ccd875990155c0cb1cfcfb54ca"> 1232</a></span>&#160;<span class="comment"></span>  #define _I2C_OARH_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; I2C own address register high byte reset value</span></div><div class="line"><a name="l01233"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gad54a55d3f2d409dad7434aa1aa9ba0c4"> 1233</a></span>&#160;<span class="comment"></span>  #define _I2C_DR_RESET_VALUE          ((uint8_t) 0x00)          <span class="comment">///&lt; I2C data register reset value</span></div><div class="line"><a name="l01234"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gab2867dfbe04d633919aa334bc17315b6"> 1234</a></span>&#160;<span class="comment"></span>  #define _I2C_SR1_RESET_VALUE         ((uint8_t) 0x00)          <span class="comment">///&lt; I2C Status register 1 reset value</span></div><div class="line"><a name="l01235"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaed40504a91b659f709803ec2c644c9ed"> 1235</a></span>&#160;<span class="comment"></span>  #define _I2C_SR2_RESET_VALUE         ((uint8_t) 0x00)          <span class="comment">///&lt; I2C Status register 2 reset value</span></div><div class="line"><a name="l01236"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga1104c7b3464a5cc2e608fc1efe01f977"> 1236</a></span>&#160;<span class="comment"></span>  #define _I2C_SR3_RESET_VALUE         ((uint8_t) 0x00)          <span class="comment">///&lt; I2C Status register 3 reset value</span></div><div class="line"><a name="l01237"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga145eedd92c93ccc2bdaba27220e447c3"> 1237</a></span>&#160;<span class="comment"></span>  #define _I2C_ITR_RESET_VALUE         ((uint8_t) 0x00)          <span class="comment">///&lt; I2C Interrupt register reset value</span></div><div class="line"><a name="l01238"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga0d600a878a58f3ce77af6502787d9db5"> 1238</a></span>&#160;<span class="comment"></span>  #define _I2C_CCRL_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; I2C Clock control register low byte reset value</span></div><div class="line"><a name="l01239"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga3195eafb353b4fa0fb318321b94074cb"> 1239</a></span>&#160;<span class="comment"></span>  #define _I2C_CCRH_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; I2C Clock control register high byte reset value</span></div><div class="line"><a name="l01240"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga6bc8f4690acc04eb606cad04b7915fa5"> 1240</a></span>&#160;<span class="comment"></span>  #define _I2C_TRISER_RESET_VALUE      ((uint8_t) 0x02)          <span class="comment">///&lt; I2C rise time register reset value</span></div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;</div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;  <span class="comment">/* I2C Control register 1 (_I2C_CR1) */</span></div><div class="line"><a name="l01244"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga57fc2e5ea5c5692229ced4a19949d963"> 1244</a></span>&#160;<span class="preprocessor">  #define _I2C_CR1_PE                  ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; I2C Peripheral enable [0]</span></div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;<span class="comment"></span>  // reserved [5:1]</div><div class="line"><a name="l01246"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga05da5ea41075c0658b5f7260bee2f8df"> 1246</a></span>&#160;<span class="preprocessor">  #define _I2C_CR1_ENGC                ((uint8_t) (0x01 &lt;&lt; 6))   </span><span class="comment">///&lt; I2C General call enable [0]</span></div><div class="line"><a name="l01247"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga53a4b817794bd6659af808acb3d029a7"> 1247</a></span>&#160;<span class="comment"></span>  #define _I2C_CR1_NOSTRETCH           ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; I2C Clock stretching disable (Slave mode) [0]</span></div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;  <span class="comment">/* I2C Control register 2 (_I2C_CR2) */</span></div><div class="line"><a name="l01250"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga9c58c6c090c567a316aa95d2013a7fb6"> 1250</a></span>&#160;<span class="preprocessor">  #define _I2C_CR2_START               ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; I2C Start generation [0]</span></div><div class="line"><a name="l01251"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga1f7ef1e831e69d4e2dabc7ec22d01dc7"> 1251</a></span>&#160;<span class="comment"></span>  #define _I2C_CR2_STOP                ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; I2C Stop generation [0]</span></div><div class="line"><a name="l01252"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gab6465d48fb5d146b171f8d75182c4199"> 1252</a></span>&#160;<span class="comment"></span>  #define _I2C_CR2_ACK                 ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; I2C Acknowledge enable [0]</span></div><div class="line"><a name="l01253"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga20d38185ad6d8d9985d6e68c0c1b9dba"> 1253</a></span>&#160;<span class="comment"></span>  #define _I2C_CR2_POS                 ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; I2C Acknowledge position (for data reception) [0]</span></div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;<span class="comment"></span>  // reserved [6:4]</div><div class="line"><a name="l01255"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga9bd73cb458867d9c5a388ea1787d0743"> 1255</a></span>&#160;<span class="preprocessor">  #define _I2C_CR2_SWRST               ((uint8_t) (0x01 &lt;&lt; 7))   </span><span class="comment">///&lt; I2C Software reset [0]</span></div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;  <span class="comment">/* I2C Frequency register (_I2C_FREQR) */</span></div><div class="line"><a name="l01258"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga55e0309b921d45e1e64edb125bdc9c16"> 1258</a></span>&#160;<span class="preprocessor">  #define _I2C_FREQR_FREQ              ((uint8_t) (0x3F &lt;&lt; 0))   </span><span class="comment">///&lt; I2C Peripheral clock frequency [5:0]</span></div><div class="line"><a name="l01259"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga6715171647d87e10b58085e765c7ab39"> 1259</a></span>&#160;<span class="comment"></span>  #define _I2C_FREQR_FREQ0             ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; I2C Peripheral clock frequency [0]</span></div><div class="line"><a name="l01260"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gae4c148caf699520646d8e266adb31777"> 1260</a></span>&#160;<span class="comment"></span>  #define _I2C_FREQR_FREQ1             ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; I2C Peripheral clock frequency [1]</span></div><div class="line"><a name="l01261"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gac1854ac07ddb027af4932fb91794e6a9"> 1261</a></span>&#160;<span class="comment"></span>  #define _I2C_FREQR_FREQ2             ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; I2C Peripheral clock frequency [2]</span></div><div class="line"><a name="l01262"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaff75f68d3481a4bb8b951ac13716f9ba"> 1262</a></span>&#160;<span class="comment"></span>  #define _I2C_FREQR_FREQ3             ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; I2C Peripheral clock frequency [3]</span></div><div class="line"><a name="l01263"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga96299b1afc8d432666ed4f8689efd5c8"> 1263</a></span>&#160;<span class="comment"></span>  #define _I2C_FREQR_FREQ4             ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; I2C Peripheral clock frequency [4]</span></div><div class="line"><a name="l01264"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gabf5a10c7c14ba26471d421bc2b7fd268"> 1264</a></span>&#160;<span class="comment"></span>  #define _I2C_FREQR_FREQ5             ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; I2C Peripheral clock frequency [5]</span></div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;<span class="comment"></span>  // reserved [7:6]</div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;</div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;  <span class="comment">/* I2C own address register low byte (_I2C_OARL) */</span></div><div class="line"><a name="l01268"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga093d09b93a6fb93ac724e55a202c9af2"> 1268</a></span>&#160;<span class="preprocessor">  #define _I2C_OARL_ADD0               ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; I2C Interface address [0] (in 10-bit address mode)</span></div><div class="line"><a name="l01269"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga31f8ce6ea382736ce72bd67779ce232e"> 1269</a></span>&#160;<span class="comment"></span>  #define _I2C_OARL_ADD1               ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; I2C Interface address [1]</span></div><div class="line"><a name="l01270"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gabc091714f28a483b2820cc92cc8ae37a"> 1270</a></span>&#160;<span class="comment"></span>  #define _I2C_OARL_ADD2               ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; I2C Interface address [2]</span></div><div class="line"><a name="l01271"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga4af815aef5e6af7f7f981156b223999d"> 1271</a></span>&#160;<span class="comment"></span>  #define _I2C_OARL_ADD3               ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; I2C Interface address [3]</span></div><div class="line"><a name="l01272"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gab81d2a31bf91f5acd032a31f75b52fdd"> 1272</a></span>&#160;<span class="comment"></span>  #define _I2C_OARL_ADD4               ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; I2C Interface address [4]</span></div><div class="line"><a name="l01273"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gafec1b1a3f38319586876e5508b337d86"> 1273</a></span>&#160;<span class="comment"></span>  #define _I2C_OARL_ADD5               ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; I2C Interface address [5]</span></div><div class="line"><a name="l01274"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gae27164bfa015574091b7ecc07536f7c5"> 1274</a></span>&#160;<span class="comment"></span>  #define _I2C_OARL_ADD6               ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; I2C Interface address [6]</span></div><div class="line"><a name="l01275"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gabab2b1a36278272f9b701753fc080f76"> 1275</a></span>&#160;<span class="comment"></span>  #define _I2C_OARL_ADD7               ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; I2C Interface address [7]</span></div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;  <span class="comment">/* I2C own address register high byte (_I2C_OARH) */</span></div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;  <span class="comment">// reserved [0]</span></div><div class="line"><a name="l01279"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga5e421ab706c5280408aff1d1cf9dcaec"> 1279</a></span>&#160;<span class="preprocessor">  #define _I2C_OARH_ADD_8_9            ((uint8_t) (0x03 &lt;&lt; 1))   </span><span class="comment">///&lt; I2C Interface address [9:8] (in 10-bit address mode)</span></div><div class="line"><a name="l01280"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gad3bc1f22a389c9b90c62b58af23cbe94"> 1280</a></span>&#160;<span class="comment"></span>  #define _I2C_OARH_ADD8               ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; I2C Interface address [8]</span></div><div class="line"><a name="l01281"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gacbc73f16d6256050284e534fe424a48c"> 1281</a></span>&#160;<span class="comment"></span>  #define _I2C_OARH_ADD9               ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; I2C Interface address [9]</span></div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;<span class="comment"></span>  // reserved [5:3]</div><div class="line"><a name="l01283"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaf74699b5bb4a134433f801c3932b6429"> 1283</a></span>&#160;<span class="preprocessor">  #define _I2C_OARH_ADDCONF            ((uint8_t) (0x01 &lt;&lt; 6))   </span><span class="comment">///&lt; I2C Address mode configuration [0]</span></div><div class="line"><a name="l01284"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga07c60fb3ed0b340354f7273f0d84cc37"> 1284</a></span>&#160;<span class="comment"></span>  #define _I2C_OARH_ADDMODE            ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; I2C 7-/10-bit addressing mode (Slave mode) [0]</span></div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;  <span class="comment">/* I2C Status register 1 (_I2C_SR1) */</span></div><div class="line"><a name="l01287"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga8dfd8349f9803d6b9cd5dfa19cda9f31"> 1287</a></span>&#160;<span class="preprocessor">  #define _I2C_SR1_SB                  ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; I2C Start bit (Master mode) [0]</span></div><div class="line"><a name="l01288"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga151f4fcca0d3569670102866047b93ca"> 1288</a></span>&#160;<span class="comment"></span>  #define _I2C_SR1_ADDR                ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; I2C Address sent (Master mode) / matched (Slave mode) [0]</span></div><div class="line"><a name="l01289"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga153b9f25f8cc0e90fea7dced9ba3fd47"> 1289</a></span>&#160;<span class="comment"></span>  #define _I2C_SR1_BTF                 ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; I2C Byte transfer finished [0]</span></div><div class="line"><a name="l01290"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga2bea03d1541e84f0972d634857f78599"> 1290</a></span>&#160;<span class="comment"></span>  #define _I2C_SR1_ADD10               ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; I2C 10-bit header sent (Master mode) [0]</span></div><div class="line"><a name="l01291"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga119c77e9be83e7587aad4c61e055672d"> 1291</a></span>&#160;<span class="comment"></span>  #define _I2C_SR1_STOPF               ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; I2C Stop detection (Slave mode) [0]</span></div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;<span class="comment"></span>  // reserved [5]</div><div class="line"><a name="l01293"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gad1f7e95ef4e19a51972ea94537a46293"> 1293</a></span>&#160;<span class="preprocessor">  #define _I2C_SR1_RXNE                ((uint8_t) (0x01 &lt;&lt; 6))   </span><span class="comment">///&lt; I2C Data register not empty (receivers) [0]</span></div><div class="line"><a name="l01294"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaf9a9532cc7241e0c8289bbcfb3f7c7a3"> 1294</a></span>&#160;<span class="comment"></span>  #define _I2C_SR1_TXE                 ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; I2C Data register empty (transmitters) [0]</span></div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;  <span class="comment">/* I2C Status register 2 (_I2C_SR2) */</span></div><div class="line"><a name="l01297"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga3981da9c4f9f92781f9cbf04b946a97b"> 1297</a></span>&#160;<span class="preprocessor">  #define _I2C_SR2_BERR                ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; I2C Bus error [0]</span></div><div class="line"><a name="l01298"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga879d56385a8363fbddd16affd82129ca"> 1298</a></span>&#160;<span class="comment"></span>  #define _I2C_SR2_ARLO                ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; I2C Arbitration lost (Master mode) [0]</span></div><div class="line"><a name="l01299"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga8fdbf23fc678f8647e52915c75efa69d"> 1299</a></span>&#160;<span class="comment"></span>  #define _I2C_SR2_AF                  ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; I2C Acknowledge failure [0]</span></div><div class="line"><a name="l01300"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga121aba1dba1dfd0f13d8d26512c60266"> 1300</a></span>&#160;<span class="comment"></span>  #define _I2C_SR2_OVR                 ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; I2C Overrun/underrun [0]</span></div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;<span class="comment"></span>  // reserved [4]</div><div class="line"><a name="l01302"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gafb32aaa99872c646020f778ec5f3face"> 1302</a></span>&#160;<span class="preprocessor">  #define _I2C_SR2_WUFH                ((uint8_t) (0x01 &lt;&lt; 5))   </span><span class="comment">///&lt; I2C Wakeup from Halt [0]</span></div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;<span class="comment"></span>  // reserved [7:6]</div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;</div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;  <span class="comment">/* I2C Status register 3 (_I2C_SR3) */</span></div><div class="line"><a name="l01306"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga5e71c9c886881a13c39224836392bbc0"> 1306</a></span>&#160;<span class="preprocessor">  #define _I2C_SR3_MSL                 ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; I2C Master/Slave [0]</span></div><div class="line"><a name="l01307"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga02ec0da1f47bea2dca015372635a9699"> 1307</a></span>&#160;<span class="comment"></span>  #define _I2C_SR3_BUSY                ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; I2C Bus busy [0]</span></div><div class="line"><a name="l01308"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga2815e70b85db023afd663e0b000f19c8"> 1308</a></span>&#160;<span class="comment"></span>  #define _I2C_SR3_TRA                 ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; I2C Transmitter/Receiver [0]</span></div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;<span class="comment"></span>  // reserved [3]</div><div class="line"><a name="l01310"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaafbf7fd5045de678e44dd37cbebfc9a4"> 1310</a></span>&#160;<span class="preprocessor">  #define _I2C_SR3_GENCALL             ((uint8_t) (0x01 &lt;&lt; 4))   </span><span class="comment">///&lt; I2C General call header (Slave mode) [0]</span></div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;<span class="comment"></span>  // reserved [6:5]</div><div class="line"><a name="l01312"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga4746414bd3d3f891d96706aa167513e6"> 1312</a></span>&#160;<span class="preprocessor">  #define _I2C_SR3_DUALF               ((uint8_t) (0x01 &lt;&lt; 7))   </span><span class="comment">///&lt; Dual flag (Slave mode) [0]</span></div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;  <span class="comment">/* I2C Interrupt register (_I2C_ITR) */</span></div><div class="line"><a name="l01315"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga960d89d9b78c102d7a64bddc67c68dff"> 1315</a></span>&#160;<span class="preprocessor">  #define _I2C_ITR_ITERREN             ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; I2C Error interrupt enable [0]</span></div><div class="line"><a name="l01316"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga787cd254e3eec54ae18dabb3cd3cd225"> 1316</a></span>&#160;<span class="comment"></span>  #define _I2C_ITR_ITEVTEN             ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; I2C Event interrupt enable [0]</span></div><div class="line"><a name="l01317"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaefcbdf00caf2a1c2197bb051737ac787"> 1317</a></span>&#160;<span class="comment"></span>  #define _I2C_ITR_ITBUFEN             ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; I2C Buffer interrupt enable [0]</span></div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;<span class="comment"></span>  // reserved [7:5]</div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;</div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;  <span class="comment">/* I2C Clock control register high byte (_I2C_CCRH) */</span></div><div class="line"><a name="l01321"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaa222c8fa7baaccab63e53d8923de1962"> 1321</a></span>&#160;<span class="preprocessor">  #define _I2C_CCRH_CCR                ((uint8_t) (0x0F &lt;&lt; 0))   </span><span class="comment">///&lt; I2C Clock control register (Master mode) [3:0]</span></div><div class="line"><a name="l01322"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gabd90bf57d31e7a0fc8253c12a86f8ee7"> 1322</a></span>&#160;<span class="comment"></span>  #define _I2C_CCRH_CCR0               ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; I2C Clock control register (Master mode) [0]</span></div><div class="line"><a name="l01323"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga7f55b305c4da1f1514840a2b33a21fa1"> 1323</a></span>&#160;<span class="comment"></span>  #define _I2C_CCRH_CCR1               ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; I2C Clock control register (Master mode) [1]</span></div><div class="line"><a name="l01324"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaa1043a16eb2d56e74495ce7f524c28a5"> 1324</a></span>&#160;<span class="comment"></span>  #define _I2C_CCRH_CCR2               ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; I2C Clock control register (Master mode) [2]</span></div><div class="line"><a name="l01325"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga840dba751431a29cd4c45ac61a138a22"> 1325</a></span>&#160;<span class="comment"></span>  #define _I2C_CCRH_CCR3               ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; I2C Clock control register (Master mode) [3]</span></div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;<span class="comment"></span>  // reserved [5:4]</div><div class="line"><a name="l01327"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga07fd6de89963a3814050fd69b19fe64b"> 1327</a></span>&#160;<span class="preprocessor">  #define _I2C_CCRH_DUTY               ((uint8_t) (0x01 &lt;&lt; 6))   </span><span class="comment">///&lt; I2C Fast mode duty cycle [0]</span></div><div class="line"><a name="l01328"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga0e58fa58597e36f566cde770a4ce70df"> 1328</a></span>&#160;<span class="comment"></span>  #define _I2C_CCRH_FS                 ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; I2C Master mode selection [0]</span></div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;  <span class="comment">/* I2C rise time register (_I2C_TRISER) */</span></div><div class="line"><a name="l01331"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaa2c03c6a8d86c08878bd9139e83e87ae"> 1331</a></span>&#160;<span class="preprocessor">  #define _I2C_TRISER_TRISE            ((uint8_t) (0x3F &lt;&lt; 0))   </span><span class="comment">///&lt; I2C Maximum rise time (Master mode) [5:0]</span></div><div class="line"><a name="l01332"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gae0add208d1d531725fd7d5e6e76121c6"> 1332</a></span>&#160;<span class="comment"></span>  #define _I2C_TRISER_TRISE0           ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; I2C Maximum rise time (Master mode) [0]</span></div><div class="line"><a name="l01333"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gae3a7abd21e01e15964504fc86fa235bb"> 1333</a></span>&#160;<span class="comment"></span>  #define _I2C_TRISER_TRISE1           ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; I2C Maximum rise time (Master mode) [1]</span></div><div class="line"><a name="l01334"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga51c1ed96705f9efe1355f0355d454fed"> 1334</a></span>&#160;<span class="comment"></span>  #define _I2C_TRISER_TRISE2           ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; I2C Maximum rise time (Master mode) [2]</span></div><div class="line"><a name="l01335"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga1e90e7b9426527ff254f6a8be3be1a89"> 1335</a></span>&#160;<span class="comment"></span>  #define _I2C_TRISER_TRISE3           ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; I2C Maximum rise time (Master mode) [3]</span></div><div class="line"><a name="l01336"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaa20711891c3aa173021391eaca6e78c2"> 1336</a></span>&#160;<span class="comment"></span>  #define _I2C_TRISER_TRISE4           ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; I2C Maximum rise time (Master mode) [4]</span></div><div class="line"><a name="l01337"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gac07bc8c9fe49f1fa6d7c012cdee94163"> 1337</a></span>&#160;<span class="comment"></span>  #define _I2C_TRISER_TRISE5           ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; I2C Maximum rise time (Master mode) [5]</span></div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;<span class="comment"></span>  // reserved [7:6]</div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;</div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;<span class="preprocessor">#endif // I2C_AddressBase</span></div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;</div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;</div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;</div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;<span class="comment">// Universal Asynchronous Receiver Transmitter (_USART)</span></div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;<span class="preprocessor">#if defined(_DOXYGEN) || defined(USART_AddressBase)</span></div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;<span class="comment">  /** @brief struct for controlling Universal Asynchronous Receiver Transmitter (_USART) */</span></div><div class="line"><a name="l01350"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html"> 1350</a></span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;<span class="comment">    /** @brief USART Status register (_USART_SR) */</span></div><div class="line"><a name="l01353"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html"> 1353</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PE      : 1;    <span class="comment">///&lt; Parity error</span></div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FE      : 1;    <span class="comment">///&lt; Framing error</span></div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   NF      : 1;    <span class="comment">///&lt; Noise flag</span></div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OR      : 1;    <span class="comment">///&lt; LIN Header Error (LIN Slave mode) / Overrun error</span></div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IDLE    : 1;    <span class="comment">///&lt; IDLE line detected</span></div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RXNE    : 1;    <span class="comment">///&lt; Read data register not empty</span></div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TC      : 1;    <span class="comment">///&lt; Transmission complete</span></div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TXE     : 1;    <span class="comment">///&lt; Transmit data register empty</span></div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;<span class="comment"></span>    } SR;</div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;</div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;<span class="comment">    /** @brief USART data register (_USART_DR) */</span></div><div class="line"><a name="l01366"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html"> 1366</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA    : 8;    <span class="comment">///&lt; USART data</span></div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;<span class="comment"></span>    } DR;</div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;</div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;<span class="comment">    /** @brief USART Baud rate register 1 (_USART_BRR1) */</span></div><div class="line"><a name="l01372"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html"> 1372</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DIV_4_11 : 8;    <span class="comment">///&lt; UART_DIV [11:4]</span></div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;<span class="comment"></span>    } BRR1;</div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;</div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;<span class="comment">    /** @brief USART Baud rate register 2 (_USART_BRR2) */</span></div><div class="line"><a name="l01378"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html"> 1378</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DIV_0_3   : 4;    <span class="comment">///&lt; UART_DIV [3:0]</span></div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DIV_12_15 : 4;    <span class="comment">///&lt; UART_DIV [15:12]</span></div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;<span class="comment"></span>    } BRR2;</div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;</div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;<span class="comment">    /** @brief USART Control register 1 (_USART_CR1) */</span></div><div class="line"><a name="l01385"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html"> 1385</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIEN    : 1;    <span class="comment">///&lt; Parity interrupt enable</span></div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PS      : 1;    <span class="comment">///&lt; Parity selection</span></div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PCEN    : 1;    <span class="comment">///&lt; Parity control enable</span></div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   WAKE    : 1;    <span class="comment">///&lt; Wakeup method</span></div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   M       : 1;    <span class="comment">///&lt; word length</span></div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UARTD   : 1;    <span class="comment">///&lt; UART Disable (for low power consumption)</span></div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   T8      : 1;    <span class="comment">///&lt; Transmit Data bit 8 (in 9-bit mode)</span></div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   R8      : 1;    <span class="comment">///&lt; Receive Data bit 8 (in 9-bit mode)</span></div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;<span class="comment"></span>    } CR1;</div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;</div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;<span class="comment">    /** @brief USART Control register 2 (_USART_CR2) */</span></div><div class="line"><a name="l01398"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html"> 1398</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SBK     : 1;    <span class="comment">///&lt; Send break</span></div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RWU     : 1;    <span class="comment">///&lt; Receiver wakeup</span></div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   REN     : 1;    <span class="comment">///&lt; Receiver enable</span></div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TEN     : 1;    <span class="comment">///&lt; Transmitter enable</span></div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ILIEN   : 1;    <span class="comment">///&lt; IDLE Line interrupt enable</span></div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RIEN    : 1;    <span class="comment">///&lt; Receiver interrupt enable</span></div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TCIEN   : 1;    <span class="comment">///&lt; Transmission complete interrupt enable</span></div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TIEN    : 1;    <span class="comment">///&lt; Transmitter interrupt enable</span></div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;<span class="comment"></span>    } CR2;</div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;</div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;<span class="comment">    /** @brief USART Control register 3 (_USART_CR3) */</span></div><div class="line"><a name="l01411"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html"> 1411</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LBCL    : 1;    <span class="comment">///&lt; Last bit clock pulse</span></div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CPHA    : 1;    <span class="comment">///&lt; Clock phase</span></div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CPOL    : 1;    <span class="comment">///&lt; Clock polarity</span></div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CKEN    : 1;    <span class="comment">///&lt; Clock enable</span></div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   STOP    : 2;    <span class="comment">///&lt; STOP bits</span></div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;    } CR3;</div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;</div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;<span class="comment">    /** @brief USART Control register 4 (_USART_CR4) */</span></div><div class="line"><a name="l01422"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html"> 1422</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ADD     : 4;    <span class="comment">///&lt; Address of the UART node</span></div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 4;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;    } CR4;</div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;</div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;  } <a class="code" href="group___s_t_m8_l10_x.html#struct___u_s_a_r_t__t">_USART_t</a>;</div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;</div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;  <span class="comment">/* Pointer to USART registers */</span></div><div class="line"><a name="l01430"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga721f8180518da65e41da9183b51e3e8f"> 1430</a></span>&#160;<span class="preprocessor">  #define _USART      _SFR(_USART_t,   USART_AddressBase)        </span><span class="comment">///&lt; USART struct/bit access</span></div><div class="line"><a name="l01431"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gad878b2edc99ef758f3852cc055bd5da1"> 1431</a></span>&#160;<span class="comment"></span>  #define _USART_SR   _SFR(uint8_t,    USART_AddressBase+0x00)   <span class="comment">///&lt; USART Status register</span></div><div class="line"><a name="l01432"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga4aed88d7d255006f2295f74b572615d7"> 1432</a></span>&#160;<span class="comment"></span>  #define _USART_DR   _SFR(uint8_t,    USART_AddressBase+0x01)   <span class="comment">///&lt; USART data register</span></div><div class="line"><a name="l01433"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga5b6622905a98b61a1f366cdfd335097b"> 1433</a></span>&#160;<span class="comment"></span>  #define _USART_BRR1 _SFR(uint8_t,    USART_AddressBase+0x02)   <span class="comment">///&lt; USART Baud rate register 1</span></div><div class="line"><a name="l01434"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gac6ce4b0a7e5bd03aab6b8b226b547d41"> 1434</a></span>&#160;<span class="comment"></span>  #define _USART_BRR2 _SFR(uint8_t,    USART_AddressBase+0x03)   <span class="comment">///&lt; USART Baud rate register 2</span></div><div class="line"><a name="l01435"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaeab345d7bb557c418fb0754f8d79742b"> 1435</a></span>&#160;<span class="comment"></span>  #define _USART_CR1  _SFR(uint8_t,    USART_AddressBase+0x04)   <span class="comment">///&lt; USART Control register 1</span></div><div class="line"><a name="l01436"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga9e8b32cb2f12a0aa89a31461c86e5a80"> 1436</a></span>&#160;<span class="comment"></span>  #define _USART_CR2  _SFR(uint8_t,    USART_AddressBase+0x05)   <span class="comment">///&lt; USART Control register 2</span></div><div class="line"><a name="l01437"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga76f42c7a552816b8ad44fb9192462739"> 1437</a></span>&#160;<span class="comment"></span>  #define _USART_CR3  _SFR(uint8_t,    USART_AddressBase+0x06)   <span class="comment">///&lt; USART Control register 3</span></div><div class="line"><a name="l01438"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga020c82378abaef6ef16b0acbf72ce519"> 1438</a></span>&#160;<span class="comment"></span>  #define _USART_CR4  _SFR(uint8_t,    USART_AddressBase+0x07)   <span class="comment">///&lt; USART Control register 4</span></div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;</div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;  <span class="comment">/* USART Module Reset Values */</span></div><div class="line"><a name="l01442"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga2999a5c4c5271977acf3513051e226e0"> 1442</a></span>&#160;<span class="preprocessor">  #define _USART_SR_RESET_VALUE        ((uint8_t) 0xC0)          </span><span class="comment">///&lt; USART Status register reset value</span></div><div class="line"><a name="l01443"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga9a6a4ea3093800686ef0f399a2ae4aec"> 1443</a></span>&#160;<span class="comment"></span>  #define _USART_BRR1_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; USART Baud rate register 1 reset value</span></div><div class="line"><a name="l01444"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga3364b75a2048aa7df77610cb2341fab0"> 1444</a></span>&#160;<span class="comment"></span>  #define _USART_BRR2_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; USART Baud rate register 2 reset value</span></div><div class="line"><a name="l01445"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga37375101a852a352f643218d34c7f6c9"> 1445</a></span>&#160;<span class="comment"></span>  #define _USART_CR1_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; USART Control register 1 reset value</span></div><div class="line"><a name="l01446"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga7c55306ea816a5dcb44b50adea6a5652"> 1446</a></span>&#160;<span class="comment"></span>  #define _USART_CR2_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; USART Control register 2 reset value</span></div><div class="line"><a name="l01447"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga89294a1f60a490c66c7744f21065d602"> 1447</a></span>&#160;<span class="comment"></span>  #define _USART_CR3_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; USART Control register 3 reset value</span></div><div class="line"><a name="l01448"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gacbd0b3437334818d6ec76335bac8c790"> 1448</a></span>&#160;<span class="comment"></span>  #define _USART_CR4_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; USART Control register 4 reset value</span></div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;</div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;  <span class="comment">/* USART Status register (_USART_SR) */</span></div><div class="line"><a name="l01452"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga99684192916d335f45ba09fa8b806515"> 1452</a></span>&#160;<span class="preprocessor">  #define _USART_SR_PE                 ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; USART Parity error [0]</span></div><div class="line"><a name="l01453"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga2be79b8d7ee624cbe5a65b0c21cc54ca"> 1453</a></span>&#160;<span class="comment"></span>  #define _USART_SR_FE                 ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; USART Framing error [0]</span></div><div class="line"><a name="l01454"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga2b43942bdb1d4afff567b1691bb5e50e"> 1454</a></span>&#160;<span class="comment"></span>  #define _USART_SR_NF                 ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; USART Noise flag [0]</span></div><div class="line"><a name="l01455"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gab1c91cbe718faabb3e863d732f817d43"> 1455</a></span>&#160;<span class="comment"></span>  #define _USART_SR_OR_LHE             ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; USART LIN Header Error (LIN Slave mode) / Overrun error [0]</span></div><div class="line"><a name="l01456"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gacfe78f3c5b79b7447fd92d6cd13520ce"> 1456</a></span>&#160;<span class="comment"></span>  #define _USART_SR_IDLE               ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; USART IDLE line detected [0]</span></div><div class="line"><a name="l01457"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga7a24883f82ced55c379cf961dc22f6b0"> 1457</a></span>&#160;<span class="comment"></span>  #define _USART_SR_RXNE               ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; USART Read data register not empty [0]</span></div><div class="line"><a name="l01458"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga9b7c3f7a55700701bd1f9fcede0bf928"> 1458</a></span>&#160;<span class="comment"></span>  #define _USART_SR_TC                 ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; USART Transmission complete [0]</span></div><div class="line"><a name="l01459"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga2d6667db6f64ed28745e5794dd9f0d6b"> 1459</a></span>&#160;<span class="comment"></span>  #define _USART_SR_TXE                ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; USART Transmit data register empty [0]</span></div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;  <span class="comment">/* USART Control register 1 (_USART_CR1) */</span></div><div class="line"><a name="l01462"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga55432757c85fc2cc1e66f54371a87962"> 1462</a></span>&#160;<span class="preprocessor">  #define _USART_CR1_PIEN              ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; USART Parity interrupt enable [0]</span></div><div class="line"><a name="l01463"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga6dc341cac8385704e4ca2c1ed677cb4e"> 1463</a></span>&#160;<span class="comment"></span>  #define _USART_CR1_PS                ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; USART Parity selection [0]</span></div><div class="line"><a name="l01464"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gad616f0f30dddfa2fbd8316cec260fec0"> 1464</a></span>&#160;<span class="comment"></span>  #define _USART_CR1_PCEN              ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; USART Parity control enable [0]</span></div><div class="line"><a name="l01465"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gacf3c5cb21e5bbd60d3ee524c6fb3e13e"> 1465</a></span>&#160;<span class="comment"></span>  #define _USART_CR1_WAKE              ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; USART Wakeup method [0]</span></div><div class="line"><a name="l01466"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga46d5ca20b585a578b92aedf7de97ddf2"> 1466</a></span>&#160;<span class="comment"></span>  #define _USART_CR1_M                 ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; USART word length [0]</span></div><div class="line"><a name="l01467"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga32de6333a297172a0a6bc029f35a17cc"> 1467</a></span>&#160;<span class="comment"></span>  #define _USART_CR1_UARTD             ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; USART Disable (for low power consumption) [0]</span></div><div class="line"><a name="l01468"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga2afee656df3c3f54ea4a23272c0e8ce1"> 1468</a></span>&#160;<span class="comment"></span>  #define _USART_CR1_T8                ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; USART Transmit Data bit 8 (in 9-bit mode) [0]</span></div><div class="line"><a name="l01469"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gafa3291ae7f21ad028bcc65c5ab07712b"> 1469</a></span>&#160;<span class="comment"></span>  #define _USART_CR1_R8                ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; USART Receive Data bit 8 (in 9-bit mode) [0]</span></div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;  <span class="comment">/* USART Control register 2 (_USART_CR2) */</span></div><div class="line"><a name="l01472"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gac8066a4d9fe905151bc1f37049f703f6"> 1472</a></span>&#160;<span class="preprocessor">  #define _USART_CR2_SBK               ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; USART Send break [0]</span></div><div class="line"><a name="l01473"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga3fc330903c135a3b3a30e9093601c226"> 1473</a></span>&#160;<span class="comment"></span>  #define _USART_CR2_RWU               ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; USART Receiver wakeup [0]</span></div><div class="line"><a name="l01474"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga8f3079b9c62ce1c2873375061e9763c1"> 1474</a></span>&#160;<span class="comment"></span>  #define _USART_CR2_REN               ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; USART Receiver enable [0]</span></div><div class="line"><a name="l01475"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga29ee82226874c70a461ddf3095e649c8"> 1475</a></span>&#160;<span class="comment"></span>  #define _USART_CR2_TEN               ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; USART Transmitter enable [0]</span></div><div class="line"><a name="l01476"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga2b6078d80d473c7ee000050352b1687b"> 1476</a></span>&#160;<span class="comment"></span>  #define _USART_CR2_ILIEN             ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; USART IDLE Line interrupt enable [0]</span></div><div class="line"><a name="l01477"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga8d838a066c00ed014bf58189277f20c3"> 1477</a></span>&#160;<span class="comment"></span>  #define _USART_CR2_RIEN              ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; USART Receiver interrupt enable [0]</span></div><div class="line"><a name="l01478"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga5149b78be04a0f6513c6efa6b8a41784"> 1478</a></span>&#160;<span class="comment"></span>  #define _USART_CR2_TCIEN             ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; USART Transmission complete interrupt enable [0]</span></div><div class="line"><a name="l01479"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gae3a06b0b008ba2ea99e955bd21c4eabf"> 1479</a></span>&#160;<span class="comment"></span>  #define _USART_CR2_TIEN              ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; USART Transmitter interrupt enable [0]</span></div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;  <span class="comment">/* USART Control register 3 (_USART_CR3) */</span></div><div class="line"><a name="l01482"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gae5911860082f52b9d94e1c70d7e7a5c3"> 1482</a></span>&#160;<span class="preprocessor">  #define _USART_CR3_LBCL              ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; USART Last bit clock pulse [0]</span></div><div class="line"><a name="l01483"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga1d5f7f420412886a6d850ca573623b9b"> 1483</a></span>&#160;<span class="comment"></span>  #define _USART_CR3_CPHA              ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; USART Clock phase [0]</span></div><div class="line"><a name="l01484"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga938853f9707670853cb5d6f08a9c73ad"> 1484</a></span>&#160;<span class="comment"></span>  #define _USART_CR3_CPOL              ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; USART Clock polarity [0]</span></div><div class="line"><a name="l01485"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga40e10c4ea5ec8e1b6e1db1821ce184fc"> 1485</a></span>&#160;<span class="comment"></span>  #define _USART_CR3_CKEN              ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; USART Clock enable [0]</span></div><div class="line"><a name="l01486"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga6d40b47a4ffcd739a619a884a34cc987"> 1486</a></span>&#160;<span class="comment"></span>  #define _USART_CR3_STOP              ((uint8_t) (0x03 &lt;&lt; 4))   <span class="comment">///&lt; USART STOP bits [1:0]</span></div><div class="line"><a name="l01487"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gab26be23cdca189760d04fc4dd2b9df93"> 1487</a></span>&#160;<span class="comment"></span>  #define _USART_CR3_STOP0             ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; USART STOP bits [0]</span></div><div class="line"><a name="l01488"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gad2fbf2b0f742ccee9bb1886a2f6bb4e1"> 1488</a></span>&#160;<span class="comment"></span>  #define _USART_CR3_STOP1             ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; USART STOP bits [1]</span></div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;<span class="comment"></span>  // reserved [7:6]</div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;</div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;  <span class="comment">/* USART Control register 4 (_USART_CR4) */</span></div><div class="line"><a name="l01492"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga3a2662fecac1945b9ab7542c5906049d"> 1492</a></span>&#160;<span class="preprocessor">  #define _USART_CR4_ADD               ((uint8_t) (0x0F &lt;&lt; 0))   </span><span class="comment">///&lt; USART Address of the UART node [3:0]</span></div><div class="line"><a name="l01493"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaf0b36e1e24814aba165000bbe14592c4"> 1493</a></span>&#160;<span class="comment"></span>  #define _USART_CR4_ADD0              ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; USART Address of the UART node [0]</span></div><div class="line"><a name="l01494"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga19d9613ab8268ae1e5ebc52e78863cf8"> 1494</a></span>&#160;<span class="comment"></span>  #define _USART_CR4_ADD1              ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; USART Address of the UART node [1]</span></div><div class="line"><a name="l01495"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gacd9f0aeebbeb200abdc139158a02c3bd"> 1495</a></span>&#160;<span class="comment"></span>  #define _USART_CR4_ADD2              ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; USART Address of the UART node [2]</span></div><div class="line"><a name="l01496"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gad68e1308ddecc3e794fd654b505a5a48"> 1496</a></span>&#160;<span class="comment"></span>  #define _USART_CR4_ADD3              ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; USART Address of the UART node [3]</span></div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;<span class="comment"></span>  // reserved [7:4]</div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;</div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;<span class="preprocessor">#endif // USART_AddressBase</span></div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;</div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;</div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;</div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;<span class="comment">// Wait for Event Configuration (_WFE)</span></div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;<span class="preprocessor">#if defined(_DOXYGEN) || defined(WFE_AddressBase)</span></div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;<span class="comment">  /** @brief struct to configure interrupt sources as external interrupts or wake events (_WFE) */</span></div><div class="line"><a name="l01509"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html"> 1509</a></span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;<span class="comment">    /** @brief WFE control register 1 (_WFE_CR1) */</span></div><div class="line"><a name="l01512"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html"> 1512</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TIM2_EV0 : 1;    <span class="comment">///&lt; TIM2 update, trigger or break event</span></div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TIM2_EV1 : 1;    <span class="comment">///&lt; TIM2 capture or compare event</span></div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>            : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EXTI_EV0 : 1;    <span class="comment">///&lt; Interrupt on pin 0 of all ports event</span></div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EXTI_EV1 : 1;    <span class="comment">///&lt; Interrupt on pin 1 of all ports event</span></div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EXTI_EV2 : 1;    <span class="comment">///&lt; Interrupt on pin 2 of all ports event</span></div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EXTI_EV3 : 1;    <span class="comment">///&lt; Interrupt on pin 3 of all ports event</span></div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;<span class="comment"></span>    } CR1;</div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;</div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;<span class="comment">    /** @brief WFE control register 2 (_WFE_CR2) */</span></div><div class="line"><a name="l01524"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html"> 1524</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EXTI_EV4 : 1;    <span class="comment">///&lt; Interrupt on pin 4 of all ports event</span></div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EXTI_EV5 : 1;    <span class="comment">///&lt; Interrupt on pin 5 of all ports event</span></div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EXTI_EV6 : 1;    <span class="comment">///&lt; Interrupt on pin 6 of all ports event</span></div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EXTI_EV7 : 1;    <span class="comment">///&lt; Interrupt on pin 7 of all ports event</span></div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EXTI_EVB : 1;    <span class="comment">///&lt; Interrupt on port B event</span></div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EXTI_EVD : 1;    <span class="comment">///&lt; Interrupt on port D event</span></div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>            : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;    } CR2;</div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;</div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;  } <a class="code" href="group___s_t_m8_l10_x.html#struct___w_f_e__t">_WFE_t</a>;</div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;</div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;  <span class="comment">/* Pointer to WFE registers */</span></div><div class="line"><a name="l01537"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gacc029d96eb787df8749eeadd0736e093"> 1537</a></span>&#160;<span class="preprocessor">  #define _WFE        _SFR(_WFE_t,     WFE_AddressBase)          </span><span class="comment">///&lt; WFE struct/bit access</span></div><div class="line"><a name="l01538"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga8529494e7a96b32d511b5211f7116ef2"> 1538</a></span>&#160;<span class="comment"></span>  #define _WFE_CR1    _SFR(uint8_t,    WFE_AddressBase+0x00)     <span class="comment">///&lt; WFE Control register 1</span></div><div class="line"><a name="l01539"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaa362445098419126f12b0c3b3007b04e"> 1539</a></span>&#160;<span class="comment"></span>  #define _WFE_CR2    _SFR(uint8_t,    WFE_AddressBase+0x01)     <span class="comment">///&lt; WFE Control register 2</span></div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;</div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;  <span class="comment">/* WFE Module Reset Values */</span></div><div class="line"><a name="l01543"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gab44f0afab633ebf65ca2ac9360c61d93"> 1543</a></span>&#160;<span class="preprocessor">  #define _WFE_CR1_RESET_VALUE         ((uint8_t) 0x03)          </span><span class="comment">///&lt; WFE Control register 1 reset value</span></div><div class="line"><a name="l01544"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gac600d5c3e7d52711a185e9b7ea36a94e"> 1544</a></span>&#160;<span class="comment"></span>  #define _WFE_CR2_RESET_VALUE         ((uint8_t) 0x00)          <span class="comment">///&lt; WFE Control register 2 reset value</span></div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;</div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;  <span class="comment">/* WFE Control register 1 (_WFE_CR1) */</span></div><div class="line"><a name="l01548"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gab806b2fe1c56d594841c13bd35fa2e2f"> 1548</a></span>&#160;<span class="preprocessor">  #define _WFE_CR1_TIM2_EV0            ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; TIM2 update, trigger or break event [0]</span></div><div class="line"><a name="l01549"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gad9032b7ec26b87bb044789ef88544ece"> 1549</a></span>&#160;<span class="comment"></span>  #define _WFE_CR1_TIM2_EV1            ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; TIM2 capture or compare event [0]</span></div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;<span class="comment"></span>  // reserved [3:2]</div><div class="line"><a name="l01551"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga583c69c85c1ccd8766dd32f83b591c9b"> 1551</a></span>&#160;<span class="preprocessor">  #define _WFE_CR1_EXTI_EV0            ((uint8_t) (0x01 &lt;&lt; 4))   </span><span class="comment">///&lt; Interrupt on pin 0 of all ports event [0]</span></div><div class="line"><a name="l01552"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga22d0a8c7496975791440a20aebad67d4"> 1552</a></span>&#160;<span class="comment"></span>  #define _WFE_CR1_EXTI_EV1            ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; Interrupt on pin 1 of all ports event [0]</span></div><div class="line"><a name="l01553"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga034cb4df02e4ad2089d85ae4e16e609b"> 1553</a></span>&#160;<span class="comment"></span>  #define _WFE_CR1_EXTI_EV2            ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; Interrupt on pin 2 of all ports event [0]</span></div><div class="line"><a name="l01554"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga811a703efe46be6044c9c9f31e39b8eb"> 1554</a></span>&#160;<span class="comment"></span>  #define _WFE_CR1_EXTI_EV3            ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; Interrupt on pin 3 of all ports event [0]</span></div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;  <span class="comment">/* WFE Control register 2 (_WFE_CR2) */</span></div><div class="line"><a name="l01557"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga5ae3556ded7734a30bca96fae61273a5"> 1557</a></span>&#160;<span class="preprocessor">  #define _WFE_CR2_EXTI_EV4            ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; Interrupt on pin 4 of all ports event [0]</span></div><div class="line"><a name="l01558"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga339059e6de5a395186f9d6d151fe7f7d"> 1558</a></span>&#160;<span class="comment"></span>  #define _WFE_CR2_EXTI_EV5            ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; Interrupt on pin 5 of all ports event [0]</span></div><div class="line"><a name="l01559"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga8fd48cc515d457831aa5b03f6f8ef2f0"> 1559</a></span>&#160;<span class="comment"></span>  #define _WFE_CR2_EXTI_EV6            ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; Interrupt on pin 6 of all ports event [0]</span></div><div class="line"><a name="l01560"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga8b21fe4734c475109b1bbfbe6adb9a14"> 1560</a></span>&#160;<span class="comment"></span>  #define _WFE_CR2_EXTI_EV7            ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; Interrupt on pin 7 of all ports event [0]</span></div><div class="line"><a name="l01561"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gae411fe9829c223ecdb87155e6194d2e1"> 1561</a></span>&#160;<span class="comment"></span>  #define _WFE_CR2_EXTI_EVB            ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; Interrupt on port B event [0]</span></div><div class="line"><a name="l01562"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga15b631b4348d6bdac49a94144e6d8780"> 1562</a></span>&#160;<span class="comment"></span>  #define _WFE_CR2_EXTI_EVD            ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; Interrupt on port D event [0]</span></div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;<span class="comment"></span>  // reserved [7:6]</div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;</div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;<span class="preprocessor">#endif // WFE_AddressBase</span></div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;</div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;</div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;</div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;<span class="comment">// 16-Bit Timer 2+3 (_TIM2, _TIM3)</span></div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;<span class="preprocessor">#if defined(_DOXYGEN) || defined(TIM2_AddressBase) || defined(TIM3_AddressBase)</span></div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;<span class="comment">  /** @brief struct for controlling 16-Bit Timer 2+3 (_TIM2, _TIM3) */</span></div><div class="line"><a name="l01575"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html"> 1575</a></span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;<span class="comment">    /** @brief TIM2/3 Control register 1 (_TIM2/3_CR1) */</span></div><div class="line"><a name="l01578"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html"> 1578</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CEN     : 1;    <span class="comment">///&lt; Counter enable</span></div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UDIS    : 1;    <span class="comment">///&lt; Update disable</span></div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   URS     : 1;    <span class="comment">///&lt; Update request source</span></div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OPM     : 1;    <span class="comment">///&lt; One-pulse mode</span></div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DIR     : 1;    <span class="comment">///&lt; Direction</span></div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ARPE    : 1;    <span class="comment">///&lt; Auto-reload preload enable</span></div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;<span class="comment"></span>    } CR1;</div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;</div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;<span class="comment">    /** @brief TIM2/3 Control register 2 (_TIM2/3_CR2) */</span></div><div class="line"><a name="l01590"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html"> 1590</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 4;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   MMS     : 3;    <span class="comment">///&lt; Master mode selection</span></div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;    } CR2;</div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;</div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;<span class="comment">    /** @brief TIM2/3 Slave mode control register (_TIM2/3_SMCR) */</span></div><div class="line"><a name="l01598"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html"> 1598</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SMS     : 3;    <span class="comment">///&lt; Clock/trigger/slave mode selection</span></div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TS      : 3;    <span class="comment">///&lt; Trigger selection</span></div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   MSM     : 1;    <span class="comment">///&lt; Master/slave mode</span></div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;<span class="comment"></span>    } SMCR;</div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;</div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;<span class="comment">    /** @brief TIM2/3 External trigger register (_TIM2/3_ETR) */</span></div><div class="line"><a name="l01607"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html"> 1607</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ETF     : 4;    <span class="comment">///&lt; External trigger filter</span></div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ETPS    : 2;    <span class="comment">///&lt; External trigger prescaler</span></div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ECE     : 1;    <span class="comment">///&lt; External clock enable</span></div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ETP     : 1;    <span class="comment">///&lt; External trigger polarity</span></div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;<span class="comment"></span>    } ETR;</div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;</div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;<span class="comment">    /** @brief TIM2/3 Interrupt enable register (_TIM2/3_IER) */</span></div><div class="line"><a name="l01616"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html"> 1616</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UIE     : 1;    <span class="comment">///&lt; Update interrupt enable</span></div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1IE   : 1;    <span class="comment">///&lt; Capture/compare 1 interrupt enable</span></div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2IE   : 1;    <span class="comment">///&lt; Capture/compare 2 interrupt enable</span></div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 3;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TIE     : 1;    <span class="comment">///&lt; Trigger interrupt enable</span></div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BIE     : 1;    <span class="comment">///&lt; Break interrupt enable</span></div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;<span class="comment"></span>    } IER;</div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;</div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;<span class="comment">    /** @brief TIM2/3 Status register 1 (_TIM2/3_SR1) */</span></div><div class="line"><a name="l01627"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html"> 1627</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UIF     : 1;    <span class="comment">///&lt; Update interrupt flag</span></div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1IF   : 1;    <span class="comment">///&lt; Capture/compare 1 interrupt flag(TIM2</span></div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2IF   : 1;    <span class="comment">///&lt; Capture/compare 2 interrupt flag</span></div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 3;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TIF     : 1;    <span class="comment">///&lt; Trigger interrupt flag</span></div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BIF     : 1;    <span class="comment">///&lt; Break interrupt flag</span></div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;<span class="comment"></span>    } SR1;</div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;</div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;<span class="comment">    /** @brief TIM2/3 Status register 2 (_TIM2/3_SR2) */</span></div><div class="line"><a name="l01638"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html"> 1638</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved, must be kept cleared</span></div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1OF   : 1;    <span class="comment">///&lt; Capture/compare 1 overcapture flag</span></div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2OF   : 1;    <span class="comment">///&lt; Capture/compare 2 overcapture flag</span></div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 5;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;    } SR2;</div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;</div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;<span class="comment">    /** @brief TIM2/3 Event generation register (_TIM2/3_EGR) */</span></div><div class="line"><a name="l01647"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html"> 1647</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UG      : 1;    <span class="comment">///&lt; Update generation</span></div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1G    : 1;    <span class="comment">///&lt; Capture/compare 1 generation</span></div><div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2G    : 1;    <span class="comment">///&lt; Capture/compare 2 generation</span></div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 3;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TG      : 1;    <span class="comment">///&lt; Trigger generation</span></div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BG      : 1;    <span class="comment">///&lt; Break generation</span></div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;<span class="comment"></span>    } EGR;</div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;</div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;<span class="comment">    /** @brief TIM2/3 Capture/compare mode register 1 (_TIM2/3_CCMR1) */</span></div><div class="line"><a name="l01658"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html"> 1658</a></span>&#160;    <span class="keyword">union </span>{</div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;<span class="comment">      /** @brief TIM2/3 Capture/compare mode register 1 (_TIM2/3_CCMR1, output mode) */</span></div><div class="line"><a name="l01661"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html"> 1661</a></span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;        <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1S    : 2;    <span class="comment">///&lt; Compare 1 selection</span></div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OC1FE   : 1;    <span class="comment">///&lt; Output compare 1 fast enable</span></div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OC1PE   : 1;    <span class="comment">///&lt; Output compare 1 preload enable</span></div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OC1M    : 3;    <span class="comment">///&lt; Output compare 1 mode</span></div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;      } OUT;</div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;<span class="comment">      /** @brief TIM2/3 Capture/compare mode register 1 (_TIM2/3_CCMR1, input mode) */</span></div><div class="line"><a name="l01670"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html"> 1670</a></span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;        <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1S    : 2;    <span class="comment">///&lt; Capture 1 selection</span></div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IC1PSC  : 2;    <span class="comment">///&lt; Input capture 1 prescaler</span></div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IC1F    : 4;    <span class="comment">///&lt; Input capture 1 filter</span></div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;<span class="comment"></span>      } IN;</div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;</div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;    } CCMR1;</div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;</div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;<span class="comment">    /** @brief TIM2/3 Capture/compare mode register 2 (_TIM2/3_CCMR2) */</span></div><div class="line"><a name="l01680"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html"> 1680</a></span>&#160;    <span class="keyword">union </span>{</div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;<span class="comment">      /** @brief TIM2/3 Capture/compare mode register 2 (_TIM2/3_CCMR2, output mode) */</span></div><div class="line"><a name="l01683"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html"> 1683</a></span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;        <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2S    : 2;    <span class="comment">///&lt; Compare 2 selection</span></div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OC2FE   : 1;    <span class="comment">///&lt; Output compare 2 fast enable</span></div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OC2PE   : 1;    <span class="comment">///&lt; Output compare 2 preload enable</span></div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OC2M    : 3;    <span class="comment">///&lt; Output compare 2 mode</span></div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;      } OUT;</div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;<span class="comment">      /** @brief TIM2/3 Capture/compare mode register 2 (_TIM2/3_CCMR2, input mode) */</span></div><div class="line"><a name="l01692"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html"> 1692</a></span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;        <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2S    : 2;    <span class="comment">///&lt; Capture/compare 2 selection</span></div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IC2PSC  : 2;    <span class="comment">///&lt; Input capture 2 prescaler</span></div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IC2F    : 4;    <span class="comment">///&lt; Input capture 2 filter</span></div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;<span class="comment"></span>      } IN;</div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;</div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;    } CCMR2;</div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;</div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;<span class="comment">    /** @brief TIM2/3 Capture/compare enable register 1 (_TIM2/3_CCER1) */</span></div><div class="line"><a name="l01702"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html"> 1702</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1E    : 1;    <span class="comment">///&lt; Capture/compare 1 output enable</span></div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1P    : 1;    <span class="comment">///&lt; Capture/compare 1 output polarity</span></div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2E    : 1;    <span class="comment">///&lt; Capture/compare 2 output enable</span></div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2P    : 1;    <span class="comment">///&lt; Capture/compare 2 output polarity</span></div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 2;    <span class="comment">//   Reserved(TIM2</span></div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;    } CCER1;</div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;</div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;<span class="comment">    /** @brief TIM2/3 16-bit counter high byte (_TIM2/3_CNTRH) */</span></div><div class="line"><a name="l01713"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html"> 1713</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CNT     : 8;    <span class="comment">///&lt; 16-bit counter [15:8]</span></div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;<span class="comment"></span>    } CNTRH;</div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;</div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;<span class="comment">    /** @brief TIM2/3 16-bit counter low byte (_TIM2/3_CNTRL) */</span></div><div class="line"><a name="l01719"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html"> 1719</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CNT     : 8;    <span class="comment">///&lt; 16-bit counter [7:0]</span></div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;<span class="comment"></span>    } CNTRL;</div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;</div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;<span class="comment">    /** @brief TIM2/3 16-bit prescaler (_TIM2/3_PSCR) */</span></div><div class="line"><a name="l01725"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html"> 1725</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PSC     : 3;    <span class="comment">///&lt; prescaler [2:0]</span></div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 5;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;    } PSCR;</div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;</div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;<span class="comment">    /** @brief TIM2/3 16-bit auto-reload value high byte (_TIM2/3_ARRH) */</span></div><div class="line"><a name="l01732"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html"> 1732</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ARR     : 8;    <span class="comment">///&lt; 16-bit auto-reload value [15:8]</span></div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;<span class="comment"></span>    } ARRH;</div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;</div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;<span class="comment">    /** @brief TIM2/3 16-bit auto-reload value low byte (_TIM2/3_ARRL) */</span></div><div class="line"><a name="l01738"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html"> 1738</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ARR     : 8;    <span class="comment">///&lt; 16-bit auto-reload value [7:0]</span></div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;<span class="comment"></span>    } ARRL;</div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;</div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;<span class="comment">    /** @brief TIM2/3 16-bit capture/compare value 1 high byte (_TIM2/3_CCR1H) */</span></div><div class="line"><a name="l01744"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html"> 1744</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCR1    : 8;    <span class="comment">///&lt; 16-bit capture/compare value 1 [15:8]</span></div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;<span class="comment"></span>    } CCR1H;</div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;</div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;<span class="comment">    /** @brief TIM2/3 16-bit capture/compare value 1 low byte (_TIM2/3_CCR1L) */</span></div><div class="line"><a name="l01750"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html"> 1750</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCR1    : 8;    <span class="comment">///&lt; 16-bit capture/compare value 1 [7:0]</span></div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;<span class="comment"></span>    } CCR1L;</div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;</div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;<span class="comment">    /** @brief TIM2/3 16-bit capture/compare value 2 high byte (_TIM2/3_CCR2H) */</span></div><div class="line"><a name="l01756"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html"> 1756</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCR2    : 8;  <span class="comment">///&lt; 16-bit capture/compare value 2 [15:8]</span></div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;<span class="comment"></span>    } CCR2H;</div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;</div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;<span class="comment">    /** @brief TIM2/3 16-bit capture/compare value 2 low byte (_TIM2/3_CCR2L) */</span></div><div class="line"><a name="l01762"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html"> 1762</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCR2    : 8;    <span class="comment">///&lt; 16-bit capture/compare value 2 [7:0]</span></div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;<span class="comment"></span>    } CCR2L;</div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;</div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;<span class="comment">    /** @brief TIM2/3 Break register (_TIM2/3_BKR) */</span></div><div class="line"><a name="l01768"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html"> 1768</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LOCK    : 2;    <span class="comment">///&lt; Lock configuration</span></div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OSSI    : 1;    <span class="comment">///&lt; Off state selection for idle mode</span></div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BKE     : 1;    <span class="comment">///&lt; Break enable</span></div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BKP     : 1;    <span class="comment">///&lt; Break polarity</span></div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   AOE     : 1;    <span class="comment">///&lt; Automatic output enable</span></div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   MOE     : 1;    <span class="comment">///&lt; Main output enable</span></div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;<span class="comment"></span>    } BKR;</div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;</div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;<span class="comment">    /** @brief TIM2/3 Output idle state register (_TIM2/3_OISR) */</span></div><div class="line"><a name="l01780"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html"> 1780</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OIS1    : 1;    <span class="comment">///&lt; Output idle state 1 (OC1 output)</span></div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OIS2    : 1;    <span class="comment">///&lt; Output idle state 2 (OC2 output)</span></div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 5;    <span class="comment">//   Reserved, forced by hardware to 0</span></div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;    } OISR;</div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;</div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;  } <a class="code" href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t">_TIM2_3_t</a>;</div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;</div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;  <span class="comment">/* Pointer to TIM2 registers */</span></div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;<span class="preprocessor">  #if defined(TIM2_AddressBase)</span></div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;<span class="preprocessor">    #define _TIM2        _SFR(_TIM2_3_t, TIM2_AddressBase)         </span><span class="comment">///&lt; TIM2 struct/bit access</span></div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;<span class="comment"></span>    #define _TIM2_CR1    _SFR(uint8_t,   TIM2_AddressBase+0x00)    <span class="comment">///&lt; TIM2 control register 1</span></div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;<span class="comment"></span>    #define _TIM2_CR2    _SFR(uint8_t,   TIM2_AddressBase+0x01)    <span class="comment">///&lt; TIM2 control register 2</span></div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;<span class="comment"></span>    #define _TIM2_SMCR   _SFR(uint8_t,   TIM2_AddressBase+0x02)    <span class="comment">///&lt; TIM2 Slave mode control register</span></div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;<span class="comment"></span>    #define _TIM2_ETR    _SFR(uint8_t,   TIM2_AddressBase+0x03)    <span class="comment">///&lt; TIM2 External trigger register</span></div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;<span class="comment"></span>    #define _TIM2_IER    _SFR(uint8_t,   TIM2_AddressBase+0x04)    <span class="comment">///&lt; TIM2 interrupt enable register</span></div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;<span class="comment"></span>    #define _TIM2_SR1    _SFR(uint8_t,   TIM2_AddressBase+0x05)    <span class="comment">///&lt; TIM2 status register 1</span></div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;<span class="comment"></span>    #define _TIM2_SR2    _SFR(uint8_t,   TIM2_AddressBase+0x06)    <span class="comment">///&lt; TIM2 status register 2</span></div><div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;<span class="comment"></span>    #define _TIM2_EGR    _SFR(uint8_t,   TIM2_AddressBase+0x07)    <span class="comment">///&lt; TIM2 Event generation register</span></div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;<span class="comment"></span>    #define _TIM2_CCMR1  _SFR(uint8_t,   TIM2_AddressBase+0x08)    <span class="comment">///&lt; TIM2 Capture/compare mode register 1</span></div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;<span class="comment"></span>    #define _TIM2_CCMR2  _SFR(uint8_t,   TIM2_AddressBase+0x09)    <span class="comment">///&lt; TIM2 Capture/compare mode register 2</span></div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;<span class="comment"></span>    #define _TIM2_CCER1  _SFR(uint8_t,   TIM2_AddressBase+0x0A)    <span class="comment">///&lt; TIM2 Capture/compare enable register 1</span></div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;<span class="comment"></span>    #define _TIM2_CNTRH  _SFR(uint8_t,   TIM2_AddressBase+0x0B)    <span class="comment">///&lt; TIM2 counter register high byte</span></div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;<span class="comment"></span>    #define _TIM2_CNTRL  _SFR(uint8_t,   TIM2_AddressBase+0x0C)    <span class="comment">///&lt; TIM2 counter register low byte</span></div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;<span class="comment"></span>    #define _TIM2_PSCR   _SFR(uint8_t,   TIM2_AddressBase+0x0D)    <span class="comment">///&lt; TIM2 clock prescaler register</span></div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;<span class="comment"></span>    #define _TIM2_ARRH   _SFR(uint8_t,   TIM2_AddressBase+0x0E)    <span class="comment">///&lt; TIM2 auto-reload register high byte</span></div><div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;<span class="comment"></span>    #define _TIM2_ARRL   _SFR(uint8_t,   TIM2_AddressBase+0x0F)    <span class="comment">///&lt; TIM2 auto-reload register low byte</span></div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;<span class="comment"></span>    #define _TIM2_CCR1H  _SFR(uint8_t,   TIM2_AddressBase+0x10)    <span class="comment">///&lt; TIM2 16-bit capture/compare value 1 high byte</span></div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;<span class="comment"></span>    #define _TIM2_CCR1L  _SFR(uint8_t,   TIM2_AddressBase+0x11)    <span class="comment">///&lt; TIM2 16-bit capture/compare value 1 low byte</span></div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;<span class="comment"></span>    #define _TIM2_CCR2H  _SFR(uint8_t,   TIM2_AddressBase+0x12)    <span class="comment">///&lt; TIM2 16-bit capture/compare value 2 high byte</span></div><div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;<span class="comment"></span>    #define _TIM2_CCR2L  _SFR(uint8_t,   TIM2_AddressBase+0x13)    <span class="comment">///&lt; TIM2 16-bit capture/compare value 2 low byte</span></div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;<span class="comment"></span>    #define _TIM2_BKR    _SFR(uint8_t,   TIM2_AddressBase+0x14)    <span class="comment">///&lt; TIM2 Break register</span></div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;<span class="comment"></span>    #define _TIM2_OISR   _SFR(uint8_t,   TIM2_AddressBase+0x15)    <span class="comment">///&lt; TIM2 Output idle state register</span></div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;</div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;    <span class="comment">/* TIM2 Module Reset Values */</span></div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;<span class="preprocessor">    #define _TIM2_CR1_RESET_VALUE        ((uint8_t) 0x00)          </span><span class="comment">///&lt; TIM2 control register 1 reset value</span></div><div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;<span class="comment"></span>    #define _TIM2_CR2_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 control register 2 reset value</span></div><div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;<span class="comment"></span>    #define _TIM2_SMCR_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 Slave mode control register reset value</span></div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;<span class="comment"></span>    #define _TIM2_ETR_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 External trigger register reset value</span></div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;<span class="comment"></span>    #define _TIM2_IER_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 interrupt enable register reset value</span></div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;<span class="comment"></span>    #define _TIM2_SR1_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 status register 1 reset value</span></div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;<span class="comment"></span>    #define _TIM2_SR2_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 status register 2 reset value</span></div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;<span class="comment"></span>    #define _TIM2_EGR_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 Event generation register reset value</span></div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;<span class="comment"></span>    #define _TIM2_CCMR1_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 Capture/compare mode register 1 reset value</span></div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;<span class="comment"></span>    #define _TIM2_CCMR2_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 Capture/compare mode register 2 reset value</span></div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;<span class="comment"></span>    #define _TIM2_CCER1_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 Capture/compare enable register 1 reset value</span></div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;<span class="comment"></span>    #define _TIM2_CNTRH_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 counter register high byte reset value</span></div><div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;<span class="comment"></span>    #define _TIM2_CNTRL_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 counter register low byte reset value</span></div><div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;<span class="comment"></span>    #define _TIM2_PSCR_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 clock prescaler register reset value</span></div><div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;<span class="comment"></span>    #define _TIM2_ARRH_RESET_VALUE       ((uint8_t) 0xFF)          <span class="comment">///&lt; TIM2 auto-reload register high byte reset value</span></div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;<span class="comment"></span>    #define _TIM2_ARRL_RESET_VALUE       ((uint8_t) 0xFF)          <span class="comment">///&lt; TIM2 auto-reload register low byte reset value</span></div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;<span class="comment"></span>    #define _TIM2_RCR_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 Repetition counter reset value</span></div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;<span class="comment"></span>    #define _TIM2_CCR1H_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 16-bit capture/compare value 1 high byte reset value</span></div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;<span class="comment"></span>    #define _TIM2_CCR1L_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 16-bit capture/compare value 1 low byte reset value</span></div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;<span class="comment"></span>    #define _TIM2_CCR2H_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 16-bit capture/compare value 2 high byte reset value</span></div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;<span class="comment"></span>    #define _TIM2_CCR2L_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 16-bit capture/compare value 2 low byte reset value</span></div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;<span class="comment"></span>    #define _TIM2_BKR_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 Break register reset value</span></div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;<span class="comment"></span>    #define _TIM2_OISR_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 Output idle state register reset value</span></div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;</div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;    <span class="comment">/* TIM2 Control register (_TIM2_CR1) */</span></div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;<span class="preprocessor">    #define _TIM2_CR1_CEN                ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; TIM2 Counter enable [0]</span></div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;<span class="comment"></span>    #define _TIM2_CR1_UDIS               ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; TIM2 Update disable [0]</span></div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;<span class="comment"></span>    #define _TIM2_CR1_URS                ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; TIM2 Update request source [0]</span></div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;<span class="comment"></span>    #define _TIM2_CR1_OPM                ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; TIM2 One-pulse mode [0]</span></div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;<span class="comment"></span>    #define _TIM2_CR1_DIR                ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; TIM2 Direction [0]</span></div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;<span class="comment"></span>    // reserved [6:5]</div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;<span class="preprocessor">    #define _TIM2_CR1_ARPE               ((uint8_t) (0x01 &lt;&lt; 7))   </span><span class="comment">///&lt; TIM2 Auto-reload preload enable [0]</span></div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;    <span class="comment">/* TIM2 Control register (_TIM2_CR2) */</span></div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;    <span class="comment">// reserved [3:0]</span></div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;<span class="preprocessor">    #define _TIM2_CR2_MMS                ((uint8_t) (0x07 &lt;&lt; 4))   </span><span class="comment">///&lt; TIM2 Master mode selection [2:0]</span></div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;<span class="comment"></span>    #define _TIM2_CR2_MMS0               ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; TIM2 Master mode selection [0]</span></div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;<span class="comment"></span>    #define _TIM2_CR2_MMS1               ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; TIM2 Master mode selection [1]</span></div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;<span class="comment"></span>    #define _TIM2_CR2_MMS2               ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; TIM2 Master mode selection [2]</span></div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;<span class="comment"></span>    // reserved [7]</div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;</div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;    <span class="comment">/* TIM2 Slave mode control register (_TIM2_SMCR) */</span></div><div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;<span class="preprocessor">    #define _TIM2_SMCR_SMS               ((uint8_t) (0x07 &lt;&lt; 0))   </span><span class="comment">///&lt; TIM2 Clock/trigger/slave mode selection [2:0]</span></div><div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;<span class="comment"></span>    #define _TIM2_SMCR_SMS0              ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; TIM2 Clock/trigger/slave mode selection [0]</span></div><div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;<span class="comment"></span>    #define _TIM2_SMCR_SMS1              ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; TIM2 Clock/trigger/slave mode selection [1]</span></div><div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;<span class="comment"></span>    #define _TIM2_SMCR_SMS2              ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; TIM2 Clock/trigger/slave mode selection [2]</span></div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;<span class="comment"></span>    // reserved [3]</div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;<span class="preprocessor">    #define _TIM2_SMCR_TS                ((uint8_t) (0x07 &lt;&lt; 4))   </span><span class="comment">///&lt; TIM2 Trigger selection [2:0]</span></div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;<span class="comment"></span>    #define _TIM2_SMCR_TS0               ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; TIM2 Trigger selection [0]</span></div><div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;<span class="comment"></span>    #define _TIM2_SMCR_TS1               ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; TIM2 Trigger selection [1]</span></div><div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;<span class="comment"></span>    #define _TIM2_SMCR_TS2               ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; TIM2 Trigger selection [2]</span></div><div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;<span class="comment"></span>    #define _TIM2_SMCR_MSM               ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; TIM2 Master/slave mode [0]</span></div><div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;    <span class="comment">/* TIM2 External trigger register (_TIM2_ETR) */</span></div><div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;<span class="preprocessor">    #define _TIM2_ETR_ETF                ((uint8_t) (0x0F &lt;&lt; 0))   </span><span class="comment">///&lt; TIM2 External trigger filter [3:0]</span></div><div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;<span class="comment"></span>    #define _TIM2_ETR_ETF0               ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; TIM2 External trigger filter [0]</span></div><div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;<span class="comment"></span>    #define _TIM2_ETR_ETF1               ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; TIM2 External trigger filter [1]</span></div><div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;<span class="comment"></span>    #define _TIM2_ETR_ETF2               ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; TIM2 External trigger filter [2]</span></div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;<span class="comment"></span>    #define _TIM2_ETR_ETF3               ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; TIM2 External trigger filter [3]</span></div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;<span class="comment"></span>    #define _TIM2_ETR_ETPS               ((uint8_t) (0x03 &lt;&lt; 4))   <span class="comment">///&lt; TIM2 External trigger prescaler [1:0]</span></div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;<span class="comment"></span>    #define _TIM2_ETR_ETPS0              ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; TIM2 External trigger prescaler [0]</span></div><div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;<span class="comment"></span>    #define _TIM2_ETR_ETPS1              ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; TIM2 External trigger prescaler [1]</span></div><div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;<span class="comment"></span>    #define _TIM2_ETR_ECE                ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; TIM2 External clock enable [0]</span></div><div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;<span class="comment"></span>    #define _TIM2_ETR_ETP                ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; TIM2 External trigger polarity [0]</span></div><div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;    <span class="comment">/* TIM2 Interrupt enable (_TIM2_IER) */</span></div><div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;<span class="preprocessor">    #define _TIM2_IER_UIE                ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; TIM2 Update interrupt enable [0]</span></div><div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;<span class="comment"></span>    #define _TIM2_IER_CC1IE              ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; TIM2 Capture/compare 1 interrupt enable [0]</span></div><div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;<span class="comment"></span>    #define _TIM2_IER_CC2IE              ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; TIM2 Capture/compare 2 interrupt enable [0]</span></div><div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;<span class="comment"></span>    // reserved [5:3]</div><div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;<span class="preprocessor">    #define _TIM2_IER_TIE                ((uint8_t) (0x01 &lt;&lt; 6))   </span><span class="comment">///&lt; TIM2 Trigger interrupt enable [0]</span></div><div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;<span class="comment"></span>    #define _TIM2_IER_BIE                ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; TIM2 Break interrupt enable [0]</span></div><div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;    <span class="comment">/*  TIM2 Status register 1 (_TIM2_SR1) */</span></div><div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;<span class="preprocessor">    #define _TIM2_SR1_UIF                ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; TIM2 Update interrupt flag [0]</span></div><div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;<span class="comment"></span>    #define _TIM2_SR1_CC1IF              ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; TIM2 Capture/compare 1 interrupt flag [0]</span></div><div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;<span class="comment"></span>    #define _TIM2_SR1_CC2IF              ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; TIM2 Capture/compare 2 interrupt flag [0]</span></div><div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;<span class="comment"></span>    // reserved [5:3]</div><div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;<span class="preprocessor">    #define _TIM2_SR1_TIF                ((uint8_t) (0x01 &lt;&lt; 6))   </span><span class="comment">///&lt; TIM2 Trigger interrupt flag [0]</span></div><div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;<span class="comment"></span>    #define _TIM2_SR1_BIF                ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; TIM2 Break interrupt flag [0]</span></div><div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;    <span class="comment">/*  TIM2 Status register 2 (_TIM2_SR2) */</span></div><div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;    <span class="comment">// reserved [0]</span></div><div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;<span class="preprocessor">    #define _TIM2_SR2_CC1OF              ((uint8_t) (0x01 &lt;&lt; 1))   </span><span class="comment">///&lt; TIM2 Capture/compare 1 overcapture flag [0]</span></div><div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;<span class="comment"></span>    #define _TIM2_SR2_CC2OF              ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; TIM2 Capture/compare 2 overcapture flag [0]</span></div><div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;<span class="comment"></span>    // reserved [7:3]</div><div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;</div><div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;    <span class="comment">/*  TIM2 Event generation register (_TIM2_EGR) */</span></div><div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;<span class="preprocessor">    #define _TIM2_EGR_UG                 ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; TIM2 Update generation [0]</span></div><div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;<span class="comment"></span>    #define _TIM2_EGR_CC1G               ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; TIM2 Capture/compare 1 generation [0]</span></div><div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;<span class="comment"></span>    #define _TIM2_EGR_CC2G               ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; TIM2 Capture/compare 2 generation [0]</span></div><div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;<span class="comment"></span>    // reserved [5:3]</div><div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;<span class="preprocessor">    #define _TIM2_EGR_TG                 ((uint8_t) (0x01 &lt;&lt; 6))   </span><span class="comment">///&lt; TIM2 Trigger generation [0]</span></div><div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;<span class="comment"></span>    #define _TIM2_EGR_BG                 ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; TIM2 Break generation [0]</span></div><div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;    <span class="comment">/*  TIM2 Capture/compare mode register 1 (_TIM2_CCMR1). Output mode */</span></div><div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;<span class="preprocessor">    #define _TIM2_CCMR1_CC1S             ((uint8_t) (0x03 &lt;&lt; 0))   </span><span class="comment">///&lt; TIM2 Compare 1 selection [1:0]</span></div><div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;<span class="comment"></span>    #define _TIM2_CCMR1_CC1S0            ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; TIM2 Compare 1 selection [0]</span></div><div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;<span class="comment"></span>    #define _TIM2_CCMR1_CC1S1            ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; TIM2 Compare 1 selection [1]</span></div><div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;<span class="comment"></span>    #define _TIM2_CCMR1_OC1FE            ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; TIM2 Output compare 1 fast enable [0]</span></div><div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;<span class="comment"></span>    #define _TIM2_CCMR1_OC1PE            ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; TIM2 Output compare 1 preload enable [0]</span></div><div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;<span class="comment"></span>    #define _TIM2_CCMR1_OC1M             ((uint8_t) (0x07 &lt;&lt; 4))   <span class="comment">///&lt; TIM2 Output compare 1 mode [2:0]</span></div><div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;<span class="comment"></span>    #define _TIM2_CCMR1_OC1M0            ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; TIM2 Output compare 1 mode [0]</span></div><div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;<span class="comment"></span>    #define _TIM2_CCMR1_OC1M1            ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; TIM2 Output compare 1 mode [1]</span></div><div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;<span class="comment"></span>    #define _TIM2_CCMR1_OC1M2            ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; TIM2 Output compare 1 mode [2]</span></div><div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;<span class="comment"></span>    // reserved [7]</div><div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;</div><div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;    <span class="comment">/*  TIM2 Capture/compare mode register 1 (_TIM2_CCMR1). Input mode */</span></div><div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;    <span class="comment">// _TIM2_CC1S [1:0] defined above</span></div><div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;<span class="preprocessor">    #define _TIM2_CCMR1_IC1PSC           ((uint8_t) (0x03 &lt;&lt; 2))   </span><span class="comment">///&lt; TIM2 Input capture 1 prescaler [1:0]</span></div><div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;<span class="comment"></span>    #define _TIM2_CCMR1_IC1PSC0          ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; TIM2 Input capture 1 prescaler [0]</span></div><div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;<span class="comment"></span>    #define _TIM2_CCMR1_IC1PSC1          ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; TIM2 Input capture 1 prescaler [1]</span></div><div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;<span class="comment"></span>    #define _TIM2_CCMR1_IC1F             ((uint8_t) (0x0F &lt;&lt; 4))   <span class="comment">///&lt; TIM2 Output compare 1 mode [3:0]</span></div><div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;<span class="comment"></span>    #define _TIM2_CCMR1_IC1F0            ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; TIM2 Input capture 1 filter [0]</span></div><div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;<span class="comment"></span>    #define _TIM2_CCMR1_IC1F1            ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; TIM2 Input capture 1 filter [1]</span></div><div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;<span class="comment"></span>    #define _TIM2_CCMR1_IC1F2            ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; TIM2 Input capture 1 filter [2]</span></div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;<span class="comment"></span>    #define _TIM2_CCMR1_IC1F3            ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; TIM2 Input capture 1 filter [3]</span></div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;    <span class="comment">/*  TIM2 Capture/compare mode register 2 (_TIM2_CCMR2). Output mode */</span></div><div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;<span class="preprocessor">    #define _TIM2_CCMR2_CC2S             ((uint8_t) (0x03 &lt;&lt; 0))   </span><span class="comment">///&lt; TIM2 Compare 2 selection [1:0]</span></div><div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;<span class="comment"></span>    #define _TIM2_CCMR2_CC2S0            ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; TIM2 Compare 2 selection [0]</span></div><div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;<span class="comment"></span>    #define _TIM2_CCMR2_CC2S1            ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; TIM2 Compare 2 selection [1]</span></div><div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;<span class="comment"></span>    #define _TIM2_CCMR2_OC2FE            ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; TIM2 Output compare 2 fast enable [0]</span></div><div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;<span class="comment"></span>    #define _TIM2_CCMR2_OC2PE            ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; TIM2 Output compare 2 preload enable [0]</span></div><div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;<span class="comment"></span>    #define _TIM2_CCMR2_OC2M             ((uint8_t) (0x07 &lt;&lt; 4))   <span class="comment">///&lt; TIM2 Output compare 2 mode [2:0]</span></div><div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;<span class="comment"></span>    #define _TIM2_CCMR2_OC2M0            ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; TIM2 Output compare 2 mode [0]</span></div><div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;<span class="comment"></span>    #define _TIM2_CCMR2_OC2M1            ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; TIM2 Output compare 2 mode [1]</span></div><div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;<span class="comment"></span>    #define _TIM2_CCMR2_OC2M2            ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; TIM2 Output compare 2 mode [2]</span></div><div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;<span class="comment"></span>    // reserved [7]</div><div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;</div><div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;    <span class="comment">/*  TIM2 Capture/compare mode register 2 (_TIM2_CCMR2). Input mode */</span></div><div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;    <span class="comment">// _TIM2_CC2S [1:0] defined above</span></div><div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;<span class="preprocessor">    #define _TIM2_CCMR2_IC2PSC           ((uint8_t) (0x03 &lt;&lt; 2))   </span><span class="comment">///&lt; TIM2 Input capture 2 prescaler [1:0]</span></div><div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;<span class="comment"></span>    #define _TIM2_CCMR2_IC2PSC0          ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; TIM2 Input capture 2 prescaler [0]</span></div><div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;<span class="comment"></span>    #define _TIM2_CCMR2_IC2PSC1          ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; TIM2 Input capture 2 prescaler [1]</span></div><div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;<span class="comment"></span>    #define _TIM2_CCMR2_IC2F             ((uint8_t) (0x0F &lt;&lt; 4))   <span class="comment">///&lt; TIM2 Output compare 2 mode [3:0]</span></div><div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;<span class="comment"></span>    #define _TIM2_CCMR2_IC2F0            ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; TIM2 Input capture 2 filter [0]</span></div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;<span class="comment"></span>    #define _TIM2_CCMR2_IC2F1            ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; TIM2 Input capture 2 filter [1]</span></div><div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;<span class="comment"></span>    #define _TIM2_CCMR2_IC2F2            ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; TIM2 Input capture 2 filter [2]</span></div><div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;<span class="comment"></span>    #define _TIM2_CCMR2_IC2F3            ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; TIM2 Input capture 2 filter [3]</span></div><div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;    <span class="comment">/*  TIM2 Capture/compare enable register 1 (_TIM2_CCER1) */</span></div><div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;<span class="preprocessor">    #define _TIM2_CCER1_CC1E             ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; TIM2 Capture/compare 1 output enable [0]</span></div><div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;<span class="comment"></span>    #define _TIM2_CCER1_CC1P             ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; TIM2 Capture/compare 1 output polarity [0]</span></div><div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;<span class="comment"></span>    // reserved [3:4]</div><div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;<span class="preprocessor">    #define _TIM2_CCER1_CC2E             ((uint8_t) (0x01 &lt;&lt; 4))   </span><span class="comment">///&lt; TIM2 Capture/compare 2 output enable [0]</span></div><div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;<span class="comment"></span>    #define _TIM2_CCER1_CC2P             ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; TIM2 Capture/compare 2 output polarity [0]</span></div><div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;<span class="comment"></span>    // reserved [7:6]</div><div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;</div><div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;    <span class="comment">/*  TIM2 prescaler (_TIM2_PSCR) */</span></div><div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;<span class="preprocessor">    #define _TIM2_PSCR_PSC               ((uint8_t) (0x07 &lt;&lt; 0))   </span><span class="comment">///&lt; TIM2 prescaler [2:0]</span></div><div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;<span class="comment"></span>    #define _TIM2_PSCR_PSC0              ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; TIM2 prescaler [0]</span></div><div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;<span class="comment"></span>    #define _TIM2_PSCR_PSC1              ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; TIM2 prescaler [1]</span></div><div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;<span class="comment"></span>    #define _TIM2_PSCR_PSC2              ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; TIM2 prescaler [2]</span></div><div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;<span class="comment"></span>    // reserved [7:3]</div><div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;</div><div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;    <span class="comment">/*  TIM2 Break register (_TIM2_BKR) */</span></div><div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;<span class="preprocessor">    #define _TIM2_BKR_LOCK               ((int8_t) (0x03 &lt;&lt; 0))    </span><span class="comment">///&lt; TIM2 Lock configuration [1:0]</span></div><div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;<span class="comment"></span>    #define _TIM2_BKR_LOCK0              ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; TIM2 Lock configuration [0]</span></div><div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;<span class="comment"></span>    #define _TIM2_BKR_LOCK1              ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; TIM2 Lock configuration [1]</span></div><div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;<span class="comment"></span>    #define _TIM2_BKR_OSSI               ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; TIM2 Off state selection for idle mode [0]</span></div><div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;<span class="comment"></span>    // reserved [3]</div><div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;<span class="preprocessor">    #define _TIM2_BKR_BKE                ((uint8_t) (0x01 &lt;&lt; 4))   </span><span class="comment">///&lt; TIM2 Break enable [0]</span></div><div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;<span class="comment"></span>    #define _TIM2_BKR_BKP                ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; TIM2 Break polarity [0]</span></div><div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;<span class="comment"></span>    #define _TIM2_BKR_AOE                ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; TIM2 Automatic output enable [0]</span></div><div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;<span class="comment"></span>    #define _TIM2_BKR_MOE                ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; TIM2 Main output enable [0]</span></div><div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;    <span class="comment">/*  TIM2 Output idle state register (_TIM2_OISR) */</span></div><div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;<span class="preprocessor">    #define _TIM2_OISR_OIS1              ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; TIM2 Output idle state 1 (OC1 output) [0]</span></div><div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;<span class="comment"></span>    // reserved [1]</div><div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;<span class="preprocessor">    #define _TIM2_OISR_OIS2              ((uint8_t) (0x01 &lt;&lt; 2))   </span><span class="comment">///&lt; TIM2 Output idle state 2 (OC2 output) [0]</span></div><div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;<span class="comment"></span>    // reserved [7:3</div><div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;</div><div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;<span class="preprocessor">  #endif // TIM2_AddressBase</span></div><div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;</div><div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;</div><div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;  <span class="comment">/* Pointer to TIM3 registers */</span></div><div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;<span class="preprocessor">  #if defined(TIM3_AddressBase)</span></div><div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;<span class="preprocessor">    #define _TIM3        _SFR(_TIM3_3_t, TIM3_AddressBase)         </span><span class="comment">///&lt; TIM3 struct/bit access</span></div><div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;<span class="comment"></span>    #define _TIM3_CR1    _SFR(uint8_t,   TIM3_AddressBase+0x00)    <span class="comment">///&lt; TIM3 control register 1</span></div><div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;<span class="comment"></span>    #define _TIM3_CR2    _SFR(uint8_t,   TIM3_AddressBase+0x01)    <span class="comment">///&lt; TIM3 control register 2</span></div><div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;<span class="comment"></span>    #define _TIM3_SMCR   _SFR(uint8_t,   TIM3_AddressBase+0x02)    <span class="comment">///&lt; TIM3 Slave mode control register</span></div><div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;<span class="comment"></span>    #define _TIM3_ETR    _SFR(uint8_t,   TIM3_AddressBase+0x03)    <span class="comment">///&lt; TIM3 External trigger register</span></div><div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;<span class="comment"></span>    #define _TIM3_IER    _SFR(uint8_t,   TIM3_AddressBase+0x04)    <span class="comment">///&lt; TIM3 interrupt enable register</span></div><div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;<span class="comment"></span>    #define _TIM3_SR1    _SFR(uint8_t,   TIM3_AddressBase+0x05)    <span class="comment">///&lt; TIM3 status register 1</span></div><div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;<span class="comment"></span>    #define _TIM3_SR2    _SFR(uint8_t,   TIM3_AddressBase+0x06)    <span class="comment">///&lt; TIM3 status register 2</span></div><div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;<span class="comment"></span>    #define _TIM3_EGR    _SFR(uint8_t,   TIM3_AddressBase+0x07)    <span class="comment">///&lt; TIM3 Event generation register</span></div><div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;<span class="comment"></span>    #define _TIM3_CCMR1  _SFR(uint8_t,   TIM3_AddressBase+0x08)    <span class="comment">///&lt; TIM3 Capture/compare mode register 1</span></div><div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;<span class="comment"></span>    #define _TIM3_CCMR2  _SFR(uint8_t,   TIM3_AddressBase+0x09)    <span class="comment">///&lt; TIM3 Capture/compare mode register 2</span></div><div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;<span class="comment"></span>    #define _TIM3_CCER1  _SFR(uint8_t,   TIM3_AddressBase+0x0A)    <span class="comment">///&lt; TIM3 Capture/compare enable register 1</span></div><div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;<span class="comment"></span>    #define _TIM3_CNTRH  _SFR(uint8_t,   TIM3_AddressBase+0x0B)    <span class="comment">///&lt; TIM3 counter register high byte</span></div><div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;<span class="comment"></span>    #define _TIM3_CNTRL  _SFR(uint8_t,   TIM3_AddressBase+0x0C)    <span class="comment">///&lt; TIM3 counter register low byte</span></div><div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;<span class="comment"></span>    #define _TIM3_PSCR   _SFR(uint8_t,   TIM3_AddressBase+0x0D)    <span class="comment">///&lt; TIM3 clock prescaler register</span></div><div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;<span class="comment"></span>    #define _TIM3_ARRH   _SFR(uint8_t,   TIM3_AddressBase+0x0E)    <span class="comment">///&lt; TIM3 auto-reload register high byte</span></div><div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;<span class="comment"></span>    #define _TIM3_ARRL   _SFR(uint8_t,   TIM3_AddressBase+0x0F)    <span class="comment">///&lt; TIM3 auto-reload register low byte</span></div><div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;<span class="comment"></span>    #define _TIM3_CCR1H  _SFR(uint8_t,   TIM3_AddressBase+0x10)    <span class="comment">///&lt; TIM3 16-bit capture/compare value 1 high byte</span></div><div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;<span class="comment"></span>    #define _TIM3_CCR1L  _SFR(uint8_t,   TIM3_AddressBase+0x11)    <span class="comment">///&lt; TIM3 16-bit capture/compare value 1 low byte</span></div><div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;<span class="comment"></span>    #define _TIM3_CCR2H  _SFR(uint8_t,   TIM3_AddressBase+0x12)    <span class="comment">///&lt; TIM3 16-bit capture/compare value 2 high byte</span></div><div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;<span class="comment"></span>    #define _TIM3_CCR2L  _SFR(uint8_t,   TIM3_AddressBase+0x13)    <span class="comment">///&lt; TIM3 16-bit capture/compare value 2 low byte</span></div><div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;<span class="comment"></span>    #define _TIM3_BKR    _SFR(uint8_t,   TIM3_AddressBase+0x14)    <span class="comment">///&lt; TIM3 Break register</span></div><div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;<span class="comment"></span>    #define _TIM3_OISR   _SFR(uint8_t,   TIM3_AddressBase+0x15)    <span class="comment">///&lt; TIM3 Output idle state register</span></div><div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;</div><div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;    <span class="comment">/* TIM3 Module Reset Values */</span></div><div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;<span class="preprocessor">    #define _TIM3_CR1_RESET_VALUE        ((uint8_t) 0x00)          </span><span class="comment">///&lt; TIM3 control register 1 reset value</span></div><div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;<span class="comment"></span>    #define _TIM3_CR2_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 control register 2 reset value</span></div><div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;<span class="comment"></span>    #define _TIM3_SMCR_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 Slave mode control register reset value</span></div><div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;<span class="comment"></span>    #define _TIM3_ETR_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 External trigger register reset value</span></div><div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;<span class="comment"></span>    #define _TIM3_IER_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 interrupt enable register reset value</span></div><div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;<span class="comment"></span>    #define _TIM3_SR1_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 status register 1 reset value</span></div><div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;<span class="comment"></span>    #define _TIM3_SR2_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 status register 2 reset value</span></div><div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;<span class="comment"></span>    #define _TIM3_EGR_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 Event generation register reset value</span></div><div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;<span class="comment"></span>    #define _TIM3_CCMR1_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 Capture/compare mode register 1 reset value</span></div><div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;<span class="comment"></span>    #define _TIM3_CCMR2_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 Capture/compare mode register 2 reset value</span></div><div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;<span class="comment"></span>    #define _TIM3_CCER1_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 Capture/compare enable register 1 reset value</span></div><div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;<span class="comment"></span>    #define _TIM3_CNTRH_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 counter register high byte reset value</span></div><div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;<span class="comment"></span>    #define _TIM3_CNTRL_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 counter register low byte reset value</span></div><div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;<span class="comment"></span>    #define _TIM3_PSCR_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 clock prescaler register reset value</span></div><div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;<span class="comment"></span>    #define _TIM3_ARRH_RESET_VALUE       ((uint8_t) 0xFF)          <span class="comment">///&lt; TIM3 auto-reload register high byte reset value</span></div><div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;<span class="comment"></span>    #define _TIM3_ARRL_RESET_VALUE       ((uint8_t) 0xFF)          <span class="comment">///&lt; TIM3 auto-reload register low byte reset value</span></div><div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;<span class="comment"></span>    #define _TIM3_RCR_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 Repetition counter reset value</span></div><div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;<span class="comment"></span>    #define _TIM3_CCR1H_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 16-bit capture/compare value 1 high byte reset value</span></div><div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;<span class="comment"></span>    #define _TIM3_CCR1L_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 16-bit capture/compare value 1 low byte reset value</span></div><div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;<span class="comment"></span>    #define _TIM3_CCR2H_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 16-bit capture/compare value 2 high byte reset value</span></div><div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;<span class="comment"></span>    #define _TIM3_CCR2L_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 16-bit capture/compare value 2 low byte reset value</span></div><div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;<span class="comment"></span>    #define _TIM3_BKR_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 Break register reset value</span></div><div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;<span class="comment"></span>    #define _TIM3_OISR_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 Output idle state register reset value</span></div><div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;</div><div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;    <span class="comment">/* TIM3 Control register (_TIM3_CR1) */</span></div><div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;<span class="preprocessor">    #define _TIM3_CR1_CEN                ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; TIM3 Counter enable [0]</span></div><div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;<span class="comment"></span>    #define _TIM3_CR1_UDIS               ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; TIM3 Update disable [0]</span></div><div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;<span class="comment"></span>    #define _TIM3_CR1_URS                ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; TIM3 Update request source [0]</span></div><div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;<span class="comment"></span>    #define _TIM3_CR1_OPM                ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; TIM3 One-pulse mode [0]</span></div><div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;<span class="comment"></span>    #define _TIM3_CR1_DIR                ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; TIM3 Direction [0]</span></div><div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;<span class="comment"></span>    // reserved [6:5]</div><div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;<span class="preprocessor">    #define _TIM3_CR1_ARPE               ((uint8_t) (0x01 &lt;&lt; 7))   </span><span class="comment">///&lt; TIM3 Auto-reload preload enable [0]</span></div><div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;    <span class="comment">/* TIM3 Control register (_TIM3_CR2) */</span></div><div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;    <span class="comment">// reserved [3:0]</span></div><div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;<span class="preprocessor">    #define _TIM3_CR2_MMS                ((uint8_t) (0x07 &lt;&lt; 4))   </span><span class="comment">///&lt; TIM3 Master mode selection [2:0]</span></div><div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;<span class="comment"></span>    #define _TIM3_CR2_MMS0               ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; TIM3 Master mode selection [0]</span></div><div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;<span class="comment"></span>    #define _TIM3_CR2_MMS1               ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; TIM3 Master mode selection [1]</span></div><div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;<span class="comment"></span>    #define _TIM3_CR2_MMS2               ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; TIM3 Master mode selection [2]</span></div><div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;<span class="comment"></span>    // reserved [7]</div><div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;</div><div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;    <span class="comment">/* TIM3 Slave mode control register (_TIM3_SMCR) */</span></div><div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;<span class="preprocessor">    #define _TIM3_SMCR_SMS               ((uint8_t) (0x07 &lt;&lt; 0))   </span><span class="comment">///&lt; TIM3 Clock/trigger/slave mode selection [2:0]</span></div><div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;<span class="comment"></span>    #define _TIM3_SMCR_SMS0              ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; TIM3 Clock/trigger/slave mode selection [0]</span></div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;<span class="comment"></span>    #define _TIM3_SMCR_SMS1              ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; TIM3 Clock/trigger/slave mode selection [1]</span></div><div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;<span class="comment"></span>    #define _TIM3_SMCR_SMS2              ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; TIM3 Clock/trigger/slave mode selection [2]</span></div><div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;<span class="comment"></span>    // reserved [3]</div><div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;<span class="preprocessor">    #define _TIM3_SMCR_TS                ((uint8_t) (0x07 &lt;&lt; 4))   </span><span class="comment">///&lt; TIM3 Trigger selection [2:0]</span></div><div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;<span class="comment"></span>    #define _TIM3_SMCR_TS0               ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; TIM3 Trigger selection [0]</span></div><div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;<span class="comment"></span>    #define _TIM3_SMCR_TS1               ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; TIM3 Trigger selection [1]</span></div><div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;<span class="comment"></span>    #define _TIM3_SMCR_TS2               ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; TIM3 Trigger selection [2]</span></div><div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;<span class="comment"></span>    #define _TIM3_SMCR_MSM               ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; TIM3 Master/slave mode [0]</span></div><div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;    <span class="comment">/* TIM3 External trigger register (_TIM3_ETR) */</span></div><div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;<span class="preprocessor">    #define _TIM3_ETR_ETF                ((uint8_t) (0x0F &lt;&lt; 0))   </span><span class="comment">///&lt; TIM3 External trigger filter [3:0]</span></div><div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;<span class="comment"></span>    #define _TIM3_ETR_ETF0               ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; TIM3 External trigger filter [0]</span></div><div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;<span class="comment"></span>    #define _TIM3_ETR_ETF1               ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; TIM3 External trigger filter [1]</span></div><div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;<span class="comment"></span>    #define _TIM3_ETR_ETF2               ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; TIM3 External trigger filter [2]</span></div><div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;<span class="comment"></span>    #define _TIM3_ETR_ETF3               ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; TIM3 External trigger filter [3]</span></div><div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;<span class="comment"></span>    #define _TIM3_ETR_ETPS               ((uint8_t) (0x03 &lt;&lt; 4))   <span class="comment">///&lt; TIM3 External trigger prescaler [1:0]</span></div><div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;<span class="comment"></span>    #define _TIM3_ETR_ETPS0              ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; TIM3 External trigger prescaler [0]</span></div><div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;<span class="comment"></span>    #define _TIM3_ETR_ETPS1              ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; TIM3 External trigger prescaler [1]</span></div><div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;<span class="comment"></span>    #define _TIM3_ETR_ECE                ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; TIM3 External clock enable [0]</span></div><div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;<span class="comment"></span>    #define _TIM3_ETR_ETP                ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; TIM3 External trigger polarity [0]</span></div><div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;    <span class="comment">/* TIM3 Interrupt enable (_TIM3_IER) */</span></div><div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;<span class="preprocessor">    #define _TIM3_IER_UIE                ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; TIM3 Update interrupt enable [0]</span></div><div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;<span class="comment"></span>    #define _TIM3_IER_CC1IE              ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; TIM3 Capture/compare 1 interrupt enable [0]</span></div><div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;<span class="comment"></span>    #define _TIM3_IER_CC2IE              ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; TIM3 Capture/compare 2 interrupt enable [0]</span></div><div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;<span class="comment"></span>    // reserved [5:3]</div><div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;<span class="preprocessor">    #define _TIM3_IER_TIE                ((uint8_t) (0x01 &lt;&lt; 6))   </span><span class="comment">///&lt; TIM3 Trigger interrupt enable [0]</span></div><div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;<span class="comment"></span>    #define _TIM3_IER_BIE                ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; TIM3 Break interrupt enable [0]</span></div><div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;    <span class="comment">/*  TIM3 Status register 1 (_TIM3_SR1) */</span></div><div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;<span class="preprocessor">    #define _TIM3_SR1_UIF                ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; TIM3 Update interrupt flag [0]</span></div><div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;<span class="comment"></span>    #define _TIM3_SR1_CC1IF              ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; TIM3 Capture/compare 1 interrupt flag [0]</span></div><div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;<span class="comment"></span>    #define _TIM3_SR1_CC2IF              ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; TIM3 Capture/compare 2 interrupt flag [0]</span></div><div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;<span class="comment"></span>    // reserved [5:3]</div><div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;<span class="preprocessor">    #define _TIM3_SR1_TIF                ((uint8_t) (0x01 &lt;&lt; 6))   </span><span class="comment">///&lt; TIM3 Trigger interrupt flag [0]</span></div><div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;<span class="comment"></span>    #define _TIM3_SR1_BIF                ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; TIM3 Break interrupt flag [0]</span></div><div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;    <span class="comment">/*  TIM3 Status register 2 (_TIM3_SR2) */</span></div><div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;    <span class="comment">// reserved [0]</span></div><div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;<span class="preprocessor">    #define _TIM3_SR2_CC1OF              ((uint8_t) (0x01 &lt;&lt; 1))   </span><span class="comment">///&lt; TIM3 Capture/compare 1 overcapture flag [0]</span></div><div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;<span class="comment"></span>    #define _TIM3_SR2_CC2OF              ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; TIM3 Capture/compare 2 overcapture flag [0]</span></div><div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;<span class="comment"></span>    // reserved [7:3]</div><div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;</div><div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;    <span class="comment">/*  TIM3 Event generation register (_TIM3_EGR) */</span></div><div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;<span class="preprocessor">    #define _TIM3_EGR_UG                 ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; TIM3 Update generation [0]</span></div><div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;<span class="comment"></span>    #define _TIM3_EGR_CC1G               ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; TIM3 Capture/compare 1 generation [0]</span></div><div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;<span class="comment"></span>    #define _TIM3_EGR_CC2G               ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; TIM3 Capture/compare 2 generation [0]</span></div><div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;<span class="comment"></span>    // reserved [5:3]</div><div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;<span class="preprocessor">    #define _TIM3_EGR_TG                 ((uint8_t) (0x01 &lt;&lt; 6))   </span><span class="comment">///&lt; TIM3 Trigger generation [0]</span></div><div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;<span class="comment"></span>    #define _TIM3_EGR_BG                 ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; TIM3 Break generation [0]</span></div><div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;    <span class="comment">/*  TIM3 Capture/compare mode register 1 (_TIM3_CCMR1). Output mode */</span></div><div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;<span class="preprocessor">    #define _TIM3_CCMR1_CC1S             ((uint8_t) (0x03 &lt;&lt; 0))   </span><span class="comment">///&lt; TIM3 Compare 1 selection [1:0]</span></div><div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;<span class="comment"></span>    #define _TIM3_CCMR1_CC1S0            ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; TIM3 Compare 1 selection [0]</span></div><div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;<span class="comment"></span>    #define _TIM3_CCMR1_CC1S1            ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; TIM3 Compare 1 selection [1]</span></div><div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;<span class="comment"></span>    #define _TIM3_CCMR1_OC1FE            ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; TIM3 Output compare 1 fast enable [0]</span></div><div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;<span class="comment"></span>    #define _TIM3_CCMR1_OC1PE            ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; TIM3 Output compare 1 preload enable [0]</span></div><div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;<span class="comment"></span>    #define _TIM3_CCMR1_OC1M             ((uint8_t) (0x07 &lt;&lt; 4))   <span class="comment">///&lt; TIM3 Output compare 1 mode [2:0]</span></div><div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;<span class="comment"></span>    #define _TIM3_CCMR1_OC1M0            ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; TIM3 Output compare 1 mode [0]</span></div><div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;<span class="comment"></span>    #define _TIM3_CCMR1_OC1M1            ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; TIM3 Output compare 1 mode [1]</span></div><div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;<span class="comment"></span>    #define _TIM3_CCMR1_OC1M2            ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; TIM3 Output compare 1 mode [2]</span></div><div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;<span class="comment"></span>    // reserved [7]</div><div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;</div><div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;    <span class="comment">/*  TIM3 Capture/compare mode register 1 (_TIM3_CCMR1). Input mode */</span></div><div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;    <span class="comment">// _TIM3_CC1S [1:0] defined above</span></div><div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;<span class="preprocessor">    #define _TIM3_CCMR1_IC1PSC           ((uint8_t) (0x03 &lt;&lt; 2))   </span><span class="comment">///&lt; TIM3 Input capture 1 prescaler [1:0]</span></div><div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;<span class="comment"></span>    #define _TIM3_CCMR1_IC1PSC0          ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; TIM3 Input capture 1 prescaler [0]</span></div><div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;<span class="comment"></span>    #define _TIM3_CCMR1_IC1PSC1          ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; TIM3 Input capture 1 prescaler [1]</span></div><div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;<span class="comment"></span>    #define _TIM3_CCMR1_IC1F             ((uint8_t) (0x0F &lt;&lt; 4))   <span class="comment">///&lt; TIM3 Output compare 1 mode [3:0]</span></div><div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;<span class="comment"></span>    #define _TIM3_CCMR1_IC1F0            ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; TIM3 Input capture 1 filter [0]</span></div><div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;<span class="comment"></span>    #define _TIM3_CCMR1_IC1F1            ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; TIM3 Input capture 1 filter [1]</span></div><div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;<span class="comment"></span>    #define _TIM3_CCMR1_IC1F2            ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; TIM3 Input capture 1 filter [2]</span></div><div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;<span class="comment"></span>    #define _TIM3_CCMR1_IC1F3            ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; TIM3 Input capture 1 filter [3]</span></div><div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;    <span class="comment">/*  TIM3 Capture/compare mode register 2 (_TIM3_CCMR2). Output mode */</span></div><div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;<span class="preprocessor">    #define _TIM3_CCMR2_CC2S             ((uint8_t) (0x03 &lt;&lt; 0))   </span><span class="comment">///&lt; TIM3 Compare 2 selection [1:0]</span></div><div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;<span class="comment"></span>    #define _TIM3_CCMR2_CC2S0            ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; TIM3 Compare 2 selection [0]</span></div><div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;<span class="comment"></span>    #define _TIM3_CCMR2_CC2S1            ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; TIM3 Compare 2 selection [1]</span></div><div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;<span class="comment"></span>    #define _TIM3_CCMR2_OC2FE            ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; TIM3 Output compare 2 fast enable [0]</span></div><div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;<span class="comment"></span>    #define _TIM3_CCMR2_OC2PE            ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; TIM3 Output compare 2 preload enable [0]</span></div><div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;<span class="comment"></span>    #define _TIM3_CCMR2_OC2M             ((uint8_t) (0x07 &lt;&lt; 4))   <span class="comment">///&lt; TIM3 Output compare 2 mode [2:0]</span></div><div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;<span class="comment"></span>    #define _TIM3_CCMR2_OC2M0            ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; TIM3 Output compare 2 mode [0]</span></div><div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;<span class="comment"></span>    #define _TIM3_CCMR2_OC2M1            ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; TIM3 Output compare 2 mode [1]</span></div><div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;<span class="comment"></span>    #define _TIM3_CCMR2_OC2M2            ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; TIM3 Output compare 2 mode [2]</span></div><div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;<span class="comment"></span>    // reserved [7]</div><div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;</div><div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;    <span class="comment">/*  TIM3 Capture/compare mode register 2 (_TIM3_CCMR2). Input mode */</span></div><div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;    <span class="comment">// _TIM3_CC2S [1:0] defined above</span></div><div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;<span class="preprocessor">    #define _TIM3_CCMR2_IC2PSC           ((uint8_t) (0x03 &lt;&lt; 2))   </span><span class="comment">///&lt; TIM3 Input capture 2 prescaler [1:0]</span></div><div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;<span class="comment"></span>    #define _TIM3_CCMR2_IC2PSC0          ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; TIM3 Input capture 2 prescaler [0]</span></div><div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;<span class="comment"></span>    #define _TIM3_CCMR2_IC2PSC1          ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; TIM3 Input capture 2 prescaler [1]</span></div><div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;<span class="comment"></span>    #define _TIM3_CCMR2_IC2F             ((uint8_t) (0x0F &lt;&lt; 4))   <span class="comment">///&lt; TIM3 Output compare 2 mode [3:0]</span></div><div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;<span class="comment"></span>    #define _TIM3_CCMR2_IC2F0            ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; TIM3 Input capture 2 filter [0]</span></div><div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;<span class="comment"></span>    #define _TIM3_CCMR2_IC2F1            ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; TIM3 Input capture 2 filter [1]</span></div><div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;<span class="comment"></span>    #define _TIM3_CCMR2_IC2F2            ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; TIM3 Input capture 2 filter [2]</span></div><div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;<span class="comment"></span>    #define _TIM3_CCMR2_IC2F3            ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; TIM3 Input capture 2 filter [3]</span></div><div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;    <span class="comment">/*  TIM3 Capture/compare enable register 1 (_TIM3_CCER1) */</span></div><div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;<span class="preprocessor">    #define _TIM3_CCER1_CC1E             ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; TIM3 Capture/compare 1 output enable [0]</span></div><div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;<span class="comment"></span>    #define _TIM3_CCER1_CC1P             ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; TIM3 Capture/compare 1 output polarity [0]</span></div><div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;<span class="comment"></span>    // reserved [3:4]</div><div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;<span class="preprocessor">    #define _TIM3_CCER1_CC2E             ((uint8_t) (0x01 &lt;&lt; 4))   </span><span class="comment">///&lt; TIM3 Capture/compare 2 output enable [0]</span></div><div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;<span class="comment"></span>    #define _TIM3_CCER1_CC2P             ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; TIM3 Capture/compare 2 output polarity [0]</span></div><div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;<span class="comment"></span>    // reserved [7:6]</div><div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;</div><div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;    <span class="comment">/*  TIM3 prescaler (_TIM3_PSCR) */</span></div><div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;<span class="preprocessor">    #define _TIM3_PSCR_PSC               ((uint8_t) (0x07 &lt;&lt; 0))   </span><span class="comment">///&lt; TIM3 prescaler [2:0]</span></div><div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;<span class="comment"></span>    #define _TIM3_PSCR_PSC0              ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; TIM3 prescaler [0]</span></div><div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;<span class="comment"></span>    #define _TIM3_PSCR_PSC1              ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; TIM3 prescaler [1]</span></div><div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;<span class="comment"></span>    #define _TIM3_PSCR_PSC2              ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; TIM3 prescaler [2]</span></div><div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;<span class="comment"></span>    // reserved [7:3]</div><div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;</div><div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;    <span class="comment">/*  TIM3 Break register (_TIM3_BKR) */</span></div><div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;<span class="preprocessor">    #define _TIM3_BKR_LOCK               ((int8_t) (0x03 &lt;&lt; 0))    </span><span class="comment">///&lt; TIM3 Lock configuration [1:0]</span></div><div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;<span class="comment"></span>    #define _TIM3_BKR_LOCK0              ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; TIM3 Lock configuration [0]</span></div><div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;<span class="comment"></span>    #define _TIM3_BKR_LOCK1              ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; TIM3 Lock configuration [1]</span></div><div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;<span class="comment"></span>    #define _TIM3_BKR_OSSI               ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; TIM3 Off state selection for idle mode [0]</span></div><div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;<span class="comment"></span>    // reserved [3]</div><div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;<span class="preprocessor">    #define _TIM3_BKR_BKE                ((uint8_t) (0x01 &lt;&lt; 4))   </span><span class="comment">///&lt; TIM3 Break enable [0]</span></div><div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;<span class="comment"></span>    #define _TIM3_BKR_BKP                ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; TIM3 Break polarity [0]</span></div><div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;<span class="comment"></span>    #define _TIM3_BKR_AOE                ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; TIM3 Automatic output enable [0]</span></div><div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;<span class="comment"></span>    #define _TIM3_BKR_MOE                ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; TIM3 Main output enable [0]</span></div><div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;    <span class="comment">/*  TIM3 Output idle state register (_TIM3_OISR) */</span></div><div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;<span class="preprocessor">    #define _TIM3_OISR_OIS1              ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; TIM3 Output idle state 1 (OC1 output) [0]</span></div><div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;<span class="comment"></span>    // reserved [1]</div><div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;<span class="preprocessor">    #define _TIM3_OISR_OIS2              ((uint8_t) (0x01 &lt;&lt; 2))   </span><span class="comment">///&lt; TIM3 Output idle state 2 (OC2 output) [0]</span></div><div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;<span class="comment"></span>    // reserved [7:3</div><div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;</div><div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;<span class="preprocessor">  #endif // TIM3_AddressBase</span></div><div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;</div><div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;<span class="preprocessor">#endif // TIM2_AddressBase || TIM3_AddressBase</span></div><div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;</div><div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;</div><div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;</div><div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;<span class="comment">// 8-Bit Timer 4 (_TIM4)</span></div><div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;<span class="preprocessor">#if defined(_DOXYGEN) || defined(TIM4_AddressBase)</span></div><div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;<span class="comment">  /** @brief struct for controlling 8-Bit Timer 4 (_TIM4) */</span></div><div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;<span class="comment">    /** @brief TIM4 Control register 1 (_TIM4_CR1) */</span></div><div class="line"><a name="l02211"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 2211</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CEN     : 1;    <span class="comment">///&lt; Counter enable</span></div><div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UDIS    : 1;    <span class="comment">///&lt; Update disable</span></div><div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   URS     : 1;    <span class="comment">///&lt; Update request source</span></div><div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OPM     : 1;    <span class="comment">///&lt; One-pulse mode</span></div><div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 3;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ARPE    : 1;    <span class="comment">///&lt; Auto-reload preload enable</span></div><div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;<span class="comment"></span>    } CR1;</div><div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;</div><div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;<span class="comment">    /** @brief TIM4 Control register 2 (_TIM4_CR2) */</span></div><div class="line"><a name="l02222"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 2222</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 4;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   MMS     : 3;    <span class="comment">///&lt; Master mode selection</span></div><div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;    } CR2;</div><div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;</div><div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;<span class="comment">    /** @brief TIM4 Slave mode control register (_TIM4_SMCR) */</span></div><div class="line"><a name="l02230"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 2230</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SMS     : 3;    <span class="comment">///&lt; Clock/trigger/slave mode selection</span></div><div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TS      : 3;    <span class="comment">///&lt; Trigger selection</span></div><div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   MSM     : 1;    <span class="comment">///&lt; Master/slave mode</span></div><div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;<span class="comment"></span>    } SMCR;</div><div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;</div><div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;<span class="comment">    /** @brief TIM4 Interrupt enable (_TIM4_IER) */</span></div><div class="line"><a name="l02239"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 2239</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UIE     : 1;    <span class="comment">///&lt; Update interrupt enable</span></div><div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 5;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TIE     : 1;    <span class="comment">///&lt; Trigger interrupt enable</span></div><div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;    } IER;</div><div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;</div><div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;<span class="comment">    /** @brief TIM4 Status register (_TIM4_SR1) */</span></div><div class="line"><a name="l02248"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 2248</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UIF     : 1;    <span class="comment">///&lt; Update interrupt flag</span></div><div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 5;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TIF     : 1;    <span class="comment">///&lt; Trigger interrupt flag</span></div><div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;    } SR1;</div><div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;</div><div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;<span class="comment">    /** @brief TIM4 Event Generation (_TIM4_EGR) */</span></div><div class="line"><a name="l02257"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 2257</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UG      : 1;    <span class="comment">///&lt; Update generation</span></div><div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 5;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TG      : 1;    <span class="comment">///&lt; Trigger generation</span></div><div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;    } EGR;</div><div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;</div><div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;<span class="comment">    /** @brief TIM4 8-bit counter register (_TIM4_CNTR) */</span></div><div class="line"><a name="l02266"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 2266</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CNT     : 8;    <span class="comment">///&lt; 8-bit counter</span></div><div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;<span class="comment"></span>    } CNTR;</div><div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;<span class="comment">    /** @brief TIM4 clock prescaler (_TIM4_PSCR) */</span></div><div class="line"><a name="l02271"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 2271</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PSC     : 4;    <span class="comment">///&lt; clock prescaler</span></div><div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 4;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;    } PSCR;</div><div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;</div><div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;<span class="comment">    /** @brief TIM4 8-bit auto-reload register (_TIM4_ARR) */</span></div><div class="line"><a name="l02278"></a><span class="lineno"><a class="line" href="group___s_t_m8_a_f___s_t_m8_s.html"> 2278</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ARR     : 8;    <span class="comment">///&lt; auto-reload value</span></div><div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;<span class="comment"></span>    } ARR;</div><div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;</div><div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;  } <a class="code" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t">_TIM4_t</a>;</div><div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;</div><div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;  <span class="comment">/* Pointer to TIM4 registers */</span></div><div class="line"><a name="l02285"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga4fd9fa5128a8c610790c9f6a48100c77"> 2285</a></span>&#160;<span class="preprocessor">  #define _TIM4       _SFR(_TIM4_t,  TIM4_AddressBase)         </span><span class="comment">///&lt; TIM4 struct/bit access</span></div><div class="line"><a name="l02286"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga0af9bd5423297cae3314e289b5f3a870"> 2286</a></span>&#160;<span class="comment"></span>  #define _TIM4_CR1   _SFR(uint8_t,  TIM4_AddressBase+0x00)    <span class="comment">///&lt; TIM4 control register 1</span></div><div class="line"><a name="l02287"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gabc2a311339e7fabdcbc8409dac70fa9d"> 2287</a></span>&#160;<span class="comment"></span>  #define _TIM4_CR2   _SFR(uint8_t,  TIM4_AddressBase+0x01)    <span class="comment">///&lt; TIM4 control register 2</span></div><div class="line"><a name="l02288"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gac4683d1b5b9ebe23d07936f8b9a8d1ad"> 2288</a></span>&#160;<span class="comment"></span>  #define _TIM4_SMCR  _SFR(uint8_t,  TIM4_AddressBase+0x02)    <span class="comment">///&lt; TIM4 Slave mode control register</span></div><div class="line"><a name="l02289"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga5214d829fd6feab45b8246ce5529797b"> 2289</a></span>&#160;<span class="comment"></span>  #define _TIM4_IER   _SFR(uint8_t,  TIM4_AddressBase+0x03)    <span class="comment">///&lt; TIM4 interrupt enable register</span></div><div class="line"><a name="l02290"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga9a897743dd8105b3d92c6f247ee39bc3"> 2290</a></span>&#160;<span class="comment"></span>  #define _TIM4_SR1   _SFR(uint8_t,  TIM4_AddressBase+0x04)    <span class="comment">///&lt; TIM4 status register</span></div><div class="line"><a name="l02291"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga33f26d7c6551d1d24d63177f9acaf903"> 2291</a></span>&#160;<span class="comment"></span>  #define _TIM4_EGR   _SFR(uint8_t,  TIM4_AddressBase+0x05)    <span class="comment">///&lt; TIM4 event generation register</span></div><div class="line"><a name="l02292"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga33796f0041d695cf74033910c0531d33"> 2292</a></span>&#160;<span class="comment"></span>  #define _TIM4_CNTR  _SFR(uint8_t,  TIM4_AddressBase+0x06)    <span class="comment">///&lt; TIM4 counter register</span></div><div class="line"><a name="l02293"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga2185e1a70be3e70465f34a4df26e8067"> 2293</a></span>&#160;<span class="comment"></span>  #define _TIM4_PSCR  _SFR(uint8_t,  TIM4_AddressBase+0x07)    <span class="comment">///&lt; TIM4 clock prescaler register</span></div><div class="line"><a name="l02294"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga8a1cfb8ec32d4a88c118d484b4d284d4"> 2294</a></span>&#160;<span class="comment"></span>  #define _TIM4_ARR   _SFR(uint8_t,  TIM4_AddressBase+0x08)    <span class="comment">///&lt; TIM4 auto-reload register</span></div><div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;</div><div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;  <span class="comment">/* TIM4 Module Reset Values */</span></div><div class="line"><a name="l02298"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga6bda1ce7d7f0e677b6a23fecd7c72a3b"> 2298</a></span>&#160;<span class="preprocessor">  #define _TIM4_CR1_RESET_VALUE        ((uint8_t) 0x00)          </span><span class="comment">///&lt; TIM4 control register 1 reset value</span></div><div class="line"><a name="l02299"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gad42b8fa9180c8400b77e599a89279427"> 2299</a></span>&#160;<span class="comment"></span>  #define _TIM4_CR2_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM4 control register 2 reset value</span></div><div class="line"><a name="l02300"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga0c5d0a5a47698d45bed4ff3025fdb8ae"> 2300</a></span>&#160;<span class="comment"></span>  #define _TIM4_SMCR_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; TIM4 Slave mode control register reset value</span></div><div class="line"><a name="l02301"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gacdc97542a8f9cf14866a208521f45cc0"> 2301</a></span>&#160;<span class="comment"></span>  #define _TIM4_IER_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM4 interrupt enable register reset value</span></div><div class="line"><a name="l02302"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaf9b6398f1e326221b4d85c33d1b93b34"> 2302</a></span>&#160;<span class="comment"></span>  #define _TIM4_SR1_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM4 status register reset value</span></div><div class="line"><a name="l02303"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga6c1550dea4f111c3ce28e0997e7f49fb"> 2303</a></span>&#160;<span class="comment"></span>  #define _TIM4_EGR_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM4 event generation register reset value</span></div><div class="line"><a name="l02304"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga24a0ae77488a3374ddb67dc7cd2e9686"> 2304</a></span>&#160;<span class="comment"></span>  #define _TIM4_CNTR_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; TIM4 counter register reset value</span></div><div class="line"><a name="l02305"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaea1624af99d76b9397c568f4bc262a92"> 2305</a></span>&#160;<span class="comment"></span>  #define _TIM4_PSCR_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; TIM4 clock prescaler register reset value</span></div><div class="line"><a name="l02306"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga364fc317c2d1ec8dc221569f0b2ef51c"> 2306</a></span>&#160;<span class="comment"></span>  #define _TIM4_ARR_RESET_VALUE        ((uint8_t) 0xFF)          <span class="comment">///&lt; TIM4 auto-reload register reset value</span></div><div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;</div><div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;  <span class="comment">/* TIM4 Control register 1 (_TIM4_CR1) */</span></div><div class="line"><a name="l02310"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga2ed6d5673ec8a136ccad11a59bb6f398"> 2310</a></span>&#160;<span class="preprocessor">  #define _TIM4_CR1_CEN                ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; TIM4 Counter enable [0]</span></div><div class="line"><a name="l02311"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga5681dbd1f909d8e18f814adbd7b7da5b"> 2311</a></span>&#160;<span class="comment"></span>  #define _TIM4_CR1_UDIS               ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; TIM4 Update disable [0]</span></div><div class="line"><a name="l02312"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga3b9554171014a67c7c4c70dfdf5be142"> 2312</a></span>&#160;<span class="comment"></span>  #define _TIM4_CR1_URS                ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; TIM4 Update request source [0]</span></div><div class="line"><a name="l02313"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gae4dcbc866272ba5081286c5cac96db7d"> 2313</a></span>&#160;<span class="comment"></span>  #define _TIM4_CR1_OPM                ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; TIM4 One-pulse mode [0]</span></div><div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;<span class="comment"></span>  // reserved [6:4]</div><div class="line"><a name="l02315"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga441a045dbb6719c93c52d3e34e4e6f83"> 2315</a></span>&#160;<span class="preprocessor">  #define _TIM4_CR1_ARPE               ((uint8_t) (0x01 &lt;&lt; 7))   </span><span class="comment">///&lt; TIM4 Auto-reload preload enable [0]</span></div><div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;  <span class="comment">/* TIM4 Control register (_TIM4_CR2) */</span></div><div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;  <span class="comment">// reserved [3:0]</span></div><div class="line"><a name="l02319"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga71c5784e668a02e750e808f52306ac2a"> 2319</a></span>&#160;<span class="preprocessor">  #define _TIM4_CR2_MMS                ((uint8_t) (0x07 &lt;&lt; 4))   </span><span class="comment">///&lt; TIM4 Master mode selection [2:0]</span></div><div class="line"><a name="l02320"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga705b74e750b9325e6fe04176196bd1bb"> 2320</a></span>&#160;<span class="comment"></span>  #define _TIM4_CR2_MMS0               ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; TIM4 Master mode selection [0]</span></div><div class="line"><a name="l02321"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga75555d260f6bbd7fdae33150f56f828e"> 2321</a></span>&#160;<span class="comment"></span>  #define _TIM4_CR2_MMS1               ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; TIM4 Master mode selection [1]</span></div><div class="line"><a name="l02322"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga82b42012bc70a56d3aa6c3435b953696"> 2322</a></span>&#160;<span class="comment"></span>  #define _TIM4_CR2_MMS2               ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; TIM4 Master mode selection [2]</span></div><div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;</div><div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;  <span class="comment">/* TIM4 Slave mode control register (_TIM4_SMCR) */</span></div><div class="line"><a name="l02326"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga47af0027eb4bdc65fd372ad52baed428"> 2326</a></span>&#160;<span class="preprocessor">  #define _TIM4_SMCR_SMS               ((uint8_t) (0x07 &lt;&lt; 0))   </span><span class="comment">///&lt; TIM4 Clock/trigger/slave mode selection [2:0]</span></div><div class="line"><a name="l02327"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga0e064247328b99e401e61d298cd785f7"> 2327</a></span>&#160;<span class="comment"></span>  #define _TIM4_SMCR_SMS0              ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; TIM4 Clock/trigger/slave mode selection [0]</span></div><div class="line"><a name="l02328"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga7ea2578a62ce48fd7511960a9f030562"> 2328</a></span>&#160;<span class="comment"></span>  #define _TIM4_SMCR_SMS1              ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; TIM4 Clock/trigger/slave mode selection [1]</span></div><div class="line"><a name="l02329"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaa187df7f2efd7be8d5cd40a551256b02"> 2329</a></span>&#160;<span class="comment"></span>  #define _TIM4_SMCR_SMS2              ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; TIM4 Clock/trigger/slave mode selection [2]</span></div><div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;<span class="comment"></span>  // reserved [3]</div><div class="line"><a name="l02331"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaad7d8144f4b41d462dc03cd695fc166c"> 2331</a></span>&#160;<span class="preprocessor">  #define _TIM4_SMCR_TS                ((uint8_t) (0x07 &lt;&lt; 4))   </span><span class="comment">///&lt; TIM4 Trigger selection [2:0]</span></div><div class="line"><a name="l02332"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga6437dd8c3fdfe489d309e619966ca5f2"> 2332</a></span>&#160;<span class="comment"></span>  #define _TIM4_SMCR_TS0               ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; TIM4 Trigger selection [0]</span></div><div class="line"><a name="l02333"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga4819c44706006c131a518369c7ecce6d"> 2333</a></span>&#160;<span class="comment"></span>  #define _TIM4_SMCR_TS1               ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; TIM4 Trigger selection [1]</span></div><div class="line"><a name="l02334"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga661f198776b79b1eb780c6e1947dbc6d"> 2334</a></span>&#160;<span class="comment"></span>  #define _TIM4_SMCR_TS2               ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; TIM4 Trigger selection [2]</span></div><div class="line"><a name="l02335"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga9db655bd6ea6ad0806625b02daa53835"> 2335</a></span>&#160;<span class="comment"></span>  #define _TIM4_SMCR_MSM               ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; TIM4 Master/slave mode [0]</span></div><div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;  <span class="comment">/*  TIM4 Interrupt enable (_TIM4_IER) */</span></div><div class="line"><a name="l02338"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaa18f9c5fc7745611a1ffc7672d0f9d9f"> 2338</a></span>&#160;<span class="preprocessor">  #define _TIM4_IER_UIE                ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; TIM4 Update interrupt enable [0]</span></div><div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;<span class="comment"></span>  // reserved [5:1]</div><div class="line"><a name="l02340"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaecfb846918130dddb422ea90922f2e58"> 2340</a></span>&#160;<span class="preprocessor">  #define _TIM4_IER_TIE                ((uint8_t) (0x01 &lt;&lt; 6))   </span><span class="comment">///&lt; TIM4 Trigger interrupt enable [0]</span></div><div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;</div><div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;  <span class="comment">/*  TIM4 Status register (_TIM4_SR1) */</span></div><div class="line"><a name="l02344"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gafd91128eb68aeb2a57a6dcd77070efaf"> 2344</a></span>&#160;<span class="preprocessor">  #define _TIM4_SR1_UIF                ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; TIM4 Update interrupt flag [0]</span></div><div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;<span class="comment"></span>  // reserved [5:1]</div><div class="line"><a name="l02346"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gae4b471e740ae1bb3cbb232705b2a2740"> 2346</a></span>&#160;<span class="preprocessor">  #define _TIM4_SR1_TIF                ((uint8_t) (0x01 &lt;&lt; 6))   </span><span class="comment">///&lt; TIM4 Trigger interrupt flag [0]</span></div><div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;</div><div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;  <span class="comment">/*  TIM4 Event generation register (_TIM4_EGR) */</span></div><div class="line"><a name="l02350"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga25993e1e6acb06bb309626e6af0c7a65"> 2350</a></span>&#160;<span class="preprocessor">  #define _TIM4_EGR_UG                 ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; TIM4 Update generation [0]</span></div><div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;<span class="comment"></span>  // reserved [5:3]</div><div class="line"><a name="l02352"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gab56b5a3eb6fb96b341f8acdf90350bfe"> 2352</a></span>&#160;<span class="preprocessor">  #define _TIM4_EGR_TG                 ((uint8_t) (0x01 &lt;&lt; 6))   </span><span class="comment">///&lt; TIM4 Trigger generation [0]</span></div><div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;</div><div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;  <span class="comment">/* TIM4 Prescaler register (_TIM4_PSCR) */</span></div><div class="line"><a name="l02356"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga3b2565077c1d908fe7f47603c8627476"> 2356</a></span>&#160;<span class="preprocessor">  #define _TIM4_PSCR_PSC               ((uint8_t) (0x0F &lt;&lt; 0))   </span><span class="comment">///&lt; TIM4 clock prescaler [3:0]</span></div><div class="line"><a name="l02357"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga120f14afa2d82cd79c767cc5185798c5"> 2357</a></span>&#160;<span class="comment"></span>  #define _TIM4_PSCR_PSC0              ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; TIM4 clock prescaler [0]</span></div><div class="line"><a name="l02358"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga1dcc2b152cc176c694def974725e4a0a"> 2358</a></span>&#160;<span class="comment"></span>  #define _TIM4_PSCR_PSC1              ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; TIM4 clock prescaler [1]</span></div><div class="line"><a name="l02359"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gac6f2682f0877b740ff929e8f62d4b223"> 2359</a></span>&#160;<span class="comment"></span>  #define _TIM4_PSCR_PSC2              ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; TIM4 clock prescaler [2]</span></div><div class="line"><a name="l02360"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga456f4694cd2a5a0ad10e486f469ef9a9"> 2360</a></span>&#160;<span class="comment"></span>  #define _TIM4_PSCR_PSC3              ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; TIM4 clock prescaler [3]</span></div><div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;<span class="comment"></span>  // reserved [7:4]</div><div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;</div><div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;<span class="preprocessor">#endif // TIM4_AddressBase</span></div><div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;</div><div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;</div><div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;</div><div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;<span class="comment">// Infrared Timer Module (_IRTIM)</span></div><div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;<span class="preprocessor">#if defined(_DOXYGEN) || defined(IRTIM_AddressBase)</span></div><div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;<span class="comment">  /** @brief struct for Infrared Timer Module (_IRTIM) */</span></div><div class="line"><a name="l02373"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html"> 2373</a></span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;<span class="comment">    /** @brief IR-Timer Control register (_IRTIM_CR) */</span></div><div class="line"><a name="l02376"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html"> 2376</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IR_EN   : 1;    <span class="comment">///&lt; Infrared output enable</span></div><div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   HS_EN   : 1;    <span class="comment">///&lt; High Sink LED driver enable</span></div><div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 6;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;    } CR;</div><div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;</div><div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;  } <a class="code" href="group___s_t_m8_l10_x.html#struct___i_r_t_i_m__t">_IRTIM_t</a>;</div><div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;</div><div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;  <span class="comment">/* Pointer to TIM4 registers */</span></div><div class="line"><a name="l02385"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga46254d319fbfcc8909b2ce6ef491adaf"> 2385</a></span>&#160;<span class="preprocessor">  #define _IRTIM        _SFR(_IRTIM_t, IRTIM_AddressBase)        </span><span class="comment">///&lt; IRTIM struct/bit access</span></div><div class="line"><a name="l02386"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga635c9a726f44f5d4664795cb4c618c23"> 2386</a></span>&#160;<span class="comment"></span>  #define _IRTIM_CR     _SFR(uint8_t,  IRTIM_AddressBase+0x00)   <span class="comment">///&lt; IRTIM control register</span></div><div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;</div><div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;  <span class="comment">/* _IRTIM Module Reset Values */</span></div><div class="line"><a name="l02390"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga416a553be0928e1e2d705e77a81d6271"> 2390</a></span>&#160;<span class="preprocessor">  #define _IRTIM_CR_RESET_VALUE        ((uint8_t) 0x00)          </span><span class="comment">///&lt; IRTIM control register reset value</span></div><div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160;</div><div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160;  <span class="comment">/* IRTIM Control register (_IRTIM_CR) */</span></div><div class="line"><a name="l02394"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaa77af0c760f8c56c5c8f1fb1d7870632"> 2394</a></span>&#160;<span class="preprocessor">  #define _IRTIM_CR_IR_EN              ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; IRTIM Infrared output enable [0]</span></div><div class="line"><a name="l02395"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga1b4d87427e1f0fd26db27f094a38c509"> 2395</a></span>&#160;<span class="comment"></span>  #define _IRTIM_CR_HS_EN              ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; IRTIM High Sink LED driver enable [0]</span></div><div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;<span class="comment"></span>  // reserved [7:2]</div><div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;</div><div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;<span class="preprocessor">#endif // IRTIM_AddressBase</span></div><div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160;</div><div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;</div><div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160;</div><div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;<span class="comment">// Comparator Module (_COMP)</span></div><div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;<span class="preprocessor">#if defined(_DOXYGEN) || defined(COMP_AddressBase)</span></div><div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;<span class="comment">  /** @brief struct for Comparator Module (_COMP) */</span></div><div class="line"><a name="l02408"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html"> 2408</a></span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02410"></a><span class="lineno"> 2410</span>&#160;<span class="comment">    /** @brief Comparator control register (_COMP_CR) */</span></div><div class="line"><a name="l02411"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html"> 2411</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BIAS_EN  : 1;    <span class="comment">///&lt; Bias enable</span></div><div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   COMP1_EN : 1;    <span class="comment">///&lt; First comparator enable</span></div><div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   COMP2_EN : 1;    <span class="comment">///&lt; Second comparator enable</span></div><div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   COMPREF  : 1;    <span class="comment">///&lt; Comparator reference</span></div><div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   POL      : 1;    <span class="comment">///&lt; Comparator polarity</span></div><div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CNF_TIM  : 2;    <span class="comment">///&lt; Comparator 1/2 output connected to TIM2/3 capture or break</span></div><div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IC1_BK   : 1;    <span class="comment">///&lt; Input capture 1 / break selection</span></div><div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;<span class="comment"></span>    } CR;</div><div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;<span class="comment">    /** @brief Comparator control status register (_COMP_CSR) */</span></div><div class="line"><a name="l02422"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html"> 2422</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   COMP1_OUT : 1;    <span class="comment">///&lt; First comparator output</span></div><div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   COMP2_OUT : 1;    <span class="comment">///&lt; Second comparator output</span></div><div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 2;    <span class="comment">//   Reserved, forced by hardware to 0</span></div><div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CEF1      : 1;    <span class="comment">///&lt; First comparator event flag</span></div><div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ITEN1     : 1;    <span class="comment">///&lt; First comparator interrupt enable</span></div><div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CEF2      : 1;    <span class="comment">///&lt; Second comparator event flag</span></div><div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ITEN2     : 1;    <span class="comment">///&lt; Second comparator interrupt enable</span></div><div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160;<span class="comment"></span>    } CSR;</div><div class="line"><a name="l02431"></a><span class="lineno"> 2431</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02432"></a><span class="lineno"> 2432</span>&#160;<span class="comment">    /** @brief Comparator channel selection (_COMP_CCS) */</span></div><div class="line"><a name="l02433"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html"> 2433</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02434"></a><span class="lineno"> 2434</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   COMP1_CH1 : 1;    <span class="comment">///&lt; Comparator 1 switch 1 enable</span></div><div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   COMP1_CH2 : 1;    <span class="comment">///&lt; Comparator 1 switch 2 enable</span></div><div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   COMP1_CH3 : 1;    <span class="comment">///&lt; Comparator 1 switch 3 enable</span></div><div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   COMP1_CH4 : 1;    <span class="comment">///&lt; Comparator 1 switch 4 enable</span></div><div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   COMP2_CH1 : 1;    <span class="comment">///&lt; Comparator 2 switch 1 enable</span></div><div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   COMP2_CH2 : 1;    <span class="comment">///&lt; Comparator 2 switch 2 enable</span></div><div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   COMP2_CH3 : 1;    <span class="comment">///&lt; Comparator 2 switch 3 enable</span></div><div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   COMP2_CH4 : 1;    <span class="comment">///&lt; Comparator 2 switch 4 enable</span></div><div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;<span class="comment"></span>    } CCS;</div><div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;</div><div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;  } <a class="code" href="group___s_t_m8_l10_x.html#struct___c_o_m_p__t">_COMP_t</a>;</div><div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;</div><div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160;  <span class="comment">/* Pointer to TIM4 registers */</span></div><div class="line"><a name="l02447"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gac45e22ced7056f2a58b0d0973bee2a11"> 2447</a></span>&#160;<span class="preprocessor">  #define _COMP         _SFR(_COMP_t,  COMP_AddressBase)         </span><span class="comment">///&lt; COMP struct/bit access</span></div><div class="line"><a name="l02448"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga4617b67890096d6bef277a8f15103e67"> 2448</a></span>&#160;<span class="comment"></span>  #define _COMP_CR      _SFR(uint8_t,  COMP_AddressBase+0x00)    <span class="comment">///&lt; Comparator control register</span></div><div class="line"><a name="l02449"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga80a8c5d2fe9d9207036af3ebb9251c6d"> 2449</a></span>&#160;<span class="comment"></span>  #define _COMP_CSR     _SFR(uint8_t,  COMP_AddressBase+0x01)    <span class="comment">///&lt; Comparator control status register</span></div><div class="line"><a name="l02450"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga5685ce908299921f92cec4fe96ddb3d9"> 2450</a></span>&#160;<span class="comment"></span>  #define _COMP_CCS     _SFR(uint8_t,  COMP_AddressBase+0x02)    <span class="comment">///&lt; Comparator channel selection</span></div><div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;</div><div class="line"><a name="l02453"></a><span class="lineno"> 2453</span>&#160;  <span class="comment">/* _IRTIM Module Reset Values */</span></div><div class="line"><a name="l02454"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga8b1bb54498be34e9748524cbff42af8c"> 2454</a></span>&#160;<span class="preprocessor">  #define _COMP_CR_RESET_VALUE         ((uint8_t) 0x00)          </span><span class="comment">///&lt; Comparator control register reset value</span></div><div class="line"><a name="l02455"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gadfdce1470ed477efdb72390ff75c936e"> 2455</a></span>&#160;<span class="comment"></span>  #define _COMP_CSR_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; Comparator control status register reset value</span></div><div class="line"><a name="l02456"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga8303858aeab501043820a21945e54f37"> 2456</a></span>&#160;<span class="comment"></span>  #define _COMP_CCS_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; Comparator channel selection reset value</span></div><div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;</div><div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;  <span class="comment">/* Comparator control register (_COMP_CR) */</span></div><div class="line"><a name="l02460"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga073c4e0cf0a8b83f09df7e5a43e4b572"> 2460</a></span>&#160;<span class="preprocessor">  #define _COMP_CR_BIAS_EN             ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; COMP Bias enable [0]</span></div><div class="line"><a name="l02461"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga0df3cdb7095a42d97eb4607601eba711"> 2461</a></span>&#160;<span class="comment"></span>  #define _COMP_CR_COMP1_EN            ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; COMP First comparator enable [0]</span></div><div class="line"><a name="l02462"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga95923c9bebfbcb9476be08081f073e7f"> 2462</a></span>&#160;<span class="comment"></span>  #define _COMP_CR_COMP2_EN            ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; COMP Second comparator enable [0]</span></div><div class="line"><a name="l02463"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga2a102b6cd7af876ce3085c281bb9cd20"> 2463</a></span>&#160;<span class="comment"></span>  #define _COMP_CR_COMPREF             ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; COMP Comparator reference [0]</span></div><div class="line"><a name="l02464"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaeff1f7dc7071d55823064a1aa79a9fbd"> 2464</a></span>&#160;<span class="comment"></span>  #define _COMP_CR_POL                 ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; COMP Comparator polarity [0]</span></div><div class="line"><a name="l02465"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaf17bb74f2c49067b397886759795ab8b"> 2465</a></span>&#160;<span class="comment"></span>  #define _COMP_CR_CNF_TIM             ((uint8_t) (0x03 &lt;&lt; 5))   <span class="comment">///&lt; COMP Comparator 1/2 output connected to TIM2/3 capture or break [1:0]</span></div><div class="line"><a name="l02466"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaede9501f993506c957b4f284b713a51c"> 2466</a></span>&#160;<span class="comment"></span>  #define _COMP_CR_CNF_TIM0            ((uint8_t) (0x03 &lt;&lt; 5))   <span class="comment">///&lt; COMP Comparator 1/2 output connected to TIM2/3 capture or break [0]</span></div><div class="line"><a name="l02467"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga6e6aa2c3535337b1b622bb48c31bdf43"> 2467</a></span>&#160;<span class="comment"></span>  #define _COMP_CR_CNF_TIM1            ((uint8_t) (0x03 &lt;&lt; 6))   <span class="comment">///&lt; COMP Comparator 1/2 output connected to TIM2/3 capture or break [1]</span></div><div class="line"><a name="l02468"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga86a448ed1271c24fef842dd034592a85"> 2468</a></span>&#160;<span class="comment"></span>  #define _COMP_CR_IC1_BK              ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; COMP Input capture 1 / break selection [0]</span></div><div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;  <span class="comment">/* Comparator control status register (_COMP_CSR) */</span></div><div class="line"><a name="l02471"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaa2c65e3507d4c721bf17e1f9633450a4"> 2471</a></span>&#160;<span class="preprocessor">  #define _COMP_CSR_COMP1_OUT          ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; COMP First comparator output [0]</span></div><div class="line"><a name="l02472"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaf5a079ac79166e3015796d970379feb9"> 2472</a></span>&#160;<span class="comment"></span>  #define _COMP_CSR_COMP2_OUT          ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; COMP Second comparator output [0]</span></div><div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;<span class="comment"></span>  // reserved [3:2]</div><div class="line"><a name="l02474"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaa09bbc54caa23d2c495be9ae16bf6bd5"> 2474</a></span>&#160;<span class="preprocessor">  #define _COMP_CSR_CEF1               ((uint8_t) (0x01 &lt;&lt; 4))   </span><span class="comment">///&lt; COMP First comparator event flag [0]</span></div><div class="line"><a name="l02475"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga565b7cb6ceac5bcc045d96068b10a343"> 2475</a></span>&#160;<span class="comment"></span>  #define _COMP_CSR_ITEN1              ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; COMP First comparator interrupt enable [0]</span></div><div class="line"><a name="l02476"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaa353d9a83dbcb147723690f3a0bf343c"> 2476</a></span>&#160;<span class="comment"></span>  #define _COMP_CSR_CEF2               ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; COMP Second comparator event flag [0]</span></div><div class="line"><a name="l02477"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga8c0a9f012be8d75b08b05bf630b5861c"> 2477</a></span>&#160;<span class="comment"></span>  #define _COMP_CSR_ITEN2              ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; COMP Second comparator interrupt enable [0]</span></div><div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;  <span class="comment">/* Comparator channel selection (_COMP_CCS) */</span></div><div class="line"><a name="l02480"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga9030b26325dc6cacc377306aa538c835"> 2480</a></span>&#160;<span class="preprocessor">  #define _COMP_CCS_COMP1_CH1          ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; COMP Comparator 1 switch 1 enable [0]</span></div><div class="line"><a name="l02481"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga5bdef6fca0a66c4359cd93a44e29515b"> 2481</a></span>&#160;<span class="comment"></span>  #define _COMP_CCS_COMP1_CH2          ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; COMP Comparator 1 switch 2 enable [0]</span></div><div class="line"><a name="l02482"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gadbbd7ca5b7f4d721d3f2394ab2f2d2be"> 2482</a></span>&#160;<span class="comment"></span>  #define _COMP_CCS_COMP1_CH3          ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; COMP Comparator 1 switch 3 enable [0]</span></div><div class="line"><a name="l02483"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga138458691fc8463094a80e39e6194d1a"> 2483</a></span>&#160;<span class="comment"></span>  #define _COMP_CCS_COMP1_CH4          ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; COMP Comparator 1 switch 4 enable [0]</span></div><div class="line"><a name="l02484"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gabea934a8acf3a6e489db633b360606f5"> 2484</a></span>&#160;<span class="comment"></span>  #define _COMP_CCS_COMP2_CH1          ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; COMP Comparator 2 switch 1 enable [0]</span></div><div class="line"><a name="l02485"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga6ec4a38b911e4a3378251ec14a63f835"> 2485</a></span>&#160;<span class="comment"></span>  #define _COMP_CCS_COMP2_CH2          ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; COMP Comparator 2 switch 2 enable [0]</span></div><div class="line"><a name="l02486"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga48f6d97e94d53333de6ff39bb884e4bc"> 2486</a></span>&#160;<span class="comment"></span>  #define _COMP_CCS_COMP2_CH3          ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; COMP Comparator 2 switch 3 enable [0]</span></div><div class="line"><a name="l02487"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga394018a357ce6f430adb0a57693dd46d"> 2487</a></span>&#160;<span class="comment"></span>  #define _COMP_CCS_COMP2_CH4          ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; COMP Comparator 2 switch 4 enable [0]</span></div><div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;<span class="preprocessor">#endif // COMP_AddressBase</span></div><div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;</div><div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;</div><div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;</div><div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;  <span class="comment">// Global Configuration (_CFG)</span></div><div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160;<span class="preprocessor">#if defined(_DOXYGEN) || defined(CFG_AddressBase)</span></div><div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;<span class="comment">  /** @brief struct for Global Configuration registers (_CFG) */</span></div><div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;<span class="comment">    /** @brief Global configuration register (_CFG_GCR) */</span></div><div class="line"><a name="l02502"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 2502</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SWD     : 1;    <span class="comment">///&lt; SWIM disable</span></div><div class="line"><a name="l02504"></a><span class="lineno"> 2504</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   AL      : 1;    <span class="comment">///&lt; Activation level</span></div><div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 6;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;    } GCR;</div><div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;</div><div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;  } <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___c_f_g__t">_CFG_t</a>;</div><div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;</div><div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;  <span class="comment">/* Pointer to CFG registers */</span></div><div class="line"><a name="l02511"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gab3c73e4690ae9a4f2d8dafe9930e6331"> 2511</a></span>&#160;<span class="preprocessor">  #define _CFG          _SFR(_CFG_t,   CFG_AddressBase)         </span><span class="comment">///&lt; CFG struct/bit access</span></div><div class="line"><a name="l02512"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaf7679b5517847c80083efb7f9df207c1"> 2512</a></span>&#160;<span class="comment"></span>  #define _CFG_GCR      _SFR(uint8_t,  CFG_AddressBase+0x00)    <span class="comment">///&lt; Global configuration register</span></div><div class="line"><a name="l02513"></a><span class="lineno"> 2513</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02514"></a><span class="lineno"> 2514</span>&#160;</div><div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160;  <span class="comment">/* CFG Module Reset Values */</span></div><div class="line"><a name="l02516"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga1ac998e464bee8246900227f404dd76a"> 2516</a></span>&#160;<span class="preprocessor">  #define _CFG_GCR_RESET_VALUE         ((uint8_t)0x00)          </span><span class="comment">///&lt; Global configuration register reset value</span></div><div class="line"><a name="l02517"></a><span class="lineno"> 2517</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;</div><div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;  <span class="comment">/* Global configuration register (_CFG_GCR) */</span></div><div class="line"><a name="l02520"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga0700f3c22f626ab13f7111d2d27e397e"> 2520</a></span>&#160;<span class="preprocessor">  #define _CFG_GCR_SWD                 ((uint8_t) (0x01 &lt;&lt; 0))   </span><span class="comment">///&lt; SWIM disable [0]</span></div><div class="line"><a name="l02521"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga3ce51b7addc9df6bac66f471e26616d9"> 2521</a></span>&#160;<span class="comment"></span>  #define _CFG_GCR_AL                  ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; Activation level [0]</span></div><div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;<span class="comment"></span>  // reserved [7:2]</div><div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;</div><div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160;<span class="preprocessor">#endif // CFG_AddressBase</span></div><div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;</div><div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;</div><div class="line"><a name="l02527"></a><span class="lineno"> 2527</span>&#160;</div><div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160;<span class="comment">// Interrupt Priority Module (_ITC)</span></div><div class="line"><a name="l02530"></a><span class="lineno"> 2530</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l02531"></a><span class="lineno"> 2531</span>&#160;<span class="preprocessor">#if defined(_DOXYGEN) || defined(ITC_AddressBase)</span></div><div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160;<span class="comment">  /** @brief struct for setting interrupt Priority (_ITC) */</span></div><div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l02535"></a><span class="lineno"> 2535</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;<span class="comment">    /** @brief interrupt priority register 1 (_ITC_SPR1) */</span></div><div class="line"><a name="l02537"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 2537</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 2;    <span class="comment">//   Reserved (TLI always highest prio)</span></div><div class="line"><a name="l02539"></a><span class="lineno"> 2539</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT1SPR  : 2;    <span class="comment">///&lt; interrupt priority vector 1</span></div><div class="line"><a name="l02540"></a><span class="lineno"> 2540</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 4;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02541"></a><span class="lineno"> 2541</span>&#160;    } SPR1;</div><div class="line"><a name="l02542"></a><span class="lineno"> 2542</span>&#160;</div><div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160;<span class="comment">    /** @brief interrupt priority register 2 (_ITC_SPR2) */</span></div><div class="line"><a name="l02545"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 2545</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT4SPR  : 2;    <span class="comment">///&lt; interrupt priority vector 4</span></div><div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT6SPR  : 2;    <span class="comment">///&lt; interrupt priority vector 6</span></div><div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT7SPR  : 2;    <span class="comment">///&lt; interrupt priority vector 7</span></div><div class="line"><a name="l02550"></a><span class="lineno"> 2550</span>&#160;<span class="comment"></span>    } SPR2;</div><div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160;</div><div class="line"><a name="l02552"></a><span class="lineno"> 2552</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02553"></a><span class="lineno"> 2553</span>&#160;<span class="comment">    /** @brief interrupt priority register 3 (_ITC_SPR3) */</span></div><div class="line"><a name="l02554"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 2554</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT8SPR  : 2;    <span class="comment">///&lt; interrupt priority vector 8</span></div><div class="line"><a name="l02556"></a><span class="lineno"> 2556</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT9SPR  : 2;    <span class="comment">///&lt; interrupt priority vector 9</span></div><div class="line"><a name="l02557"></a><span class="lineno"> 2557</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT10SPR : 2;    <span class="comment">///&lt; interrupt priority vector 10</span></div><div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT11SPR : 2;    <span class="comment">///&lt; interrupt priority vector 11</span></div><div class="line"><a name="l02559"></a><span class="lineno"> 2559</span>&#160;<span class="comment"></span>    } SPR3;</div><div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;</div><div class="line"><a name="l02561"></a><span class="lineno"> 2561</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160;<span class="comment">    /** @brief interrupt priority register 4 (_ITC_SPR4) */</span></div><div class="line"><a name="l02563"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 2563</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT12SPR : 2;    <span class="comment">///&lt; interrupt priority vector 12</span></div><div class="line"><a name="l02565"></a><span class="lineno"> 2565</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT13SPR : 2;    <span class="comment">///&lt; interrupt priority vector 13</span></div><div class="line"><a name="l02566"></a><span class="lineno"> 2566</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT14SPR : 2;    <span class="comment">///&lt; interrupt priority vector 14</span></div><div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT15SPR : 2;    <span class="comment">///&lt; interrupt priority vector 15</span></div><div class="line"><a name="l02568"></a><span class="lineno"> 2568</span>&#160;<span class="comment"></span>    } SPR4;</div><div class="line"><a name="l02569"></a><span class="lineno"> 2569</span>&#160;</div><div class="line"><a name="l02570"></a><span class="lineno"> 2570</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160;<span class="comment">    /** @brief interrupt priority register 5 (_ITC_SPR5) */</span></div><div class="line"><a name="l02572"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 2572</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 6;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT19SPR : 2;    <span class="comment">///&lt; interrupt priority vector 19</span></div><div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;<span class="comment"></span>    } SPR5;</div><div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;</div><div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;<span class="comment">    /** @brief interrupt priority register 6 (_ITC_SPR6) */</span></div><div class="line"><a name="l02579"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 2579</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT20SPR : 2;    <span class="comment">///&lt; interrupt priority vector 20</span></div><div class="line"><a name="l02581"></a><span class="lineno"> 2581</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT21SPR : 2;    <span class="comment">///&lt; interrupt priority vector 21</span></div><div class="line"><a name="l02582"></a><span class="lineno"> 2582</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT22SPR : 2;    <span class="comment">///&lt; interrupt priority vector 22</span></div><div class="line"><a name="l02583"></a><span class="lineno"> 2583</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02584"></a><span class="lineno"> 2584</span>&#160;    } SPR6;</div><div class="line"><a name="l02585"></a><span class="lineno"> 2585</span>&#160;</div><div class="line"><a name="l02586"></a><span class="lineno"> 2586</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;<span class="comment">    /** @brief interrupt priority register 7 (_ITC_SPR7) */</span></div><div class="line"><a name="l02588"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 2588</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02589"></a><span class="lineno"> 2589</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02590"></a><span class="lineno"> 2590</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT25SPR : 2;    <span class="comment">///&lt; interrupt priority vector 25</span></div><div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT26SPR : 2;    <span class="comment">///&lt; interrupt priority vector 26</span></div><div class="line"><a name="l02592"></a><span class="lineno"> 2592</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT27SPR : 2;    <span class="comment">///&lt; interrupt priority vector 27</span></div><div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;<span class="comment"></span>    } SPR7;</div><div class="line"><a name="l02594"></a><span class="lineno"> 2594</span>&#160;</div><div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02596"></a><span class="lineno"> 2596</span>&#160;<span class="comment">    /** @brief interrupt priority register 8 (_ITC_SPR8) */</span></div><div class="line"><a name="l02597"></a><span class="lineno"><a class="line" href="group___s_t_l_u_x___s_t_n_r_g.html"> 2597</a></span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02598"></a><span class="lineno"> 2598</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT28SPR : 2;    <span class="comment">///&lt; interrupt priority vector 28</span></div><div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT29SPR : 2;    <span class="comment">///&lt; interrupt priority vector 29</span></div><div class="line"><a name="l02600"></a><span class="lineno"> 2600</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 4;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02601"></a><span class="lineno"> 2601</span>&#160;    } SPR8;</div><div class="line"><a name="l02602"></a><span class="lineno"> 2602</span>&#160;</div><div class="line"><a name="l02603"></a><span class="lineno"> 2603</span>&#160;  } <a class="code" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t">_ITC_t</a>;</div><div class="line"><a name="l02604"></a><span class="lineno"> 2604</span>&#160;</div><div class="line"><a name="l02605"></a><span class="lineno"> 2605</span>&#160;  <span class="comment">/* Pointer to ITC registers */</span></div><div class="line"><a name="l02606"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga698008bf28582986c8fe2f6447acdc7c"> 2606</a></span>&#160;<span class="preprocessor">  #define _ITC          _SFR(_ITC_t,   ITC_AddressBase)          </span><span class="comment">///&lt; ITC struct/bit access</span></div><div class="line"><a name="l02607"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga367b681dc479c8ee39f4e76b5ed55af5"> 2607</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR1     _SFR(uint8_t,  ITC_AddressBase+0x00)     <span class="comment">///&lt; Interrupt priority register 1/8</span></div><div class="line"><a name="l02608"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga07eada758494172adef7affc15bafc23"> 2608</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR2     _SFR(uint8_t,  ITC_AddressBase+0x01)     <span class="comment">///&lt; Interrupt priority register 2/8</span></div><div class="line"><a name="l02609"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga5d81daa3a39664da4b2460f6e2d6aa02"> 2609</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR3     _SFR(uint8_t,  ITC_AddressBase+0x02)     <span class="comment">///&lt; Interrupt priority register 3/8</span></div><div class="line"><a name="l02610"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga8ddc1ed491c3fd780418d592f14247b8"> 2610</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR4     _SFR(uint8_t,  ITC_AddressBase+0x03)     <span class="comment">///&lt; Interrupt priority register 4/8</span></div><div class="line"><a name="l02611"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga48ccf0ac1f9ea89dbe1fa37de67426b9"> 2611</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR5     _SFR(uint8_t,  ITC_AddressBase+0x04)     <span class="comment">///&lt; Interrupt priority register 5/8</span></div><div class="line"><a name="l02612"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga420d208dc3cb9c70b1a12bfd77da474b"> 2612</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR6     _SFR(uint8_t,  ITC_AddressBase+0x05)     <span class="comment">///&lt; Interrupt priority register 6/8</span></div><div class="line"><a name="l02613"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga328e92977f925591fb57f5b918bbd456"> 2613</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR7     _SFR(uint8_t,  ITC_AddressBase+0x06)     <span class="comment">///&lt; Interrupt priority register 7/8</span></div><div class="line"><a name="l02614"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga52a4cc4405f1e3ce8d1763d5da488b32"> 2614</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR8     _SFR(uint8_t,  ITC_AddressBase+0x07)     <span class="comment">///&lt; Interrupt priority register 8/8</span></div><div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160;</div><div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;  <span class="comment">/* ITC Module Reset Values */</span></div><div class="line"><a name="l02618"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga8c6b7d75b0394e72f748257537f77c3a"> 2618</a></span>&#160;<span class="preprocessor">  #define  _ITC_SPR1_RESET_VALUE       ((uint8_t) 0xFF)          </span><span class="comment">///&lt; Interrupt priority register 1/8 reset value</span></div><div class="line"><a name="l02619"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga4a68033a4995662ffe1eb6f4a1bba41d"> 2619</a></span>&#160;<span class="comment"></span>  #define  _ITC_SPR2_RESET_VALUE       ((uint8_t) 0xFF)          <span class="comment">///&lt; Interrupt priority register 2/8 reset value</span></div><div class="line"><a name="l02620"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaf31d3e75b89b5bd0efdf2ac12faca114"> 2620</a></span>&#160;<span class="comment"></span>  #define  _ITC_SPR3_RESET_VALUE       ((uint8_t) 0xFF)          <span class="comment">///&lt; Interrupt priority register 3/8 reset value</span></div><div class="line"><a name="l02621"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaba9e7b662438863dc20111d417353b13"> 2621</a></span>&#160;<span class="comment"></span>  #define  _ITC_SPR4_RESET_VALUE       ((uint8_t) 0xFF)          <span class="comment">///&lt; Interrupt priority register 4/8 reset value</span></div><div class="line"><a name="l02622"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gac032a4c32fbbe53d913ef2e7baa127e4"> 2622</a></span>&#160;<span class="comment"></span>  #define  _ITC_SPR5_RESET_VALUE       ((uint8_t) 0xFF)          <span class="comment">///&lt; Interrupt priority register 5/8 reset value</span></div><div class="line"><a name="l02623"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga933e07fe969af04d1788bde095d544ad"> 2623</a></span>&#160;<span class="comment"></span>  #define  _ITC_SPR6_RESET_VALUE       ((uint8_t) 0xFF)          <span class="comment">///&lt; Interrupt priority register 6/8 reset value</span></div><div class="line"><a name="l02624"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga9ebd827cc7c14075cfde917df65afc64"> 2624</a></span>&#160;<span class="comment"></span>  #define  _ITC_SPR7_RESET_VALUE       ((uint8_t) 0xFF)          <span class="comment">///&lt; Interrupt priority register 7/8 reset value</span></div><div class="line"><a name="l02625"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga59420d1c7bde78f40459a4387d07c4a6"> 2625</a></span>&#160;<span class="comment"></span>  #define  _ITC_SPR8_RESET_VALUE       ((uint8_t) 0x0F)          <span class="comment">///&lt; Interrupt priority register 8/8 reset value</span></div><div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02627"></a><span class="lineno"> 2627</span>&#160;</div><div class="line"><a name="l02628"></a><span class="lineno"> 2628</span>&#160;  <span class="comment">/* Software priority register 1 (_ITC_SPR1) */</span></div><div class="line"><a name="l02629"></a><span class="lineno"> 2629</span>&#160;  <span class="comment">// reserved [1:0]</span></div><div class="line"><a name="l02630"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga20b3f2fc312c3c2a4a587933d3a2456e"> 2630</a></span>&#160;<span class="preprocessor">  #define _ITC_SPR1_VECT1SPR           ((uint8_t) (0x03 &lt;&lt; 2))   </span><span class="comment">///&lt; ITC interrupt priority vector 1 [1:0]</span></div><div class="line"><a name="l02631"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga684c8ef814e8d92ebde894ed8e2f26ee"> 2631</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR1_VECT1SPR0          ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; ITC interrupt priority vector 1 [0]</span></div><div class="line"><a name="l02632"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga3c42a8de663194ab4fe73e672b55963f"> 2632</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR1_VECT1SPR1          ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; ITC interrupt priority vector 1 [1]</span></div><div class="line"><a name="l02633"></a><span class="lineno"> 2633</span>&#160;<span class="comment"></span>  // reserved [7:4]</div><div class="line"><a name="l02634"></a><span class="lineno"> 2634</span>&#160;</div><div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160;  <span class="comment">/* Software priority register 2 (_ITC_SPR2) */</span></div><div class="line"><a name="l02636"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gabb5a740f514634089ee3cb04fa985c5d"> 2636</a></span>&#160;<span class="preprocessor">  #define _ITC_SPR2_VECT4SPR           ((uint8_t) (0x03 &lt;&lt; 0))   </span><span class="comment">///&lt; ITC interrupt priority vector 4 [1:0]</span></div><div class="line"><a name="l02637"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaf1539c97921a10240573de8595527338"> 2637</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR2_VECT4SPR0          ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; ITC interrupt priority vector 4 [0]</span></div><div class="line"><a name="l02638"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga8c61b6c73086e891b241ad47cd2737a7"> 2638</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR2_VECT4SPR1          ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; ITC interrupt priority vector 4 [1]</span></div><div class="line"><a name="l02639"></a><span class="lineno"> 2639</span>&#160;<span class="comment"></span>  // reserved [3:2]</div><div class="line"><a name="l02640"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga9c91deffcd4776dd71dee8ca38aecb99"> 2640</a></span>&#160;<span class="preprocessor">  #define _ITC_SPR2_VECT6SPR           ((uint8_t) (0x03 &lt;&lt; 4))   </span><span class="comment">///&lt; ITC interrupt priority vector 6 [1:0]</span></div><div class="line"><a name="l02641"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga7741807231037b413a5af4dbc5f3a513"> 2641</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR2_VECT6SPR0          ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; ITC interrupt priority vector 6 [0]</span></div><div class="line"><a name="l02642"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gac5ab75c9fbb51272edbe71faddb1335e"> 2642</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR2_VECT6SPR1          ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; ITC interrupt priority vector 6 [1]</span></div><div class="line"><a name="l02643"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga5703611bae568ed4e46d770aa6e9bb64"> 2643</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR2_VECT7SPR           ((uint8_t) (0x03 &lt;&lt; 6))   <span class="comment">///&lt; ITC interrupt priority vector 7 [1:0]</span></div><div class="line"><a name="l02644"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaa5728d5bb45962853e42e6ed007ffd6c"> 2644</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR2_VECT7SPR0          ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; ITC interrupt priority vector 7 [0]</span></div><div class="line"><a name="l02645"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga3f8edaa494acb78b2f2f15b3c9edf74d"> 2645</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR2_VECT7SPR1          ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; ITC interrupt priority vector 7 [1]</span></div><div class="line"><a name="l02646"></a><span class="lineno"> 2646</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;  <span class="comment">/* Software priority register 3 (_ITC_SPR3) */</span></div><div class="line"><a name="l02648"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga4e10fdbc731fa381539d260d263267d5"> 2648</a></span>&#160;<span class="preprocessor">  #define _ITC_SPR3_VECT8SPR           ((uint8_t) (0x03 &lt;&lt; 0))   </span><span class="comment">///&lt; ITC interrupt priority vector 8 [1:0]</span></div><div class="line"><a name="l02649"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga8dfafa9ce773617f414c2f4f8627bede"> 2649</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR3_VECT8SPR0          ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; ITC interrupt priority vector 8 [0]</span></div><div class="line"><a name="l02650"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga2ef977e61be38ee567e548b8dd85af37"> 2650</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR3_VECT8SPR1          ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; ITC interrupt priority vector 8 [1]</span></div><div class="line"><a name="l02651"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga81103aca38189a00e03fc69eed40fb9a"> 2651</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR3_VECT9SPR           ((uint8_t) (0x03 &lt;&lt; 2))   <span class="comment">///&lt; ITC interrupt priority vector 9 [1:0]</span></div><div class="line"><a name="l02652"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaf5b1aeefc0dc2f21f6f2beafbab70050"> 2652</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR3_VECT9SPR0          ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; ITC interrupt priority vector 9 [0]</span></div><div class="line"><a name="l02653"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga657bd48c1982a779ff09413893883649"> 2653</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR3_VECT9SPR1          ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; ITC interrupt priority vector 9 [1]</span></div><div class="line"><a name="l02654"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga2d46eb9d96707d2013613a2a39d64783"> 2654</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR3_VECT10SPR          ((uint8_t) (0x03 &lt;&lt; 4))   <span class="comment">///&lt; ITC interrupt priority vector 10 [1:0]</span></div><div class="line"><a name="l02655"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga39eeafc047c880119c1d5ef669d98e50"> 2655</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR3_VECT10SPR0         ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; ITC interrupt priority vector 10 [0]</span></div><div class="line"><a name="l02656"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga8048512d5900e6dad02e1a59f4f23a96"> 2656</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR3_VECT10SPR1         ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; ITC interrupt priority vector 10 [1]</span></div><div class="line"><a name="l02657"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga686adf2602c3496df317ae70d56ac869"> 2657</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR3_VECT11SPR          ((uint8_t) (0x03 &lt;&lt; 6))   <span class="comment">///&lt; ITC interrupt priority vector 11 [1:0]</span></div><div class="line"><a name="l02658"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaf91c8e599db8fb13d834e92bb246e1f0"> 2658</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR3_VECT11SPR0         ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; ITC interrupt priority vector 11 [0]</span></div><div class="line"><a name="l02659"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga6b7fec6ca31586d8de402ecf0cc08e89"> 2659</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR3_VECT11SPR1         ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; ITC interrupt priority vector 11 [1]</span></div><div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02661"></a><span class="lineno"> 2661</span>&#160;  <span class="comment">/* Software priority register 4 (_ITC_SPR4) */</span></div><div class="line"><a name="l02662"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga788c12947e79fc99755f78be561cc6da"> 2662</a></span>&#160;<span class="preprocessor">  #define _ITC_SPR4_VECT12SPR          ((uint8_t) (0x03 &lt;&lt; 0))   </span><span class="comment">///&lt; ITC interrupt priority vector 12 [1:0]</span></div><div class="line"><a name="l02663"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga507faf88fd2e5528f88851ac9fb58640"> 2663</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR4_VECT12SPR0         ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; ITC interrupt priority vector 12 [0]</span></div><div class="line"><a name="l02664"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga8bde8839face988174f38c5c129ccdf3"> 2664</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR4_VECT12SPR1         ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; ITC interrupt priority vector 12 [1]</span></div><div class="line"><a name="l02665"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga255e876f3eb0392f94bd278a2569d922"> 2665</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR4_VECT13SPR          ((uint8_t) (0x03 &lt;&lt; 2))   <span class="comment">///&lt; ITC interrupt priority vector 13 [1:0]</span></div><div class="line"><a name="l02666"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga6d4c84b06c8ce434e28ab2f418090aa3"> 2666</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR4_VECT13SPR0         ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; ITC interrupt priority vector 13 [0]</span></div><div class="line"><a name="l02667"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga9590854ab8fffbaaa0eaead3565d529c"> 2667</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR4_VECT13SPR1         ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; ITC interrupt priority vector 13 [1]</span></div><div class="line"><a name="l02668"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga3bf8c36061ce0d799cdb68b9a7ef3f12"> 2668</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR4_VECT14SPR          ((uint8_t) (0x03 &lt;&lt; 4))   <span class="comment">///&lt; ITC interrupt priority vector 14 [1:0]</span></div><div class="line"><a name="l02669"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaacc018c6829fd741532d8ed28c354547"> 2669</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR4_VECT14SPR0         ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; ITC interrupt priority vector 14 [0]</span></div><div class="line"><a name="l02670"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga6cf1643f99876955751bab330299befc"> 2670</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR4_VECT14SPR1         ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; ITC interrupt priority vector 14 [1]</span></div><div class="line"><a name="l02671"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga69a9034b7a1a6a326df6134c73436941"> 2671</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR4_VECT15SPR          ((uint8_t) (0x03 &lt;&lt; 6))   <span class="comment">///&lt; ITC interrupt priority vector 15 [1:0]</span></div><div class="line"><a name="l02672"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaf885ca8b9d889f0294871dd2cec5dbe5"> 2672</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR4_VECT15SPR0         ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; ITC interrupt priority vector 15 [0]</span></div><div class="line"><a name="l02673"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga7eb8122c0b04795b530cd3005fd861c8"> 2673</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR4_VECT15SPR1         ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; ITC interrupt priority vector 15 [1]</span></div><div class="line"><a name="l02674"></a><span class="lineno"> 2674</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02675"></a><span class="lineno"> 2675</span>&#160;  <span class="comment">/* Software priority register 5 (_ITC_SPR5) */</span></div><div class="line"><a name="l02676"></a><span class="lineno"> 2676</span>&#160;  <span class="comment">// reserved [5:0]</span></div><div class="line"><a name="l02677"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga91553df8bba8e364881ba05b3e5dfd74"> 2677</a></span>&#160;<span class="preprocessor">  #define _ITC_SPR5_VECT19SPR          ((uint8_t) (0x03 &lt;&lt; 6))   </span><span class="comment">///&lt; ITC interrupt priority vector 19 [1:0]</span></div><div class="line"><a name="l02678"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga0a0a367a7ec947969ace1b22aa341e98"> 2678</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR5_VECT19SPR0         ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; ITC interrupt priority vector 19 [0]</span></div><div class="line"><a name="l02679"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaa3c79ab702fa418cc5345acf5666a05c"> 2679</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR5_VECT19SPR1         ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; ITC interrupt priority vector 19 [1]</span></div><div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;  <span class="comment">/* Software priority register 6 (_ITC_SPR6) */</span></div><div class="line"><a name="l02682"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga45220e487702efe5e4e62b2c22a3e286"> 2682</a></span>&#160;<span class="preprocessor">  #define _ITC_SPR6_VECT20SPR          ((uint8_t) (0x03 &lt;&lt; 0))   </span><span class="comment">///&lt; ITC interrupt priority vector 20 [1:0]</span></div><div class="line"><a name="l02683"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gab3f9d1e7094ac9e05c619bd4f6ae552c"> 2683</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR6_VECT20SPR0         ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; ITC interrupt priority vector 20 [0]</span></div><div class="line"><a name="l02684"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga752e4a664caa59118f628dcef7d81f92"> 2684</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR6_VECT20SPR1         ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; ITC interrupt priority vector 20 [1]</span></div><div class="line"><a name="l02685"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga7e1bf9b062d181ea7ec6ce464de84042"> 2685</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR6_VECT21SPR          ((uint8_t) (0x03 &lt;&lt; 2))   <span class="comment">///&lt; ITC interrupt priority vector 21 [1:0]</span></div><div class="line"><a name="l02686"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaa31c818420132f1c1252ab6a16964d31"> 2686</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR6_VECT21SPR0         ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; ITC interrupt priority vector 21 [0]</span></div><div class="line"><a name="l02687"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga891e8bbd278220ec0c119f6f1c72a515"> 2687</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR6_VECT21SPR1         ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; ITC interrupt priority vector 21 [1]</span></div><div class="line"><a name="l02688"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gae5d6f192bd1ae0d9dc343c6f9593be09"> 2688</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR6_VECT22SPR          ((uint8_t) (0x03 &lt;&lt; 4))   <span class="comment">///&lt; ITC interrupt priority vector 22 [1:0]</span></div><div class="line"><a name="l02689"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga07922029668d1e5cd7b54327c6d8bd5c"> 2689</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR6_VECT22SPR0         ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; ITC interrupt priority vector 22 [0]</span></div><div class="line"><a name="l02690"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaa8ead1d02078362b22810b9877b3494a"> 2690</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR6_VECT22SPR1         ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; ITC interrupt priority vector 22 [1]</span></div><div class="line"><a name="l02691"></a><span class="lineno"> 2691</span>&#160;<span class="comment"></span>  // reserved [7:6]</div><div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;</div><div class="line"><a name="l02693"></a><span class="lineno"> 2693</span>&#160;  <span class="comment">/* Software priority register 7 (_ITC_SPR7) */</span></div><div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;  <span class="comment">// reserved [1:0]</span></div><div class="line"><a name="l02695"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga94ac28cf8e66e23e0d775ebdcf18d434"> 2695</a></span>&#160;<span class="preprocessor">  #define _ITC_SPR7_VECT25SPR          ((uint8_t) (0x03 &lt;&lt; 2))   </span><span class="comment">///&lt; ITC interrupt priority vector 25 [1:0]</span></div><div class="line"><a name="l02696"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaf80fc7db3c7e8118820177475b3f0b9e"> 2696</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR7_VECT25SPR0         ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; ITC interrupt priority vector 25 [0]</span></div><div class="line"><a name="l02697"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga0b8ffb6f75c3a95de74a9eb2fff26829"> 2697</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR7_VECT25SPR1         ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; ITC interrupt priority vector 25 [1]</span></div><div class="line"><a name="l02698"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga558d9205ba54d2cc25816c100d6c4823"> 2698</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR7_VECT26SPR          ((uint8_t) (0x03 &lt;&lt; 4))   <span class="comment">///&lt; ITC interrupt priority vector 26 [1:0]</span></div><div class="line"><a name="l02699"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga61d41a1cd2c283edebbe43c9ad85fb00"> 2699</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR7_VECT26SPR0         ((uint8_t) (0x01 &lt;&lt; 4))   <span class="comment">///&lt; ITC interrupt priority vector 26 [0]</span></div><div class="line"><a name="l02700"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga9bc96be209517a3af3c348fc3482fdcf"> 2700</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR7_VECT26SPR1         ((uint8_t) (0x01 &lt;&lt; 5))   <span class="comment">///&lt; ITC interrupt priority vector 26 [1]</span></div><div class="line"><a name="l02701"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga42e55c11a1eae803624c4a7e38cd79c6"> 2701</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR7_VECT27SPR          ((uint8_t) (0x03 &lt;&lt; 6))   <span class="comment">///&lt; ITC interrupt priority vector 27 [1:0]</span></div><div class="line"><a name="l02702"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gad7e8395146065c304f285ee6fb7b3a8a"> 2702</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR7_VECT27SPR0         ((uint8_t) (0x01 &lt;&lt; 6))   <span class="comment">///&lt; ITC interrupt priority vector 27 [0]</span></div><div class="line"><a name="l02703"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga95b12f2779e9bd3a72087a505c5f0460"> 2703</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR7_VECT27SPR1         ((uint8_t) (0x01 &lt;&lt; 7))   <span class="comment">///&lt; ITC interrupt priority vector 27 [1]</span></div><div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;  <span class="comment">/* Software priority register 8 (_ITC_SPR8) */</span></div><div class="line"><a name="l02706"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gac64405073e520d2492ad07763a778632"> 2706</a></span>&#160;<span class="preprocessor">  #define _ITC_SPR8_VECT28SPR          ((uint8_t) (0x03 &lt;&lt; 0))   </span><span class="comment">///&lt; ITC interrupt priority vector 28 [1:0]</span></div><div class="line"><a name="l02707"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga94072efe17587735b616c44e4995cf9f"> 2707</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR8_VECT28SPR0         ((uint8_t) (0x01 &lt;&lt; 0))   <span class="comment">///&lt; ITC interrupt priority vector 28 [0]</span></div><div class="line"><a name="l02708"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga1d74a148e3d49fd15d34daec2647ecdc"> 2708</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR8_VECT28SPR1         ((uint8_t) (0x01 &lt;&lt; 1))   <span class="comment">///&lt; ITC interrupt priority vector 28 [1]</span></div><div class="line"><a name="l02709"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga7b05aaf18f65b0246dea0362ac8beffe"> 2709</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR8_VECT29SPR          ((uint8_t) (0x03 &lt;&lt; 2))   <span class="comment">///&lt; ITC interrupt priority vector 29 [1:0]</span></div><div class="line"><a name="l02710"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gac167fd77d4dfc0efbb2de61b482e2a2d"> 2710</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR8_VECT29SPR0         ((uint8_t) (0x01 &lt;&lt; 2))   <span class="comment">///&lt; ITC interrupt priority vector 29 [0]</span></div><div class="line"><a name="l02711"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga5fd8380bb80a46ecbec30708acab512f"> 2711</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR8_VECT29SPR1         ((uint8_t) (0x01 &lt;&lt; 3))   <span class="comment">///&lt; ITC interrupt priority vector 29 [1]</span></div><div class="line"><a name="l02712"></a><span class="lineno"> 2712</span>&#160;<span class="comment"></span>  // reserved [7:4]</div><div class="line"><a name="l02713"></a><span class="lineno"> 2713</span>&#160;</div><div class="line"><a name="l02714"></a><span class="lineno"> 2714</span>&#160;<span class="preprocessor">#endif // ITC_AddressBase</span></div><div class="line"><a name="l02715"></a><span class="lineno"> 2715</span>&#160;</div><div class="line"><a name="l02716"></a><span class="lineno"> 2716</span>&#160;</div><div class="line"><a name="l02717"></a><span class="lineno"> 2717</span>&#160;<span class="comment">// undefine local macros</span></div><div class="line"><a name="l02718"></a><span class="lineno"> 2718</span>&#160;<span class="preprocessor">#undef _BITS</span></div><div class="line"><a name="l02719"></a><span class="lineno"> 2719</span>&#160;</div><div class="line"><a name="l02720"></a><span class="lineno"> 2720</span>&#160;<span class="comment">/*-----------------------------------------------------------------------------</span></div><div class="line"><a name="l02721"></a><span class="lineno"> 2721</span>&#160;<span class="comment">    END OF MODULE DEFINITION FOR MULTIPLE INLUSION</span></div><div class="line"><a name="l02722"></a><span class="lineno"> 2722</span>&#160;<span class="comment">-----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l02723"></a><span class="lineno"> 2723</span>&#160;<span class="preprocessor">#endif // STM8L10X_H</span></div><div class="line"><a name="l02724"></a><span class="lineno"> 2724</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160;<span class="comment">/** @}*/</span></div><div class="ttc" id="group___s_t_l_u_x___s_t_n_r_g_html_struct___f_l_a_s_h__t"><div class="ttname"><a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t">_FLASH_t</a></div><div class="ttdoc">struct to control write/erase of flash memory (_FLASH) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01363">STLUX_STNRG.h:1363</a></div></div>
<div class="ttc" id="group___s_t_m8_a_f___s_t_m8_s_html_struct___t_i_m4__t"><div class="ttname"><a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___t_i_m4__t">_TIM4_t</a></div><div class="ttdoc">struct for controlling 8-Bit Timer 4 (_TIM4) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l03862">STM8AF_STM8S.h:3862</a></div></div>
<div class="ttc" id="group___s_t_m8_a_f___s_t_m8_s_html_struct___e_x_t_i__t"><div class="ttname"><a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___e_x_t_i__t">_EXTI_t</a></div><div class="ttdoc">struct for configuring external port interrupts (_EXTI) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00662">STM8AF_STM8S.h:662</a></div></div>
<div class="ttc" id="group___s_t_l_u_x___s_t_n_r_g_html_struct___c_f_g__t"><div class="ttname"><a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___c_f_g__t">_CFG_t</a></div><div class="ttdoc">struct for Global Configuration registers (_CFG) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03810">STLUX_STNRG.h:3810</a></div></div>
<div class="ttc" id="group___s_t_m8_l10_x_html_struct___w_f_e__t"><div class="ttname"><a href="group___s_t_m8_l10_x.html#struct___w_f_e__t">_WFE_t</a></div><div class="ttdoc">struct to configure interrupt sources as external interrupts or wake events (_WFE) ...</div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01509">STM8L10x.h:1509</a></div></div>
<div class="ttc" id="group___s_t_m8_a_f___s_t_m8_s_html_struct___b_e_e_p__t"><div class="ttname"><a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___b_e_e_p__t">_BEEP_t</a></div><div class="ttdoc">struct for beeper control (_BEEP) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01196">STM8AF_STM8S.h:1196</a></div></div>
<div class="ttc" id="group___s_t_m8_l10_x_html_struct___u_s_a_r_t__t"><div class="ttname"><a href="group___s_t_m8_l10_x.html#struct___u_s_a_r_t__t">_USART_t</a></div><div class="ttdoc">struct for controlling Universal Asynchronous Receiver Transmitter (_USART) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01350">STM8L10x.h:1350</a></div></div>
<div class="ttc" id="group___s_t_l_u_x___s_t_n_r_g_html_struct___i2_c__t"><div class="ttname"><a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t">_I2C_t</a></div><div class="ttdoc">struct for controlling I2C module (_I2C) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02166">STLUX_STNRG.h:2166</a></div></div>
<div class="ttc" id="group___s_t_m8_l10_x_html_struct___c_o_m_p__t"><div class="ttname"><a href="group___s_t_m8_l10_x.html#struct___c_o_m_p__t">_COMP_t</a></div><div class="ttdoc">struct for Comparator Module (_COMP) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l02408">STM8L10x.h:2408</a></div></div>
<div class="ttc" id="group___s_t_l_u_x___s_t_n_r_g_html_struct___p_o_r_t__t"><div class="ttname"><a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t">_PORT_t</a></div><div class="ttdoc">structure for controlling pins in port mode (_PORTx, x=0..1) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l00290">STLUX_STNRG.h:290</a></div></div>
<div class="ttc" id="group___s_t_l_u_x___s_t_n_r_g_html_struct_c_l_k__t"><div class="ttname"><a href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t">CLK_t</a></div><div class="ttdoc">struct for configuring/monitoring clock module (_CLK) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01557">STLUX_STNRG.h:1557</a></div></div>
<div class="ttc" id="group___s_t_m8_a_f___s_t_m8_s_html_struct___s_p_i__t"><div class="ttname"><a href="group___s_t_m8_a_f___s_t_m8_s.html#struct___s_p_i__t">_SPI_t</a></div><div class="ttdoc">struct for controlling SPI module (_SPI) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01238">STM8AF_STM8S.h:1238</a></div></div>
<div class="ttc" id="group___s_t_l_u_x___s_t_n_r_g_html_struct___r_s_t__t"><div class="ttname"><a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___r_s_t__t">_RST_t</a></div><div class="ttdoc">struct for determining reset source (_RST) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l01521">STLUX_STNRG.h:1521</a></div></div>
<div class="ttc" id="group___s_t_m8_l10_x_html_struct_i_w_d_g__t"><div class="ttname"><a href="group___s_t_m8_l10_x.html#struct_i_w_d_g__t">IWDG_t</a></div><div class="ttdoc">struct for access to Independent Timeout Watchdog registers (_IWDG) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l00793">STM8L10x.h:793</a></div></div>
<div class="ttc" id="group___s_t_l_u_x___s_t_n_r_g_html_struct___i_t_c__t"><div class="ttname"><a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t">_ITC_t</a></div><div class="ttdoc">struct for setting interrupt Priority (_ITC) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l03862">STLUX_STNRG.h:3862</a></div></div>
<div class="ttc" id="group___s_t_m8_l10_x_html_struct___t_i_m2__3__t"><div class="ttname"><a href="group___s_t_m8_l10_x.html#struct___t_i_m2__3__t">_TIM2_3_t</a></div><div class="ttdoc">struct for controlling 16-Bit Timer 2+3 (_TIM2, _TIM3) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01575">STM8L10x.h:1575</a></div></div>
<div class="ttc" id="group___s_t_l_u_x___s_t_n_r_g_html_struct___a_w_u__t"><div class="ttname"><a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t">_AWU_t</a></div><div class="ttdoc">struct for cofiguring the Auto Wake-Up Module (_AWU) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_l_u_x___s_t_n_r_g_8h_source.html#l02093">STLUX_STNRG.h:2093</a></div></div>
<div class="ttc" id="group___s_t_m8_l10_x_html_struct___i_r_t_i_m__t"><div class="ttname"><a href="group___s_t_m8_l10_x.html#struct___i_r_t_i_m__t">_IRTIM_t</a></div><div class="ttdoc">struct for Infrared Timer Module (_IRTIM) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l02373">STM8L10x.h:2373</a></div></div>
<div class="ttc" id="group___s_t_m8_l10_x_html_ga71c13b591e31e775a43f76d75390ad66"><div class="ttname"><a href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></div><div class="ttdeci">#define _BITS</div><div class="ttdoc">data type in bit structs (follow C90 standard) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l00177">STM8L10x.h:177</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_25096823495616c066256babbf372c7d.html">stm8</a></li><li class="navelem"><a class="el" href="dir_afa923f81ad874d49fa011e9f9d1b16f.html">stm8l10x</a></li><li class="navelem"><a class="el" href="_s_t_m8_l10x_8h.html">STM8L10x.h</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
