vendor_name = ModelSim
source_file = 1, C:/Users/spenc/Uni Third Year/CEG3156/Labs/PipelinedMips/MultiCycleProc.vhd
source_file = 1, C:/Users/spenc/Uni Third Year/CEG3156/Labs/PipelinedMips/EIGHT_BIT_EIGHT_TO_ONE.vhd
source_file = 1, C:/Users/spenc/Uni Third Year/CEG3156/Labs/PipelinedMips/Mem_Wb_Buffer.vhd
source_file = 1, C:/Users/spenc/Uni Third Year/CEG3156/Labs/PipelinedMips/FIVE_BIT_TWO_TO_ONE.vhd
source_file = 1, C:/Users/spenc/Uni Third Year/CEG3156/Labs/PipelinedMips/ONE_BIT_ALU.vhd
source_file = 1, C:/Users/spenc/Uni Third Year/CEG3156/Labs/PipelinedMips/ONE_BIT_4_TO_1.vhd
source_file = 1, C:/Users/spenc/Uni Third Year/CEG3156/Labs/PipelinedMips/ONE_BIT_2_TO_1.vhd
source_file = 1, C:/Users/spenc/Uni Third Year/CEG3156/Labs/PipelinedMips/MAIN_ALU.vhd
source_file = 1, C:/Users/spenc/Uni Third Year/CEG3156/Labs/PipelinedMips/ALU_CONTROL.vhd
source_file = 1, C:/Users/spenc/Uni Third Year/CEG3156/Labs/PipelinedMips/ID_EX_BUFFER.vhd
source_file = 1, C:/Users/spenc/Uni Third Year/CEG3156/Labs/PipelinedMips/onebitcomparator.vhd
source_file = 1, C:/Users/spenc/Uni Third Year/CEG3156/Labs/PipelinedMips/EightBitComparator.vhd
source_file = 1, C:/Users/spenc/Uni Third Year/CEG3156/Labs/PipelinedMips/Hazard_Control_Unit.vhd
source_file = 1, C:/Users/spenc/Uni Third Year/CEG3156/Labs/PipelinedMips/Forwarding_Unit.vhd
source_file = 1, C:/Users/spenc/Uni Third Year/CEG3156/Labs/PipelinedMips/Ex_Mem_Buffer.vhd
source_file = 1, C:/Users/spenc/Uni Third Year/CEG3156/Labs/PipelinedMips/CONTROL_UNIT.vhd
source_file = 1, C:/Users/spenc/Uni Third Year/CEG3156/Labs/PipelinedMips/FOUR_MULTIPLIER.vhd
source_file = 1, C:/Users/spenc/Uni Third Year/CEG3156/Labs/PipelinedMips/EIGHT_BIT_SIXTEEN_TO_ONE.vhd
source_file = 1, C:/Users/spenc/Uni Third Year/CEG3156/Labs/PipelinedMips/EIGHT_BIT_FOUR_TO_ONE.vhd
source_file = 1, C:/Users/spenc/Uni Third Year/CEG3156/Labs/PipelinedMips/EIGHT_BIT_TWO_TO_ONE.vhd
source_file = 1, C:/Users/spenc/Uni Third Year/CEG3156/Labs/PipelinedMips/ONE_BIT_1_TO_32.vhd
source_file = 1, C:/Users/spenc/Uni Third Year/CEG3156/Labs/PipelinedMips/EIGHT_BIT_32_TO_1.vhd
source_file = 1, C:/Users/spenc/Uni Third Year/CEG3156/Labs/PipelinedMips/clockInverter.vhd
source_file = 1, C:/Users/spenc/Uni Third Year/CEG3156/Labs/PipelinedMips/REG_FILE.vhd
source_file = 1, C:/Users/spenc/Uni Third Year/CEG3156/Labs/PipelinedMips/OneBitAdder.vhd
source_file = 1, C:/Users/spenc/Uni Third Year/CEG3156/Labs/PipelinedMips/ONE_BIT_SELECT.vhd
source_file = 1, C:/Users/spenc/Uni Third Year/CEG3156/Labs/PipelinedMips/enardFF_2.vhd
source_file = 1, C:/Users/spenc/Uni Third Year/CEG3156/Labs/PipelinedMips/instruction_mem.cmp
source_file = 1, C:/Users/spenc/Uni Third Year/CEG3156/Labs/PipelinedMips/PC_Adder.vhd
source_file = 1, C:/Users/spenc/Uni Third Year/CEG3156/Labs/PipelinedMips/EIGHT_BIT_REG.vhd
source_file = 1, C:/Users/spenc/Uni Third Year/CEG3156/Labs/PipelinedMips/instruction_mem.hex
source_file = 1, C:/Users/spenc/Uni Third Year/CEG3156/Labs/PipelinedMips/instruction_mem.qip
source_file = 1, C:/Users/spenc/Uni Third Year/CEG3156/Labs/PipelinedMips/instruction_mem.vhd
source_file = 1, C:/Users/spenc/Uni Third Year/CEG3156/Labs/PipelinedMips/IF_ID_Reg.vhd
source_file = 1, C:/Users/spenc/Uni Third Year/CEG3156/Labs/PipelinedMips/equalTest.vhd
source_file = 1, C:/Users/spenc/Uni Third Year/CEG3156/Labs/PipelinedMips/equalTestFiveBit.vhd
source_file = 1, C:/Users/spenc/Uni Third Year/CEG3156/Labs/PipelinedMips/data_mem.hex
source_file = 1, C:/Users/spenc/Uni Third Year/CEG3156/Labs/PipelinedMips/data_mem.qip
source_file = 1, C:/Users/spenc/Uni Third Year/CEG3156/Labs/PipelinedMips/data_mem.vhd
source_file = 1, c:/altera/14.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/14.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/14.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/14.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/aglobal141.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/14.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/spenc/Uni Third Year/CEG3156/Labs/PipelinedMips/db/altsyncram_uts3.tdf
source_file = 1, C:/Users/spenc/Uni Third Year/CEG3156/Labs/PipelinedMips/db/altsyncram_72t3.tdf
design_name = MultiCycleProc
instance = comp, \MuxOut[0]~output\, MuxOut[0]~output, MultiCycleProc, 1
instance = comp, \MuxOut[1]~output\, MuxOut[1]~output, MultiCycleProc, 1
instance = comp, \MuxOut[2]~output\, MuxOut[2]~output, MultiCycleProc, 1
instance = comp, \MuxOut[3]~output\, MuxOut[3]~output, MultiCycleProc, 1
instance = comp, \MuxOut[4]~output\, MuxOut[4]~output, MultiCycleProc, 1
instance = comp, \MuxOut[5]~output\, MuxOut[5]~output, MultiCycleProc, 1
instance = comp, \MuxOut[6]~output\, MuxOut[6]~output, MultiCycleProc, 1
instance = comp, \MuxOut[7]~output\, MuxOut[7]~output, MultiCycleProc, 1
instance = comp, \InstructionOut[0]~output\, InstructionOut[0]~output, MultiCycleProc, 1
instance = comp, \InstructionOut[1]~output\, InstructionOut[1]~output, MultiCycleProc, 1
instance = comp, \InstructionOut[2]~output\, InstructionOut[2]~output, MultiCycleProc, 1
instance = comp, \InstructionOut[3]~output\, InstructionOut[3]~output, MultiCycleProc, 1
instance = comp, \InstructionOut[4]~output\, InstructionOut[4]~output, MultiCycleProc, 1
instance = comp, \InstructionOut[5]~output\, InstructionOut[5]~output, MultiCycleProc, 1
instance = comp, \InstructionOut[6]~output\, InstructionOut[6]~output, MultiCycleProc, 1
instance = comp, \InstructionOut[7]~output\, InstructionOut[7]~output, MultiCycleProc, 1
instance = comp, \InstructionOut[8]~output\, InstructionOut[8]~output, MultiCycleProc, 1
instance = comp, \InstructionOut[9]~output\, InstructionOut[9]~output, MultiCycleProc, 1
instance = comp, \InstructionOut[10]~output\, InstructionOut[10]~output, MultiCycleProc, 1
instance = comp, \InstructionOut[11]~output\, InstructionOut[11]~output, MultiCycleProc, 1
instance = comp, \InstructionOut[12]~output\, InstructionOut[12]~output, MultiCycleProc, 1
instance = comp, \InstructionOut[13]~output\, InstructionOut[13]~output, MultiCycleProc, 1
instance = comp, \InstructionOut[14]~output\, InstructionOut[14]~output, MultiCycleProc, 1
instance = comp, \InstructionOut[15]~output\, InstructionOut[15]~output, MultiCycleProc, 1
instance = comp, \InstructionOut[16]~output\, InstructionOut[16]~output, MultiCycleProc, 1
instance = comp, \InstructionOut[17]~output\, InstructionOut[17]~output, MultiCycleProc, 1
instance = comp, \InstructionOut[18]~output\, InstructionOut[18]~output, MultiCycleProc, 1
instance = comp, \InstructionOut[19]~output\, InstructionOut[19]~output, MultiCycleProc, 1
instance = comp, \InstructionOut[20]~output\, InstructionOut[20]~output, MultiCycleProc, 1
instance = comp, \InstructionOut[21]~output\, InstructionOut[21]~output, MultiCycleProc, 1
instance = comp, \InstructionOut[22]~output\, InstructionOut[22]~output, MultiCycleProc, 1
instance = comp, \InstructionOut[23]~output\, InstructionOut[23]~output, MultiCycleProc, 1
instance = comp, \InstructionOut[24]~output\, InstructionOut[24]~output, MultiCycleProc, 1
instance = comp, \InstructionOut[25]~output\, InstructionOut[25]~output, MultiCycleProc, 1
instance = comp, \InstructionOut[26]~output\, InstructionOut[26]~output, MultiCycleProc, 1
instance = comp, \InstructionOut[27]~output\, InstructionOut[27]~output, MultiCycleProc, 1
instance = comp, \InstructionOut[28]~output\, InstructionOut[28]~output, MultiCycleProc, 1
instance = comp, \InstructionOut[29]~output\, InstructionOut[29]~output, MultiCycleProc, 1
instance = comp, \InstructionOut[30]~output\, InstructionOut[30]~output, MultiCycleProc, 1
instance = comp, \InstructionOut[31]~output\, InstructionOut[31]~output, MultiCycleProc, 1
instance = comp, \BranchOut~output\, BranchOut~output, MultiCycleProc, 1
instance = comp, \ZeroOut~output\, ZeroOut~output, MultiCycleProc, 1
instance = comp, \MemWriteOut~output\, MemWriteOut~output, MultiCycleProc, 1
instance = comp, \RegWriteOut~output\, RegWriteOut~output, MultiCycleProc, 1
instance = comp, \GClock~input\, GClock~input, MultiCycleProc, 1
instance = comp, \~GND\, ~GND, MultiCycleProc, 1
instance = comp, \PC_INC|AddGenerator:3:SingleBitAdd|int_CarryOut1\, PC_INC|\AddGenerator:3:SingleBitAdd|int_CarryOut1, MultiCycleProc, 1
instance = comp, \GresetBar~input\, GresetBar~input, MultiCycleProc, 1
instance = comp, \PC_INC|AddGenerator:4:SingleBitAdd|int_CarryOut1\, PC_INC|\AddGenerator:4:SingleBitAdd|int_CarryOut1, MultiCycleProc, 1
instance = comp, \IF_ID|pcbit4|int_q\, IF_ID|pcbit4|int_q, MultiCycleProc, 1
instance = comp, \HZRD_CNTRL|IF_ID_Flush~0\, HZRD_CNTRL|IF_ID_Flush~0, MultiCycleProc, 1
instance = comp, \PC_INC|AddGenerator:5:SingleBitAdd|int_CarryOut1\, PC_INC|\AddGenerator:5:SingleBitAdd|int_CarryOut1, MultiCycleProc, 1
instance = comp, \IF_ID|pcbit5|int_q\, IF_ID|pcbit5|int_q, MultiCycleProc, 1
instance = comp, \PC_INC|AddGenerator:5:SingleBitAdd|int_CarryOut3\, PC_INC|\AddGenerator:5:SingleBitAdd|int_CarryOut3, MultiCycleProc, 1
instance = comp, \PC_INC|AddGenerator:7:SingleBitAdd|int_CarryOut1\, PC_INC|\AddGenerator:7:SingleBitAdd|int_CarryOut1, MultiCycleProc, 1
instance = comp, \MEM_ROM|altsyncram_component|auto_generated|ram_block1a0\, MEM_ROM|altsyncram_component|auto_generated|ram_block1a0, MultiCycleProc, 1
instance = comp, \IF_ID|instruction[1]\, IF_ID|instruction[1], MultiCycleProc, 1
instance = comp, \IF_ID|ibit1|int_q\, IF_ID|ibit1|int_q, MultiCycleProc, 1
instance = comp, \IF_ID|pcbit2|int_q~0\, IF_ID|pcbit2|int_q~0, MultiCycleProc, 1
instance = comp, \IF_ID|pcbit2|int_q\, IF_ID|pcbit2|int_q, MultiCycleProc, 1
instance = comp, \BR_ADD|AddGenerator:3:SingleBitAdd|o_CarryOut~0\, BR_ADD|\AddGenerator:3:SingleBitAdd|o_CarryOut~0, MultiCycleProc, 1
instance = comp, \BR_ADD|AddGenerator:4:SingleBitAdd|o_CarryOut~0\, BR_ADD|\AddGenerator:4:SingleBitAdd|o_CarryOut~0, MultiCycleProc, 1
instance = comp, \BR_ADD|AddGenerator:5:SingleBitAdd|o_CarryOut~0\, BR_ADD|\AddGenerator:5:SingleBitAdd|o_CarryOut~0, MultiCycleProc, 1
instance = comp, \IF_ID|pcbit7|int_q\, IF_ID|pcbit7|int_q, MultiCycleProc, 1
instance = comp, \PC_INC|AddGenerator:6:SingleBitAdd|int_CarryOut1\, PC_INC|\AddGenerator:6:SingleBitAdd|int_CarryOut1, MultiCycleProc, 1
instance = comp, \IF_ID|pcbit6|int_q\, IF_ID|pcbit6|int_q, MultiCycleProc, 1
instance = comp, \BR_MUX|GEN_ONE_BIT_SELECT:7:SELX|Q~0\, BR_MUX|\GEN_ONE_BIT_SELECT:7:SELX|Q~0, MultiCycleProc, 1
instance = comp, \IF_ID|instruction[5]\, IF_ID|instruction[5], MultiCycleProc, 1
instance = comp, \IF_ID|ibit5|int_q\, IF_ID|ibit5|int_q, MultiCycleProc, 1
instance = comp, \IF_ID|instruction[19]\, IF_ID|instruction[19], MultiCycleProc, 1
instance = comp, \IF_ID|ibit19|int_q\, IF_ID|ibit19|int_q, MultiCycleProc, 1
instance = comp, \ID_EX|instruction_20_16_bit4|int_q\, ID_EX|instruction_20_16_bit4|int_q, MultiCycleProc, 1
instance = comp, \ID_EX|instruction_20_16_bit3|int_q\, ID_EX|instruction_20_16_bit3|int_q, MultiCycleProc, 1
instance = comp, \HZRD_CNTRL|Int_PC_Stall~0\, HZRD_CNTRL|Int_PC_Stall~0, MultiCycleProc, 1
instance = comp, \IF_ID|instruction[16]\, IF_ID|instruction[16], MultiCycleProc, 1
instance = comp, \IF_ID|ibit16|int_q\, IF_ID|ibit16|int_q, MultiCycleProc, 1
instance = comp, \ID_EX|instruction_20_16_bit0|int_q\, ID_EX|instruction_20_16_bit0|int_q, MultiCycleProc, 1
instance = comp, \HZRD_CNTRL|Int_PC_Stall~2\, HZRD_CNTRL|Int_PC_Stall~2, MultiCycleProc, 1
instance = comp, \IF_ID|instruction[17]\, IF_ID|instruction[17], MultiCycleProc, 1
instance = comp, \IF_ID|ibit17|int_q\, IF_ID|ibit17|int_q, MultiCycleProc, 1
instance = comp, \IF_ID|instruction[18]\, IF_ID|instruction[18], MultiCycleProc, 1
instance = comp, \IF_ID|ibit18|int_q\, IF_ID|ibit18|int_q, MultiCycleProc, 1
instance = comp, \ID_EX|instruction_20_16_bit2|int_q\, ID_EX|instruction_20_16_bit2|int_q, MultiCycleProc, 1
instance = comp, \ID_EX|instruction_20_16_bit1|int_q\, ID_EX|instruction_20_16_bit1|int_q, MultiCycleProc, 1
instance = comp, \HZRD_CNTRL|Int_PC_Stall~1\, HZRD_CNTRL|Int_PC_Stall~1, MultiCycleProc, 1
instance = comp, \HZRD_CNTRL|Int_PC_Stall~3\, HZRD_CNTRL|Int_PC_Stall~3, MultiCycleProc, 1
instance = comp, \HZRD_CNTRL|MuxSelect~0\, HZRD_CNTRL|MuxSelect~0, MultiCycleProc, 1
instance = comp, \BR_MUX|GEN_ONE_BIT_SELECT:7:SELX|Q~1\, BR_MUX|\GEN_ONE_BIT_SELECT:7:SELX|Q~1, MultiCycleProc, 1
instance = comp, \PC_REG|bit7|int_q\, PC_REG|bit7|int_q, MultiCycleProc, 1
instance = comp, \IF_ID|instruction[4]\, IF_ID|instruction[4], MultiCycleProc, 1
instance = comp, \IF_ID|ibit4|int_q\, IF_ID|ibit4|int_q, MultiCycleProc, 1
instance = comp, \BR_ADD|AddGenerator:6:SingleBitAdd|o_Sum~0\, BR_ADD|\AddGenerator:6:SingleBitAdd|o_Sum~0, MultiCycleProc, 1
instance = comp, \BR_MUX|GEN_ONE_BIT_SELECT:6:SELX|Q~0\, BR_MUX|\GEN_ONE_BIT_SELECT:6:SELX|Q~0, MultiCycleProc, 1
instance = comp, \PC_REG|bit6|int_q\, PC_REG|bit6|int_q, MultiCycleProc, 1
instance = comp, \IF_ID|instruction[3]\, IF_ID|instruction[3], MultiCycleProc, 1
instance = comp, \IF_ID|ibit3|int_q\, IF_ID|ibit3|int_q, MultiCycleProc, 1
instance = comp, \BR_ADD|AddGenerator:5:SingleBitAdd|o_Sum~0\, BR_ADD|\AddGenerator:5:SingleBitAdd|o_Sum~0, MultiCycleProc, 1
instance = comp, \BR_MUX|GEN_ONE_BIT_SELECT:5:SELX|Q~0\, BR_MUX|\GEN_ONE_BIT_SELECT:5:SELX|Q~0, MultiCycleProc, 1
instance = comp, \PC_REG|bit5|int_q\, PC_REG|bit5|int_q, MultiCycleProc, 1
instance = comp, \IF_ID|ibit28|int_q~0\, IF_ID|ibit28|int_q~0, MultiCycleProc, 1
instance = comp, \IF_ID|ibit28|int_q\, IF_ID|ibit28|int_q, MultiCycleProc, 1
instance = comp, \IF_ID|instruction[2]\, IF_ID|instruction[2], MultiCycleProc, 1
instance = comp, \IF_ID|ibit2|int_q\, IF_ID|ibit2|int_q, MultiCycleProc, 1
instance = comp, \BR_ADD|AddGenerator:4:SingleBitAdd|o_Sum~0\, BR_ADD|\AddGenerator:4:SingleBitAdd|o_Sum~0, MultiCycleProc, 1
instance = comp, \BR_MUX|GEN_ONE_BIT_SELECT:4:SELX|Q~0\, BR_MUX|\GEN_ONE_BIT_SELECT:4:SELX|Q~0, MultiCycleProc, 1
instance = comp, \PC_REG|bit4|int_q\, PC_REG|bit4|int_q, MultiCycleProc, 1
instance = comp, \IF_ID|ibit27|int_q~0\, IF_ID|ibit27|int_q~0, MultiCycleProc, 1
instance = comp, \IF_ID|ibit27|int_q\, IF_ID|ibit27|int_q, MultiCycleProc, 1
instance = comp, \IF_ID|ibit29|int_q~0\, IF_ID|ibit29|int_q~0, MultiCycleProc, 1
instance = comp, \IF_ID|ibit29|int_q\, IF_ID|ibit29|int_q, MultiCycleProc, 1
instance = comp, \CNTRL|Jump~0\, CNTRL|Jump~0, MultiCycleProc, 1
instance = comp, \ID_EX|instruction_extend_bit0|int_q\, ID_EX|instruction_extend_bit0|int_q, MultiCycleProc, 1
instance = comp, \ID_EX|instruction_extend_bit3|int_q\, ID_EX|instruction_extend_bit3|int_q, MultiCycleProc, 1
instance = comp, \ID_EX|instruction_extend_bit1|int_q\, ID_EX|instruction_extend_bit1|int_q, MultiCycleProc, 1
instance = comp, \ID_EX|instruction_extend_bit2|int_q\, ID_EX|instruction_extend_bit2|int_q, MultiCycleProc, 1
instance = comp, \ALU_CONTRL|ALU_OP_OUT[0]~0\, ALU_CONTRL|ALU_OP_OUT[0]~0, MultiCycleProc, 1
instance = comp, \CLR_MUX|GEN_ONE_BIT_SELECT:2:SELX|Q~0\, CLR_MUX|\GEN_ONE_BIT_SELECT:2:SELX|Q~0, MultiCycleProc, 1
instance = comp, \ID_EX|ALUOpbit1|int_q\, ID_EX|ALUOpbit1|int_q, MultiCycleProc, 1
instance = comp, \CLR_MUX|GEN_ONE_BIT_SELECT:1:SELX|Q~0\, CLR_MUX|\GEN_ONE_BIT_SELECT:1:SELX|Q~0, MultiCycleProc, 1
instance = comp, \ID_EX|ALUOpbit0|int_q\, ID_EX|ALUOpbit0|int_q, MultiCycleProc, 1
instance = comp, \ALU_CONTRL|ALU_OP_OUT[0]~1\, ALU_CONTRL|ALU_OP_OUT[0]~1, MultiCycleProc, 1
instance = comp, \CNTRL|RegDst~0\, CNTRL|RegDst~0, MultiCycleProc, 1
instance = comp, \IF_ID|instruction[26]\, IF_ID|instruction[26], MultiCycleProc, 1
instance = comp, \IF_ID|ibit26|int_q\, IF_ID|ibit26|int_q, MultiCycleProc, 1
instance = comp, \CNTRL|RegDst~1\, CNTRL|RegDst~1, MultiCycleProc, 1
instance = comp, \CLR_MUX|GEN_ONE_BIT_SELECT:7:SELX|Q~0\, CLR_MUX|\GEN_ONE_BIT_SELECT:7:SELX|Q~0, MultiCycleProc, 1
instance = comp, \ID_EX|RegWriteFF|int_q\, ID_EX|RegWriteFF|int_q, MultiCycleProc, 1
instance = comp, \EX_MEM|RegWriteFF|int_q\, EX_MEM|RegWriteFF|int_q, MultiCycleProc, 1
instance = comp, \ALU_CONTRL|ALU_OP_OUT[1]\, ALU_CONTRL|ALU_OP_OUT[1], MultiCycleProc, 1
instance = comp, \IF_ID|instruction[11]\, IF_ID|instruction[11], MultiCycleProc, 1
instance = comp, \IF_ID|ibit11|int_q\, IF_ID|ibit11|int_q, MultiCycleProc, 1
instance = comp, \ID_EX|instruction_15_11_bit0|int_q~feeder\, ID_EX|instruction_15_11_bit0|int_q~feeder, MultiCycleProc, 1
instance = comp, \ID_EX|instruction_15_11_bit0|int_q\, ID_EX|instruction_15_11_bit0|int_q, MultiCycleProc, 1
instance = comp, \CLR_MUX|GEN_ONE_BIT_SELECT:3:SELX|Q~2\, CLR_MUX|\GEN_ONE_BIT_SELECT:3:SELX|Q~2, MultiCycleProc, 1
instance = comp, \ID_EX|RegDstFF|int_q\, ID_EX|RegDstFF|int_q, MultiCycleProc, 1
instance = comp, \DST_MUX|GEN_ONE_BIT_SELECT:0:SELX|Q~0\, DST_MUX|\GEN_ONE_BIT_SELECT:0:SELX|Q~0, MultiCycleProc, 1
instance = comp, \EX_MEM|Mux0|int_q\, EX_MEM|Mux0|int_q, MultiCycleProc, 1
instance = comp, \IF_ID|instruction[13]\, IF_ID|instruction[13], MultiCycleProc, 1
instance = comp, \IF_ID|ibit13|int_q\, IF_ID|ibit13|int_q, MultiCycleProc, 1
instance = comp, \ID_EX|instruction_15_11_bit2|int_q\, ID_EX|instruction_15_11_bit2|int_q, MultiCycleProc, 1
instance = comp, \DST_MUX|GEN_ONE_BIT_SELECT:2:SELX|Q~0\, DST_MUX|\GEN_ONE_BIT_SELECT:2:SELX|Q~0, MultiCycleProc, 1
instance = comp, \EX_MEM|Mux2|int_q\, EX_MEM|Mux2|int_q, MultiCycleProc, 1
instance = comp, \IF_ID|instruction[15]\, IF_ID|instruction[15], MultiCycleProc, 1
instance = comp, \IF_ID|ibit15|int_q\, IF_ID|ibit15|int_q, MultiCycleProc, 1
instance = comp, \ID_EX|instruction_15_11_bit4|int_q~feeder\, ID_EX|instruction_15_11_bit4|int_q~feeder, MultiCycleProc, 1
instance = comp, \ID_EX|instruction_15_11_bit4|int_q\, ID_EX|instruction_15_11_bit4|int_q, MultiCycleProc, 1
instance = comp, \DST_MUX|GEN_ONE_BIT_SELECT:4:SELX|Q~0\, DST_MUX|\GEN_ONE_BIT_SELECT:4:SELX|Q~0, MultiCycleProc, 1
instance = comp, \EX_MEM|Mux4|int_q\, EX_MEM|Mux4|int_q, MultiCycleProc, 1
instance = comp, \IF_ID|instruction[12]\, IF_ID|instruction[12], MultiCycleProc, 1
instance = comp, \IF_ID|ibit12|int_q\, IF_ID|ibit12|int_q, MultiCycleProc, 1
instance = comp, \ID_EX|instruction_15_11_bit1|int_q\, ID_EX|instruction_15_11_bit1|int_q, MultiCycleProc, 1
instance = comp, \DST_MUX|GEN_ONE_BIT_SELECT:1:SELX|Q~0\, DST_MUX|\GEN_ONE_BIT_SELECT:1:SELX|Q~0, MultiCycleProc, 1
instance = comp, \EX_MEM|Mux1|int_q~feeder\, EX_MEM|Mux1|int_q~feeder, MultiCycleProc, 1
instance = comp, \EX_MEM|Mux1|int_q\, EX_MEM|Mux1|int_q, MultiCycleProc, 1
instance = comp, \IF_ID|instruction[14]\, IF_ID|instruction[14], MultiCycleProc, 1
instance = comp, \IF_ID|ibit14|int_q\, IF_ID|ibit14|int_q, MultiCycleProc, 1
instance = comp, \ID_EX|instruction_15_11_bit3|int_q~feeder\, ID_EX|instruction_15_11_bit3|int_q~feeder, MultiCycleProc, 1
instance = comp, \ID_EX|instruction_15_11_bit3|int_q\, ID_EX|instruction_15_11_bit3|int_q, MultiCycleProc, 1
instance = comp, \DST_MUX|GEN_ONE_BIT_SELECT:3:SELX|Q~0\, DST_MUX|\GEN_ONE_BIT_SELECT:3:SELX|Q~0, MultiCycleProc, 1
instance = comp, \EX_MEM|Mux3|int_q\, EX_MEM|Mux3|int_q, MultiCycleProc, 1
instance = comp, \FWD_UNIT|Compare_EXMEM_Rd_Zero|brSig~0\, FWD_UNIT|Compare_EXMEM_Rd_Zero|brSig~0, MultiCycleProc, 1
instance = comp, \FWD_UNIT|Int_ForwardB~1\, FWD_UNIT|Int_ForwardB~1, MultiCycleProc, 1
instance = comp, \FWD_UNIT|Int_ForwardB~0\, FWD_UNIT|Int_ForwardB~0, MultiCycleProc, 1
instance = comp, \FWD_UNIT|Int_ForwardB~2\, FWD_UNIT|Int_ForwardB~2, MultiCycleProc, 1
instance = comp, \FWD_UNIT|ForwardB[1]~3\, FWD_UNIT|ForwardB[1]~3, MultiCycleProc, 1
instance = comp, \MEM_WB|Mux3|int_q\, MEM_WB|Mux3|int_q, MultiCycleProc, 1
instance = comp, \MEM_WB|Mux4|int_q\, MEM_WB|Mux4|int_q, MultiCycleProc, 1
instance = comp, \FWD_UNIT|ForwardB[0]~2\, FWD_UNIT|ForwardB[0]~2, MultiCycleProc, 1
instance = comp, \MEM_WB|Mux0|int_q\, MEM_WB|Mux0|int_q, MultiCycleProc, 1
instance = comp, \MEM_WB|RegWriteFF|int_q\, MEM_WB|RegWriteFF|int_q, MultiCycleProc, 1
instance = comp, \MEM_WB|Mux1|int_q\, MEM_WB|Mux1|int_q, MultiCycleProc, 1
instance = comp, \MEM_WB|Mux2|int_q\, MEM_WB|Mux2|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_WRITE|P_OUT[1]~8\, REGISTER_FILE|SEL_WRITE|P_OUT[1]~8, MultiCycleProc, 1
instance = comp, \FWD_UNIT|Int_ForwardA~0\, FWD_UNIT|Int_ForwardA~0, MultiCycleProc, 1
instance = comp, \FWD_UNIT|ForwardB[0]~0\, FWD_UNIT|ForwardB[0]~0, MultiCycleProc, 1
instance = comp, \FWD_UNIT|ForwardB[0]~1\, FWD_UNIT|ForwardB[0]~1, MultiCycleProc, 1
instance = comp, \FWD_UNIT|Int_ForwardB~3\, FWD_UNIT|Int_ForwardB~3, MultiCycleProc, 1
instance = comp, \FWD_UNIT|ForwardB[0]\, FWD_UNIT|ForwardB[0], MultiCycleProc, 1
instance = comp, \ALU_MUXB1|SEL_MAIN|GEN_ONE_BIT_SELECT:0:SELX|Q~2\, ALU_MUXB1|SEL_MAIN|\GEN_ONE_BIT_SELECT:0:SELX|Q~2, MultiCycleProc, 1
instance = comp, \EX_MEM|ALU0|int_q\, EX_MEM|ALU0|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_WRITE|P_OUT[22]~9\, REGISTER_FILE|SEL_WRITE|P_OUT[22]~9, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_WRITE|P_OUT[22]~10\, REGISTER_FILE|SEL_WRITE|P_OUT[22]~10, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:22:REGX|bit0|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:22:REGX|bit0|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:30:REGX|bit0|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:30:REGX|bit0|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_WRITE|P_OUT[30]~13\, REGISTER_FILE|SEL_WRITE|P_OUT[30]~13, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:30:REGX|bit0|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:30:REGX|bit0|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_WRITE|P_OUT[26]~11\, REGISTER_FILE|SEL_WRITE|P_OUT[26]~11, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:26:REGX|bit0|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:26:REGX|bit0|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:18:REGX|bit0|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:18:REGX|bit0|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_WRITE|P_OUT[18]~12\, REGISTER_FILE|SEL_WRITE|P_OUT[18]~12, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:18:REGX|bit0|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:18:REGX|bit0|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:0:SELX|Q~0\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:0:SELX|Q~0, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:0:SELX|Q~1\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:0:SELX|Q~1, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_WRITE|P_OUT[27]~14\, REGISTER_FILE|SEL_WRITE|P_OUT[27]~14, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_WRITE|P_OUT[27]~23\, REGISTER_FILE|SEL_WRITE|P_OUT[27]~23, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:27:REGX|bit0|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:27:REGX|bit0|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:31:REGX|bit0|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:31:REGX|bit0|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_WRITE|P_OUT[31]~27\, REGISTER_FILE|SEL_WRITE|P_OUT[31]~27, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:31:REGX|bit0|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:31:REGX|bit0|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:23:REGX|bit0|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:23:REGX|bit0|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_WRITE|P_OUT[21]~16\, REGISTER_FILE|SEL_WRITE|P_OUT[21]~16, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_WRITE|P_OUT[23]~24\, REGISTER_FILE|SEL_WRITE|P_OUT[23]~24, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:23:REGX|bit0|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:23:REGX|bit0|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:19:REGX|bit0|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:19:REGX|bit0|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_WRITE|P_OUT[3]~25\, REGISTER_FILE|SEL_WRITE|P_OUT[3]~25, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_WRITE|P_OUT[19]~26\, REGISTER_FILE|SEL_WRITE|P_OUT[19]~26, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:19:REGX|bit0|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:19:REGX|bit0|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:0:SELX|Q~7\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:0:SELX|Q~7, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:0:SELX|Q~8\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:0:SELX|Q~8, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:29:REGX|bit0|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:29:REGX|bit0|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_WRITE|P_OUT[29]~19\, REGISTER_FILE|SEL_WRITE|P_OUT[29]~19, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:29:REGX|bit0|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:29:REGX|bit0|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:25:REGX|bit0|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:25:REGX|bit0|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_WRITE|P_OUT[25]~15\, REGISTER_FILE|SEL_WRITE|P_OUT[25]~15, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:25:REGX|bit0|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:25:REGX|bit0|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_WRITE|P_OUT[17]~18\, REGISTER_FILE|SEL_WRITE|P_OUT[17]~18, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:17:REGX|bit0|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:17:REGX|bit0|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:21:REGX|bit0|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:21:REGX|bit0|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_WRITE|P_OUT[21]~17\, REGISTER_FILE|SEL_WRITE|P_OUT[21]~17, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:21:REGX|bit0|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:21:REGX|bit0|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:0:SELX|Q~2\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:0:SELX|Q~2, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:0:SELX|Q~3\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:0:SELX|Q~3, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:20:REGX|bit0|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:20:REGX|bit0|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_WRITE|P_OUT[20]~20\, REGISTER_FILE|SEL_WRITE|P_OUT[20]~20, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:20:REGX|bit0|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:20:REGX|bit0|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:24:REGX|bit0|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:24:REGX|bit0|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_WRITE|P_OUT[24]~21\, REGISTER_FILE|SEL_WRITE|P_OUT[24]~21, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:24:REGX|bit0|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:24:REGX|bit0|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:16:REGX|bit0|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:16:REGX|bit0|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_WRITE|P_OUT[16]~46\, REGISTER_FILE|SEL_WRITE|P_OUT[16]~46, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:16:REGX|bit0|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:16:REGX|bit0|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:0:SELX|Q~4\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:0:SELX|Q~4, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:28:REGX|bit0|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:28:REGX|bit0|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_WRITE|P_OUT[28]~22\, REGISTER_FILE|SEL_WRITE|P_OUT[28]~22, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:28:REGX|bit0|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:28:REGX|bit0|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:0:SELX|Q~5\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:0:SELX|Q~5, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:0:SELX|Q~6\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:0:SELX|Q~6, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:0:SELX|Q~9\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:0:SELX|Q~9, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:11:REGX|bit0|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:11:REGX|bit0|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_WRITE|P_OUT[11]~30\, REGISTER_FILE|SEL_WRITE|P_OUT[11]~30, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_WRITE|P_OUT[11]~33\, REGISTER_FILE|SEL_WRITE|P_OUT[11]~33, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:11:REGX|bit0|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:11:REGX|bit0|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:8:REGX|bit0|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:8:REGX|bit0|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_WRITE|P_OUT[0]~28\, REGISTER_FILE|SEL_WRITE|P_OUT[0]~28, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_WRITE|P_OUT[8]~32\, REGISTER_FILE|SEL_WRITE|P_OUT[8]~32, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:8:REGX|bit0|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:8:REGX|bit0|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:9:REGX|bit0|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:9:REGX|bit0|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_WRITE|P_OUT[9]~31\, REGISTER_FILE|SEL_WRITE|P_OUT[9]~31, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:9:REGX|bit0|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:9:REGX|bit0|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:0:SELX|Q~10\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:0:SELX|Q~10, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:10:REGX|bit0|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:10:REGX|bit0|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_WRITE|P_OUT[10]~29\, REGISTER_FILE|SEL_WRITE|P_OUT[10]~29, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:10:REGX|bit0|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:10:REGX|bit0|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:0:SELX|Q~11\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:0:SELX|Q~11, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:15:REGX|bit0|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:15:REGX|bit0|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_WRITE|P_OUT[15]~45\, REGISTER_FILE|SEL_WRITE|P_OUT[15]~45, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:15:REGX|bit0|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:15:REGX|bit0|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:13:REGX|bit0|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:13:REGX|bit0|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_WRITE|P_OUT[13]~42\, REGISTER_FILE|SEL_WRITE|P_OUT[13]~42, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:13:REGX|bit0|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:13:REGX|bit0|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_WRITE|P_OUT[12]~44\, REGISTER_FILE|SEL_WRITE|P_OUT[12]~44, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:12:REGX|bit0|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:12:REGX|bit0|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:14:REGX|bit0|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:14:REGX|bit0|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_WRITE|P_OUT[14]~43\, REGISTER_FILE|SEL_WRITE|P_OUT[14]~43, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:14:REGX|bit0|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:14:REGX|bit0|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:0:SELX|Q~17\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:0:SELX|Q~17, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:0:SELX|Q~18\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:0:SELX|Q~18, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:2:REGX|bit0|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:2:REGX|bit0|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_WRITE|P_OUT[2]~39\, REGISTER_FILE|SEL_WRITE|P_OUT[2]~39, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:2:REGX|bit0|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:2:REGX|bit0|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:3:REGX|bit0|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:3:REGX|bit0|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_WRITE|P_OUT[3]~41\, REGISTER_FILE|SEL_WRITE|P_OUT[3]~41, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:3:REGX|bit0|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:3:REGX|bit0|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:0:REGX|bit0|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:0:REGX|bit0|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_WRITE|P_OUT[0]~47\, REGISTER_FILE|SEL_WRITE|P_OUT[0]~47, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:0:REGX|bit0|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:0:REGX|bit0|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:1:REGX|bit0|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:1:REGX|bit0|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_WRITE|P_OUT[1]~40\, REGISTER_FILE|SEL_WRITE|P_OUT[1]~40, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:1:REGX|bit0|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:1:REGX|bit0|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:0:SELX|Q~14\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:0:SELX|Q~14, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:0:SELX|Q~15\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:0:SELX|Q~15, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:7:REGX|bit0|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:7:REGX|bit0|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_WRITE|P_OUT[5]~34\, REGISTER_FILE|SEL_WRITE|P_OUT[5]~34, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_WRITE|P_OUT[7]~38\, REGISTER_FILE|SEL_WRITE|P_OUT[7]~38, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:7:REGX|bit0|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:7:REGX|bit0|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_WRITE|P_OUT[5]~35\, REGISTER_FILE|SEL_WRITE|P_OUT[5]~35, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:5:REGX|bit0|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:5:REGX|bit0|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:6:REGX|bit0|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:6:REGX|bit0|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_WRITE|P_OUT[6]~36\, REGISTER_FILE|SEL_WRITE|P_OUT[6]~36, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:6:REGX|bit0|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:6:REGX|bit0|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:4:REGX|bit0|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:4:REGX|bit0|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_WRITE|P_OUT[4]~37\, REGISTER_FILE|SEL_WRITE|P_OUT[4]~37, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:4:REGX|bit0|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:4:REGX|bit0|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:0:SELX|Q~12\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:0:SELX|Q~12, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:0:SELX|Q~13\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:0:SELX|Q~13, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:0:SELX|Q~16\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:0:SELX|Q~16, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:0:SELX|Q~19\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:0:SELX|Q~19, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:0:SELX|Q~20\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:0:SELX|Q~20, MultiCycleProc, 1
instance = comp, \ID_EX|READ_DATA2_bit0|int_q\, ID_EX|READ_DATA2_bit0|int_q, MultiCycleProc, 1
instance = comp, \ALU_MUXB1|SEL_MAIN|GEN_ONE_BIT_SELECT:0:SELX|Q~3\, ALU_MUXB1|SEL_MAIN|\GEN_ONE_BIT_SELECT:0:SELX|Q~3, MultiCycleProc, 1
instance = comp, \ALU_MUXB|GEN_ONE_BIT_SELECT:0:SELX|Q~0\, ALU_MUXB|\GEN_ONE_BIT_SELECT:0:SELX|Q~0, MultiCycleProc, 1
instance = comp, \MAINALU|B_INVERT_CONTR~0\, MAINALU|B_INVERT_CONTR~0, MultiCycleProc, 1
instance = comp, \MAINALU|B_INVERT_CONTR\, MAINALU|B_INVERT_CONTR, MultiCycleProc, 1
instance = comp, \IF_ID|instruction[23]\, IF_ID|instruction[23], MultiCycleProc, 1
instance = comp, \IF_ID|ibit23|int_q\, IF_ID|ibit23|int_q, MultiCycleProc, 1
instance = comp, \ID_EX|instruction_25_21_bit2|int_q~feeder\, ID_EX|instruction_25_21_bit2|int_q~feeder, MultiCycleProc, 1
instance = comp, \ID_EX|instruction_25_21_bit2|int_q\, ID_EX|instruction_25_21_bit2|int_q, MultiCycleProc, 1
instance = comp, \IF_ID|instruction[22]\, IF_ID|instruction[22], MultiCycleProc, 1
instance = comp, \IF_ID|ibit22|int_q\, IF_ID|ibit22|int_q, MultiCycleProc, 1
instance = comp, \ID_EX|instruction_25_21_bit1|int_q\, ID_EX|instruction_25_21_bit1|int_q, MultiCycleProc, 1
instance = comp, \FWD_UNIT|ForwardA[0]~0\, FWD_UNIT|ForwardA[0]~0, MultiCycleProc, 1
instance = comp, \IF_ID|instruction[21]\, IF_ID|instruction[21], MultiCycleProc, 1
instance = comp, \IF_ID|ibit21|int_q\, IF_ID|ibit21|int_q, MultiCycleProc, 1
instance = comp, \ID_EX|instruction_25_21_bit0|int_q\, ID_EX|instruction_25_21_bit0|int_q, MultiCycleProc, 1
instance = comp, \FWD_UNIT|ForwardA[0]~1\, FWD_UNIT|ForwardA[0]~1, MultiCycleProc, 1
instance = comp, \FWD_UNIT|Int_ForwardA~2\, FWD_UNIT|Int_ForwardA~2, MultiCycleProc, 1
instance = comp, \IF_ID|instruction[24]\, IF_ID|instruction[24], MultiCycleProc, 1
instance = comp, \IF_ID|ibit24|int_q\, IF_ID|ibit24|int_q, MultiCycleProc, 1
instance = comp, \ID_EX|instruction_25_21_bit3|int_q\, ID_EX|instruction_25_21_bit3|int_q, MultiCycleProc, 1
instance = comp, \IF_ID|instruction[25]\, IF_ID|instruction[25], MultiCycleProc, 1
instance = comp, \IF_ID|ibit25|int_q\, IF_ID|ibit25|int_q, MultiCycleProc, 1
instance = comp, \ID_EX|instruction_25_21_bit4|int_q\, ID_EX|instruction_25_21_bit4|int_q, MultiCycleProc, 1
instance = comp, \FWD_UNIT|Int_ForwardA~1\, FWD_UNIT|Int_ForwardA~1, MultiCycleProc, 1
instance = comp, \FWD_UNIT|Int_ForwardA~3\, FWD_UNIT|Int_ForwardA~3, MultiCycleProc, 1
instance = comp, \FWD_UNIT|Int_ForwardA~4\, FWD_UNIT|Int_ForwardA~4, MultiCycleProc, 1
instance = comp, \FWD_UNIT|ForwardA[0]~2\, FWD_UNIT|ForwardA[0]~2, MultiCycleProc, 1
instance = comp, \FWD_UNIT|ForwardA[0]\, FWD_UNIT|ForwardA[0], MultiCycleProc, 1
instance = comp, \FWD_UNIT|ForwardA[1]~3\, FWD_UNIT|ForwardA[1]~3, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:0:SELX|Q~7\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:0:SELX|Q~7, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:0:SELX|Q~8\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:0:SELX|Q~8, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:0:SELX|Q~2\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:0:SELX|Q~2, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:0:SELX|Q~3\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:0:SELX|Q~3, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:0:SELX|Q~4\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:0:SELX|Q~4, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:0:SELX|Q~5\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:0:SELX|Q~5, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:0:SELX|Q~6\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:0:SELX|Q~6, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:0:SELX|Q~0\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:0:SELX|Q~0, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:0:SELX|Q~1\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:0:SELX|Q~1, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:0:SELX|Q~9\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:0:SELX|Q~9, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:0:SELX|Q~10\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:0:SELX|Q~10, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:0:SELX|Q~11\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:0:SELX|Q~11, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:0:SELX|Q~17\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:0:SELX|Q~17, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:0:SELX|Q~18\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:0:SELX|Q~18, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:0:SELX|Q~14\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:0:SELX|Q~14, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:0:SELX|Q~15\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:0:SELX|Q~15, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:0:SELX|Q~12\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:0:SELX|Q~12, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:0:SELX|Q~13\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:0:SELX|Q~13, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:0:SELX|Q~16\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:0:SELX|Q~16, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:0:SELX|Q~19\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:0:SELX|Q~19, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:0:SELX|Q~20\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:0:SELX|Q~20, MultiCycleProc, 1
instance = comp, \ID_EX|READ_DATA1_bit0|int_q\, ID_EX|READ_DATA1_bit0|int_q, MultiCycleProc, 1
instance = comp, \ALU_MUXA|SEL_MAIN|GEN_ONE_BIT_SELECT:0:SELX|Q~3\, ALU_MUXA|SEL_MAIN|\GEN_ONE_BIT_SELECT:0:SELX|Q~3, MultiCycleProc, 1
instance = comp, \ALU_MUXA|SEL_MAIN|GEN_ONE_BIT_SELECT:0:SELX|Q~4\, ALU_MUXA|SEL_MAIN|\GEN_ONE_BIT_SELECT:0:SELX|Q~4, MultiCycleProc, 1
instance = comp, \MAINALU|SINGLE_ALU0|MUX|SEL1|RESULT~0\, MAINALU|SINGLE_ALU0|MUX|SEL1|RESULT~0, MultiCycleProc, 1
instance = comp, \MAINALU|SINGLE_ALU0|MUX|SEL_RESULT|RESULT~0\, MAINALU|SINGLE_ALU0|MUX|SEL_RESULT|RESULT~0, MultiCycleProc, 1
instance = comp, \MAINALU|SINGLE_ALU0|MUX|SEL_RESULT|RESULT~1\, MAINALU|SINGLE_ALU0|MUX|SEL_RESULT|RESULT~1, MultiCycleProc, 1
instance = comp, \IF_ID|instruction[7]\, IF_ID|instruction[7], MultiCycleProc, 1
instance = comp, \IF_ID|ibit7|int_q\, IF_ID|ibit7|int_q, MultiCycleProc, 1
instance = comp, \ID_EX|instruction_extend_bit7|int_q\, ID_EX|instruction_extend_bit7|int_q, MultiCycleProc, 1
instance = comp, \CLR_MUX|GEN_ONE_BIT_SELECT:4:SELX|Q~0\, CLR_MUX|\GEN_ONE_BIT_SELECT:4:SELX|Q~0, MultiCycleProc, 1
instance = comp, \ID_EX|MemWriteFF|int_q\, ID_EX|MemWriteFF|int_q, MultiCycleProc, 1
instance = comp, \EX_MEM|MemWriteFF|int_q~feeder\, EX_MEM|MemWriteFF|int_q~feeder, MultiCycleProc, 1
instance = comp, \EX_MEM|MemWriteFF|int_q\, EX_MEM|MemWriteFF|int_q, MultiCycleProc, 1
instance = comp, \ALU_MUXB1|SEL_MAIN|GEN_ONE_BIT_SELECT:0:SELX|Q~4\, ALU_MUXB1|SEL_MAIN|\GEN_ONE_BIT_SELECT:0:SELX|Q~4, MultiCycleProc, 1
instance = comp, \EX_MEM|RegData0|int_q~feeder\, EX_MEM|RegData0|int_q~feeder, MultiCycleProc, 1
instance = comp, \EX_MEM|RegData0|int_q\, EX_MEM|RegData0|int_q, MultiCycleProc, 1
instance = comp, \FWD_UNIT|Compare_ExMemRd_IdExRs|TEMP[0]\, FWD_UNIT|Compare_ExMemRd_IdExRs|TEMP[0], MultiCycleProc, 1
instance = comp, \ALU_MUXA|SEL_MAIN|GEN_ONE_BIT_SELECT:2:SELX|Q~0\, ALU_MUXA|SEL_MAIN|\GEN_ONE_BIT_SELECT:2:SELX|Q~0, MultiCycleProc, 1
instance = comp, \ID_EX|instruction_extend_bit4|int_q~feeder\, ID_EX|instruction_extend_bit4|int_q~feeder, MultiCycleProc, 1
instance = comp, \ID_EX|instruction_extend_bit4|int_q\, ID_EX|instruction_extend_bit4|int_q, MultiCycleProc, 1
instance = comp, \ID_EX|READ_DATA2_bit4|int_q\, ID_EX|READ_DATA2_bit4|int_q, MultiCycleProc, 1
instance = comp, \ALU_MUXB1|SEL_MAIN|GEN_ONE_BIT_SELECT:4:SELX|Q~0\, ALU_MUXB1|SEL_MAIN|\GEN_ONE_BIT_SELECT:4:SELX|Q~0, MultiCycleProc, 1
instance = comp, \ALU_MUXB1|SEL_MAIN|GEN_ONE_BIT_SELECT:4:SELX|Q~1\, ALU_MUXB1|SEL_MAIN|\GEN_ONE_BIT_SELECT:4:SELX|Q~1, MultiCycleProc, 1
instance = comp, \MAINALU|GEN_EIGHT_BIT_REG:4:SINGLE_ALUX|MUXB|RESULT~0\, MAINALU|\GEN_EIGHT_BIT_REG:4:SINGLE_ALUX|MUXB|RESULT~0, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:10:REGX|bit4|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:10:REGX|bit4|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:11:REGX|bit4|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:11:REGX|bit4|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:9:REGX|bit4|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:9:REGX|bit4|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:9:REGX|bit4|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:9:REGX|bit4|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:8:REGX|bit4|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:8:REGX|bit4|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:8:REGX|bit4|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:8:REGX|bit4|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:4:SELX|Q~10\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:4:SELX|Q~10, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:4:SELX|Q~11\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:4:SELX|Q~11, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:3:REGX|bit4|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:3:REGX|bit4|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:3:REGX|bit4|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:3:REGX|bit4|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:1:REGX|bit4|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:1:REGX|bit4|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:1:REGX|bit4|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:1:REGX|bit4|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:0:REGX|bit4|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:0:REGX|bit4|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:4:SELX|Q~14\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:4:SELX|Q~14, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:2:REGX|bit4|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:2:REGX|bit4|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:4:SELX|Q~15\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:4:SELX|Q~15, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:5:REGX|bit4|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:5:REGX|bit4|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:7:REGX|bit4|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:7:REGX|bit4|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:6:REGX|bit4|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:6:REGX|bit4|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:6:REGX|bit4|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:6:REGX|bit4|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:4:REGX|bit4|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:4:REGX|bit4|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:4:SELX|Q~12\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:4:SELX|Q~12, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:4:SELX|Q~13\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:4:SELX|Q~13, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:4:SELX|Q~16\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:4:SELX|Q~16, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:14:REGX|bit4|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:14:REGX|bit4|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:12:REGX|bit4|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:12:REGX|bit4|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:4:SELX|Q~17\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:4:SELX|Q~17, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:13:REGX|bit4|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:13:REGX|bit4|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:13:REGX|bit4|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:13:REGX|bit4|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:4:SELX|Q~18\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:4:SELX|Q~18, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:4:SELX|Q~19\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:4:SELX|Q~19, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:23:REGX|bit4|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:23:REGX|bit4|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:23:REGX|bit4|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:23:REGX|bit4|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:19:REGX|bit4|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:19:REGX|bit4|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:19:REGX|bit4|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:19:REGX|bit4|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:4:SELX|Q~7\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:4:SELX|Q~7, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:27:REGX|bit4|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:27:REGX|bit4|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:31:REGX|bit4|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:31:REGX|bit4|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:31:REGX|bit4|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:31:REGX|bit4|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:4:SELX|Q~8\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:4:SELX|Q~8, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:22:REGX|bit4|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:22:REGX|bit4|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:22:REGX|bit4|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:22:REGX|bit4|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:30:REGX|bit4|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:30:REGX|bit4|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:30:REGX|bit4|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:30:REGX|bit4|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:18:REGX|bit4|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:18:REGX|bit4|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:18:REGX|bit4|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:18:REGX|bit4|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:26:REGX|bit4|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:26:REGX|bit4|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:26:REGX|bit4|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:26:REGX|bit4|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:4:SELX|Q~0\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:4:SELX|Q~0, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:4:SELX|Q~1\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:4:SELX|Q~1, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:28:REGX|bit4|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:28:REGX|bit4|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:28:REGX|bit4|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:28:REGX|bit4|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:20:REGX|bit4|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:20:REGX|bit4|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:20:REGX|bit4|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:20:REGX|bit4|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:24:REGX|bit4|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:24:REGX|bit4|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:16:REGX|bit4|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:16:REGX|bit4|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:16:REGX|bit4|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:16:REGX|bit4|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:4:SELX|Q~4\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:4:SELX|Q~4, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:4:SELX|Q~5\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:4:SELX|Q~5, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:25:REGX|bit4|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:25:REGX|bit4|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:25:REGX|bit4|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:25:REGX|bit4|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:29:REGX|bit4|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:29:REGX|bit4|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:21:REGX|bit4|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:21:REGX|bit4|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:21:REGX|bit4|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:21:REGX|bit4|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:17:REGX|bit4|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:17:REGX|bit4|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:4:SELX|Q~2\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:4:SELX|Q~2, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:4:SELX|Q~3\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:4:SELX|Q~3, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:4:SELX|Q~6\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:4:SELX|Q~6, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:4:SELX|Q~9\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:4:SELX|Q~9, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:4:SELX|Q~20\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:4:SELX|Q~20, MultiCycleProc, 1
instance = comp, \ID_EX|READ_DATA1_bit4|int_q\, ID_EX|READ_DATA1_bit4|int_q, MultiCycleProc, 1
instance = comp, \ALU_MUXA|SEL_MAIN|GEN_ONE_BIT_SELECT:4:SELX|Q~1\, ALU_MUXA|SEL_MAIN|\GEN_ONE_BIT_SELECT:4:SELX|Q~1, MultiCycleProc, 1
instance = comp, \ALU_MUXA|SEL_MAIN|GEN_ONE_BIT_SELECT:4:SELX|Q~0\, ALU_MUXA|SEL_MAIN|\GEN_ONE_BIT_SELECT:4:SELX|Q~0, MultiCycleProc, 1
instance = comp, \MAINALU|GEN_EIGHT_BIT_REG:4:SINGLE_ALUX|MUX|SEL_RESULT|RESULT~2\, MAINALU|\GEN_EIGHT_BIT_REG:4:SINGLE_ALUX|MUX|SEL_RESULT|RESULT~2, MultiCycleProc, 1
instance = comp, \MAINALU|GEN_EIGHT_BIT_REG:4:SINGLE_ALUX|MUX|SEL_RESULT|RESULT~0\, MAINALU|\GEN_EIGHT_BIT_REG:4:SINGLE_ALUX|MUX|SEL_RESULT|RESULT~0, MultiCycleProc, 1
instance = comp, \ALU_MUXA|SEL_MAIN|GEN_ONE_BIT_SELECT:3:SELX|Q~0\, ALU_MUXA|SEL_MAIN|\GEN_ONE_BIT_SELECT:3:SELX|Q~0, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:19:REGX|bit2|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:19:REGX|bit2|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:23:REGX|bit2|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:23:REGX|bit2|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:2:SELX|Q~7\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:2:SELX|Q~7, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:27:REGX|bit2|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:27:REGX|bit2|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:31:REGX|bit2|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:31:REGX|bit2|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:31:REGX|bit2|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:31:REGX|bit2|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:2:SELX|Q~8\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:2:SELX|Q~8, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:30:REGX|bit2|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:30:REGX|bit2|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:30:REGX|bit2|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:30:REGX|bit2|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:22:REGX|bit2|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:22:REGX|bit2|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:18:REGX|bit2|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:18:REGX|bit2|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:18:REGX|bit2|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:18:REGX|bit2|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:26:REGX|bit2|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:26:REGX|bit2|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:2:SELX|Q~0\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:2:SELX|Q~0, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:2:SELX|Q~1\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:2:SELX|Q~1, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:21:REGX|bit2|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:21:REGX|bit2|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:17:REGX|bit2|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:17:REGX|bit2|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:2:SELX|Q~2\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:2:SELX|Q~2, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:25:REGX|bit2|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:25:REGX|bit2|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:29:REGX|bit2|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:29:REGX|bit2|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:2:SELX|Q~3\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:2:SELX|Q~3, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:28:REGX|bit2|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:28:REGX|bit2|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:20:REGX|bit2|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:20:REGX|bit2|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:20:REGX|bit2|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:20:REGX|bit2|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:16:REGX|bit2|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:16:REGX|bit2|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:16:REGX|bit2|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:16:REGX|bit2|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:24:REGX|bit2|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:24:REGX|bit2|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:2:SELX|Q~4\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:2:SELX|Q~4, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:2:SELX|Q~5\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:2:SELX|Q~5, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:2:SELX|Q~6\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:2:SELX|Q~6, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:2:SELX|Q~9\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:2:SELX|Q~9, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:15:REGX|bit2|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:15:REGX|bit2|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:15:REGX|bit2|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:15:REGX|bit2|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:13:REGX|bit2|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:13:REGX|bit2|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:13:REGX|bit2|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:13:REGX|bit2|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:14:REGX|bit2|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:14:REGX|bit2|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:14:REGX|bit2|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:14:REGX|bit2|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:12:REGX|bit2|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:12:REGX|bit2|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:2:SELX|Q~17\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:2:SELX|Q~17, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:2:SELX|Q~18\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:2:SELX|Q~18, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:10:REGX|bit2|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:10:REGX|bit2|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:10:REGX|bit2|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:10:REGX|bit2|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:11:REGX|bit2|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:11:REGX|bit2|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:11:REGX|bit2|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:11:REGX|bit2|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:9:REGX|bit2|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:9:REGX|bit2|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:8:REGX|bit2|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:8:REGX|bit2|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:8:REGX|bit2|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:8:REGX|bit2|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:2:SELX|Q~10\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:2:SELX|Q~10, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:2:SELX|Q~11\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:2:SELX|Q~11, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:7:REGX|bit2|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:7:REGX|bit2|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:5:REGX|bit2|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:5:REGX|bit2|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:4:REGX|bit2|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:4:REGX|bit2|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:6:REGX|bit2|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:6:REGX|bit2|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:2:SELX|Q~12\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:2:SELX|Q~12, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:2:SELX|Q~13\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:2:SELX|Q~13, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:2:REGX|bit2|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:2:REGX|bit2|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:2:REGX|bit2|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:2:REGX|bit2|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:3:REGX|bit2|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:3:REGX|bit2|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:1:REGX|bit2|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:1:REGX|bit2|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:0:REGX|bit2|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:0:REGX|bit2|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:0:REGX|bit2|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:0:REGX|bit2|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:2:SELX|Q~14\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:2:SELX|Q~14, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:2:SELX|Q~15\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:2:SELX|Q~15, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:2:SELX|Q~16\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:2:SELX|Q~16, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:2:SELX|Q~19\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:2:SELX|Q~19, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:2:SELX|Q~20\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:2:SELX|Q~20, MultiCycleProc, 1
instance = comp, \ID_EX|READ_DATA1_bit2|int_q\, ID_EX|READ_DATA1_bit2|int_q, MultiCycleProc, 1
instance = comp, \ALU_MUXA|SEL_MAIN|GEN_ONE_BIT_SELECT:2:SELX|Q~1\, ALU_MUXA|SEL_MAIN|\GEN_ONE_BIT_SELECT:2:SELX|Q~1, MultiCycleProc, 1
instance = comp, \MEM_WB|ALU1|int_q\, MEM_WB|ALU1|int_q, MultiCycleProc, 1
instance = comp, \IF_ID|instruction[6]\, IF_ID|instruction[6], MultiCycleProc, 1
instance = comp, \IF_ID|ibit6|int_q\, IF_ID|ibit6|int_q, MultiCycleProc, 1
instance = comp, \ID_EX|instruction_extend_bit6|int_q~feeder\, ID_EX|instruction_extend_bit6|int_q~feeder, MultiCycleProc, 1
instance = comp, \ID_EX|instruction_extend_bit6|int_q\, ID_EX|instruction_extend_bit6|int_q, MultiCycleProc, 1
instance = comp, \MEM_WB|ALU6|int_q\, MEM_WB|ALU6|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:21:REGX|bit1|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:21:REGX|bit1|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:21:REGX|bit1|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:21:REGX|bit1|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:29:REGX|bit1|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:29:REGX|bit1|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:17:REGX|bit1|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:17:REGX|bit1|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:25:REGX|bit1|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:25:REGX|bit1|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:1:SELX|Q~0\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:1:SELX|Q~0, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:1:SELX|Q~1\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:1:SELX|Q~1, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:31:REGX|bit1|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:31:REGX|bit1|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:23:REGX|bit1|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:23:REGX|bit1|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:23:REGX|bit1|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:23:REGX|bit1|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:19:REGX|bit1|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:19:REGX|bit1|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:27:REGX|bit1|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:27:REGX|bit1|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:1:SELX|Q~7\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:1:SELX|Q~7, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:1:SELX|Q~8\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:1:SELX|Q~8, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:28:REGX|bit1|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:28:REGX|bit1|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:28:REGX|bit1|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:28:REGX|bit1|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:24:REGX|bit1|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:24:REGX|bit1|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:20:REGX|bit1|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:20:REGX|bit1|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:20:REGX|bit1|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:20:REGX|bit1|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:16:REGX|bit1|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:16:REGX|bit1|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:1:SELX|Q~4\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:1:SELX|Q~4, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:1:SELX|Q~5\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:1:SELX|Q~5, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:26:REGX|bit1|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:26:REGX|bit1|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:26:REGX|bit1|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:26:REGX|bit1|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:30:REGX|bit1|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:30:REGX|bit1|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:30:REGX|bit1|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:30:REGX|bit1|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:18:REGX|bit1|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:18:REGX|bit1|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:22:REGX|bit1|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:22:REGX|bit1|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:22:REGX|bit1|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:22:REGX|bit1|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:1:SELX|Q~2\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:1:SELX|Q~2, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:1:SELX|Q~3\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:1:SELX|Q~3, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:1:SELX|Q~6\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:1:SELX|Q~6, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:1:SELX|Q~9\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:1:SELX|Q~9, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:14:REGX|bit1|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:14:REGX|bit1|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:12:REGX|bit1|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:12:REGX|bit1|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:13:REGX|bit1|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:13:REGX|bit1|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:13:REGX|bit1|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:13:REGX|bit1|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:1:SELX|Q~17\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:1:SELX|Q~17, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:1:SELX|Q~18\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:1:SELX|Q~18, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:3:REGX|bit1|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:3:REGX|bit1|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:3:REGX|bit1|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:3:REGX|bit1|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:1:REGX|bit1|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:1:REGX|bit1|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:1:REGX|bit1|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:1:REGX|bit1|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:0:REGX|bit1|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:0:REGX|bit1|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:0:REGX|bit1|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:0:REGX|bit1|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:2:REGX|bit1|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:2:REGX|bit1|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:2:REGX|bit1|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:2:REGX|bit1|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:1:SELX|Q~14\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:1:SELX|Q~14, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:1:SELX|Q~15\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:1:SELX|Q~15, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:9:REGX|bit1|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:9:REGX|bit1|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:8:REGX|bit1|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:8:REGX|bit1|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:8:REGX|bit1|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:8:REGX|bit1|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:10:REGX|bit1|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:10:REGX|bit1|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:10:REGX|bit1|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:10:REGX|bit1|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:1:SELX|Q~12\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:1:SELX|Q~12, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:11:REGX|bit1|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:11:REGX|bit1|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:11:REGX|bit1|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:11:REGX|bit1|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:1:SELX|Q~13\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:1:SELX|Q~13, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:1:SELX|Q~16\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:1:SELX|Q~16, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:7:REGX|bit1|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:7:REGX|bit1|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:7:REGX|bit1|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:7:REGX|bit1|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:6:REGX|bit1|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:6:REGX|bit1|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:5:REGX|bit1|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:5:REGX|bit1|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:4:REGX|bit1|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:4:REGX|bit1|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:4:REGX|bit1|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:4:REGX|bit1|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:1:SELX|Q~10\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:1:SELX|Q~10, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:1:SELX|Q~11\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:1:SELX|Q~11, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:1:SELX|Q~19\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:1:SELX|Q~19, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:1:SELX|Q~20\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:1:SELX|Q~20, MultiCycleProc, 1
instance = comp, \ID_EX|READ_DATA2_bit1|int_q\, ID_EX|READ_DATA2_bit1|int_q, MultiCycleProc, 1
instance = comp, \ALU_MUXB1|SEL_MAIN|GEN_ONE_BIT_SELECT:1:SELX|Q~0\, ALU_MUXB1|SEL_MAIN|\GEN_ONE_BIT_SELECT:1:SELX|Q~0, MultiCycleProc, 1
instance = comp, \ALU_MUXB1|SEL_MAIN|GEN_ONE_BIT_SELECT:1:SELX|Q~1\, ALU_MUXB1|SEL_MAIN|\GEN_ONE_BIT_SELECT:1:SELX|Q~1, MultiCycleProc, 1
instance = comp, \EX_MEM|RegData1|int_q~feeder\, EX_MEM|RegData1|int_q~feeder, MultiCycleProc, 1
instance = comp, \EX_MEM|RegData1|int_q\, EX_MEM|RegData1|int_q, MultiCycleProc, 1
instance = comp, \EX_MEM|RegData2|int_q~feeder\, EX_MEM|RegData2|int_q~feeder, MultiCycleProc, 1
instance = comp, \EX_MEM|RegData2|int_q\, EX_MEM|RegData2|int_q, MultiCycleProc, 1
instance = comp, \EX_MEM|RegData3|int_q~feeder\, EX_MEM|RegData3|int_q~feeder, MultiCycleProc, 1
instance = comp, \EX_MEM|RegData3|int_q\, EX_MEM|RegData3|int_q, MultiCycleProc, 1
instance = comp, \EX_MEM|RegData4|int_q~feeder\, EX_MEM|RegData4|int_q~feeder, MultiCycleProc, 1
instance = comp, \EX_MEM|RegData4|int_q\, EX_MEM|RegData4|int_q, MultiCycleProc, 1
instance = comp, \EX_MEM|RegData6|int_q~feeder\, EX_MEM|RegData6|int_q~feeder, MultiCycleProc, 1
instance = comp, \EX_MEM|RegData6|int_q\, EX_MEM|RegData6|int_q, MultiCycleProc, 1
instance = comp, \EX_MEM|RegData7|int_q~feeder\, EX_MEM|RegData7|int_q~feeder, MultiCycleProc, 1
instance = comp, \EX_MEM|RegData7|int_q\, EX_MEM|RegData7|int_q, MultiCycleProc, 1
instance = comp, \MEM_RAM|altsyncram_component|auto_generated|ram_block1a0\, MEM_RAM|altsyncram_component|auto_generated|ram_block1a0, MultiCycleProc, 1
instance = comp, \MEM_WB|ALU5|int_q\, MEM_WB|ALU5|int_q, MultiCycleProc, 1
instance = comp, \WB_MUX|GEN_ONE_BIT_SELECT:5:SELX|Q~0\, WB_MUX|\GEN_ONE_BIT_SELECT:5:SELX|Q~0, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:25:REGX|bit5|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:25:REGX|bit5|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:25:REGX|bit5|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:25:REGX|bit5|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:17:REGX|bit5|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:17:REGX|bit5|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:5:SELX|Q~0\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:5:SELX|Q~0, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:29:REGX|bit5|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:29:REGX|bit5|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:21:REGX|bit5|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:21:REGX|bit5|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:5:SELX|Q~1\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:5:SELX|Q~1, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:31:REGX|bit5|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:31:REGX|bit5|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:19:REGX|bit5|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:19:REGX|bit5|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:27:REGX|bit5|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:27:REGX|bit5|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:27:REGX|bit5|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:27:REGX|bit5|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:5:SELX|Q~7\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:5:SELX|Q~7, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:23:REGX|bit5|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:23:REGX|bit5|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:23:REGX|bit5|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:23:REGX|bit5|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:5:SELX|Q~8\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:5:SELX|Q~8, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:28:REGX|bit5|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:28:REGX|bit5|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:24:REGX|bit5|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:24:REGX|bit5|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:16:REGX|bit5|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:16:REGX|bit5|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:16:REGX|bit5|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:16:REGX|bit5|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:20:REGX|bit5|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:20:REGX|bit5|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:20:REGX|bit5|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:20:REGX|bit5|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:5:SELX|Q~4\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:5:SELX|Q~4, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:5:SELX|Q~5\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:5:SELX|Q~5, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:30:REGX|bit5|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:30:REGX|bit5|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:30:REGX|bit5|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:30:REGX|bit5|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:22:REGX|bit5|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:22:REGX|bit5|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:18:REGX|bit5|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:18:REGX|bit5|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:18:REGX|bit5|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:18:REGX|bit5|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:5:SELX|Q~2\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:5:SELX|Q~2, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:26:REGX|bit5|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:26:REGX|bit5|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:26:REGX|bit5|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:26:REGX|bit5|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:5:SELX|Q~3\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:5:SELX|Q~3, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:5:SELX|Q~6\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:5:SELX|Q~6, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:5:SELX|Q~9\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:5:SELX|Q~9, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:5:REGX|bit5|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:5:REGX|bit5|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:5:REGX|bit5|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:5:REGX|bit5|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:4:REGX|bit5|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:4:REGX|bit5|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:5:SELX|Q~10\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:5:SELX|Q~10, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:7:REGX|bit5|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:7:REGX|bit5|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:6:REGX|bit5|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:6:REGX|bit5|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:6:REGX|bit5|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:6:REGX|bit5|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:5:SELX|Q~11\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:5:SELX|Q~11, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:15:REGX|bit5|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:15:REGX|bit5|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:15:REGX|bit5|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:15:REGX|bit5|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:14:REGX|bit5|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:14:REGX|bit5|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:13:REGX|bit5|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:13:REGX|bit5|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:13:REGX|bit5|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:13:REGX|bit5|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:12:REGX|bit5|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:12:REGX|bit5|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:12:REGX|bit5|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:12:REGX|bit5|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:5:SELX|Q~17\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:5:SELX|Q~17, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:5:SELX|Q~18\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:5:SELX|Q~18, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:3:REGX|bit5|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:3:REGX|bit5|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:2:REGX|bit5|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:2:REGX|bit5|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:0:REGX|bit5|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:0:REGX|bit5|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:0:REGX|bit5|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:0:REGX|bit5|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:5:SELX|Q~14\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:5:SELX|Q~14, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:1:REGX|bit5|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:1:REGX|bit5|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:5:SELX|Q~15\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:5:SELX|Q~15, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:11:REGX|bit5|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:11:REGX|bit5|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:11:REGX|bit5|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:11:REGX|bit5|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:9:REGX|bit5|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:9:REGX|bit5|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:9:REGX|bit5|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:9:REGX|bit5|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:8:REGX|bit5|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:8:REGX|bit5|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:8:REGX|bit5|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:8:REGX|bit5|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:10:REGX|bit5|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:10:REGX|bit5|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:10:REGX|bit5|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:10:REGX|bit5|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:5:SELX|Q~12\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:5:SELX|Q~12, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:5:SELX|Q~13\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:5:SELX|Q~13, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:5:SELX|Q~16\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:5:SELX|Q~16, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:5:SELX|Q~19\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:5:SELX|Q~19, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:5:SELX|Q~20\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:5:SELX|Q~20, MultiCycleProc, 1
instance = comp, \ID_EX|READ_DATA2_bit5|int_q~feeder\, ID_EX|READ_DATA2_bit5|int_q~feeder, MultiCycleProc, 1
instance = comp, \ID_EX|READ_DATA2_bit5|int_q\, ID_EX|READ_DATA2_bit5|int_q, MultiCycleProc, 1
instance = comp, \ALU_MUXB1|SEL_MAIN|GEN_ONE_BIT_SELECT:5:SELX|Q~0\, ALU_MUXB1|SEL_MAIN|\GEN_ONE_BIT_SELECT:5:SELX|Q~0, MultiCycleProc, 1
instance = comp, \ALU_MUXB1|SEL_MAIN|GEN_ONE_BIT_SELECT:5:SELX|Q~1\, ALU_MUXB1|SEL_MAIN|\GEN_ONE_BIT_SELECT:5:SELX|Q~1, MultiCycleProc, 1
instance = comp, \EX_MEM|RegData5|int_q~feeder\, EX_MEM|RegData5|int_q~feeder, MultiCycleProc, 1
instance = comp, \EX_MEM|RegData5|int_q\, EX_MEM|RegData5|int_q, MultiCycleProc, 1
instance = comp, \WB_MUX|GEN_ONE_BIT_SELECT:6:SELX|Q~0\, WB_MUX|\GEN_ONE_BIT_SELECT:6:SELX|Q~0, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:7:REGX|bit6|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:7:REGX|bit6|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:7:REGX|bit6|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:7:REGX|bit6|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:5:REGX|bit6|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:5:REGX|bit6|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:4:REGX|bit6|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:4:REGX|bit6|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:6:REGX|bit6|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:6:REGX|bit6|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:6:REGX|bit6|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:6:REGX|bit6|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:6:SELX|Q~12\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:6:SELX|Q~12, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:6:SELX|Q~13\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:6:SELX|Q~13, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:3:REGX|bit6|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:3:REGX|bit6|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:2:REGX|bit6|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:2:REGX|bit6|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:0:REGX|bit6|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:0:REGX|bit6|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:0:REGX|bit6|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:0:REGX|bit6|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:1:REGX|bit6|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:1:REGX|bit6|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:1:REGX|bit6|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:1:REGX|bit6|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:6:SELX|Q~14\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:6:SELX|Q~14, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:6:SELX|Q~15\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:6:SELX|Q~15, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:6:SELX|Q~16\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:6:SELX|Q~16, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:10:REGX|bit6|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:10:REGX|bit6|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:10:REGX|bit6|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:10:REGX|bit6|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:11:REGX|bit6|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:11:REGX|bit6|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:9:REGX|bit6|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:9:REGX|bit6|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:9:REGX|bit6|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:9:REGX|bit6|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:8:REGX|bit6|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:8:REGX|bit6|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:8:REGX|bit6|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:8:REGX|bit6|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:6:SELX|Q~10\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:6:SELX|Q~10, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:6:SELX|Q~11\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:6:SELX|Q~11, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:13:REGX|bit6|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:13:REGX|bit6|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:13:REGX|bit6|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:13:REGX|bit6|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:15:REGX|bit6|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:15:REGX|bit6|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:15:REGX|bit6|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:15:REGX|bit6|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:12:REGX|bit6|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:12:REGX|bit6|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:14:REGX|bit6|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:14:REGX|bit6|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:14:REGX|bit6|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:14:REGX|bit6|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:6:SELX|Q~17\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:6:SELX|Q~17, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:6:SELX|Q~18\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:6:SELX|Q~18, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:6:SELX|Q~19\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:6:SELX|Q~19, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:22:REGX|bit6|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:22:REGX|bit6|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:22:REGX|bit6|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:22:REGX|bit6|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:30:REGX|bit6|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:30:REGX|bit6|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:30:REGX|bit6|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:30:REGX|bit6|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:26:REGX|bit6|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:26:REGX|bit6|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:26:REGX|bit6|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:26:REGX|bit6|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:18:REGX|bit6|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:18:REGX|bit6|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:18:REGX|bit6|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:18:REGX|bit6|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:6:SELX|Q~0\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:6:SELX|Q~0, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:6:SELX|Q~1\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:6:SELX|Q~1, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:28:REGX|bit6|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:28:REGX|bit6|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:28:REGX|bit6|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:28:REGX|bit6|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:20:REGX|bit6|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:20:REGX|bit6|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:20:REGX|bit6|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:20:REGX|bit6|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:16:REGX|bit6|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:16:REGX|bit6|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:16:REGX|bit6|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:16:REGX|bit6|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:24:REGX|bit6|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:24:REGX|bit6|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:6:SELX|Q~4\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:6:SELX|Q~4, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:6:SELX|Q~5\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:6:SELX|Q~5, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:29:REGX|bit6|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:29:REGX|bit6|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:25:REGX|bit6|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:25:REGX|bit6|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:17:REGX|bit6|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:17:REGX|bit6|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:21:REGX|bit6|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:21:REGX|bit6|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:21:REGX|bit6|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:21:REGX|bit6|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:6:SELX|Q~2\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:6:SELX|Q~2, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:6:SELX|Q~3\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:6:SELX|Q~3, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:6:SELX|Q~6\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:6:SELX|Q~6, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:31:REGX|bit6|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:31:REGX|bit6|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:31:REGX|bit6|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:31:REGX|bit6|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:19:REGX|bit6|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:19:REGX|bit6|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:19:REGX|bit6|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:19:REGX|bit6|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:23:REGX|bit6|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:23:REGX|bit6|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:23:REGX|bit6|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:23:REGX|bit6|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:6:SELX|Q~7\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:6:SELX|Q~7, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:27:REGX|bit6|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:27:REGX|bit6|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:27:REGX|bit6|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:27:REGX|bit6|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:6:SELX|Q~8\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:6:SELX|Q~8, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:6:SELX|Q~9\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:6:SELX|Q~9, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:6:SELX|Q~20\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:6:SELX|Q~20, MultiCycleProc, 1
instance = comp, \ID_EX|READ_DATA2_bit6|int_q~feeder\, ID_EX|READ_DATA2_bit6|int_q~feeder, MultiCycleProc, 1
instance = comp, \ID_EX|READ_DATA2_bit6|int_q\, ID_EX|READ_DATA2_bit6|int_q, MultiCycleProc, 1
instance = comp, \ALU_MUXB1|SEL_MAIN|GEN_ONE_BIT_SELECT:6:SELX|Q~0\, ALU_MUXB1|SEL_MAIN|\GEN_ONE_BIT_SELECT:6:SELX|Q~0, MultiCycleProc, 1
instance = comp, \ALU_MUXB1|SEL_MAIN|GEN_ONE_BIT_SELECT:6:SELX|Q~1\, ALU_MUXB1|SEL_MAIN|\GEN_ONE_BIT_SELECT:6:SELX|Q~1, MultiCycleProc, 1
instance = comp, \MAINALU|GEN_EIGHT_BIT_REG:6:SINGLE_ALUX|MUX|SEL_RESULT|RESULT~0\, MAINALU|\GEN_EIGHT_BIT_REG:6:SINGLE_ALUX|MUX|SEL_RESULT|RESULT~0, MultiCycleProc, 1
instance = comp, \ALU_MUXA|SEL_MAIN|GEN_ONE_BIT_SELECT:5:SELX|Q~0\, ALU_MUXA|SEL_MAIN|\GEN_ONE_BIT_SELECT:5:SELX|Q~0, MultiCycleProc, 1
instance = comp, \ID_EX|instruction_extend_bit5|int_q~feeder\, ID_EX|instruction_extend_bit5|int_q~feeder, MultiCycleProc, 1
instance = comp, \ID_EX|instruction_extend_bit5|int_q\, ID_EX|instruction_extend_bit5|int_q, MultiCycleProc, 1
instance = comp, \MAINALU|GEN_EIGHT_BIT_REG:5:SINGLE_ALUX|MUXB|RESULT~0\, MAINALU|\GEN_EIGHT_BIT_REG:5:SINGLE_ALUX|MUXB|RESULT~0, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:5:SELX|Q~10\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:5:SELX|Q~10, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:5:SELX|Q~11\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:5:SELX|Q~11, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:5:SELX|Q~17\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:5:SELX|Q~17, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:5:SELX|Q~18\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:5:SELX|Q~18, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:5:SELX|Q~12\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:5:SELX|Q~12, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:5:SELX|Q~13\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:5:SELX|Q~13, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:5:SELX|Q~14\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:5:SELX|Q~14, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:5:SELX|Q~15\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:5:SELX|Q~15, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:5:SELX|Q~16\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:5:SELX|Q~16, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:5:SELX|Q~19\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:5:SELX|Q~19, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:5:SELX|Q~7\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:5:SELX|Q~7, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:5:SELX|Q~8\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:5:SELX|Q~8, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:5:SELX|Q~0\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:5:SELX|Q~0, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:5:SELX|Q~1\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:5:SELX|Q~1, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:5:SELX|Q~4\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:5:SELX|Q~4, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:5:SELX|Q~5\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:5:SELX|Q~5, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:5:SELX|Q~2\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:5:SELX|Q~2, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:5:SELX|Q~3\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:5:SELX|Q~3, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:5:SELX|Q~6\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:5:SELX|Q~6, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:5:SELX|Q~9\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:5:SELX|Q~9, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:5:SELX|Q~20\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:5:SELX|Q~20, MultiCycleProc, 1
instance = comp, \ID_EX|READ_DATA1_bit5|int_q~feeder\, ID_EX|READ_DATA1_bit5|int_q~feeder, MultiCycleProc, 1
instance = comp, \ID_EX|READ_DATA1_bit5|int_q\, ID_EX|READ_DATA1_bit5|int_q, MultiCycleProc, 1
instance = comp, \ALU_MUXA|SEL_MAIN|GEN_ONE_BIT_SELECT:5:SELX|Q~1\, ALU_MUXA|SEL_MAIN|\GEN_ONE_BIT_SELECT:5:SELX|Q~1, MultiCycleProc, 1
instance = comp, \MAINALU|GEN_EIGHT_BIT_REG:4:SINGLE_ALUX|ADDER|o_CarryOut~0\, MAINALU|\GEN_EIGHT_BIT_REG:4:SINGLE_ALUX|ADDER|o_CarryOut~0, MultiCycleProc, 1
instance = comp, \MAINALU|GEN_EIGHT_BIT_REG:5:SINGLE_ALUX|ADDER|o_CarryOut~0\, MAINALU|\GEN_EIGHT_BIT_REG:5:SINGLE_ALUX|ADDER|o_CarryOut~0, MultiCycleProc, 1
instance = comp, \MAINALU|GEN_EIGHT_BIT_REG:6:SINGLE_ALUX|MUX|SEL_RESULT|RESULT~1\, MAINALU|\GEN_EIGHT_BIT_REG:6:SINGLE_ALUX|MUX|SEL_RESULT|RESULT~1, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:6:SELX|Q~7\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:6:SELX|Q~7, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:6:SELX|Q~8\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:6:SELX|Q~8, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:6:SELX|Q~4\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:6:SELX|Q~4, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:6:SELX|Q~5\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:6:SELX|Q~5, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:6:SELX|Q~2\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:6:SELX|Q~2, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:6:SELX|Q~3\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:6:SELX|Q~3, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:6:SELX|Q~6\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:6:SELX|Q~6, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:6:SELX|Q~0\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:6:SELX|Q~0, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:6:SELX|Q~1\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:6:SELX|Q~1, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:6:SELX|Q~9\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:6:SELX|Q~9, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:6:SELX|Q~17\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:6:SELX|Q~17, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:6:SELX|Q~18\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:6:SELX|Q~18, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:6:SELX|Q~10\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:6:SELX|Q~10, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:6:SELX|Q~11\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:6:SELX|Q~11, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:6:SELX|Q~14\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:6:SELX|Q~14, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:6:SELX|Q~15\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:6:SELX|Q~15, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:6:SELX|Q~12\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:6:SELX|Q~12, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:6:SELX|Q~13\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:6:SELX|Q~13, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:6:SELX|Q~16\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:6:SELX|Q~16, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:6:SELX|Q~19\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:6:SELX|Q~19, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:6:SELX|Q~20\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:6:SELX|Q~20, MultiCycleProc, 1
instance = comp, \ID_EX|READ_DATA1_bit6|int_q~feeder\, ID_EX|READ_DATA1_bit6|int_q~feeder, MultiCycleProc, 1
instance = comp, \ID_EX|READ_DATA1_bit6|int_q\, ID_EX|READ_DATA1_bit6|int_q, MultiCycleProc, 1
instance = comp, \ALU_MUXA|SEL_MAIN|GEN_ONE_BIT_SELECT:6:SELX|Q~1\, ALU_MUXA|SEL_MAIN|\GEN_ONE_BIT_SELECT:6:SELX|Q~1, MultiCycleProc, 1
instance = comp, \ALU_MUXA|SEL_MAIN|GEN_ONE_BIT_SELECT:6:SELX|Q~0\, ALU_MUXA|SEL_MAIN|\GEN_ONE_BIT_SELECT:6:SELX|Q~0, MultiCycleProc, 1
instance = comp, \MAINALU|GEN_EIGHT_BIT_REG:6:SINGLE_ALUX|MUXB|RESULT~0\, MAINALU|\GEN_EIGHT_BIT_REG:6:SINGLE_ALUX|MUXB|RESULT~0, MultiCycleProc, 1
instance = comp, \MAINALU|GEN_EIGHT_BIT_REG:6:SINGLE_ALUX|MUX|SEL_RESULT|RESULT~2\, MAINALU|\GEN_EIGHT_BIT_REG:6:SINGLE_ALUX|MUX|SEL_RESULT|RESULT~2, MultiCycleProc, 1
instance = comp, \MAINALU|GEN_EIGHT_BIT_REG:6:SINGLE_ALUX|MUX|SEL_RESULT|RESULT~3\, MAINALU|\GEN_EIGHT_BIT_REG:6:SINGLE_ALUX|MUX|SEL_RESULT|RESULT~3, MultiCycleProc, 1
instance = comp, \MAINALU|GEN_EIGHT_BIT_REG:5:SINGLE_ALUX|MUX|SEL_RESULT|RESULT~2\, MAINALU|\GEN_EIGHT_BIT_REG:5:SINGLE_ALUX|MUX|SEL_RESULT|RESULT~2, MultiCycleProc, 1
instance = comp, \MAINALU|GEN_EIGHT_BIT_REG:5:SINGLE_ALUX|MUX|SEL_RESULT|RESULT~0\, MAINALU|\GEN_EIGHT_BIT_REG:5:SINGLE_ALUX|MUX|SEL_RESULT|RESULT~0, MultiCycleProc, 1
instance = comp, \MAINALU|GEN_EIGHT_BIT_REG:5:SINGLE_ALUX|MUX|SEL_RESULT|RESULT~1\, MAINALU|\GEN_EIGHT_BIT_REG:5:SINGLE_ALUX|MUX|SEL_RESULT|RESULT~1, MultiCycleProc, 1
instance = comp, \MAINALU|GEN_EIGHT_BIT_REG:5:SINGLE_ALUX|MUX|SEL_RESULT|RESULT~3\, MAINALU|\GEN_EIGHT_BIT_REG:5:SINGLE_ALUX|MUX|SEL_RESULT|RESULT~3, MultiCycleProc, 1
instance = comp, \MAINALU|ZERO~1\, MAINALU|ZERO~1, MultiCycleProc, 1
instance = comp, \MAINALU|RESULT_INV~0\, MAINALU|RESULT_INV~0, MultiCycleProc, 1
instance = comp, \MAINALU|RES_SEL|GEN_ONE_BIT_SELECT:6:SELX|Q~0\, MAINALU|RES_SEL|\GEN_ONE_BIT_SELECT:6:SELX|Q~0, MultiCycleProc, 1
instance = comp, \EX_MEM|ALU6|int_q\, EX_MEM|ALU6|int_q, MultiCycleProc, 1
instance = comp, \WB_MUX|GEN_ONE_BIT_SELECT:1:SELX|Q~0\, WB_MUX|\GEN_ONE_BIT_SELECT:1:SELX|Q~0, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:15:REGX|bit1|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:15:REGX|bit1|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:15:REGX|bit1|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:15:REGX|bit1|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:1:SELX|Q~17\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:1:SELX|Q~17, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:1:SELX|Q~18\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:1:SELX|Q~18, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:1:SELX|Q~10\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:1:SELX|Q~10, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:1:SELX|Q~11\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:1:SELX|Q~11, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:1:SELX|Q~14\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:1:SELX|Q~14, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:1:SELX|Q~15\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:1:SELX|Q~15, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:1:SELX|Q~12\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:1:SELX|Q~12, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:1:SELX|Q~13\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:1:SELX|Q~13, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:1:SELX|Q~16\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:1:SELX|Q~16, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:1:SELX|Q~19\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:1:SELX|Q~19, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:1:SELX|Q~7\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:1:SELX|Q~7, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:1:SELX|Q~8\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:1:SELX|Q~8, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:1:SELX|Q~0\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:1:SELX|Q~0, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:1:SELX|Q~1\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:1:SELX|Q~1, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:1:SELX|Q~2\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:1:SELX|Q~2, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:1:SELX|Q~3\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:1:SELX|Q~3, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:1:SELX|Q~4\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:1:SELX|Q~4, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:1:SELX|Q~5\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:1:SELX|Q~5, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:1:SELX|Q~6\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:1:SELX|Q~6, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:1:SELX|Q~9\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:1:SELX|Q~9, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:1:SELX|Q~20\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:1:SELX|Q~20, MultiCycleProc, 1
instance = comp, \ID_EX|READ_DATA1_bit1|int_q~feeder\, ID_EX|READ_DATA1_bit1|int_q~feeder, MultiCycleProc, 1
instance = comp, \ID_EX|READ_DATA1_bit1|int_q\, ID_EX|READ_DATA1_bit1|int_q, MultiCycleProc, 1
instance = comp, \ALU_MUXA|SEL_MAIN|GEN_ONE_BIT_SELECT:1:SELX|Q~1\, ALU_MUXA|SEL_MAIN|\GEN_ONE_BIT_SELECT:1:SELX|Q~1, MultiCycleProc, 1
instance = comp, \MAINALU|GEN_EIGHT_BIT_REG:1:SINGLE_ALUX|MUXB|RESULT~0\, MAINALU|\GEN_EIGHT_BIT_REG:1:SINGLE_ALUX|MUXB|RESULT~0, MultiCycleProc, 1
instance = comp, \ALU_MUXA|SEL_MAIN|GEN_ONE_BIT_SELECT:0:SELX|Q~2\, ALU_MUXA|SEL_MAIN|\GEN_ONE_BIT_SELECT:0:SELX|Q~2, MultiCycleProc, 1
instance = comp, \MAINALU|SINGLE_ALU0|ADDER|o_CarryOut~0\, MAINALU|SINGLE_ALU0|ADDER|o_CarryOut~0, MultiCycleProc, 1
instance = comp, \MAINALU|GEN_EIGHT_BIT_REG:1:SINGLE_ALUX|ADDER|o_CarryOut~0\, MAINALU|\GEN_EIGHT_BIT_REG:1:SINGLE_ALUX|ADDER|o_CarryOut~0, MultiCycleProc, 1
instance = comp, \MAINALU|GEN_EIGHT_BIT_REG:2:SINGLE_ALUX|ADDER|o_CarryOut~0\, MAINALU|\GEN_EIGHT_BIT_REG:2:SINGLE_ALUX|ADDER|o_CarryOut~0, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:23:REGX|bit3|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:23:REGX|bit3|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:23:REGX|bit3|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:23:REGX|bit3|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:31:REGX|bit3|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:31:REGX|bit3|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:31:REGX|bit3|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:31:REGX|bit3|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:27:REGX|bit3|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:27:REGX|bit3|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:27:REGX|bit3|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:27:REGX|bit3|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:19:REGX|bit3|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:19:REGX|bit3|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:3:SELX|Q~7\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:3:SELX|Q~7, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:3:SELX|Q~8\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:3:SELX|Q~8, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:29:REGX|bit3|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:29:REGX|bit3|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:29:REGX|bit3|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:29:REGX|bit3|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:21:REGX|bit3|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:21:REGX|bit3|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:25:REGX|bit3|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:25:REGX|bit3|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:17:REGX|bit3|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:17:REGX|bit3|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:3:SELX|Q~0\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:3:SELX|Q~0, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:3:SELX|Q~1\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:3:SELX|Q~1, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:28:REGX|bit3|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:28:REGX|bit3|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:28:REGX|bit3|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:28:REGX|bit3|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:24:REGX|bit3|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:24:REGX|bit3|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:16:REGX|bit3|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:16:REGX|bit3|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:20:REGX|bit3|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:20:REGX|bit3|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:20:REGX|bit3|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:20:REGX|bit3|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:3:SELX|Q~4\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:3:SELX|Q~4, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:3:SELX|Q~5\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:3:SELX|Q~5, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:18:REGX|bit3|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:18:REGX|bit3|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:18:REGX|bit3|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:18:REGX|bit3|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:22:REGX|bit3|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:22:REGX|bit3|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:22:REGX|bit3|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:22:REGX|bit3|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:3:SELX|Q~2\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:3:SELX|Q~2, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:30:REGX|bit3|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:30:REGX|bit3|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:30:REGX|bit3|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:30:REGX|bit3|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:26:REGX|bit3|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:26:REGX|bit3|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:3:SELX|Q~3\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:3:SELX|Q~3, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:3:SELX|Q~6\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:3:SELX|Q~6, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:3:SELX|Q~9\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:3:SELX|Q~9, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:15:REGX|bit3|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:15:REGX|bit3|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:15:REGX|bit3|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:15:REGX|bit3|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:14:REGX|bit3|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:14:REGX|bit3|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:14:REGX|bit3|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:14:REGX|bit3|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:13:REGX|bit3|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:13:REGX|bit3|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:12:REGX|bit3|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:12:REGX|bit3|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:3:SELX|Q~17\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:3:SELX|Q~17, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:3:SELX|Q~18\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:3:SELX|Q~18, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:11:REGX|bit3|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:11:REGX|bit3|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:11:REGX|bit3|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:11:REGX|bit3|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:9:REGX|bit3|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:9:REGX|bit3|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:10:REGX|bit3|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:10:REGX|bit3|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:10:REGX|bit3|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:10:REGX|bit3|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:8:REGX|bit3|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:8:REGX|bit3|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:8:REGX|bit3|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:8:REGX|bit3|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:3:SELX|Q~12\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:3:SELX|Q~12, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:3:SELX|Q~13\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:3:SELX|Q~13, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:1:REGX|bit3|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:1:REGX|bit3|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:2:REGX|bit3|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:2:REGX|bit3|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:2:REGX|bit3|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:2:REGX|bit3|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:0:REGX|bit3|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:0:REGX|bit3|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:0:REGX|bit3|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:0:REGX|bit3|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:3:SELX|Q~14\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:3:SELX|Q~14, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:3:SELX|Q~15\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:3:SELX|Q~15, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:3:SELX|Q~16\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:3:SELX|Q~16, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:7:REGX|bit3|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:7:REGX|bit3|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:7:REGX|bit3|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:7:REGX|bit3|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:6:REGX|bit3|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:6:REGX|bit3|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:4:REGX|bit3|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:4:REGX|bit3|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:5:REGX|bit3|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:5:REGX|bit3|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:3:SELX|Q~10\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:3:SELX|Q~10, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:3:SELX|Q~11\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:3:SELX|Q~11, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:3:SELX|Q~19\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:3:SELX|Q~19, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:3:SELX|Q~20\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:3:SELX|Q~20, MultiCycleProc, 1
instance = comp, \ID_EX|READ_DATA1_bit3|int_q~feeder\, ID_EX|READ_DATA1_bit3|int_q~feeder, MultiCycleProc, 1
instance = comp, \ID_EX|READ_DATA1_bit3|int_q\, ID_EX|READ_DATA1_bit3|int_q, MultiCycleProc, 1
instance = comp, \ALU_MUXA|SEL_MAIN|GEN_ONE_BIT_SELECT:3:SELX|Q~1\, ALU_MUXA|SEL_MAIN|\GEN_ONE_BIT_SELECT:3:SELX|Q~1, MultiCycleProc, 1
instance = comp, \MAINALU|GEN_EIGHT_BIT_REG:3:SINGLE_ALUX|ADDER|o_CarryOut~0\, MAINALU|\GEN_EIGHT_BIT_REG:3:SINGLE_ALUX|ADDER|o_CarryOut~0, MultiCycleProc, 1
instance = comp, \MAINALU|GEN_EIGHT_BIT_REG:4:SINGLE_ALUX|MUX|SEL_RESULT|RESULT~1\, MAINALU|\GEN_EIGHT_BIT_REG:4:SINGLE_ALUX|MUX|SEL_RESULT|RESULT~1, MultiCycleProc, 1
instance = comp, \MAINALU|GEN_EIGHT_BIT_REG:4:SINGLE_ALUX|MUX|SEL_RESULT|RESULT~3\, MAINALU|\GEN_EIGHT_BIT_REG:4:SINGLE_ALUX|MUX|SEL_RESULT|RESULT~3, MultiCycleProc, 1
instance = comp, \MAINALU|RES_SEL|GEN_ONE_BIT_SELECT:5:SELX|Q~0\, MAINALU|RES_SEL|\GEN_ONE_BIT_SELECT:5:SELX|Q~0, MultiCycleProc, 1
instance = comp, \EX_MEM|ALU5|int_q\, EX_MEM|ALU5|int_q, MultiCycleProc, 1
instance = comp, \MEM_WB|ALU3|int_q\, MEM_WB|ALU3|int_q, MultiCycleProc, 1
instance = comp, \WB_MUX|GEN_ONE_BIT_SELECT:3:SELX|Q~0\, WB_MUX|\GEN_ONE_BIT_SELECT:3:SELX|Q~0, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:3:REGX|bit3|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:3:REGX|bit3|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:3:REGX|bit3|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:3:REGX|bit3|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:3:SELX|Q~14\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:3:SELX|Q~14, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:3:SELX|Q~15\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:3:SELX|Q~15, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:3:SELX|Q~12\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:3:SELX|Q~12, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:3:SELX|Q~13\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:3:SELX|Q~13, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:3:SELX|Q~16\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:3:SELX|Q~16, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:3:SELX|Q~10\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:3:SELX|Q~10, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:3:SELX|Q~11\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:3:SELX|Q~11, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:3:SELX|Q~17\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:3:SELX|Q~17, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:3:SELX|Q~18\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:3:SELX|Q~18, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:3:SELX|Q~19\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:3:SELX|Q~19, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:3:SELX|Q~0\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:3:SELX|Q~0, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:3:SELX|Q~1\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:3:SELX|Q~1, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:3:SELX|Q~7\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:3:SELX|Q~7, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:3:SELX|Q~8\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:3:SELX|Q~8, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:3:SELX|Q~4\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:3:SELX|Q~4, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:3:SELX|Q~5\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:3:SELX|Q~5, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:3:SELX|Q~2\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:3:SELX|Q~2, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:3:SELX|Q~3\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:3:SELX|Q~3, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:3:SELX|Q~6\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:3:SELX|Q~6, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:3:SELX|Q~9\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:3:SELX|Q~9, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:3:SELX|Q~20\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:3:SELX|Q~20, MultiCycleProc, 1
instance = comp, \ID_EX|READ_DATA2_bit3|int_q~feeder\, ID_EX|READ_DATA2_bit3|int_q~feeder, MultiCycleProc, 1
instance = comp, \ID_EX|READ_DATA2_bit3|int_q\, ID_EX|READ_DATA2_bit3|int_q, MultiCycleProc, 1
instance = comp, \ALU_MUXB1|SEL_MAIN|GEN_ONE_BIT_SELECT:3:SELX|Q~0\, ALU_MUXB1|SEL_MAIN|\GEN_ONE_BIT_SELECT:3:SELX|Q~0, MultiCycleProc, 1
instance = comp, \ALU_MUXB1|SEL_MAIN|GEN_ONE_BIT_SELECT:3:SELX|Q~1\, ALU_MUXB1|SEL_MAIN|\GEN_ONE_BIT_SELECT:3:SELX|Q~1, MultiCycleProc, 1
instance = comp, \MAINALU|GEN_EIGHT_BIT_REG:3:SINGLE_ALUX|MUXB|RESULT~0\, MAINALU|\GEN_EIGHT_BIT_REG:3:SINGLE_ALUX|MUXB|RESULT~0, MultiCycleProc, 1
instance = comp, \MAINALU|GEN_EIGHT_BIT_REG:3:SINGLE_ALUX|MUX|SEL_RESULT|RESULT~2\, MAINALU|\GEN_EIGHT_BIT_REG:3:SINGLE_ALUX|MUX|SEL_RESULT|RESULT~2, MultiCycleProc, 1
instance = comp, \MAINALU|GEN_EIGHT_BIT_REG:3:SINGLE_ALUX|MUX|SEL_RESULT|RESULT~0\, MAINALU|\GEN_EIGHT_BIT_REG:3:SINGLE_ALUX|MUX|SEL_RESULT|RESULT~0, MultiCycleProc, 1
instance = comp, \MAINALU|GEN_EIGHT_BIT_REG:3:SINGLE_ALUX|MUX|SEL_RESULT|RESULT~1\, MAINALU|\GEN_EIGHT_BIT_REG:3:SINGLE_ALUX|MUX|SEL_RESULT|RESULT~1, MultiCycleProc, 1
instance = comp, \MAINALU|GEN_EIGHT_BIT_REG:3:SINGLE_ALUX|MUX|SEL_RESULT|RESULT~3\, MAINALU|\GEN_EIGHT_BIT_REG:3:SINGLE_ALUX|MUX|SEL_RESULT|RESULT~3, MultiCycleProc, 1
instance = comp, \MAINALU|GEN_EIGHT_BIT_INV:3:SINGLE_ALUXX|ADDER|o_Sum\, MAINALU|\GEN_EIGHT_BIT_INV:3:SINGLE_ALUXX|ADDER|o_Sum, MultiCycleProc, 1
instance = comp, \MAINALU|RES_SEL|GEN_ONE_BIT_SELECT:3:SELX|Q~0\, MAINALU|RES_SEL|\GEN_ONE_BIT_SELECT:3:SELX|Q~0, MultiCycleProc, 1
instance = comp, \EX_MEM|ALU3|int_q\, EX_MEM|ALU3|int_q, MultiCycleProc, 1
instance = comp, \MEM_WB|ALU2|int_q\, MEM_WB|ALU2|int_q, MultiCycleProc, 1
instance = comp, \WB_MUX|GEN_ONE_BIT_SELECT:2:SELX|Q~0\, WB_MUX|\GEN_ONE_BIT_SELECT:2:SELX|Q~0, MultiCycleProc, 1
instance = comp, \ID_EX|READ_DATA2_bit2|int_q~feeder\, ID_EX|READ_DATA2_bit2|int_q~feeder, MultiCycleProc, 1
instance = comp, \ID_EX|READ_DATA2_bit2|int_q\, ID_EX|READ_DATA2_bit2|int_q, MultiCycleProc, 1
instance = comp, \ALU_MUXB1|SEL_MAIN|GEN_ONE_BIT_SELECT:2:SELX|Q~0\, ALU_MUXB1|SEL_MAIN|\GEN_ONE_BIT_SELECT:2:SELX|Q~0, MultiCycleProc, 1
instance = comp, \ALU_MUXB1|SEL_MAIN|GEN_ONE_BIT_SELECT:2:SELX|Q~1\, ALU_MUXB1|SEL_MAIN|\GEN_ONE_BIT_SELECT:2:SELX|Q~1, MultiCycleProc, 1
instance = comp, \MAINALU|GEN_EIGHT_BIT_REG:2:SINGLE_ALUX|MUXB|RESULT~0\, MAINALU|\GEN_EIGHT_BIT_REG:2:SINGLE_ALUX|MUXB|RESULT~0, MultiCycleProc, 1
instance = comp, \MAINALU|GEN_EIGHT_BIT_REG:2:SINGLE_ALUX|MUX|SEL_RESULT|RESULT~2\, MAINALU|\GEN_EIGHT_BIT_REG:2:SINGLE_ALUX|MUX|SEL_RESULT|RESULT~2, MultiCycleProc, 1
instance = comp, \MAINALU|GEN_EIGHT_BIT_REG:2:SINGLE_ALUX|MUX|SEL_RESULT|RESULT~0\, MAINALU|\GEN_EIGHT_BIT_REG:2:SINGLE_ALUX|MUX|SEL_RESULT|RESULT~0, MultiCycleProc, 1
instance = comp, \MAINALU|GEN_EIGHT_BIT_REG:2:SINGLE_ALUX|MUX|SEL_RESULT|RESULT~1\, MAINALU|\GEN_EIGHT_BIT_REG:2:SINGLE_ALUX|MUX|SEL_RESULT|RESULT~1, MultiCycleProc, 1
instance = comp, \MAINALU|GEN_EIGHT_BIT_REG:2:SINGLE_ALUX|MUX|SEL_RESULT|RESULT~3\, MAINALU|\GEN_EIGHT_BIT_REG:2:SINGLE_ALUX|MUX|SEL_RESULT|RESULT~3, MultiCycleProc, 1
instance = comp, \MAINALU|RES_SEL|GEN_ONE_BIT_SELECT:2:SELX|Q~0\, MAINALU|RES_SEL|\GEN_ONE_BIT_SELECT:2:SELX|Q~0, MultiCycleProc, 1
instance = comp, \EX_MEM|ALU2|int_q\, EX_MEM|ALU2|int_q, MultiCycleProc, 1
instance = comp, \MEM_WB|ALU7|int_q\, MEM_WB|ALU7|int_q, MultiCycleProc, 1
instance = comp, \WB_MUX|GEN_ONE_BIT_SELECT:7:SELX|Q~0\, WB_MUX|\GEN_ONE_BIT_SELECT:7:SELX|Q~0, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:31:REGX|bit7|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:31:REGX|bit7|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:31:REGX|bit7|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:31:REGX|bit7|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:27:REGX|bit7|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:27:REGX|bit7|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:27:REGX|bit7|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:27:REGX|bit7|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:19:REGX|bit7|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:19:REGX|bit7|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:19:REGX|bit7|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:19:REGX|bit7|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:7:SELX|Q~7\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:7:SELX|Q~7, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:23:REGX|bit7|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:23:REGX|bit7|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:23:REGX|bit7|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:23:REGX|bit7|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:7:SELX|Q~8\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:7:SELX|Q~8, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:29:REGX|bit7|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:29:REGX|bit7|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:21:REGX|bit7|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:21:REGX|bit7|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:21:REGX|bit7|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:21:REGX|bit7|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:25:REGX|bit7|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:25:REGX|bit7|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:17:REGX|bit7|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:17:REGX|bit7|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:7:SELX|Q~0\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:7:SELX|Q~0, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:7:SELX|Q~1\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:7:SELX|Q~1, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:30:REGX|bit7|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:30:REGX|bit7|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:30:REGX|bit7|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:30:REGX|bit7|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:26:REGX|bit7|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:26:REGX|bit7|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:18:REGX|bit7|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:18:REGX|bit7|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:18:REGX|bit7|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:18:REGX|bit7|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:22:REGX|bit7|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:22:REGX|bit7|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:22:REGX|bit7|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:22:REGX|bit7|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:7:SELX|Q~2\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:7:SELX|Q~2, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:7:SELX|Q~3\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:7:SELX|Q~3, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:28:REGX|bit7|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:28:REGX|bit7|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:28:REGX|bit7|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:28:REGX|bit7|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:24:REGX|bit7|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:24:REGX|bit7|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:20:REGX|bit7|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:20:REGX|bit7|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:20:REGX|bit7|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:20:REGX|bit7|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:16:REGX|bit7|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:16:REGX|bit7|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:16:REGX|bit7|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:16:REGX|bit7|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:7:SELX|Q~4\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:7:SELX|Q~4, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:7:SELX|Q~5\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:7:SELX|Q~5, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:7:SELX|Q~6\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:7:SELX|Q~6, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:7:SELX|Q~9\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:7:SELX|Q~9, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:7:REGX|bit7|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:7:REGX|bit7|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:5:REGX|bit7|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:5:REGX|bit7|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:4:REGX|bit7|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:4:REGX|bit7|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:7:SELX|Q~10\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:7:SELX|Q~10, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:6:REGX|bit7|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:6:REGX|bit7|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:7:SELX|Q~11\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:7:SELX|Q~11, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:14:REGX|bit7|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:14:REGX|bit7|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:14:REGX|bit7|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:14:REGX|bit7|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:15:REGX|bit7|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:15:REGX|bit7|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:15:REGX|bit7|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:15:REGX|bit7|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:13:REGX|bit7|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:13:REGX|bit7|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:13:REGX|bit7|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:13:REGX|bit7|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:12:REGX|bit7|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:12:REGX|bit7|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:7:SELX|Q~17\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:7:SELX|Q~17, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:7:SELX|Q~18\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:7:SELX|Q~18, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:3:REGX|bit7|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:3:REGX|bit7|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:3:REGX|bit7|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:3:REGX|bit7|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:1:REGX|bit7|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:1:REGX|bit7|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:1:REGX|bit7|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:1:REGX|bit7|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:0:REGX|bit7|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:0:REGX|bit7|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:0:REGX|bit7|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:0:REGX|bit7|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:2:REGX|bit7|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:2:REGX|bit7|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:2:REGX|bit7|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:2:REGX|bit7|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:7:SELX|Q~14\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:7:SELX|Q~14, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:7:SELX|Q~15\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:7:SELX|Q~15, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:9:REGX|bit7|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:9:REGX|bit7|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:11:REGX|bit7|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:11:REGX|bit7|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:11:REGX|bit7|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:11:REGX|bit7|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:10:REGX|bit7|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:10:REGX|bit7|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:10:REGX|bit7|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:10:REGX|bit7|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:8:REGX|bit7|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:8:REGX|bit7|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:8:REGX|bit7|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:8:REGX|bit7|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:7:SELX|Q~12\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:7:SELX|Q~12, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:7:SELX|Q~13\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:7:SELX|Q~13, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:7:SELX|Q~16\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:7:SELX|Q~16, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:7:SELX|Q~19\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:7:SELX|Q~19, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:7:SELX|Q~20\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:7:SELX|Q~20, MultiCycleProc, 1
instance = comp, \ID_EX|READ_DATA2_bit7|int_q~feeder\, ID_EX|READ_DATA2_bit7|int_q~feeder, MultiCycleProc, 1
instance = comp, \ID_EX|READ_DATA2_bit7|int_q\, ID_EX|READ_DATA2_bit7|int_q, MultiCycleProc, 1
instance = comp, \ALU_MUXB1|SEL_MAIN|GEN_ONE_BIT_SELECT:7:SELX|Q~0\, ALU_MUXB1|SEL_MAIN|\GEN_ONE_BIT_SELECT:7:SELX|Q~0, MultiCycleProc, 1
instance = comp, \ALU_MUXB1|SEL_MAIN|GEN_ONE_BIT_SELECT:7:SELX|Q~1\, ALU_MUXB1|SEL_MAIN|\GEN_ONE_BIT_SELECT:7:SELX|Q~1, MultiCycleProc, 1
instance = comp, \ALU_MUXB|GEN_ONE_BIT_SELECT:7:SELX|Q~0\, ALU_MUXB|\GEN_ONE_BIT_SELECT:7:SELX|Q~0, MultiCycleProc, 1
instance = comp, \MAINALU|GEN_EIGHT_BIT_REG:7:SINGLE_ALUX|MUX|SEL1|RESULT~0\, MAINALU|\GEN_EIGHT_BIT_REG:7:SINGLE_ALUX|MUX|SEL1|RESULT~0, MultiCycleProc, 1
instance = comp, \MAINALU|GEN_EIGHT_BIT_REG:7:SINGLE_ALUX|MUX|SEL_RESULT|RESULT~0\, MAINALU|\GEN_EIGHT_BIT_REG:7:SINGLE_ALUX|MUX|SEL_RESULT|RESULT~0, MultiCycleProc, 1
instance = comp, \MAINALU|RES_SEL|GEN_ONE_BIT_SELECT:7:SELX|Q~0\, MAINALU|RES_SEL|\GEN_ONE_BIT_SELECT:7:SELX|Q~0, MultiCycleProc, 1
instance = comp, \EX_MEM|ALU7|int_q\, EX_MEM|ALU7|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:7:SELX|Q~7\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:7:SELX|Q~7, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:7:SELX|Q~8\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:7:SELX|Q~8, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:7:SELX|Q~2\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:7:SELX|Q~2, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:7:SELX|Q~3\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:7:SELX|Q~3, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:7:SELX|Q~4\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:7:SELX|Q~4, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:7:SELX|Q~5\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:7:SELX|Q~5, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:7:SELX|Q~6\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:7:SELX|Q~6, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:7:SELX|Q~0\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:7:SELX|Q~0, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:7:SELX|Q~1\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:7:SELX|Q~1, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:7:SELX|Q~9\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:7:SELX|Q~9, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:7:SELX|Q~17\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:7:SELX|Q~17, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:7:SELX|Q~18\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:7:SELX|Q~18, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:7:SELX|Q~10\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:7:SELX|Q~10, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:7:SELX|Q~11\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:7:SELX|Q~11, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:7:SELX|Q~14\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:7:SELX|Q~14, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:7:SELX|Q~15\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:7:SELX|Q~15, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:7:SELX|Q~12\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:7:SELX|Q~12, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:7:SELX|Q~13\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:7:SELX|Q~13, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:7:SELX|Q~16\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:7:SELX|Q~16, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:7:SELX|Q~19\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:7:SELX|Q~19, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R1|SEL_MAIN|GEN_ONE_BIT_SELECT:7:SELX|Q~20\, REGISTER_FILE|SEL_R1|SEL_MAIN|\GEN_ONE_BIT_SELECT:7:SELX|Q~20, MultiCycleProc, 1
instance = comp, \ID_EX|READ_DATA1_bit7|int_q~feeder\, ID_EX|READ_DATA1_bit7|int_q~feeder, MultiCycleProc, 1
instance = comp, \ID_EX|READ_DATA1_bit7|int_q\, ID_EX|READ_DATA1_bit7|int_q, MultiCycleProc, 1
instance = comp, \ALU_MUXA|SEL_MAIN|GEN_ONE_BIT_SELECT:7:SELX|Q~0\, ALU_MUXA|SEL_MAIN|\GEN_ONE_BIT_SELECT:7:SELX|Q~0, MultiCycleProc, 1
instance = comp, \ALU_MUXA|SEL_MAIN|GEN_ONE_BIT_SELECT:7:SELX|Q~1\, ALU_MUXA|SEL_MAIN|\GEN_ONE_BIT_SELECT:7:SELX|Q~1, MultiCycleProc, 1
instance = comp, \MAINALU|GEN_EIGHT_BIT_REG:6:SINGLE_ALUX|ADDER|o_CarryOut~0\, MAINALU|\GEN_EIGHT_BIT_REG:6:SINGLE_ALUX|ADDER|o_CarryOut~0, MultiCycleProc, 1
instance = comp, \MAINALU|GEN_EIGHT_BIT_REG:7:SINGLE_ALUX|ADDER|o_Sum\, MAINALU|\GEN_EIGHT_BIT_REG:7:SINGLE_ALUX|ADDER|o_Sum, MultiCycleProc, 1
instance = comp, \MAINALU|SINGLE_ALU0|MUX|SEL_RESULT|RESULT~2\, MAINALU|SINGLE_ALU0|MUX|SEL_RESULT|RESULT~2, MultiCycleProc, 1
instance = comp, \MAINALU|RES_SEL|GEN_ONE_BIT_SELECT:1:SELX|Q~0\, MAINALU|RES_SEL|\GEN_ONE_BIT_SELECT:1:SELX|Q~0, MultiCycleProc, 1
instance = comp, \EX_MEM|ALU1|int_q\, EX_MEM|ALU1|int_q, MultiCycleProc, 1
instance = comp, \ALU_MUXA|SEL_MAIN|GEN_ONE_BIT_SELECT:1:SELX|Q~0\, ALU_MUXA|SEL_MAIN|\GEN_ONE_BIT_SELECT:1:SELX|Q~0, MultiCycleProc, 1
instance = comp, \MAINALU|GEN_EIGHT_BIT_REG:1:SINGLE_ALUX|MUX|SEL_RESULT|RESULT~2\, MAINALU|\GEN_EIGHT_BIT_REG:1:SINGLE_ALUX|MUX|SEL_RESULT|RESULT~2, MultiCycleProc, 1
instance = comp, \MAINALU|GEN_EIGHT_BIT_REG:1:SINGLE_ALUX|MUX|SEL_RESULT|RESULT~0\, MAINALU|\GEN_EIGHT_BIT_REG:1:SINGLE_ALUX|MUX|SEL_RESULT|RESULT~0, MultiCycleProc, 1
instance = comp, \MAINALU|GEN_EIGHT_BIT_REG:1:SINGLE_ALUX|MUX|SEL_RESULT|RESULT~1\, MAINALU|\GEN_EIGHT_BIT_REG:1:SINGLE_ALUX|MUX|SEL_RESULT|RESULT~1, MultiCycleProc, 1
instance = comp, \MAINALU|GEN_EIGHT_BIT_REG:1:SINGLE_ALUX|MUX|SEL_RESULT|RESULT~3\, MAINALU|\GEN_EIGHT_BIT_REG:1:SINGLE_ALUX|MUX|SEL_RESULT|RESULT~3, MultiCycleProc, 1
instance = comp, \MAINALU|ZERO~0\, MAINALU|ZERO~0, MultiCycleProc, 1
instance = comp, \MAINALU|RES_SEL|GEN_ONE_BIT_SELECT:4:SELX|Q~0\, MAINALU|RES_SEL|\GEN_ONE_BIT_SELECT:4:SELX|Q~0, MultiCycleProc, 1
instance = comp, \EX_MEM|ALU4|int_q\, EX_MEM|ALU4|int_q, MultiCycleProc, 1
instance = comp, \MEM_WB|ALU4|int_q\, MEM_WB|ALU4|int_q, MultiCycleProc, 1
instance = comp, \WB_MUX|GEN_ONE_BIT_SELECT:4:SELX|Q~0\, WB_MUX|\GEN_ONE_BIT_SELECT:4:SELX|Q~0, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:15:REGX|bit4|int_q~feeder\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:15:REGX|bit4|int_q~feeder, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|GEN_EIGHT_BIT_REG:15:REGX|bit4|int_q\, REGISTER_FILE|\GEN_EIGHT_BIT_REG:15:REGX|bit4|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:4:SELX|Q~17\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:4:SELX|Q~17, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:4:SELX|Q~18\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:4:SELX|Q~18, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:4:SELX|Q~10\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:4:SELX|Q~10, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:4:SELX|Q~11\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:4:SELX|Q~11, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:4:SELX|Q~14\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:4:SELX|Q~14, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:4:SELX|Q~15\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:4:SELX|Q~15, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:4:SELX|Q~12\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:4:SELX|Q~12, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:4:SELX|Q~13\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:4:SELX|Q~13, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:4:SELX|Q~16\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:4:SELX|Q~16, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:4:SELX|Q~19\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:4:SELX|Q~19, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:4:SELX|Q~7\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:4:SELX|Q~7, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:4:SELX|Q~8\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:4:SELX|Q~8, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:4:SELX|Q~4\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:4:SELX|Q~4, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:4:SELX|Q~5\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:4:SELX|Q~5, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:4:SELX|Q~2\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:4:SELX|Q~2, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:4:SELX|Q~3\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:4:SELX|Q~3, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:4:SELX|Q~6\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:4:SELX|Q~6, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:4:SELX|Q~0\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:4:SELX|Q~0, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:4:SELX|Q~1\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:4:SELX|Q~1, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:4:SELX|Q~9\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:4:SELX|Q~9, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:4:SELX|Q~20\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:4:SELX|Q~20, MultiCycleProc, 1
instance = comp, \Branch_Sig~1\, Branch_Sig~1, MultiCycleProc, 1
instance = comp, \Branch_Sig~0\, Branch_Sig~0, MultiCycleProc, 1
instance = comp, \Branch_Sig~3\, Branch_Sig~3, MultiCycleProc, 1
instance = comp, \HZRD_CNTRL|PC_Stall~0\, HZRD_CNTRL|PC_Stall~0, MultiCycleProc, 1
instance = comp, \HZRD_CNTRL|PC_Stall~1\, HZRD_CNTRL|PC_Stall~1, MultiCycleProc, 1
instance = comp, \IF_ID|pcbit3|int_q\, IF_ID|pcbit3|int_q, MultiCycleProc, 1
instance = comp, \BR_ADD|AddGenerator:3:SingleBitAdd|o_Sum~0\, BR_ADD|\AddGenerator:3:SingleBitAdd|o_Sum~0, MultiCycleProc, 1
instance = comp, \BR_MUX|GEN_ONE_BIT_SELECT:3:SELX|Q~0\, BR_MUX|\GEN_ONE_BIT_SELECT:3:SELX|Q~0, MultiCycleProc, 1
instance = comp, \PC_REG|bit3|int_q\, PC_REG|bit3|int_q, MultiCycleProc, 1
instance = comp, \IF_ID|instruction[20]\, IF_ID|instruction[20], MultiCycleProc, 1
instance = comp, \IF_ID|ibit20|int_q\, IF_ID|ibit20|int_q, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:2:SELX|Q~0\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:2:SELX|Q~0, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:2:SELX|Q~1\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:2:SELX|Q~1, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:2:SELX|Q~4\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:2:SELX|Q~4, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:2:SELX|Q~5\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:2:SELX|Q~5, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:2:SELX|Q~2\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:2:SELX|Q~2, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:2:SELX|Q~3\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:2:SELX|Q~3, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:2:SELX|Q~6\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:2:SELX|Q~6, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:2:SELX|Q~7\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:2:SELX|Q~7, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:2:SELX|Q~8\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:2:SELX|Q~8, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:2:SELX|Q~9\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:2:SELX|Q~9, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:2:SELX|Q~10\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:2:SELX|Q~10, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:2:SELX|Q~11\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:2:SELX|Q~11, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:2:SELX|Q~17\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:2:SELX|Q~17, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:2:SELX|Q~18\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:2:SELX|Q~18, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:2:SELX|Q~12\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:2:SELX|Q~12, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:2:SELX|Q~13\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:2:SELX|Q~13, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:2:SELX|Q~14\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:2:SELX|Q~14, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:2:SELX|Q~15\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:2:SELX|Q~15, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:2:SELX|Q~16\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:2:SELX|Q~16, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:2:SELX|Q~19\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:2:SELX|Q~19, MultiCycleProc, 1
instance = comp, \REGISTER_FILE|SEL_R2|SEL_MAIN|GEN_ONE_BIT_SELECT:2:SELX|Q~20\, REGISTER_FILE|SEL_R2|SEL_MAIN|\GEN_ONE_BIT_SELECT:2:SELX|Q~20, MultiCycleProc, 1
instance = comp, \Branch_Sig~2\, Branch_Sig~2, MultiCycleProc, 1
instance = comp, \Branch_Sig~4\, Branch_Sig~4, MultiCycleProc, 1
instance = comp, \IF_ID|instruction[0]\, IF_ID|instruction[0], MultiCycleProc, 1
instance = comp, \IF_ID|ibit0|int_q\, IF_ID|ibit0|int_q, MultiCycleProc, 1
instance = comp, \BR_MUX|GEN_ONE_BIT_SELECT:2:SELX|Q~0\, BR_MUX|\GEN_ONE_BIT_SELECT:2:SELX|Q~0, MultiCycleProc, 1
instance = comp, \PC_REG|bit2|int_q\, PC_REG|bit2|int_q, MultiCycleProc, 1
instance = comp, \IF_ID|ibit31|int_q~0\, IF_ID|ibit31|int_q~0, MultiCycleProc, 1
instance = comp, \IF_ID|ibit31|int_q\, IF_ID|ibit31|int_q, MultiCycleProc, 1
instance = comp, \CLR_MUX|GEN_ONE_BIT_SELECT:5:SELX|Q~0\, CLR_MUX|\GEN_ONE_BIT_SELECT:5:SELX|Q~0, MultiCycleProc, 1
instance = comp, \ID_EX|MemReadFF|int_q\, ID_EX|MemReadFF|int_q, MultiCycleProc, 1
instance = comp, \EX_MEM|MemReadFF|int_q~feeder\, EX_MEM|MemReadFF|int_q~feeder, MultiCycleProc, 1
instance = comp, \EX_MEM|MemReadFF|int_q\, EX_MEM|MemReadFF|int_q, MultiCycleProc, 1
instance = comp, \MEM_WB|MemtoRegFF|int_q~feeder\, MEM_WB|MemtoRegFF|int_q~feeder, MultiCycleProc, 1
instance = comp, \MEM_WB|MemtoRegFF|int_q\, MEM_WB|MemtoRegFF|int_q, MultiCycleProc, 1
instance = comp, \MEM_WB|ALU0|int_q\, MEM_WB|ALU0|int_q, MultiCycleProc, 1
instance = comp, \WB_MUX|GEN_ONE_BIT_SELECT:0:SELX|Q~0\, WB_MUX|\GEN_ONE_BIT_SELECT:0:SELX|Q~0, MultiCycleProc, 1
instance = comp, \ValueSelect[2]~input\, ValueSelect[2]~input, MultiCycleProc, 1
instance = comp, \ValueSelect[0]~input\, ValueSelect[0]~input, MultiCycleProc, 1
instance = comp, \ValueSelect[1]~input\, ValueSelect[1]~input, MultiCycleProc, 1
instance = comp, \HLMUX|SEL_MAIN|GEN_ONE_BIT_SELECT:7:SELX|Q~0\, HLMUX|SEL_MAIN|\GEN_ONE_BIT_SELECT:7:SELX|Q~0, MultiCycleProc, 1
instance = comp, \HLMUX|SEL_MAIN|GEN_ONE_BIT_SELECT:0:SELX|Q~0\, HLMUX|SEL_MAIN|\GEN_ONE_BIT_SELECT:0:SELX|Q~0, MultiCycleProc, 1
instance = comp, \HLMUX|SEL_MAIN|GEN_ONE_BIT_SELECT:0:SELX|Q~1\, HLMUX|SEL_MAIN|\GEN_ONE_BIT_SELECT:0:SELX|Q~1, MultiCycleProc, 1
instance = comp, \HLMUX|SEL_MAIN|GEN_ONE_BIT_SELECT:0:SELX|Q~2\, HLMUX|SEL_MAIN|\GEN_ONE_BIT_SELECT:0:SELX|Q~2, MultiCycleProc, 1
instance = comp, \HLMUX|SEL_MAIN|GEN_ONE_BIT_SELECT:0:SELX|Q~3\, HLMUX|SEL_MAIN|\GEN_ONE_BIT_SELECT:0:SELX|Q~3, MultiCycleProc, 1
instance = comp, \HLMUX|SEL_MAIN|GEN_ONE_BIT_SELECT:1:SELX|Q~0\, HLMUX|SEL_MAIN|\GEN_ONE_BIT_SELECT:1:SELX|Q~0, MultiCycleProc, 1
instance = comp, \HLMUX|SEL_MAIN|GEN_ONE_BIT_SELECT:1:SELX|Q~1\, HLMUX|SEL_MAIN|\GEN_ONE_BIT_SELECT:1:SELX|Q~1, MultiCycleProc, 1
instance = comp, \HLMUX|SEL_MAIN|GEN_ONE_BIT_SELECT:1:SELX|Q~2\, HLMUX|SEL_MAIN|\GEN_ONE_BIT_SELECT:1:SELX|Q~2, MultiCycleProc, 1
instance = comp, \HLMUX|SEL_MAIN|GEN_ONE_BIT_SELECT:1:SELX|Q~3\, HLMUX|SEL_MAIN|\GEN_ONE_BIT_SELECT:1:SELX|Q~3, MultiCycleProc, 1
instance = comp, \HLMUX|SEL_MAIN|GEN_ONE_BIT_SELECT:2:SELX|Q~0\, HLMUX|SEL_MAIN|\GEN_ONE_BIT_SELECT:2:SELX|Q~0, MultiCycleProc, 1
instance = comp, \HLMUX|SEL_MAIN|GEN_ONE_BIT_SELECT:2:SELX|Q~1\, HLMUX|SEL_MAIN|\GEN_ONE_BIT_SELECT:2:SELX|Q~1, MultiCycleProc, 1
instance = comp, \HLMUX|SEL_MAIN|GEN_ONE_BIT_SELECT:2:SELX|Q~2\, HLMUX|SEL_MAIN|\GEN_ONE_BIT_SELECT:2:SELX|Q~2, MultiCycleProc, 1
instance = comp, \HLMUX|SEL_MAIN|GEN_ONE_BIT_SELECT:2:SELX|Q~3\, HLMUX|SEL_MAIN|\GEN_ONE_BIT_SELECT:2:SELX|Q~3, MultiCycleProc, 1
instance = comp, \HLMUX|SEL_MAIN|GEN_ONE_BIT_SELECT:3:SELX|Q~1\, HLMUX|SEL_MAIN|\GEN_ONE_BIT_SELECT:3:SELX|Q~1, MultiCycleProc, 1
instance = comp, \HLMUX|SEL_MAIN|GEN_ONE_BIT_SELECT:3:SELX|Q~2\, HLMUX|SEL_MAIN|\GEN_ONE_BIT_SELECT:3:SELX|Q~2, MultiCycleProc, 1
instance = comp, \HLMUX|SEL_MAIN|GEN_ONE_BIT_SELECT:3:SELX|Q~0\, HLMUX|SEL_MAIN|\GEN_ONE_BIT_SELECT:3:SELX|Q~0, MultiCycleProc, 1
instance = comp, \HLMUX|SEL_MAIN|GEN_ONE_BIT_SELECT:3:SELX|Q~3\, HLMUX|SEL_MAIN|\GEN_ONE_BIT_SELECT:3:SELX|Q~3, MultiCycleProc, 1
instance = comp, \HLMUX|SEL_MAIN|GEN_ONE_BIT_SELECT:4:SELX|Q~0\, HLMUX|SEL_MAIN|\GEN_ONE_BIT_SELECT:4:SELX|Q~0, MultiCycleProc, 1
instance = comp, \HLMUX|SEL_MAIN|GEN_ONE_BIT_SELECT:4:SELX|Q~1\, HLMUX|SEL_MAIN|\GEN_ONE_BIT_SELECT:4:SELX|Q~1, MultiCycleProc, 1
instance = comp, \HLMUX|SEL_MAIN|GEN_ONE_BIT_SELECT:4:SELX|Q~2\, HLMUX|SEL_MAIN|\GEN_ONE_BIT_SELECT:4:SELX|Q~2, MultiCycleProc, 1
instance = comp, \HLMUX|SEL_MAIN|GEN_ONE_BIT_SELECT:4:SELX|Q~3\, HLMUX|SEL_MAIN|\GEN_ONE_BIT_SELECT:4:SELX|Q~3, MultiCycleProc, 1
instance = comp, \HLMUX|SEL_MAIN|GEN_ONE_BIT_SELECT:5:SELX|Q~0\, HLMUX|SEL_MAIN|\GEN_ONE_BIT_SELECT:5:SELX|Q~0, MultiCycleProc, 1
instance = comp, \HLMUX|SEL_MAIN|GEN_ONE_BIT_SELECT:5:SELX|Q~1\, HLMUX|SEL_MAIN|\GEN_ONE_BIT_SELECT:5:SELX|Q~1, MultiCycleProc, 1
instance = comp, \HLMUX|SEL_MAIN|GEN_ONE_BIT_SELECT:5:SELX|Q~2\, HLMUX|SEL_MAIN|\GEN_ONE_BIT_SELECT:5:SELX|Q~2, MultiCycleProc, 1
instance = comp, \HLMUX|SEL_MAIN|GEN_ONE_BIT_SELECT:5:SELX|Q~3\, HLMUX|SEL_MAIN|\GEN_ONE_BIT_SELECT:5:SELX|Q~3, MultiCycleProc, 1
instance = comp, \HLMUX|SEL_MAIN|GEN_ONE_BIT_SELECT:6:SELX|Q~1\, HLMUX|SEL_MAIN|\GEN_ONE_BIT_SELECT:6:SELX|Q~1, MultiCycleProc, 1
instance = comp, \HLMUX|SEL_MAIN|GEN_ONE_BIT_SELECT:6:SELX|Q~2\, HLMUX|SEL_MAIN|\GEN_ONE_BIT_SELECT:6:SELX|Q~2, MultiCycleProc, 1
instance = comp, \HLMUX|SEL_MAIN|GEN_ONE_BIT_SELECT:6:SELX|Q~0\, HLMUX|SEL_MAIN|\GEN_ONE_BIT_SELECT:6:SELX|Q~0, MultiCycleProc, 1
instance = comp, \HLMUX|SEL_MAIN|GEN_ONE_BIT_SELECT:6:SELX|Q~3\, HLMUX|SEL_MAIN|\GEN_ONE_BIT_SELECT:6:SELX|Q~3, MultiCycleProc, 1
instance = comp, \HLMUX|SEL1234|SEL_MAIN|GEN_ONE_BIT_SELECT:7:SELX|Q~0\, HLMUX|SEL1234|SEL_MAIN|\GEN_ONE_BIT_SELECT:7:SELX|Q~0, MultiCycleProc, 1
instance = comp, \HLMUX|SEL1234|SEL_MAIN|GEN_ONE_BIT_SELECT:7:SELX|Q~1\, HLMUX|SEL1234|SEL_MAIN|\GEN_ONE_BIT_SELECT:7:SELX|Q~1, MultiCycleProc, 1
instance = comp, \HLMUX|SEL_MAIN|GEN_ONE_BIT_SELECT:7:SELX|Q~1\, HLMUX|SEL_MAIN|\GEN_ONE_BIT_SELECT:7:SELX|Q~1, MultiCycleProc, 1
instance = comp, \MAINALU|ZERO~2\, MAINALU|ZERO~2, MultiCycleProc, 1
