#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue Jul 05 22:28:19 2016
# Process ID: 9876
# Current directory: C:/Users/Asus/Desktop/MicroZed/ZedBoard
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9744 C:\Users\Asus\Desktop\MicroZed\ZedBoard\ZedBoard.xpr
# Log file: C:/Users/Asus/Desktop/MicroZed/ZedBoard/vivado.log
# Journal file: C:/Users/Asus/Desktop/MicroZed/ZedBoard\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Asus/Desktop/MicroZed/ZedBoard/ZedBoard.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Asus/ZedBoard' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:47 ; elapsed = 00:00:37 . Memory (MB): peak = 788.621 ; gain = 151.215
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse {{C:/Users/Asus/Downloads/Z7010 or Z7020 MicroZed with MBCC-BRK-PCB-A_v2.xdc}}
open_bd_design {C:/Users/Asus/Desktop/MicroZed/ZedBoard/ZedBoard.srcs/sources_1/bd/System/System.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Successfully read diagram <System> from BD file <C:/Users/Asus/Desktop/MicroZed/ZedBoard/ZedBoard.srcs/sources_1/bd/System/System.bd>
open_bd_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 810.109 ; gain = 2.348
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:board  [get_bd_intf_pins axi_gpio_0/GPIO]
INFO: [board_rule 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 gpio_rtl
INFO: [board_rule 100-100] connect_bd_intf_net /gpio_rtl /axi_gpio_0/GPIO
WARNING: [board_rule 100-100] Board automation did not generate location constraint for /axi_gpio_0/GPIO. Users may need to specify the location constraint manually.
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See C:/Users/Asus/Desktop/MicroZed/ZedBoard/vivado_pid9876.debug)
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
connect_bd_net [get_bd_pins axi_gpio_0/s_axi_aclk] [get_bd_pins axi_gpio_0/s_axi_araddr]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_0/s_axi_araddr is being overridden by the user. This pin will not be connected as a part of interface connection S_AXI
connect_bd_net [get_bd_pins axi_gpio_0/s_axi_aclk] [get_bd_pins axi_gpio_0/s_axi_wvalid]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_0/s_axi_wvalid is being overridden by the user. This pin will not be connected as a part of interface connection S_AXI
connect_bd_net [get_bd_pins axi_gpio_0/s_axi_aclk] [get_bd_pins axi_gpio_0/s_axi_wstrb]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_0/s_axi_wstrb is being overridden by the user. This pin will not be connected as a part of interface connection S_AXI
connect_bd_net [get_bd_pins axi_gpio_0/s_axi_aclk] [get_bd_pins axi_gpio_0/s_axi_wready]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_0/s_axi_wready is being overridden by the user. This pin will not be connected as a part of interface connection S_AXI
connect_bd_net [get_bd_pins axi_gpio_0/s_axi_wready] [get_bd_pins axi_gpio_0/s_axi_wdata]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_0/s_axi_wdata is being overridden by the user. This pin will not be connected as a part of interface connection S_AXI
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jul 05 23:02:49 2016...
