
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035735                       # Number of seconds simulated
sim_ticks                                 35734742859                       # Number of ticks simulated
final_tick                               565299122796                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 271708                       # Simulator instruction rate (inst/s)
host_op_rate                                   349637                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2240906                       # Simulator tick rate (ticks/s)
host_mem_usage                               16920312                       # Number of bytes of host memory used
host_seconds                                 15946.56                       # Real time elapsed on the host
sim_insts                                  4332813398                       # Number of instructions simulated
sim_ops                                    5575500219                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2673408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2362368                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1004544                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1705856                       # Number of bytes read from this memory
system.physmem.bytes_read::total              7753216                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7040                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2548096                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2548096                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        20886                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        18456                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         7848                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        13327                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 60572                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           19907                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                19907                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        35819                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     74812571                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        53729                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     66108437                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        60893                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     28111130                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        46565                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     47736624                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               216965770                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        35819                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        53729                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        60893                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        46565                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             197007                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          71305844                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               71305844                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          71305844                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        35819                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     74812571                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        53729                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     66108437                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        60893                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     28111130                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        46565                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     47736624                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              288271614                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85694828                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30984524                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25414080                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2015540                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13222129                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12099032                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3164113                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87314                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32031081                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170142914                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30984524                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15263145                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36582665                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10807970                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6830239                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15671914                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       807394                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84203737                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.483581                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.331812                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47621072     56.55%     56.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3648727      4.33%     60.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3199418      3.80%     64.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3440801      4.09%     68.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3021470      3.59%     72.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1581947      1.88%     74.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1029816      1.22%     75.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2701581      3.21%     78.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17958905     21.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84203737                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.361568                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.985451                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33690341                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6416402                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34799622                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       544059                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8753304                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5077448                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6662                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201833829                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51019                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8753304                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35356289                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2866862                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       861024                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33648554                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2717696                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195008695                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        13279                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1695476                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       750104                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          178                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    270790525                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    909396892                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    909396892                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102531261                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34002                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17980                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7231534                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19255470                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10024757                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       243373                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3364734                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183902911                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33988                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147796278                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       281235                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     60965186                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186354197                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1944                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84203737                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.755222                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.907690                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29972753     35.60%     35.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17807593     21.15%     56.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12050761     14.31%     71.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7637060      9.07%     80.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7522057      8.93%     89.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4440251      5.27%     94.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3379112      4.01%     98.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       741372      0.88%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       652778      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84203737                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1083397     70.25%     70.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            40      0.00%     70.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        201558     13.07%     83.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       257300     16.68%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121594610     82.27%     82.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2014504      1.36%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15750137     10.66%     94.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8421005      5.70%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147796278                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.724681                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1542295                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010435                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381619819                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    244903135                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143644923                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149338573                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       264051                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7043341                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          467                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1077                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2283084                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          577                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8753304                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2093676                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       165230                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183936899                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       316380                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19255470                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10024757                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17966                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        120630                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         7973                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1077                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1233642                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1126478                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2360120                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145213299                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14801688                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2582975                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22986632                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20585320                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8184944                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.694540                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143791901                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143644923                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93726733                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261757464                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.676238                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358067                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61518128                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2041023                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75450433                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.622548                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.170117                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30140678     39.95%     39.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20447473     27.10%     67.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8369163     11.09%     78.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4293325      5.69%     83.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3694403      4.90%     88.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1819000      2.41%     91.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1998801      2.65%     93.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1009992      1.34%     95.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3677598      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75450433                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3677598                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255712883                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376641579                       # The number of ROB writes
system.switch_cpus0.timesIdled                  43762                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1491091                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.856948                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.856948                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.166932                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.166932                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655666518                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197040080                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189261065                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85694828                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31095243                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     27194104                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1965317                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15618039                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        14968499                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2233444                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        62205                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     36672773                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             173045329                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31095243                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     17201943                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35627604                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9651758                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4324210                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         18077858                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       778299                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84299848                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.362625                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.170016                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48672244     57.74%     57.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1764793      2.09%     59.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3235483      3.84%     63.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3026979      3.59%     67.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         4996557      5.93%     73.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5192969      6.16%     79.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1230368      1.46%     80.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          924688      1.10%     81.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15255767     18.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84299848                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.362860                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.019321                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        37836235                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4176838                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34480055                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       137137                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7669582                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3375855                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5665                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     193575206                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1389                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7669582                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        39425437                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1499499                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       465446                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33016416                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2223467                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     188499414                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           23                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        752876                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       910658                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    250191312                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    857984895                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    857984895                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    163049532                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        87141753                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        22201                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10859                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5920784                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     29053954                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6301079                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       105553                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2107433                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         178441057                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21696                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150694709                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       200309                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     53351265                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    146588354                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84299848                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.787604                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.839720                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29152490     34.58%     34.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15749006     18.68%     53.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13739064     16.30%     69.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8388693      9.95%     79.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8790646     10.43%     89.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5181623      6.15%     96.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2275428      2.70%     98.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       604955      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       417943      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84299848                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         591158     66.27%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        190612     21.37%     87.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       110273     12.36%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118166283     78.41%     78.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1185764      0.79%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10840      0.01%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     25979327     17.24%     96.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5352495      3.55%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150694709                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.758504                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             892043                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005920                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    386781615                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    231814481                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145804344                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151586752                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       368388                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8272483                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1061                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          464                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1540690                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7669582                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         823556                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        68189                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    178462757                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       208299                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     29053954                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6301079                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10858                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         33921                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          253                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          464                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1049765                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1154867                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2204632                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147896172                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     24975461                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2798534                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            30197755                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22358504                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5222294                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.725847                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             145966153                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            145804344                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         89570281                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        218486347                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.701437                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.409958                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    109579917                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124451619                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     54011866                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21676                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1970532                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76630266                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.624053                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.320909                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     35250297     46.00%     46.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16235214     21.19%     67.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9089667     11.86%     79.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3073419      4.01%     83.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2948785      3.85%     86.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1229906      1.60%     88.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3297956      4.30%     92.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       955768      1.25%     94.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4549254      5.94%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76630266                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    109579917                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124451619                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25541859                       # Number of memory references committed
system.switch_cpus1.commit.loads             20781471                       # Number of loads committed
system.switch_cpus1.commit.membars              10838                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19491877                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108630253                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1679714                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4549254                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           250544497                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          364602832                       # The number of ROB writes
system.switch_cpus1.timesIdled                  35529                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1394980                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          109579917                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124451619                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    109579917                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.782030                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.782030                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.278723                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.278723                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       684254175                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      191052298                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      199625379                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21676                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                85694828                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        32170015                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26247702                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2148620                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13639989                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12675579                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3327867                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        94455                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     33338691                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             174761139                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           32170015                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     16003446                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             37886046                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11202610                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5103810                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         16234609                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       833235                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     85364807                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.531432                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.336847                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        47478761     55.62%     55.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3112764      3.65%     59.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4645903      5.44%     64.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3231618      3.79%     68.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2255726      2.64%     71.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2204423      2.58%     73.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1339467      1.57%     75.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2855239      3.34%     78.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18240906     21.37%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     85364807                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.375402                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.039343                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        34283642                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5338749                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         36178335                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       528108                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9035967                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5417993                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          318                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     209317150                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1665                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9035967                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        36204665                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         516513                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2046375                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         34746273                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2815009                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     203099275                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents       1174538                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       956835                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    284920318                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    945399132                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    945399132                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    175395027                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       109525280                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36552                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17486                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8353791                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18619002                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9526906                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       114192                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3080896                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         189268279                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34908                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        151214818                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       300727                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     63081226                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    193000355                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           60                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     85364807                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.771395                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.915412                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     30600361     35.85%     35.85% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     16974354     19.88%     55.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12456834     14.59%     70.32% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8184603      9.59%     79.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8209258      9.62%     89.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3960538      4.64%     94.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3520216      4.12%     98.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       657175      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       801468      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     85364807                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         823909     71.23%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        163326     14.12%     85.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       169427     14.65%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    126495472     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1909322      1.26%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17423      0.01%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14862497      9.83%     94.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7930104      5.24%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     151214818                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.764573                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1156662                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007649                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    389251832                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    252384811                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    147030856                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     152371480                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       474523                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7222108                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         6552                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          399                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2279558                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9035967                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         273690                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        50226                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    189303189                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       657814                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18619002                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9526906                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17484                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         42223                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          399                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1308940                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1168854                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2477794                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    148435069                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13888805                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2779749                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21628835                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21094629                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7740030                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.732136                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             147093792                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            147030856                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         95260296                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        270652348                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.715749                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351966                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101979233                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    125703691                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     63599746                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34848                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2165823                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     76328840                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.646870                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.173622                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29277614     38.36%     38.36% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21820694     28.59%     66.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8242505     10.80%     77.74% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4617546      6.05%     83.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3916094      5.13%     88.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1752219      2.30%     91.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1677534      2.20%     93.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1142398      1.50%     94.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3882236      5.09%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     76328840                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101979233                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     125703691                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18644242                       # Number of memory references committed
system.switch_cpus2.commit.loads             11396894                       # Number of loads committed
system.switch_cpus2.commit.membars              17424                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18238197                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        113165708                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2599891                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3882236                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           261750041                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          387648551                       # The number of ROB writes
system.switch_cpus2.timesIdled                  18575                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 330021                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101979233                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            125703691                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101979233                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.840316                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.840316                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.190028                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.190028                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       666654377                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      204554273                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      192378668                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34848                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                85694828                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        31144559                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     25345373                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2081618                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13264013                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12280716                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3207950                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        92125                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     34441252                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             170085524                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           31144559                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     15488666                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             35746287                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       10677930                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5509327                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         16836099                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       836679                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     84257886                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.486412                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.297914                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        48511599     57.58%     57.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1931061      2.29%     59.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2516082      2.99%     62.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3788018      4.50%     67.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3681909      4.37%     71.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2792506      3.31%     75.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1660582      1.97%     77.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2490162      2.96%     79.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        16885967     20.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     84257886                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.363436                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.984782                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        35579533                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5390499                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         34458391                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       268712                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       8560750                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5275538                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          260                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     203497020                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1344                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       8560750                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        37465105                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1060926                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1582958                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         32797762                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2790379                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     197573414                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          941                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1208909                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       874585                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents            7                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    275283002                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    920155166                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    920155166                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    171197736                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       104085230                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        41996                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        23758                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          7875512                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18319664                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9707585                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       187787                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3190710                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         183634549                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        39899                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        147936182                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       274475                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     59699531                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    181537401                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6475                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     84257886                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.755755                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.896904                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     29301160     34.78%     34.78% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     18521029     21.98%     56.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11959146     14.19%     70.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8145381      9.67%     80.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7624825      9.05%     89.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4065981      4.83%     94.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2997472      3.56%     98.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       896455      1.06%     99.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       746437      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     84257886                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         728113     69.16%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             4      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        150187     14.27%     83.43% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       174449     16.57%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    123099139     83.21%     83.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2089563      1.41%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16712      0.01%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14605854      9.87%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8124914      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     147936182                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.726314                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1052753                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007116                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    381457474                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    243374797                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    143782627                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     148988935                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       501083                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7022560                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         2181                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          854                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2466579                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           45                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       8560750                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         627504                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        98933                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    183674453                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1257831                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18319664                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9707585                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        23187                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         74889                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          854                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1275131                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1171543                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2446674                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    145103320                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13748619                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2832858                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            21693708                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20324466                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7945089                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.693256                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             143821025                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            143782627                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         92381274                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        259430550                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.677845                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356093                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    100261651                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    123225824                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     60448879                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        33424                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2116045                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     75697136                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.627880                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.151965                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     29207249     38.58%     38.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     21745332     28.73%     67.31% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8008085     10.58%     77.89% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4582238      6.05%     83.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3828164      5.06%     89.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1887351      2.49%     91.49% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1869917      2.47%     93.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       801705      1.06%     95.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3767095      4.98%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     75697136                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    100261651                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     123225824                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18538107                       # Number of memory references committed
system.switch_cpus3.commit.loads             11297101                       # Number of loads committed
system.switch_cpus3.commit.membars              16712                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17673481                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        111071335                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2514323                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3767095                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           255604744                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          375914645                       # The number of ROB writes
system.switch_cpus3.timesIdled                  35281                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1436942                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          100261651                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            123225824                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    100261651                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.854712                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.854712                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.169985                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.169985                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       652982955                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      198588378                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      187944222                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         33424                       # number of misc regfile writes
system.l2.replacements                          60576                       # number of replacements
system.l2.tagsinuse                      16383.989296                       # Cycle average of tags in use
system.l2.total_refs                           958066                       # Total number of references to valid blocks.
system.l2.sampled_refs                          76960                       # Sample count of references to valid blocks.
system.l2.avg_refs                          12.448883                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            95.908465                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      2.666430                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   4153.126675                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      3.407560                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   3572.617748                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      3.377386                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1512.918355                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      2.907547                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   2657.715730                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1482.002519                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            978.355675                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            720.827214                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           1198.157993                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.005854                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000163                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.253487                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000208                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.218055                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000206                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.092341                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000177                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.162214                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.090454                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.059714                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.043996                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.073130                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        74653                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        35650                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        25811                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        39039                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  175153                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            54480                       # number of Writeback hits
system.l2.Writeback_hits::total                 54480                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        74653                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        35650                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        25811                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        39039                       # number of demand (read+write) hits
system.l2.demand_hits::total                   175153                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        74653                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        35650                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        25811                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        39039                       # number of overall hits
system.l2.overall_hits::total                  175153                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        20886                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        18456                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         7848                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        13325                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 60570                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   2                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        20886                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        18456                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         7848                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        13327                       # number of demand (read+write) misses
system.l2.demand_misses::total                  60572                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        20886                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        18456                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         7848                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        13327                       # number of overall misses
system.l2.overall_misses::total                 60572                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       447854                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1159618867                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       744258                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    994072993                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       861842                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    434138774                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       534691                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    711612463                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      3302031742                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data       118837                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        118837                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       447854                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1159618867                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       744258                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    994072993                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       861842                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    434138774                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       534691                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    711731300                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3302150579                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       447854                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1159618867                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       744258                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    994072993                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       861842                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    434138774                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       534691                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    711731300                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3302150579                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95539                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        54106                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           17                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        33659                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        52364                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              235723                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        54480                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             54480                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 2                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95539                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        54106                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           17                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        33659                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        52366                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               235725                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95539                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        54106                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           17                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        33659                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        52366                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              235725                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.218612                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.341108                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.233162                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.254469                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.256954                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.218612                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.341108                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.233162                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.254497                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.256960                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.218612                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.341108                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.233162                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.254497                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.256960                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 44785.400000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 55521.347649                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 49617.200000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 53861.778988                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 50696.588235                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 55318.396279                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 41130.076923                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 53404.312420                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54515.960740                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 59418.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 59418.500000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 44785.400000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 55521.347649                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 49617.200000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 53861.778988                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 50696.588235                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 55318.396279                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 41130.076923                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 53405.214977                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54516.122614                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 44785.400000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 55521.347649                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 49617.200000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 53861.778988                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 50696.588235                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 55318.396279                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 41130.076923                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 53405.214977                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54516.122614                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                19907                       # number of writebacks
system.l2.writebacks::total                     19907                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        20886                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        18456                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         7848                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        13325                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            60570                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              2                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        20886                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        18456                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         7848                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        13327                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             60572                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        20886                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        18456                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         7848                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        13327                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            60572                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       389914                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1039887942                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       657731                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    887217636                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       766048                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    388794441                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       459625                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    634111084                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2952284421                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       107839                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       107839                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       389914                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1039887942                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       657731                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    887217636                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       766048                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    388794441                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       459625                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    634218923                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2952392260                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       389914                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1039887942                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       657731                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    887217636                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       766048                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    388794441                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       459625                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    634218923                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2952392260                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.218612                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.341108                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.233162                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.254469                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.256954                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.218612                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.341108                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.233162                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.254497                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.256960                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.218612                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.341108                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.233162                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.254497                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.256960                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 38991.400000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 49788.755243                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 43848.733333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 48072.043563                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 45061.647059                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 49540.576070                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 35355.769231                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 47588.073846                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 48741.694255                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 53919.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 53919.500000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 38991.400000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 49788.755243                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 43848.733333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 48072.043563                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 45061.647059                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 49540.576070                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 35355.769231                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 47589.024011                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 48741.865218                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 38991.400000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 49788.755243                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 43848.733333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 48072.043563                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 45061.647059                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 49540.576070                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 35355.769231                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 47589.024011                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 48741.865218                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.997557                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015679564                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846690.116364                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.997557                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016022                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881406                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15671903                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15671903                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15671903                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15671903                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15671903                       # number of overall hits
system.cpu0.icache.overall_hits::total       15671903                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       546293                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       546293                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       546293                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       546293                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       546293                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       546293                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15671914                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15671914                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15671914                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15671914                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15671914                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15671914                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst        49663                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total        49663                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst        49663                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total        49663                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst        49663                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total        49663                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       457854                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       457854                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       457854                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       457854                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       457854                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       457854                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 45785.400000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 45785.400000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 45785.400000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 45785.400000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 45785.400000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 45785.400000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95539                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191900190                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95795                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2003.238060                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.479381                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.520619                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915935                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084065                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11635729                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11635729                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709470                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709470                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17147                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17147                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19345199                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19345199                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19345199                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19345199                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       357509                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       357509                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           55                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           55                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       357564                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        357564                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       357564                       # number of overall misses
system.cpu0.dcache.overall_misses::total       357564                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  11215355153                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  11215355153                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2355956                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2355956                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  11217711109                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  11217711109                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  11217711109                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  11217711109                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11993238                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11993238                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17147                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17147                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19702763                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19702763                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19702763                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19702763                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029809                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029809                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000007                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000007                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018148                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018148                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018148                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018148                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 31370.833050                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31370.833050                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 42835.563636                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 42835.563636                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 31372.596539                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31372.596539                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 31372.596539                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31372.596539                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        15921                       # number of writebacks
system.cpu0.dcache.writebacks::total            15921                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       261970                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       261970                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           55                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           55                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       262025                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       262025                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       262025                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       262025                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95539                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95539                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95539                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95539                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95539                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95539                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1866468214                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1866468214                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1866468214                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1866468214                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1866468214                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1866468214                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007966                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007966                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004849                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004849                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004849                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004849                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 19536.191649                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 19536.191649                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 19536.191649                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19536.191649                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 19536.191649                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19536.191649                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.993938                       # Cycle average of tags in use
system.cpu1.icache.total_refs               929543832                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1715025.520295                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.993938                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024029                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868580                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     18077842                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18077842                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     18077842                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18077842                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     18077842                       # number of overall hits
system.cpu1.icache.overall_hits::total       18077842                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       851994                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       851994                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       851994                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       851994                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       851994                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       851994                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     18077858                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18077858                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     18077858                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18077858                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     18077858                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18077858                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 53249.625000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 53249.625000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 53249.625000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 53249.625000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 53249.625000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 53249.625000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       768952                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       768952                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       768952                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       768952                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       768952                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       768952                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 51263.466667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 51263.466667                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 51263.466667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 51263.466667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 51263.466667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 51263.466667                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 54106                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               232401769                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 54362                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4275.077609                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.778241                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.221759                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.831165                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.168835                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22672182                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22672182                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4738690                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4738690                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10855                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10855                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10838                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10838                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     27410872                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27410872                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     27410872                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27410872                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       182180                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       182180                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       182180                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        182180                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       182180                       # number of overall misses
system.cpu1.dcache.overall_misses::total       182180                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   7990000051                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   7990000051                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   7990000051                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   7990000051                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   7990000051                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   7990000051                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     22854362                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22854362                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4738690                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4738690                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10855                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10855                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10838                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10838                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27593052                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27593052                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27593052                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27593052                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007971                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007971                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006602                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006602                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006602                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006602                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 43857.723411                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 43857.723411                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 43857.723411                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 43857.723411                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 43857.723411                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 43857.723411                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9128                       # number of writebacks
system.cpu1.dcache.writebacks::total             9128                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       128074                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       128074                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       128074                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       128074                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       128074                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       128074                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        54106                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        54106                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        54106                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        54106                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        54106                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        54106                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1326349571                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1326349571                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1326349571                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1326349571                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1326349571                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1326349571                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002367                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002367                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001961                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001961                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001961                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001961                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 24513.909197                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 24513.909197                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 24513.909197                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 24513.909197                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 24513.909197                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 24513.909197                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.014644                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1022585155                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2208607.246220                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    16.014644                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025664                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740408                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16234590                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16234590                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16234590                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16234590                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16234590                       # number of overall hits
system.cpu2.icache.overall_hits::total       16234590                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1064290                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1064290                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1064290                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1064290                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1064290                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1064290                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16234609                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16234609                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16234609                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16234609                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16234609                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16234609                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 56015.263158                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 56015.263158                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 56015.263158                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 56015.263158                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 56015.263158                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 56015.263158                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       910137                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       910137                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       910137                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       910137                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       910137                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       910137                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 53537.470588                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 53537.470588                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 53537.470588                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 53537.470588                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 53537.470588                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 53537.470588                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 33659                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               164958532                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 33915                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4863.881232                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.019772                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.980228                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902421                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097579                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10570447                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10570447                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7212501                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7212501                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17458                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17458                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17424                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17424                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17782948                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17782948                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17782948                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17782948                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        69219                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        69219                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        69219                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         69219                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        69219                       # number of overall misses
system.cpu2.dcache.overall_misses::total        69219                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   2110287646                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2110287646                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2110287646                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2110287646                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2110287646                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2110287646                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10639666                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10639666                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7212501                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7212501                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17458                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17458                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17424                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17424                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17852167                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17852167                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17852167                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17852167                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006506                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006506                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003877                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003877                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003877                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003877                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 30487.115474                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 30487.115474                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 30487.115474                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 30487.115474                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 30487.115474                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 30487.115474                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         7622                       # number of writebacks
system.cpu2.dcache.writebacks::total             7622                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        35560                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        35560                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        35560                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        35560                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        35560                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        35560                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        33659                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        33659                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        33659                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        33659                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        33659                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        33659                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    674502202                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    674502202                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    674502202                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    674502202                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    674502202                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    674502202                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003164                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003164                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001885                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001885                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001885                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001885                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 20039.282272                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 20039.282272                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 20039.282272                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 20039.282272                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 20039.282272                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 20039.282272                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.996900                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1020059504                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2056571.580645                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.996900                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020828                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     16836083                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       16836083                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     16836083                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        16836083                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     16836083                       # number of overall hits
system.cpu3.icache.overall_hits::total       16836083                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.cpu3.icache.overall_misses::total           16                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst       729024                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       729024                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst       729024                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       729024                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst       729024                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       729024                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     16836099                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     16836099                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     16836099                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     16836099                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     16836099                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     16836099                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst        45564                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total        45564                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst        45564                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total        45564                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst        45564                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total        45564                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       560177                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       560177                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       560177                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       560177                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       560177                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       560177                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 43090.538462                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 43090.538462                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 43090.538462                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 43090.538462                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 43090.538462                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 43090.538462                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 52366                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               174166688                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 52622                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3309.769450                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.224124                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.775876                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911032                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088968                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10459451                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10459451                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7203654                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7203654                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17710                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17710                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16712                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16712                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17663105                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17663105                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17663105                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17663105                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       134591                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       134591                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         2918                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2918                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       137509                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        137509                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       137509                       # number of overall misses
system.cpu3.dcache.overall_misses::total       137509                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   5174517887                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   5174517887                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    169719465                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    169719465                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   5344237352                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   5344237352                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   5344237352                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   5344237352                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10594042                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10594042                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7206572                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7206572                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17710                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17710                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16712                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16712                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17800614                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17800614                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17800614                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17800614                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012704                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012704                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000405                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000405                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007725                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007725                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007725                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007725                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 38446.239994                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 38446.239994                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 58162.942084                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 58162.942084                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 38864.636875                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 38864.636875                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 38864.636875                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 38864.636875                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       164848                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              6                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 27474.666667                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        21809                       # number of writebacks
system.cpu3.dcache.writebacks::total            21809                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        82227                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        82227                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         2916                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         2916                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        85143                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        85143                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        85143                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        85143                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        52364                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        52364                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            2                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        52366                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        52366                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        52366                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        52366                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   1097178061                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1097178061                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       120837                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       120837                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   1097298898                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1097298898                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   1097298898                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1097298898                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004943                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004943                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002942                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002942                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002942                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002942                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 20952.907742                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 20952.907742                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 60418.500000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 60418.500000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 20954.415040                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 20954.415040                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 20954.415040                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 20954.415040                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
