// Seed: 1761213470
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  bit id_4;
  logic [-1 : 1] id_5 = id_1;
  always_latch id_4 <= -1'b0;
  always id_4 <= id_4;
endmodule
module module_1 #(
    parameter id_3 = 32'd87,
    parameter id_8 = 32'd15
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10
);
  inout wire id_10;
  input wire id_9;
  inout wire _id_8;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_10
  );
  input wire id_7;
  output supply0 id_6;
  output wire id_5;
  output wire id_4;
  input wire _id_3;
  inout wire id_2;
  input wire id_1;
  logic [7:0] id_11;
  always id_11[id_3] = 1'b0;
  assign id_5 = id_1;
  parameter id_12 = 1;
  assign id_6 = 1'b0;
  wire id_13;
  wire id_14, id_15;
  wire [-1 : id_8] id_16;
endmodule
