<profile>
    <ReportVersion>
        <Version>2024.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg484-1</Part>
        <TopModelName>AES_ECB_encrypt</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>6.822</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>762</Best-caseLatency>
            <Average-caseLatency>762</Average-caseLatency>
            <Worst-caseLatency>762</Worst-caseLatency>
            <Best-caseRealTimeLatency>7.620 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>7.620 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>7.620 us</Worst-caseRealTimeLatency>
            <Interval-min>763</Interval-min>
            <Interval-max>763</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>../../tiny-AES-c-mod/aes.c:470</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>1</BRAM_18K>
            <FF>353</FF>
            <LUT>8221</LUT>
            <DSP>0</DSP>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>AES_ECB_encrypt</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>AES_ECB_encrypt</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>AES_ECB_encrypt</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>AES_ECB_encrypt</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>AES_ECB_encrypt</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>AES_ECB_encrypt</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ctx</name>
            <Object>ctx</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1536</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>buf_r_address0</name>
            <Object>buf_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>buf_r_ce0</name>
            <Object>buf_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>buf_r_we0</name>
            <Object>buf_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>buf_r_d0</name>
            <Object>buf_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>buf_r_q0</name>
            <Object>buf_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>buf_r_address1</name>
            <Object>buf_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>buf_r_ce1</name>
            <Object>buf_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>buf_r_we1</name>
            <Object>buf_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>buf_r_d1</name>
            <Object>buf_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>buf_r_q1</name>
            <Object>buf_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>AES_ECB_encrypt</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_Cipher_fu_34</InstName>
                    <ModuleName>Cipher</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>34</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2_fu_203</InstName>
                            <ModuleName>Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>203</ID>
                            <BindInstances>icmp_ln240_fu_101_p2 add_ln240_3_fu_107_p2 add_ln240_fu_124_p2 icmp_ln242_fu_130_p2 select_ln239_fu_136_p3 select_ln240_fu_144_p3 add_ln244_fu_186_p2 lshr_ln244_fu_209_p2 xor_ln244_fu_218_p2 add_ln242_fu_160_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2_fu_211</InstName>
                            <ModuleName>Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>211</ID>
                            <BindInstances>icmp_ln254_fu_105_p2 add_ln254_2_fu_111_p2 add_ln254_fu_128_p2 icmp_ln256_fu_134_p2 select_ln253_fu_140_p3 select_ln254_fu_152_p3 add_ln258_fu_172_p2 add_ln256_fu_183_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Cipher_Pipeline_VITIS_LOOP_304_1_fu_219</InstName>
                            <ModuleName>Cipher_Pipeline_VITIS_LOOP_304_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>219</ID>
                            <BindInstances>icmp_ln304_fu_105_p2 add_ln304_fu_111_p2 Tm_fu_176_p2 xor_ln307_1_fu_180_p2 Tmp_fu_186_p2 select_ln308_fu_206_p3 xor_ln308_fu_214_p2 xor_ln308_1_fu_219_p2 xor_ln308_2_fu_225_p2 Tm_1_fu_231_p2 select_ln309_fu_250_p3 xor_ln309_fu_258_p2 xor_ln309_1_fu_263_p2 xor_ln309_2_fu_269_p2 Tm_2_fu_275_p2 select_ln310_fu_295_p3 xor_ln310_fu_303_p2 xor_ln310_1_fu_309_p2 xor_ln310_2_fu_315_p2 Tm_3_fu_322_p2 select_ln311_fu_341_p3 xor_ln311_fu_349_p2 xor_ln311_1_fu_355_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22_fu_225</InstName>
                            <ModuleName>Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>225</ID>
                            <BindInstances>icmp_ln240_fu_111_p2 add_ln240_fu_117_p2 add_ln240_2_fu_134_p2 icmp_ln242_fu_140_p2 select_ln239_fu_146_p3 select_ln240_fu_154_p3 add_ln244_fu_196_p2 lshr_ln244_fu_220_p2 xor_ln244_fu_229_p2 add_ln242_fu_170_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_23_fu_233</InstName>
                            <ModuleName>Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_23</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>233</ID>
                            <BindInstances>icmp_ln254_fu_105_p2 add_ln254_fu_111_p2 add_ln254_1_fu_128_p2 icmp_ln256_fu_134_p2 select_ln253_fu_140_p3 select_ln254_fu_152_p3 add_ln258_fu_172_p2 add_ln256_fu_183_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_24_fu_241</InstName>
                            <ModuleName>Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_24</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>241</ID>
                            <BindInstances>icmp_ln240_fu_103_p2 add_ln240_fu_109_p2 add_ln240_1_fu_126_p2 icmp_ln242_fu_132_p2 select_ln239_fu_138_p3 select_ln240_fu_146_p3 add_ln244_fu_188_p2 lshr_ln244_fu_223_p2 xor_ln244_fu_232_p2 add_ln242_fu_162_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>icmp_ln428_fu_321_p2 add_ln424_fu_327_p2 sbox_U</BindInstances>
                </Instance>
            </InstancesList>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2</Name>
            <Loops>
                <VITIS_LOOP_240_1_VITIS_LOOP_242_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.944</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>20</Best-caseLatency>
                    <Average-caseLatency>20</Average-caseLatency>
                    <Worst-caseLatency>20</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.200 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.200 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.200 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_240_1_VITIS_LOOP_242_2>
                        <Name>VITIS_LOOP_240_1_VITIS_LOOP_242_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>18</Latency>
                        <AbsoluteTimeLatency>0.180 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_240_1_VITIS_LOOP_242_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../../tiny-AES-c-mod/aes.c:239~../../tiny-AES-c-mod/aes.c:418</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_240_1_VITIS_LOOP_242_2>
                            <Name>VITIS_LOOP_240_1_VITIS_LOOP_242_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../../tiny-AES-c-mod/aes.c:240~../../tiny-AES-c-mod/aes.c:418</SourceLocation>
                        </VITIS_LOOP_240_1_VITIS_LOOP_242_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>37</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2316</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_240_1_VITIS_LOOP_242_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln240_fu_101_p2" SOURCE="../../tiny-AES-c-mod/aes.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln240" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_240_1_VITIS_LOOP_242_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln240_3_fu_107_p2" SOURCE="../../tiny-AES-c-mod/aes.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln240_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_240_1_VITIS_LOOP_242_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln240_fu_124_p2" SOURCE="../../tiny-AES-c-mod/aes.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln240" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_240_1_VITIS_LOOP_242_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln242_fu_130_p2" SOURCE="../../tiny-AES-c-mod/aes.c:242" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln242" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_240_1_VITIS_LOOP_242_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln239_fu_136_p3" SOURCE="../../tiny-AES-c-mod/aes.c:239" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln239" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_240_1_VITIS_LOOP_242_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln240_fu_144_p3" SOURCE="../../tiny-AES-c-mod/aes.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln240" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_240_1_VITIS_LOOP_242_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln244_fu_186_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln244" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_240_1_VITIS_LOOP_242_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln244_fu_209_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln244" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_240_1_VITIS_LOOP_242_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln244_fu_218_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln244" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_240_1_VITIS_LOOP_242_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_fu_160_p2" SOURCE="../../tiny-AES-c-mod/aes.c:242" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln242" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2</Name>
            <Loops>
                <VITIS_LOOP_254_1_VITIS_LOOP_256_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.687</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>20</Best-caseLatency>
                    <Average-caseLatency>20</Average-caseLatency>
                    <Worst-caseLatency>20</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.200 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.200 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.200 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_254_1_VITIS_LOOP_256_2>
                        <Name>VITIS_LOOP_254_1_VITIS_LOOP_256_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>18</Latency>
                        <AbsoluteTimeLatency>0.180 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_254_1_VITIS_LOOP_256_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../../tiny-AES-c-mod/aes.c:253~../../tiny-AES-c-mod/aes.c:426</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_254_1_VITIS_LOOP_256_2>
                            <Name>VITIS_LOOP_254_1_VITIS_LOOP_256_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../../tiny-AES-c-mod/aes.c:254~../../tiny-AES-c-mod/aes.c:426</SourceLocation>
                        </VITIS_LOOP_254_1_VITIS_LOOP_256_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>26</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>137</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_254_1_VITIS_LOOP_256_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln254_fu_105_p2" SOURCE="../../tiny-AES-c-mod/aes.c:254" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln254" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_254_1_VITIS_LOOP_256_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln254_2_fu_111_p2" SOURCE="../../tiny-AES-c-mod/aes.c:254" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln254_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_254_1_VITIS_LOOP_256_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln254_fu_128_p2" SOURCE="../../tiny-AES-c-mod/aes.c:254" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln254" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_254_1_VITIS_LOOP_256_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln256_fu_134_p2" SOURCE="../../tiny-AES-c-mod/aes.c:256" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln256" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_254_1_VITIS_LOOP_256_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln253_fu_140_p3" SOURCE="../../tiny-AES-c-mod/aes.c:253" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln253" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_254_1_VITIS_LOOP_256_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln254_fu_152_p3" SOURCE="../../tiny-AES-c-mod/aes.c:254" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln254" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_254_1_VITIS_LOOP_256_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln258_fu_172_p2" SOURCE="../../tiny-AES-c-mod/aes.c:258" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln258" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_254_1_VITIS_LOOP_256_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln256_fu_183_p2" SOURCE="../../tiny-AES-c-mod/aes.c:256" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln256" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Cipher_Pipeline_VITIS_LOOP_304_1</Name>
            <Loops>
                <VITIS_LOOP_304_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.822</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_304_1>
                        <Name>VITIS_LOOP_304_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>4</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_304_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../../tiny-AES-c-mod/aes.c:302~../../tiny-AES-c-mod/aes.c:431</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_304_1>
                            <Name>VITIS_LOOP_304_1</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>../../tiny-AES-c-mod/aes.c:304~../../tiny-AES-c-mod/aes.c:431</SourceLocation>
                        </VITIS_LOOP_304_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>50</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>310</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_304_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln304_fu_105_p2" SOURCE="../../tiny-AES-c-mod/aes.c:304" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln304" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_304_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln304_fu_111_p2" SOURCE="../../tiny-AES-c-mod/aes.c:304" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln304" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_304_1" OPTYPE="xor" PRAGMA="" RTLNAME="Tm_fu_176_p2" SOURCE="../../tiny-AES-c-mod/aes.c:307" STORAGESUBTYPE="" URAM="0" VARIABLE="Tm" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_304_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln307_1_fu_180_p2" SOURCE="../../tiny-AES-c-mod/aes.c:307" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln307_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_304_1" OPTYPE="xor" PRAGMA="" RTLNAME="Tmp_fu_186_p2" SOURCE="../../tiny-AES-c-mod/aes.c:307" STORAGESUBTYPE="" URAM="0" VARIABLE="Tmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_304_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln308_fu_206_p3" SOURCE="../../tiny-AES-c-mod/aes.c:308" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln308" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_304_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln308_fu_214_p2" SOURCE="../../tiny-AES-c-mod/aes.c:308" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln308" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_304_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln308_1_fu_219_p2" SOURCE="../../tiny-AES-c-mod/aes.c:308" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln308_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_304_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln308_2_fu_225_p2" SOURCE="../../tiny-AES-c-mod/aes.c:308" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln308_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_304_1" OPTYPE="xor" PRAGMA="" RTLNAME="Tm_1_fu_231_p2" SOURCE="../../tiny-AES-c-mod/aes.c:309" STORAGESUBTYPE="" URAM="0" VARIABLE="Tm_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_304_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln309_fu_250_p3" SOURCE="../../tiny-AES-c-mod/aes.c:309" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln309" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_304_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln309_fu_258_p2" SOURCE="../../tiny-AES-c-mod/aes.c:309" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln309" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_304_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln309_1_fu_263_p2" SOURCE="../../tiny-AES-c-mod/aes.c:309" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln309_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_304_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln309_2_fu_269_p2" SOURCE="../../tiny-AES-c-mod/aes.c:309" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln309_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_304_1" OPTYPE="xor" PRAGMA="" RTLNAME="Tm_2_fu_275_p2" SOURCE="../../tiny-AES-c-mod/aes.c:310" STORAGESUBTYPE="" URAM="0" VARIABLE="Tm_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_304_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln310_fu_295_p3" SOURCE="../../tiny-AES-c-mod/aes.c:310" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln310" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_304_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln310_fu_303_p2" SOURCE="../../tiny-AES-c-mod/aes.c:310" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln310" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_304_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln310_1_fu_309_p2" SOURCE="../../tiny-AES-c-mod/aes.c:310" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln310_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_304_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln310_2_fu_315_p2" SOURCE="../../tiny-AES-c-mod/aes.c:310" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln310_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_304_1" OPTYPE="xor" PRAGMA="" RTLNAME="Tm_3_fu_322_p2" SOURCE="../../tiny-AES-c-mod/aes.c:311" STORAGESUBTYPE="" URAM="0" VARIABLE="Tm_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_304_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln311_fu_341_p3" SOURCE="../../tiny-AES-c-mod/aes.c:311" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln311" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_304_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln311_fu_349_p2" SOURCE="../../tiny-AES-c-mod/aes.c:311" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln311" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_304_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln311_1_fu_355_p2" SOURCE="../../tiny-AES-c-mod/aes.c:311" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln311_1" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22</Name>
            <Loops>
                <VITIS_LOOP_240_1_VITIS_LOOP_242_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.944</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>20</Best-caseLatency>
                    <Average-caseLatency>20</Average-caseLatency>
                    <Worst-caseLatency>20</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.200 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.200 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.200 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_240_1_VITIS_LOOP_242_2>
                        <Name>VITIS_LOOP_240_1_VITIS_LOOP_242_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>18</Latency>
                        <AbsoluteTimeLatency>0.180 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_240_1_VITIS_LOOP_242_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../../tiny-AES-c-mod/aes.c:239~../../tiny-AES-c-mod/aes.c:432</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_240_1_VITIS_LOOP_242_2>
                            <Name>VITIS_LOOP_240_1_VITIS_LOOP_242_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../../tiny-AES-c-mod/aes.c:240~../../tiny-AES-c-mod/aes.c:432</SourceLocation>
                        </VITIS_LOOP_240_1_VITIS_LOOP_242_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>37</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2316</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_240_1_VITIS_LOOP_242_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln240_fu_111_p2" SOURCE="../../tiny-AES-c-mod/aes.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln240" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_240_1_VITIS_LOOP_242_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln240_fu_117_p2" SOURCE="../../tiny-AES-c-mod/aes.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln240" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_240_1_VITIS_LOOP_242_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln240_2_fu_134_p2" SOURCE="../../tiny-AES-c-mod/aes.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln240_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_240_1_VITIS_LOOP_242_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln242_fu_140_p2" SOURCE="../../tiny-AES-c-mod/aes.c:242" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln242" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_240_1_VITIS_LOOP_242_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln239_fu_146_p3" SOURCE="../../tiny-AES-c-mod/aes.c:239" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln239" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_240_1_VITIS_LOOP_242_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln240_fu_154_p3" SOURCE="../../tiny-AES-c-mod/aes.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln240" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_240_1_VITIS_LOOP_242_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln244_fu_196_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln244" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_240_1_VITIS_LOOP_242_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln244_fu_220_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln244" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_240_1_VITIS_LOOP_242_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln244_fu_229_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln244" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_240_1_VITIS_LOOP_242_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_fu_170_p2" SOURCE="../../tiny-AES-c-mod/aes.c:242" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln242" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_23</Name>
            <Loops>
                <VITIS_LOOP_254_1_VITIS_LOOP_256_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.687</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>20</Best-caseLatency>
                    <Average-caseLatency>20</Average-caseLatency>
                    <Worst-caseLatency>20</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.200 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.200 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.200 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_254_1_VITIS_LOOP_256_2>
                        <Name>VITIS_LOOP_254_1_VITIS_LOOP_256_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>18</Latency>
                        <AbsoluteTimeLatency>0.180 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_254_1_VITIS_LOOP_256_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../../tiny-AES-c-mod/aes.c:253~../../tiny-AES-c-mod/aes.c:426</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_254_1_VITIS_LOOP_256_2>
                            <Name>VITIS_LOOP_254_1_VITIS_LOOP_256_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../../tiny-AES-c-mod/aes.c:254~../../tiny-AES-c-mod/aes.c:426</SourceLocation>
                        </VITIS_LOOP_254_1_VITIS_LOOP_256_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>26</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>137</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_254_1_VITIS_LOOP_256_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln254_fu_105_p2" SOURCE="../../tiny-AES-c-mod/aes.c:254" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln254" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_254_1_VITIS_LOOP_256_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln254_fu_111_p2" SOURCE="../../tiny-AES-c-mod/aes.c:254" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln254" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_254_1_VITIS_LOOP_256_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln254_1_fu_128_p2" SOURCE="../../tiny-AES-c-mod/aes.c:254" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln254_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_254_1_VITIS_LOOP_256_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln256_fu_134_p2" SOURCE="../../tiny-AES-c-mod/aes.c:256" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln256" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_254_1_VITIS_LOOP_256_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln253_fu_140_p3" SOURCE="../../tiny-AES-c-mod/aes.c:253" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln253" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_254_1_VITIS_LOOP_256_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln254_fu_152_p3" SOURCE="../../tiny-AES-c-mod/aes.c:254" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln254" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_254_1_VITIS_LOOP_256_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln258_fu_172_p2" SOURCE="../../tiny-AES-c-mod/aes.c:258" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln258" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_254_1_VITIS_LOOP_256_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln256_fu_183_p2" SOURCE="../../tiny-AES-c-mod/aes.c:256" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln256" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_24</Name>
            <Loops>
                <VITIS_LOOP_240_1_VITIS_LOOP_242_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.944</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>20</Best-caseLatency>
                    <Average-caseLatency>20</Average-caseLatency>
                    <Worst-caseLatency>20</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.200 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.200 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.200 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_240_1_VITIS_LOOP_242_2>
                        <Name>VITIS_LOOP_240_1_VITIS_LOOP_242_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>18</Latency>
                        <AbsoluteTimeLatency>0.180 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_240_1_VITIS_LOOP_242_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../../tiny-AES-c-mod/aes.c:239~../../tiny-AES-c-mod/aes.c:435</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_240_1_VITIS_LOOP_242_2>
                            <Name>VITIS_LOOP_240_1_VITIS_LOOP_242_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../../tiny-AES-c-mod/aes.c:240~../../tiny-AES-c-mod/aes.c:435</SourceLocation>
                        </VITIS_LOOP_240_1_VITIS_LOOP_242_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>37</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2316</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_240_1_VITIS_LOOP_242_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln240_fu_103_p2" SOURCE="../../tiny-AES-c-mod/aes.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln240" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_240_1_VITIS_LOOP_242_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln240_fu_109_p2" SOURCE="../../tiny-AES-c-mod/aes.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln240" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_240_1_VITIS_LOOP_242_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln240_1_fu_126_p2" SOURCE="../../tiny-AES-c-mod/aes.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln240_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_240_1_VITIS_LOOP_242_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln242_fu_132_p2" SOURCE="../../tiny-AES-c-mod/aes.c:242" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln242" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_240_1_VITIS_LOOP_242_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln239_fu_138_p3" SOURCE="../../tiny-AES-c-mod/aes.c:239" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln239" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_240_1_VITIS_LOOP_242_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln240_fu_146_p3" SOURCE="../../tiny-AES-c-mod/aes.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln240" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_240_1_VITIS_LOOP_242_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln244_fu_188_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln244" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_240_1_VITIS_LOOP_242_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln244_fu_223_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln244" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_240_1_VITIS_LOOP_242_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln244_fu_232_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln244" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_240_1_VITIS_LOOP_242_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_fu_162_p2" SOURCE="../../tiny-AES-c-mod/aes.c:242" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln242" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Cipher</Name>
            <Loops>
                <VITIS_LOOP_424_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.822</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>761</Best-caseLatency>
                    <Average-caseLatency>761</Average-caseLatency>
                    <Worst-caseLatency>761</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.610 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.610 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.610 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>761</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_424_1>
                        <Name>VITIS_LOOP_424_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>9</TripCount>
                        <Latency>684</Latency>
                        <AbsoluteTimeLatency>6.840 us</AbsoluteTimeLatency>
                        <IterationLatency>76</IterationLatency>
                        <PipelineDepth>76</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_Cipher_Pipeline_VITIS_LOOP_304_1_fu_219</Instance>
                            <Instance>grp_Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22_fu_225</Instance>
                            <Instance>grp_Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_23_fu_233</Instance>
                        </InstanceList>
                    </VITIS_LOOP_424_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../../tiny-AES-c-mod/aes.c:415</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_424_1>
                            <Name>VITIS_LOOP_424_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../../tiny-AES-c-mod/aes.c:424</SourceLocation>
                        </VITIS_LOOP_424_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>350</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>8207</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>15</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln428_fu_321_p2" SOURCE="../../tiny-AES-c-mod/aes.c:428" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln428" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln424_fu_327_p2" SOURCE="../../tiny-AES-c-mod/aes.c:424" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln424" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="sbox_U" SOURCE="" STORAGESIZE="8 256 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="sbox" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>AES_ECB_encrypt</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.822</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>762</Best-caseLatency>
                    <Average-caseLatency>762</Average-caseLatency>
                    <Worst-caseLatency>762</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.620 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.620 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.620 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>763</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../../tiny-AES-c-mod/aes.c:470</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>353</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>8221</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>15</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_compile pipeline_loops="8"/>
        <config_cosim trace_level="all"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="ctx" index="0" direction="in" srcType="AES_ctx const *" srcSize="1536">
            <hwRefs>
                <hwRef type="port" interface="ctx" name="ctx" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="buf" index="1" direction="inout" srcType="unsigned char*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="buf_r_address0" name="buf_r_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="buf_r_ce0" name="buf_r_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="buf_r_we0" name="buf_r_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="buf_r_d0" name="buf_r_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="buf_r_q0" name="buf_r_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="buf_r_address1" name="buf_r_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="buf_r_ce1" name="buf_r_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="buf_r_we1" name="buf_r_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="buf_r_d1" name="buf_r_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="buf_r_q1" name="buf_r_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ctx" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1536">
            <portMaps>
                <portMap portMapName="ctx">DATA</portMap>
            </portMaps>
            <ports>
                <port>ctx</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="ctx"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="buf_r_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="buf_r_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>buf_r_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="buf"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="buf_r_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="buf_r_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>buf_r_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="buf"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="buf_r_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="buf_r_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>buf_r_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="buf"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="buf_r_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="buf_r_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>buf_r_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="buf"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="buf_r_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="buf_r_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>buf_r_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="buf"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="buf_r_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="buf_r_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>buf_r_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="buf"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="buf_r_address0">out, 4</column>
                    <column name="buf_r_address1">out, 4</column>
                    <column name="buf_r_d0">out, 8</column>
                    <column name="buf_r_d1">out, 8</column>
                    <column name="buf_r_q0">in, 8</column>
                    <column name="buf_r_q1">in, 8</column>
                </table>
            </item>
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="ctx">ap_none, in, 1536</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="ctx">in, AES_ctx const *</column>
                    <column name="buf">inout, unsigned char*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="ctx">ctx, port, </column>
                    <column name="buf">buf_r_address0, port, offset</column>
                    <column name="buf">buf_r_ce0, port, </column>
                    <column name="buf">buf_r_we0, port, </column>
                    <column name="buf">buf_r_d0, port, </column>
                    <column name="buf">buf_r_q0, port, </column>
                    <column name="buf">buf_r_address1, port, offset</column>
                    <column name="buf">buf_r_ce1, port, </column>
                    <column name="buf">buf_r_we1, port, </column>
                    <column name="buf">buf_r_d1, port, </column>
                    <column name="buf">buf_r_q1, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport/>
</profile>

