

================================================================
== Vitis HLS Report for 'accelerator'
================================================================
* Date:           Mon Jul  4 22:30:47 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        byte_count_stream
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  10.996 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+----------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
    |   min   |   max   |    min    |    max    |  min |  max |   Type   |
    +---------+---------+-----------+-----------+------+------+----------+
    |     2579|     2579|  28.359 us|  28.359 us|  1033|  1033|  dataflow|
    +---------+---------+-----------+-----------+------+------+----------+

    + Detail: 
        * Instance: 
        +---------------------+-----------+---------+---------+-----------+-----------+------+------+---------+
        |                     |           |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |       Instance      |   Module  |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +---------------------+-----------+---------+---------+-----------+-----------+------+------+---------+
        |grp_split_fu_54      |split      |     1026|     1026|  10.260 us|  10.260 us|  1026|  1026|       no|
        |grp_count_fu_62      |count      |     1032|     1032|  11.348 us|  11.348 us|  1032|  1032|       no|
        |grp_reduce_fu_68     |reduce     |      258|      258|   2.580 us|   2.580 us|   258|   258|       no|
        |grp_threshold_fu_74  |threshold  |      260|      260|   2.600 us|   2.600 us|   260|   260|       no|
        +---------------------+-----------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 8, States = { 1 2 3 4 5 6 7 8 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%count_blocks_channel = alloca i32 1"   --->   Operation 9 'alloca' 'count_blocks_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2048> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (3.25ns)   --->   "%input_blocks_buf_data = alloca i32 1" [byte_count_stream/src/byte_count_stream.cpp:14]   --->   Operation 10 'alloca' 'input_blocks_buf_data' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%count_blocks = alloca i32 1"   --->   Operation 11 'alloca' 'count_blocks' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (3.25ns)   --->   "%reduced_blocks_buf_data = alloca i32 1" [byte_count_stream/src/byte_count_stream.cpp:15]   --->   Operation 12 'alloca' 'reduced_blocks_buf_data' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 13 [2/2] (0.00ns)   --->   "%call_ln19 = call void @split, i8 %In_r, i8 %input_blocks_buf_data" [byte_count_stream/src/byte_count_stream.cpp:19]   --->   Operation 13 'call' 'call_ln19' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 14 [1/2] (0.00ns)   --->   "%call_ln19 = call void @split, i8 %In_r, i8 %input_blocks_buf_data" [byte_count_stream/src/byte_count_stream.cpp:19]   --->   Operation 14 'call' 'call_ln19' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 15 [2/2] (0.00ns)   --->   "%call_ln20 = call void @count, i8 %input_blocks_buf_data, i2048 %count_blocks_channel" [byte_count_stream/src/byte_count_stream.cpp:20]   --->   Operation 15 'call' 'call_ln20' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 16 [1/2] (0.00ns)   --->   "%call_ln20 = call void @count, i8 %input_blocks_buf_data, i2048 %count_blocks_channel" [byte_count_stream/src/byte_count_stream.cpp:20]   --->   Operation 16 'call' 'call_ln20' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 17 [2/2] (0.00ns)   --->   "%call_ln21 = call void @reduce, i2048 %count_blocks_channel, i8 %reduced_blocks_buf_data" [byte_count_stream/src/byte_count_stream.cpp:21]   --->   Operation 17 'call' 'call_ln21' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 18 [1/2] (0.00ns)   --->   "%call_ln21 = call void @reduce, i2048 %count_blocks_channel, i8 %reduced_blocks_buf_data" [byte_count_stream/src/byte_count_stream.cpp:21]   --->   Operation 18 'call' 'call_ln21' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 19 [2/2] (0.00ns)   --->   "%call_ln22 = call void @threshold, i8 %reduced_blocks_buf_data, i32 %Out_r" [byte_count_stream/src/byte_count_stream.cpp:22]   --->   Operation 19 'call' 'call_ln22' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 20 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln12 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty" [byte_count_stream/src/byte_count_stream.cpp:12]   --->   Operation 20 'specdataflowpipeline' 'specdataflowpipeline_ln12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 21 [1/1] (0.00ns)   --->   "%spectopmodule_ln10 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [byte_count_stream/src/byte_count_stream.cpp:10]   --->   Operation 21 'spectopmodule' 'spectopmodule_ln10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln10 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0" [byte_count_stream/src/byte_count_stream.cpp:10]   --->   Operation 22 'specinterface' 'specinterface_ln10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %In_r, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %In_r"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Out_r, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Out_r"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 27 [1/1] (0.00ns)   --->   "%specpipodepth_ln57 = specpipodepth void @_ssdm_op_SpecPipoDepth, i2048 %count_blocks, i32 2, void @empty" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:57]   --->   Operation 27 'specpipodepth' 'specpipodepth_ln57' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 28 [1/2] (0.00ns)   --->   "%call_ln22 = call void @threshold, i8 %reduced_blocks_buf_data, i32 %Out_r" [byte_count_stream/src/byte_count_stream.cpp:22]   --->   Operation 28 'call' 'call_ln22' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln23 = ret" [byte_count_stream/src/byte_count_stream.cpp:23]   --->   Operation 29 'ret' 'ret_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_chain:ce=0
Port [ In_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
count_blocks_channel      (alloca              ) [ 001111100]
input_blocks_buf_data     (alloca              ) [ 001110000]
count_blocks              (alloca              ) [ 001111111]
reduced_blocks_buf_data   (alloca              ) [ 001111111]
call_ln19                 (call                ) [ 000000000]
call_ln20                 (call                ) [ 000000000]
call_ln21                 (call                ) [ 000000000]
specdataflowpipeline_ln12 (specdataflowpipeline) [ 000000000]
spectopmodule_ln10        (spectopmodule       ) [ 000000000]
specinterface_ln10        (specinterface       ) [ 000000000]
specinterface_ln0         (specinterface       ) [ 000000000]
specbitsmap_ln0           (specbitsmap         ) [ 000000000]
specinterface_ln0         (specinterface       ) [ 000000000]
specbitsmap_ln0           (specbitsmap         ) [ 000000000]
specpipodepth_ln57        (specpipodepth       ) [ 000000000]
call_ln22                 (call                ) [ 000000000]
ret_ln23                  (ret                 ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="In_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="In_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Out_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="split"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="count"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reduce"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipoDepth"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="count_blocks_channel_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="2048" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="count_blocks_channel/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="input_blocks_buf_data_alloca_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_blocks_buf_data/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="count_blocks_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="2048" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="count_blocks/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="reduced_blocks_buf_data_alloca_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reduced_blocks_buf_data/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="grp_split_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="0" slack="0"/>
<pin id="56" dir="0" index="1" bw="8" slack="0"/>
<pin id="57" dir="0" index="2" bw="8" slack="0"/>
<pin id="58" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln19/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_count_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="0" slack="0"/>
<pin id="64" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="65" dir="0" index="2" bw="2048" slack="2"/>
<pin id="66" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln20/3 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_reduce_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="2048" slack="4"/>
<pin id="71" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="72" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln21/5 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_threshold_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="77" dir="0" index="2" bw="32" slack="0"/>
<pin id="78" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln22/7 "/>
</bind>
</comp>

<comp id="81" class="1005" name="count_blocks_channel_reg_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="2048" slack="2"/>
<pin id="83" dir="1" index="1" bw="2048" slack="2"/>
</pin_list>
<bind>
<opset="count_blocks_channel "/>
</bind>
</comp>

<comp id="87" class="1005" name="count_blocks_reg_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="2048" slack="7"/>
<pin id="89" dir="1" index="1" bw="2048" slack="2147483647"/>
</pin_list>
<bind>
<opset="count_blocks "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="4" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="45"><net_src comp="4" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="4" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="59"><net_src comp="6" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="61"><net_src comp="42" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="67"><net_src comp="8" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="73"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="79"><net_src comp="12" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="2" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="84"><net_src comp="38" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="85"><net_src comp="81" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="86"><net_src comp="81" pin="1"/><net_sink comp="68" pin=1"/></net>

<net id="90"><net_src comp="46" pin="1"/><net_sink comp="87" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Out_r | {7 8 }
 - Input state : 
	Port: accelerator : In_r | {1 2 }
  - Chain level:
	State 1
		call_ln19 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  Delay  |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|          |   grp_split_fu_54   |    0    |    21   |    23   |
|   call   |   grp_count_fu_62   |  6.352  |   4185  |  16687  |
|          |   grp_reduce_fu_68  |    0    |   2073  |   2196  |
|          | grp_threshold_fu_74 |  1.588  |    81   |   116   |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |   7.94  |   6360  |  19022  |
|----------|---------------------|---------|---------|---------|

Memories:
+-----------------------+--------+--------+--------+--------+
|                       |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------------------+--------+--------+--------+--------+
| input_blocks_buf_data |    1   |    0   |    0   |    0   |
|reduced_blocks_buf_data|    1   |    0   |    0   |    0   |
+-----------------------+--------+--------+--------+--------+
|         Total         |    2   |    0   |    0   |    0   |
+-----------------------+--------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|count_blocks_channel_reg_81|  2048  |
|    count_blocks_reg_87    |  2048  |
+---------------------------+--------+
|           Total           |  4096  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    7   |  6360  |  19022 |    -   |
|   Memory  |    2   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |  4096  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    7   |  10456 |  19022 |    0   |
+-----------+--------+--------+--------+--------+--------+
