{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733424643058 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733424643060 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  5 15:50:42 2024 " "Processing started: Thu Dec  5 15:50:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733424643060 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733424643060 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Poisson_BinToDec -c Poisson_BinToDec " "Command: quartus_map --read_settings_files=on --write_settings_files=off Poisson_BinToDec -c Poisson_BinToDec" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733424643060 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733424645406 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733424645406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_module5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_module5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_module5-logic " "Found design unit 1: uart_module5-logic" {  } { { "uart_module5.vhd" "" { Text "C:/Users/LabQCIOp/Desktop/gonzalo/VHDL/Poisson_BinToDec/uart_module5.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733424693485 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_module5 " "Found entity 1: uart_module5" {  } { { "uart_module5.vhd" "" { Text "C:/Users/LabQCIOp/Desktop/gonzalo/VHDL/Poisson_BinToDec/uart_module5.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733424693485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733424693485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_clk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_clk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_clk-bhl " "Found design unit 1: test_clk-bhl" {  } { { "test_clk.vhd" "" { Text "C:/Users/LabQCIOp/Desktop/gonzalo/VHDL/Poisson_BinToDec/test_clk.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733424693494 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_clk " "Found entity 1: test_clk" {  } { { "test_clk.vhd" "" { Text "C:/Users/LabQCIOp/Desktop/gonzalo/VHDL/Poisson_BinToDec/test_clk.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733424693494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733424693494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp_lut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exp_lut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Exp_LUT-Behavioral " "Found design unit 1: Exp_LUT-Behavioral" {  } { { "Exp_LUT.vhd" "" { Text "C:/Users/LabQCIOp/Desktop/gonzalo/VHDL/Poisson_BinToDec/Exp_LUT.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733424693501 ""} { "Info" "ISGN_ENTITY_NAME" "1 Exp_LUT " "Found entity 1: Exp_LUT" {  } { { "Exp_LUT.vhd" "" { Text "C:/Users/LabQCIOp/Desktop/gonzalo/VHDL/Poisson_BinToDec/Exp_LUT.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733424693501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733424693501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_types5.vhd 1 0 " "Found 1 design units, including 0 entities, in source file data_types5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_types5 " "Found design unit 1: data_types5" {  } { { "data_types5.vhd" "" { Text "C:/Users/LabQCIOp/Desktop/gonzalo/VHDL/Poisson_BinToDec/data_types5.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733424693510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733424693510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data1_types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file data1_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data1_types " "Found design unit 1: data1_types" {  } { { "data1_types.vhd" "" { Text "C:/Users/LabQCIOp/Desktop/gonzalo/VHDL/Poisson_BinToDec/data1_types.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733424693518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733424693518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bintodecimaldiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bintodecimaldiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinToDecimalDiv-Behavioral " "Found design unit 1: BinToDecimalDiv-Behavioral" {  } { { "BinToDecimalDiv.vhd" "" { Text "C:/Users/LabQCIOp/Desktop/gonzalo/VHDL/Poisson_BinToDec/BinToDecimalDiv.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733424693527 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinToDecimalDiv " "Found entity 1: BinToDecimalDiv" {  } { { "BinToDecimalDiv.vhd" "" { Text "C:/Users/LabQCIOp/Desktop/gonzalo/VHDL/Poisson_BinToDec/BinToDecimalDiv.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733424693527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733424693527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "poisson_bintodec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file poisson_bintodec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Poisson_BinToDec-Behavioral " "Found design unit 1: Poisson_BinToDec-Behavioral" {  } { { "Poisson_BinToDec.vhd" "" { Text "C:/Users/LabQCIOp/Desktop/gonzalo/VHDL/Poisson_BinToDec/Poisson_BinToDec.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733424693537 ""} { "Info" "ISGN_ENTITY_NAME" "1 Poisson_BinToDec " "Found entity 1: Poisson_BinToDec" {  } { { "Poisson_BinToDec.vhd" "" { Text "C:/Users/LabQCIOp/Desktop/gonzalo/VHDL/Poisson_BinToDec/Poisson_BinToDec.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733424693537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733424693537 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Poisson_BinToDec " "Elaborating entity \"Poisson_BinToDec\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733424693731 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o_short_eoc Poisson_BinToDec.vhd(20) " "VHDL Signal Declaration warning at Poisson_BinToDec.vhd(20): used implicit default value for signal \"o_short_eoc\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Poisson_BinToDec.vhd" "" { Text "C:/Users/LabQCIOp/Desktop/gonzalo/VHDL/Poisson_BinToDec/Poisson_BinToDec.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733424693735 "|Poisson_BinToDec"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "counter_out Poisson_BinToDec.vhd(22) " "VHDL Signal Declaration warning at Poisson_BinToDec.vhd(22): used implicit default value for signal \"counter_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Poisson_BinToDec.vhd" "" { Text "C:/Users/LabQCIOp/Desktop/gonzalo/VHDL/Poisson_BinToDec/Poisson_BinToDec.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733424693736 "|Poisson_BinToDec"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pulse_out Poisson_BinToDec.vhd(23) " "VHDL Signal Declaration warning at Poisson_BinToDec.vhd(23): used implicit default value for signal \"pulse_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Poisson_BinToDec.vhd" "" { Text "C:/Users/LabQCIOp/Desktop/gonzalo/VHDL/Poisson_BinToDec/Poisson_BinToDec.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733424693736 "|Poisson_BinToDec"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag Poisson_BinToDec.vhd(40) " "Verilog HDL or VHDL warning at Poisson_BinToDec.vhd(40): object \"flag\" assigned a value but never read" {  } { { "Poisson_BinToDec.vhd" "" { Text "C:/Users/LabQCIOp/Desktop/gonzalo/VHDL/Poisson_BinToDec/Poisson_BinToDec.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733424693736 "|Poisson_BinToDec"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Mfactor Poisson_BinToDec.vhd(44) " "VHDL Signal Declaration warning at Poisson_BinToDec.vhd(44): used explicit default value for signal \"Mfactor\" because signal was never assigned a value" {  } { { "Poisson_BinToDec.vhd" "" { Text "C:/Users/LabQCIOp/Desktop/gonzalo/VHDL/Poisson_BinToDec/Poisson_BinToDec.vhd" 44 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1733424693736 "|Poisson_BinToDec"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "capture_buffer Poisson_BinToDec.vhd(49) " "VHDL Signal Declaration warning at Poisson_BinToDec.vhd(49): used implicit default value for signal \"capture_buffer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Poisson_BinToDec.vhd" "" { Text "C:/Users/LabQCIOp/Desktop/gonzalo/VHDL/Poisson_BinToDec/Poisson_BinToDec.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733424693736 "|Poisson_BinToDec"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "captured_numbers Poisson_BinToDec.vhd(54) " "Verilog HDL or VHDL warning at Poisson_BinToDec.vhd(54): object \"captured_numbers\" assigned a value but never read" {  } { { "Poisson_BinToDec.vhd" "" { Text "C:/Users/LabQCIOp/Desktop/gonzalo/VHDL/Poisson_BinToDec/Poisson_BinToDec.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733424693736 "|Poisson_BinToDec"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Mfactor Poisson_BinToDec.vhd(178) " "VHDL Process Statement warning at Poisson_BinToDec.vhd(178): signal \"Mfactor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Poisson_BinToDec.vhd" "" { Text "C:/Users/LabQCIOp/Desktop/gonzalo/VHDL/Poisson_BinToDec/Poisson_BinToDec.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733424693736 "|Poisson_BinToDec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Exp_LUT Exp_LUT:connect1 " "Elaborating entity \"Exp_LUT\" for hierarchy \"Exp_LUT:connect1\"" {  } { { "Poisson_BinToDec.vhd" "connect1" { Text "C:/Users/LabQCIOp/Desktop/gonzalo/VHDL/Poisson_BinToDec/Poisson_BinToDec.vhd" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733424693738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_clk test_clk:connect4 " "Elaborating entity \"test_clk\" for hierarchy \"test_clk:connect4\"" {  } { { "Poisson_BinToDec.vhd" "connect4" { Text "C:/Users/LabQCIOp/Desktop/gonzalo/VHDL/Poisson_BinToDec/Poisson_BinToDec.vhd" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733424693744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinToDecimalDiv BinToDecimalDiv:connect5 " "Elaborating entity \"BinToDecimalDiv\" for hierarchy \"BinToDecimalDiv:connect5\"" {  } { { "Poisson_BinToDec.vhd" "connect5" { Text "C:/Users/LabQCIOp/Desktop/gonzalo/VHDL/Poisson_BinToDec/Poisson_BinToDec.vhd" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733424693748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_module5 uart_module5:connect6 " "Elaborating entity \"uart_module5\" for hierarchy \"uart_module5:connect6\"" {  } { { "Poisson_BinToDec.vhd" "connect6" { Text "C:/Users/LabQCIOp/Desktop/gonzalo/VHDL/Poisson_BinToDec/Poisson_BinToDec.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733424693753 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "os_pulse uart_module5.vhd(58) " "Verilog HDL or VHDL warning at uart_module5.vhd(58): object \"os_pulse\" assigned a value but never read" {  } { { "uart_module5.vhd" "" { Text "C:/Users/LabQCIOp/Desktop/gonzalo/VHDL/Poisson_BinToDec/uart_module5.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733424693756 "|Poisson_BinToDec|uart_module5:connect6"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinToDecimalDiv:connect5\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinToDecimalDiv:connect5\|Div0\"" {  } { { "BinToDecimalDiv.vhd" "Div0" { Text "C:/Users/LabQCIOp/Desktop/gonzalo/VHDL/Poisson_BinToDec/BinToDecimalDiv.vhd" 86 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733424694682 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinToDecimalDiv:connect5\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinToDecimalDiv:connect5\|Div1\"" {  } { { "BinToDecimalDiv.vhd" "Div1" { Text "C:/Users/LabQCIOp/Desktop/gonzalo/VHDL/Poisson_BinToDec/BinToDecimalDiv.vhd" 92 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733424694682 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinToDecimalDiv:connect5\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinToDecimalDiv:connect5\|Mod1\"" {  } { { "BinToDecimalDiv.vhd" "Mod1" { Text "C:/Users/LabQCIOp/Desktop/gonzalo/VHDL/Poisson_BinToDec/BinToDecimalDiv.vhd" 93 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733424694682 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinToDecimalDiv:connect5\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinToDecimalDiv:connect5\|Mod0\"" {  } { { "BinToDecimalDiv.vhd" "Mod0" { Text "C:/Users/LabQCIOp/Desktop/gonzalo/VHDL/Poisson_BinToDec/BinToDecimalDiv.vhd" 87 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733424694682 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1733424694682 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinToDecimalDiv:connect5\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"BinToDecimalDiv:connect5\|lpm_divide:Div0\"" {  } { { "BinToDecimalDiv.vhd" "" { Text "C:/Users/LabQCIOp/Desktop/gonzalo/VHDL/Poisson_BinToDec/BinToDecimalDiv.vhd" 86 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733424695479 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinToDecimalDiv:connect5\|lpm_divide:Div0 " "Instantiated megafunction \"BinToDecimalDiv:connect5\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733424695479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733424695479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733424695479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733424695479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733424695479 ""}  } { { "BinToDecimalDiv.vhd" "" { Text "C:/Users/LabQCIOp/Desktop/gonzalo/VHDL/Poisson_BinToDec/BinToDecimalDiv.vhd" 86 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733424695479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_epo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_epo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_epo " "Found entity 1: lpm_divide_epo" {  } { { "db/lpm_divide_epo.tdf" "" { Text "C:/Users/LabQCIOp/Desktop/gonzalo/VHDL/Poisson_BinToDec/db/lpm_divide_epo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733424695854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733424695854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_nbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_nbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_nbg " "Found entity 1: abs_divider_nbg" {  } { { "db/abs_divider_nbg.tdf" "" { Text "C:/Users/LabQCIOp/Desktop/gonzalo/VHDL/Poisson_BinToDec/db/abs_divider_nbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733424695916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733424695916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uve " "Found entity 1: alt_u_div_uve" {  } { { "db/alt_u_div_uve.tdf" "" { Text "C:/Users/LabQCIOp/Desktop/gonzalo/VHDL/Poisson_BinToDec/db/alt_u_div_uve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733424696073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733424696073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_nn9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_nn9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_nn9 " "Found entity 1: lpm_abs_nn9" {  } { { "db/lpm_abs_nn9.tdf" "" { Text "C:/Users/LabQCIOp/Desktop/gonzalo/VHDL/Poisson_BinToDec/db/lpm_abs_nn9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733424696155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733424696155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4p9 " "Found entity 1: lpm_abs_4p9" {  } { { "db/lpm_abs_4p9.tdf" "" { Text "C:/Users/LabQCIOp/Desktop/gonzalo/VHDL/Poisson_BinToDec/db/lpm_abs_4p9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733424696219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733424696219 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinToDecimalDiv:connect5\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"BinToDecimalDiv:connect5\|lpm_divide:Div1\"" {  } { { "BinToDecimalDiv.vhd" "" { Text "C:/Users/LabQCIOp/Desktop/gonzalo/VHDL/Poisson_BinToDec/BinToDecimalDiv.vhd" 92 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733424696270 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinToDecimalDiv:connect5\|lpm_divide:Div1 " "Instantiated megafunction \"BinToDecimalDiv:connect5\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733424696270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733424696270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733424696270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733424696270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733424696270 ""}  } { { "BinToDecimalDiv.vhd" "" { Text "C:/Users/LabQCIOp/Desktop/gonzalo/VHDL/Poisson_BinToDec/BinToDecimalDiv.vhd" 92 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733424696270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bpo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bpo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bpo " "Found entity 1: lpm_divide_bpo" {  } { { "db/lpm_divide_bpo.tdf" "" { Text "C:/Users/LabQCIOp/Desktop/gonzalo/VHDL/Poisson_BinToDec/db/lpm_divide_bpo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733424696438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733424696438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "C:/Users/LabQCIOp/Desktop/gonzalo/VHDL/Poisson_BinToDec/db/abs_divider_kbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733424696534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733424696534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ove.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ove " "Found entity 1: alt_u_div_ove" {  } { { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/LabQCIOp/Desktop/gonzalo/VHDL/Poisson_BinToDec/db/alt_u_div_ove.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733424696669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733424696669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_kn9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_kn9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_kn9 " "Found entity 1: lpm_abs_kn9" {  } { { "db/lpm_abs_kn9.tdf" "" { Text "C:/Users/LabQCIOp/Desktop/gonzalo/VHDL/Poisson_BinToDec/db/lpm_abs_kn9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733424696737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733424696737 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinToDecimalDiv:connect5\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"BinToDecimalDiv:connect5\|lpm_divide:Mod1\"" {  } { { "BinToDecimalDiv.vhd" "" { Text "C:/Users/LabQCIOp/Desktop/gonzalo/VHDL/Poisson_BinToDec/BinToDecimalDiv.vhd" 93 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733424696762 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinToDecimalDiv:connect5\|lpm_divide:Mod1 " "Instantiated megafunction \"BinToDecimalDiv:connect5\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733424696762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733424696762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733424696762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733424696762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733424696762 ""}  } { { "BinToDecimalDiv.vhd" "" { Text "C:/Users/LabQCIOp/Desktop/gonzalo/VHDL/Poisson_BinToDec/BinToDecimalDiv.vhd" 93 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733424696762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_uio.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_uio.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_uio " "Found entity 1: lpm_divide_uio" {  } { { "db/lpm_divide_uio.tdf" "" { Text "C:/Users/LabQCIOp/Desktop/gonzalo/VHDL/Poisson_BinToDec/db/lpm_divide_uio.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733424696882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733424696882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/Users/LabQCIOp/Desktop/gonzalo/VHDL/Poisson_BinToDec/db/abs_divider_4dg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733424696928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733424696928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "C:/Users/LabQCIOp/Desktop/gonzalo/VHDL/Poisson_BinToDec/db/alt_u_div_o2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733424697090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733424697090 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinToDecimalDiv:connect5\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"BinToDecimalDiv:connect5\|lpm_divide:Mod0\"" {  } { { "BinToDecimalDiv.vhd" "" { Text "C:/Users/LabQCIOp/Desktop/gonzalo/VHDL/Poisson_BinToDec/BinToDecimalDiv.vhd" 87 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733424697150 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinToDecimalDiv:connect5\|lpm_divide:Mod0 " "Instantiated megafunction \"BinToDecimalDiv:connect5\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733424697150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733424697150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733424697150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733424697150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733424697150 ""}  } { { "BinToDecimalDiv.vhd" "" { Text "C:/Users/LabQCIOp/Desktop/gonzalo/VHDL/Poisson_BinToDec/BinToDecimalDiv.vhd" 87 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733424697150 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_short_eoc GND " "Pin \"o_short_eoc\" is stuck at GND" {  } { { "Poisson_BinToDec.vhd" "" { Text "C:/Users/LabQCIOp/Desktop/gonzalo/VHDL/Poisson_BinToDec/Poisson_BinToDec.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733424707115 "|Poisson_BinToDec|o_short_eoc"} { "Warning" "WMLS_MLS_STUCK_PIN" "counter_out\[0\] GND " "Pin \"counter_out\[0\]\" is stuck at GND" {  } { { "Poisson_BinToDec.vhd" "" { Text "C:/Users/LabQCIOp/Desktop/gonzalo/VHDL/Poisson_BinToDec/Poisson_BinToDec.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733424707115 "|Poisson_BinToDec|counter_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "counter_out\[1\] GND " "Pin \"counter_out\[1\]\" is stuck at GND" {  } { { "Poisson_BinToDec.vhd" "" { Text "C:/Users/LabQCIOp/Desktop/gonzalo/VHDL/Poisson_BinToDec/Poisson_BinToDec.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733424707115 "|Poisson_BinToDec|counter_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "counter_out\[2\] GND " "Pin \"counter_out\[2\]\" is stuck at GND" {  } { { "Poisson_BinToDec.vhd" "" { Text "C:/Users/LabQCIOp/Desktop/gonzalo/VHDL/Poisson_BinToDec/Poisson_BinToDec.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733424707115 "|Poisson_BinToDec|counter_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "counter_out\[3\] GND " "Pin \"counter_out\[3\]\" is stuck at GND" {  } { { "Poisson_BinToDec.vhd" "" { Text "C:/Users/LabQCIOp/Desktop/gonzalo/VHDL/Poisson_BinToDec/Poisson_BinToDec.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733424707115 "|Poisson_BinToDec|counter_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "counter_out\[4\] GND " "Pin \"counter_out\[4\]\" is stuck at GND" {  } { { "Poisson_BinToDec.vhd" "" { Text "C:/Users/LabQCIOp/Desktop/gonzalo/VHDL/Poisson_BinToDec/Poisson_BinToDec.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733424707115 "|Poisson_BinToDec|counter_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "counter_out\[5\] GND " "Pin \"counter_out\[5\]\" is stuck at GND" {  } { { "Poisson_BinToDec.vhd" "" { Text "C:/Users/LabQCIOp/Desktop/gonzalo/VHDL/Poisson_BinToDec/Poisson_BinToDec.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733424707115 "|Poisson_BinToDec|counter_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "counter_out\[6\] GND " "Pin \"counter_out\[6\]\" is stuck at GND" {  } { { "Poisson_BinToDec.vhd" "" { Text "C:/Users/LabQCIOp/Desktop/gonzalo/VHDL/Poisson_BinToDec/Poisson_BinToDec.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733424707115 "|Poisson_BinToDec|counter_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "counter_out\[7\] GND " "Pin \"counter_out\[7\]\" is stuck at GND" {  } { { "Poisson_BinToDec.vhd" "" { Text "C:/Users/LabQCIOp/Desktop/gonzalo/VHDL/Poisson_BinToDec/Poisson_BinToDec.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733424707115 "|Poisson_BinToDec|counter_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pulse_out GND " "Pin \"pulse_out\" is stuck at GND" {  } { { "Poisson_BinToDec.vhd" "" { Text "C:/Users/LabQCIOp/Desktop/gonzalo/VHDL/Poisson_BinToDec/Poisson_BinToDec.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733424707115 "|Poisson_BinToDec|pulse_out"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1733424707115 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1733424707407 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "p\[15\] High " "Register p\[15\] will power up to High" {  } { { "Poisson_BinToDec.vhd" "" { Text "C:/Users/LabQCIOp/Desktop/gonzalo/VHDL/Poisson_BinToDec/Poisson_BinToDec.vhd" 175 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1733424707764 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "p\[0\] Low " "Register p\[0\] will power up to Low" {  } { { "Poisson_BinToDec.vhd" "" { Text "C:/Users/LabQCIOp/Desktop/gonzalo/VHDL/Poisson_BinToDec/Poisson_BinToDec.vhd" 175 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1733424707764 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1733424707764 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1733424710113 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733424710113 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "lambda\[6\] " "No output dependent on input pin \"lambda\[6\]\"" {  } { { "Poisson_BinToDec.vhd" "" { Text "C:/Users/LabQCIOp/Desktop/gonzalo/VHDL/Poisson_BinToDec/Poisson_BinToDec.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733424711673 "|Poisson_BinToDec|lambda[6]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1733424711673 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4296 " "Implemented 4296 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733424711727 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733424711727 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4267 " "Implemented 4267 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1733424711727 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1733424711727 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733424711727 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4935 " "Peak virtual memory: 4935 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733424711815 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec  5 15:51:51 2024 " "Processing ended: Thu Dec  5 15:51:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733424711815 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:09 " "Elapsed time: 00:01:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733424711815 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733424711815 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733424711815 ""}
