Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Nov 22 10:03:50 2017
| Host         : SAMSUNG-HUGO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_module_timing_summary_routed.rpt -rpx top_module_timing_summary_routed.rpx
| Design       : top_module
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.811        0.000                      0                  654        0.103        0.000                      0                  654        4.500        0.000                       0                   170  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.811        0.000                      0                  654        0.103        0.000                      0                  654        4.500        0.000                       0                   170  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.811ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.811ns  (required time - arrival time)
  Source:                 vga/screen_reg_8_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.935ns  (logic 3.638ns (52.459%)  route 3.297ns (47.541%))
  Logic Levels:           3  (LUT3=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.644     5.247    vga/clk_IBUF_BUFG
    RAMB36_X1Y24         RAMB36E1                                     r  vga/screen_reg_8_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y24         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.119 r  vga/screen_reg_8_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.184    vga/screen_reg_8_0_n_20
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.609 r  vga/screen_reg_9_0/DOBDO[0]
                         net (fo=6, routed)           2.320    10.929    vga/screen_reg_9_0_n_84
    SLICE_X86Y120        LUT3 (Prop_lut3_I1_O)        0.124    11.053 r  vga/VGA_blue[2]_i_3/O
                         net (fo=1, routed)           0.000    11.053    vga/VGA_blue[2]_i_3_n_0
    SLICE_X86Y120        MUXF7 (Prop_muxf7_I1_O)      0.217    11.270 r  vga/VGA_blue_reg[2]_i_1/O
                         net (fo=2, routed)           0.912    12.182    vga/next_pixel[0]
    SLICE_X89Y133        FDRE                                         r  vga/VGA_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.589    15.011    vga/clk_IBUF_BUFG
    SLICE_X89Y133        FDRE                                         r  vga/VGA_blue_reg[2]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X89Y133        FDRE (Setup_fdre_C_D)       -0.242    14.993    vga/VGA_blue_reg[2]
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                         -12.182    
  -------------------------------------------------------------------
                         slack                                  2.811    

Slack (MET) :             2.922ns  (required time - arrival time)
  Source:                 vga/screen_reg_8_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_blue_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.810ns  (logic 3.638ns (53.419%)  route 3.172ns (46.581%))
  Logic Levels:           3  (LUT3=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.644     5.247    vga/clk_IBUF_BUFG
    RAMB36_X1Y24         RAMB36E1                                     r  vga/screen_reg_8_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y24         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.119 r  vga/screen_reg_8_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.184    vga/screen_reg_8_0_n_20
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.609 r  vga/screen_reg_9_0/DOBDO[0]
                         net (fo=6, routed)           2.320    10.929    vga/screen_reg_9_0_n_84
    SLICE_X86Y120        LUT3 (Prop_lut3_I1_O)        0.124    11.053 r  vga/VGA_blue[2]_i_3/O
                         net (fo=1, routed)           0.000    11.053    vga/VGA_blue[2]_i_3_n_0
    SLICE_X86Y120        MUXF7 (Prop_muxf7_I1_O)      0.217    11.270 r  vga/VGA_blue_reg[2]_i_1/O
                         net (fo=2, routed)           0.787    12.057    vga/next_pixel[0]
    SLICE_X89Y133        FDRE                                         r  vga/VGA_blue_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.589    15.011    vga/clk_IBUF_BUFG
    SLICE_X89Y133        FDRE                                         r  vga/VGA_blue_reg[2]_lopt_replica/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X89Y133        FDRE (Setup_fdre_C_D)       -0.256    14.979    vga/VGA_blue_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.979    
                         arrival time                         -12.057    
  -------------------------------------------------------------------
                         slack                                  2.922    

Slack (MET) :             2.936ns  (required time - arrival time)
  Source:                 vga/screen_reg_6_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.750ns  (logic 3.659ns (54.207%)  route 3.091ns (45.793%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.738     5.341    vga/clk_IBUF_BUFG
    RAMB36_X2Y22         RAMB36E1                                     r  vga/screen_reg_6_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.213 r  vga/screen_reg_6_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.278    vga/screen_reg_6_0_n_20
    RAMB36_X2Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.703 r  vga/screen_reg_7_0/DOBDO[0]
                         net (fo=6, routed)           1.969    10.672    vga/screen_reg_7_0_n_84
    SLICE_X86Y120        LUT6 (Prop_lut6_I0_O)        0.124    10.796 r  vga/VGA_green[3]_i_2/O
                         net (fo=1, routed)           0.000    10.796    vga/VGA_green[3]_i_2_n_0
    SLICE_X86Y120        MUXF7 (Prop_muxf7_I0_O)      0.238    11.034 r  vga/VGA_green_reg[3]_i_1/O
                         net (fo=2, routed)           1.056    12.091    vga/next_pixel[3]
    SLICE_X88Y131        FDRE                                         r  vga/VGA_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.586    15.008    vga/clk_IBUF_BUFG
    SLICE_X88Y131        FDRE                                         r  vga/VGA_green_reg[3]/C
                         clock pessimism              0.259    15.267    
                         clock uncertainty           -0.035    15.232    
    SLICE_X88Y131        FDRE (Setup_fdre_C_D)       -0.205    15.027    vga/VGA_green_reg[3]
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                         -12.091    
  -------------------------------------------------------------------
                         slack                                  2.936    

Slack (MET) :             2.946ns  (required time - arrival time)
  Source:                 vga/screen_reg_8_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_green_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.824ns  (logic 3.666ns (53.725%)  route 3.158ns (46.275%))
  Logic Levels:           3  (LUT3=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.644     5.247    vga/clk_IBUF_BUFG
    RAMB36_X1Y24         RAMB36E1                                     r  vga/screen_reg_8_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y24         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.119 r  vga/screen_reg_8_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.184    vga/screen_reg_8_0_n_20
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.609 r  vga/screen_reg_9_0/DOBDO[0]
                         net (fo=6, routed)           1.996    10.605    vga/screen_reg_9_0_n_84
    SLICE_X83Y120        LUT3 (Prop_lut3_I1_O)        0.124    10.729 r  vga/VGA_green[2]_i_3/O
                         net (fo=1, routed)           0.000    10.729    vga/VGA_green[2]_i_3_n_0
    SLICE_X83Y120        MUXF7 (Prop_muxf7_I1_O)      0.245    10.974 r  vga/VGA_green_reg[2]_i_1/O
                         net (fo=2, routed)           1.096    12.070    vga/next_pixel[2]
    SLICE_X88Y133        FDRE                                         r  vga/VGA_green_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.589    15.011    vga/clk_IBUF_BUFG
    SLICE_X88Y133        FDRE                                         r  vga/VGA_green_reg[2]_lopt_replica/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X88Y133        FDRE (Setup_fdre_C_D)       -0.219    15.016    vga/VGA_green_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                         -12.070    
  -------------------------------------------------------------------
                         slack                                  2.946    

Slack (MET) :             3.078ns  (required time - arrival time)
  Source:                 vga/screen_reg_6_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_green_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.594ns  (logic 3.659ns (55.490%)  route 2.935ns (44.510%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.738     5.341    vga/clk_IBUF_BUFG
    RAMB36_X2Y22         RAMB36E1                                     r  vga/screen_reg_6_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.213 r  vga/screen_reg_6_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.278    vga/screen_reg_6_0_n_20
    RAMB36_X2Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.703 r  vga/screen_reg_7_0/DOBDO[0]
                         net (fo=6, routed)           1.969    10.672    vga/screen_reg_7_0_n_84
    SLICE_X86Y120        LUT6 (Prop_lut6_I0_O)        0.124    10.796 r  vga/VGA_green[3]_i_2/O
                         net (fo=1, routed)           0.000    10.796    vga/VGA_green[3]_i_2_n_0
    SLICE_X86Y120        MUXF7 (Prop_muxf7_I0_O)      0.238    11.034 r  vga/VGA_green_reg[3]_i_1/O
                         net (fo=2, routed)           0.900    11.935    vga/next_pixel[3]
    SLICE_X88Y131        FDRE                                         r  vga/VGA_green_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.586    15.008    vga/clk_IBUF_BUFG
    SLICE_X88Y131        FDRE                                         r  vga/VGA_green_reg[3]_lopt_replica/C
                         clock pessimism              0.259    15.267    
                         clock uncertainty           -0.035    15.232    
    SLICE_X88Y131        FDRE (Setup_fdre_C_D)       -0.219    15.013    vga/VGA_green_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                         -11.935    
  -------------------------------------------------------------------
                         slack                                  3.078    

Slack (MET) :             3.101ns  (required time - arrival time)
  Source:                 vga/screen_reg_6_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.591ns  (logic 3.633ns (55.121%)  route 2.958ns (44.879%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.738     5.341    vga/clk_IBUF_BUFG
    RAMB36_X2Y22         RAMB36E1                                     r  vga/screen_reg_6_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.213 r  vga/screen_reg_6_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.278    vga/screen_reg_6_0_n_20
    RAMB36_X2Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.703 r  vga/screen_reg_7_0/DOBDO[0]
                         net (fo=6, routed)           1.964    10.667    vga/screen_reg_7_0_n_84
    SLICE_X85Y120        LUT6 (Prop_lut6_I0_O)        0.124    10.791 r  vga/VGA_red[2]_i_2/O
                         net (fo=1, routed)           0.000    10.791    vga/VGA_red[2]_i_2_n_0
    SLICE_X85Y120        MUXF7 (Prop_muxf7_I0_O)      0.212    11.003 r  vga/VGA_red_reg[2]_i_1/O
                         net (fo=2, routed)           0.928    11.932    vga/next_pixel[4]
    SLICE_X88Y134        FDRE                                         r  vga/VGA_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.590    15.012    vga/clk_IBUF_BUFG
    SLICE_X88Y134        FDRE                                         r  vga/VGA_red_reg[2]/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.236    
    SLICE_X88Y134        FDRE (Setup_fdre_C_D)       -0.203    15.033    vga/VGA_red_reg[2]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -11.932    
  -------------------------------------------------------------------
                         slack                                  3.101    

Slack (MET) :             3.113ns  (required time - arrival time)
  Source:                 vga/screen_reg_6_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_red_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.578ns  (logic 3.633ns (55.230%)  route 2.945ns (44.770%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.738     5.341    vga/clk_IBUF_BUFG
    RAMB36_X2Y22         RAMB36E1                                     r  vga/screen_reg_6_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.213 r  vga/screen_reg_6_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.278    vga/screen_reg_6_0_n_20
    RAMB36_X2Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.703 r  vga/screen_reg_7_0/DOBDO[0]
                         net (fo=6, routed)           1.964    10.667    vga/screen_reg_7_0_n_84
    SLICE_X85Y120        LUT6 (Prop_lut6_I0_O)        0.124    10.791 r  vga/VGA_red[2]_i_2/O
                         net (fo=1, routed)           0.000    10.791    vga/VGA_red[2]_i_2_n_0
    SLICE_X85Y120        MUXF7 (Prop_muxf7_I0_O)      0.212    11.003 r  vga/VGA_red_reg[2]_i_1/O
                         net (fo=2, routed)           0.915    11.919    vga/next_pixel[4]
    SLICE_X88Y133        FDRE                                         r  vga/VGA_red_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.589    15.011    vga/clk_IBUF_BUFG
    SLICE_X88Y133        FDRE                                         r  vga/VGA_red_reg[2]_lopt_replica/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X88Y133        FDRE (Setup_fdre_C_D)       -0.203    15.032    vga/VGA_red_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -11.919    
  -------------------------------------------------------------------
                         slack                                  3.113    

Slack (MET) :             3.131ns  (required time - arrival time)
  Source:                 vga/screen_reg_6_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_red_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.562ns  (logic 3.659ns (55.757%)  route 2.903ns (44.243%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.738     5.341    vga/clk_IBUF_BUFG
    RAMB36_X2Y22         RAMB36E1                                     r  vga/screen_reg_6_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.213 r  vga/screen_reg_6_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.278    vga/screen_reg_6_0_n_20
    RAMB36_X2Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.703 r  vga/screen_reg_7_0/DOBDO[0]
                         net (fo=6, routed)           1.792    10.495    vga/screen_reg_7_0_n_84
    SLICE_X85Y120        LUT6 (Prop_lut6_I0_O)        0.124    10.619 r  vga/VGA_red[3]_i_3/O
                         net (fo=1, routed)           0.000    10.619    vga/VGA_red[3]_i_3_n_0
    SLICE_X85Y120        MUXF7 (Prop_muxf7_I0_O)      0.238    10.857 r  vga/VGA_red_reg[3]_i_2/O
                         net (fo=2, routed)           1.046    11.903    vga/next_pixel[5]
    SLICE_X88Y134        FDRE                                         r  vga/VGA_red_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.590    15.012    vga/clk_IBUF_BUFG
    SLICE_X88Y134        FDRE                                         r  vga/VGA_red_reg[3]_lopt_replica/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.236    
    SLICE_X88Y134        FDRE (Setup_fdre_C_D)       -0.202    15.034    vga/VGA_red_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -11.903    
  -------------------------------------------------------------------
                         slack                                  3.131    

Slack (MET) :             3.132ns  (required time - arrival time)
  Source:                 vga/screen_reg_6_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.560ns  (logic 3.659ns (55.776%)  route 2.901ns (44.224%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.738     5.341    vga/clk_IBUF_BUFG
    RAMB36_X2Y22         RAMB36E1                                     r  vga/screen_reg_6_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.213 r  vga/screen_reg_6_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.278    vga/screen_reg_6_0_n_20
    RAMB36_X2Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.703 r  vga/screen_reg_7_0/DOBDO[0]
                         net (fo=6, routed)           1.792    10.495    vga/screen_reg_7_0_n_84
    SLICE_X85Y120        LUT6 (Prop_lut6_I0_O)        0.124    10.619 r  vga/VGA_red[3]_i_3/O
                         net (fo=1, routed)           0.000    10.619    vga/VGA_red[3]_i_3_n_0
    SLICE_X85Y120        MUXF7 (Prop_muxf7_I0_O)      0.238    10.857 r  vga/VGA_red_reg[3]_i_2/O
                         net (fo=2, routed)           1.044    11.901    vga/next_pixel[5]
    SLICE_X88Y133        FDRE                                         r  vga/VGA_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.589    15.011    vga/clk_IBUF_BUFG
    SLICE_X88Y133        FDRE                                         r  vga/VGA_red_reg[3]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X88Y133        FDRE (Setup_fdre_C_D)       -0.202    15.033    vga/VGA_red_reg[3]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -11.901    
  -------------------------------------------------------------------
                         slack                                  3.132    

Slack (MET) :             3.149ns  (required time - arrival time)
  Source:                 vga/screen_reg_8_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.634ns  (logic 3.666ns (55.258%)  route 2.968ns (44.742%))
  Logic Levels:           3  (LUT3=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.644     5.247    vga/clk_IBUF_BUFG
    RAMB36_X1Y24         RAMB36E1                                     r  vga/screen_reg_8_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y24         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.119 r  vga/screen_reg_8_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.184    vga/screen_reg_8_0_n_20
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.609 r  vga/screen_reg_9_0/DOBDO[0]
                         net (fo=6, routed)           1.996    10.605    vga/screen_reg_9_0_n_84
    SLICE_X83Y120        LUT3 (Prop_lut3_I1_O)        0.124    10.729 r  vga/VGA_green[2]_i_3/O
                         net (fo=1, routed)           0.000    10.729    vga/VGA_green[2]_i_3_n_0
    SLICE_X83Y120        MUXF7 (Prop_muxf7_I1_O)      0.245    10.974 r  vga/VGA_green_reg[2]_i_1/O
                         net (fo=2, routed)           0.907    11.881    vga/next_pixel[2]
    SLICE_X88Y133        FDRE                                         r  vga/VGA_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.589    15.011    vga/clk_IBUF_BUFG
    SLICE_X88Y133        FDRE                                         r  vga/VGA_green_reg[2]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X88Y133        FDRE (Setup_fdre_C_D)       -0.205    15.030    vga/VGA_green_reg[2]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -11.881    
  -------------------------------------------------------------------
                         slack                                  3.149    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 cm/s_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/screen_reg_7_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.040%)  route 0.203ns (58.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.581     1.500    cm/clk_IBUF_BUFG
    SLICE_X72Y119        FDRE                                         r  cm/s_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y119        FDRE (Prop_fdre_C_Q)         0.141     1.641 r  cm/s_addr_reg[9]/Q
                         net (fo=12, routed)          0.203     1.844    vga/Q[9]
    RAMB36_X2Y23         RAMB36E1                                     r  vga/screen_reg_7_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.894     2.059    vga/clk_IBUF_BUFG
    RAMB36_X2Y23         RAMB36E1                                     r  vga/screen_reg_7_0/CLKARDCLK
                         clock pessimism             -0.501     1.558    
    RAMB36_X2Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.741    vga/screen_reg_7_0
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 cm/s_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/screen_reg_7_0/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.898%)  route 0.231ns (62.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.581     1.500    cm/clk_IBUF_BUFG
    SLICE_X73Y119        FDRE                                         r  cm/s_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y119        FDRE (Prop_fdre_C_Q)         0.141     1.641 r  cm/s_addr_reg[15]/Q
                         net (fo=22, routed)          0.231     1.872    vga/Q[15]
    RAMB36_X2Y23         RAMB36E1                                     r  vga/screen_reg_7_0/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.894     2.059    vga/clk_IBUF_BUFG
    RAMB36_X2Y23         RAMB36E1                                     r  vga/screen_reg_7_0/CLKARDCLK
                         clock pessimism             -0.501     1.558    
    RAMB36_X2Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                      0.180     1.738    vga/screen_reg_7_0
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 vga/pix_read_addr_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/screen_reg_4_0/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.979%)  route 0.262ns (65.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.579     1.498    vga/clk_IBUF_BUFG
    SLICE_X75Y123        FDRE                                         r  vga/pix_read_addr_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y123        FDRE (Prop_fdre_C_Q)         0.141     1.639 r  vga/pix_read_addr_reg_rep[0]/Q
                         net (fo=10, routed)          0.262     1.902    vga/pix_read_addr[0]
    RAMB36_X2Y24         RAMB36E1                                     r  vga/screen_reg_4_0/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.891     2.056    vga/clk_IBUF_BUFG
    RAMB36_X2Y24         RAMB36E1                                     r  vga/screen_reg_4_0/CLKBWRCLK
                         clock pessimism             -0.479     1.577    
    RAMB36_X2Y24         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.183     1.760    vga/screen_reg_4_0
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 vga/pix_read_addr_reg_rep[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/screen_reg_5_0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.164ns (40.021%)  route 0.246ns (59.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.578     1.497    vga/clk_IBUF_BUFG
    SLICE_X76Y125        FDRE                                         r  vga/pix_read_addr_reg_rep[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y125        FDRE (Prop_fdre_C_Q)         0.164     1.661 r  vga/pix_read_addr_reg_rep[11]/Q
                         net (fo=10, routed)          0.246     1.907    vga/pix_read_addr[11]
    RAMB36_X2Y25         RAMB36E1                                     r  vga/screen_reg_5_0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.888     2.053    vga/clk_IBUF_BUFG
    RAMB36_X2Y25         RAMB36E1                                     r  vga/screen_reg_5_0/CLKBWRCLK
                         clock pessimism             -0.479     1.574    
    RAMB36_X2Y25         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     1.757    vga/screen_reg_5_0
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 cm/x_pixel_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cm/x_pixel_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.717%)  route 0.101ns (35.283%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.583     1.502    cm/clk_IBUF_BUFG
    SLICE_X77Y119        FDRE                                         r  cm/x_pixel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y119        FDRE (Prop_fdre_C_Q)         0.141     1.643 r  cm/x_pixel_reg[4]/Q
                         net (fo=12, routed)          0.101     1.745    cm/x_pixel[4]
    SLICE_X76Y119        LUT6 (Prop_lut6_I2_O)        0.045     1.790 r  cm/x_pixel[7]_i_1/O
                         net (fo=1, routed)           0.000     1.790    cm/x_pixel[7]_i_1_n_0
    SLICE_X76Y119        FDRE                                         r  cm/x_pixel_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.854     2.019    cm/clk_IBUF_BUFG
    SLICE_X76Y119        FDRE                                         r  cm/x_pixel_reg[7]/C
                         clock pessimism             -0.503     1.515    
    SLICE_X76Y119        FDRE (Hold_fdre_C_D)         0.121     1.636    cm/x_pixel_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 cm/s_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/screen_reg_7_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.169%)  route 0.255ns (60.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.584     1.503    cm/clk_IBUF_BUFG
    SLICE_X74Y118        FDRE                                         r  cm/s_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y118        FDRE (Prop_fdre_C_Q)         0.164     1.667 r  cm/s_addr_reg[5]/Q
                         net (fo=12, routed)          0.255     1.922    vga/Q[5]
    RAMB36_X2Y23         RAMB36E1                                     r  vga/screen_reg_7_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.894     2.059    vga/clk_IBUF_BUFG
    RAMB36_X2Y23         RAMB36E1                                     r  vga/screen_reg_7_0/CLKARDCLK
                         clock pessimism             -0.479     1.580    
    RAMB36_X2Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.763    vga/screen_reg_7_0
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 cm/s_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/screen_reg_1_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.730%)  route 0.271ns (62.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.584     1.503    cm/clk_IBUF_BUFG
    SLICE_X76Y118        FDRE                                         r  cm/s_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y118        FDRE (Prop_fdre_C_Q)         0.164     1.667 r  cm/s_addr_reg[8]/Q
                         net (fo=12, routed)          0.271     1.938    vga/Q[8]
    RAMB36_X3Y23         RAMB36E1                                     r  vga/screen_reg_1_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.901     2.066    vga/clk_IBUF_BUFG
    RAMB36_X3Y23         RAMB36E1                                     r  vga/screen_reg_1_0/CLKARDCLK
                         clock pessimism             -0.479     1.587    
    RAMB36_X3Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.770    vga/screen_reg_1_0
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 vga/pix_read_addr_reg_rep[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/screen_reg_5_0/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.164ns (38.308%)  route 0.264ns (61.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.578     1.497    vga/clk_IBUF_BUFG
    SLICE_X76Y125        FDRE                                         r  vga/pix_read_addr_reg_rep[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y125        FDRE (Prop_fdre_C_Q)         0.164     1.661 r  vga/pix_read_addr_reg_rep[12]/Q
                         net (fo=10, routed)          0.264     1.926    vga/pix_read_addr[12]
    RAMB36_X2Y25         RAMB36E1                                     r  vga/screen_reg_5_0/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.888     2.053    vga/clk_IBUF_BUFG
    RAMB36_X2Y25         RAMB36E1                                     r  vga/screen_reg_5_0/CLKBWRCLK
                         clock pessimism             -0.479     1.574    
    RAMB36_X2Y25         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.757    vga/screen_reg_5_0
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 cm/s_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/screen_reg_7_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.164ns (38.073%)  route 0.267ns (61.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.584     1.503    cm/clk_IBUF_BUFG
    SLICE_X76Y118        FDRE                                         r  cm/s_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y118        FDRE (Prop_fdre_C_Q)         0.164     1.667 r  cm/s_addr_reg[7]/Q
                         net (fo=12, routed)          0.267     1.934    vga/Q[7]
    RAMB36_X2Y23         RAMB36E1                                     r  vga/screen_reg_7_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.894     2.059    vga/clk_IBUF_BUFG
    RAMB36_X2Y23         RAMB36E1                                     r  vga/screen_reg_7_0/CLKARDCLK
                         clock pessimism             -0.479     1.580    
    RAMB36_X2Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.763    vga/screen_reg_7_0
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 vga/pix_read_addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/pix_read_addr_reg_rep[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.252ns (79.170%)  route 0.066ns (20.830%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.579     1.498    vga/clk_IBUF_BUFG
    SLICE_X77Y126        FDRE                                         r  vga/pix_read_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y126        FDRE (Prop_fdre_C_Q)         0.141     1.639 r  vga/pix_read_addr_reg[14]/Q
                         net (fo=2, routed)           0.066     1.706    vga/pix_read_addr_reg[14]
    SLICE_X76Y126        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.817 r  vga/pix_read_addr_reg_rep[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.817    vga/pix_read_addr_reg_rep[16]_i_1_n_6
    SLICE_X76Y126        FDRE                                         r  vga/pix_read_addr_reg_rep[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.849     2.014    vga/clk_IBUF_BUFG
    SLICE_X76Y126        FDRE                                         r  vga/pix_read_addr_reg_rep[14]/C
                         clock pessimism             -0.502     1.511    
    SLICE_X76Y126        FDRE (Hold_fdre_C_D)         0.134     1.645    vga/pix_read_addr_reg_rep[14]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.171    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X3Y23   vga/screen_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X3Y24   vga/screen_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X3Y25   vga/screen_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y24   vga/screen_reg_4_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y25   vga/screen_reg_5_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y22   vga/screen_reg_6_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y23   vga/screen_reg_7_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y24   vga/screen_reg_8_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y25   vga/screen_reg_9_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X3Y22   vga/screen_reg_0_0/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X77Y127  vga/pix_read_addr_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X77Y127  vga/pix_read_addr_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X77Y127  vga/pix_read_addr_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X76Y127  vga/pix_read_addr_reg_rep[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X76Y127  vga/pix_read_addr_reg_rep[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X80Y125  vga/VGA_vs_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X81Y125  vga/v_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X81Y125  vga/v_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X81Y125  vga/v_counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X81Y125  vga/v_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y131  vga/VGA_green_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y131  vga/VGA_green_reg[3]_lopt_replica/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X72Y114  vga/vga/screen_reg_6_0_cooolgate_en_gate_30_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X80Y121  cm/compteur_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X80Y121  cm/compteur_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X79Y119  cm/offset_x_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X79Y119  cm/offset_x_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X79Y119  cm/offset_x_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X79Y119  cm/offset_x_reg[4]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X79Y120  cm/offset_x_reg[5]/C



