// Seed: 768829576
module module_0 (
    input  tri1  id_0,
    output logic id_1,
    input  tri0  id_2
);
  always id_1 <= -1;
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1,
    output supply1 id_2,
    input wire id_3,
    input wire id_4,
    output logic id_5,
    output wire id_6,
    output wor id_7
);
  wire id_9;
  parameter id_10 = 1;
  always begin : LABEL_0
    id_5 = id_3;
  end
  id_11(
      id_4
  );
  wire id_12;
  parameter id_13 = -1;
  wire id_14;
  assign id_5 = 1'b0;
  assign (strong0, pull1) id_5 = -1 - id_0;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_4
  );
  assign modCall_1.id_2 = 0;
endmodule
