

 module A real B; endmodule 


module test()

	begin analog
		real a,b,c,d,e,f,g,h,i;
		real vdj0, vdjt, vdt;
         vdj0    = 2*vt0*ln(exp(b*0.5/vt0)-exp(-0.5*b/vt0)); 
	end

endmodule
