**P1 Combinational Logic and State Machine Design Using Verilog**

p1_top.v and p1_top_tb.v

A password set lock operation using a Mealy state machine connected with a 7-segment LED display on the DE1-SoC using a combinational logic block. 

**P2 ARM Assembly Programming**

p2_top.s

Implements a binary search algorithm in ARM assembly to locate a key within an array, making use of stack operations and ARM instructions.

**P3 Datapath for the Simple RISC Machine**

**P4 Finite State Machine Controller for the Simple RISC Machine**

**P5 Adding Memory and IO to the Simple RISC Machine**

**P6 Supporting Branches in the Simple RISC Machine**
