{ Machine generated file created by SPI }
{ Last modified was 16:19:37 Wednesday, July 27, 2016 }
{ NOTE: Do not modify the contents of this file. If this is regenerated by }
{       SPI, your modifications will be overwritten. }


START_GLOBAL
view_pcb './worklib/ttc_fmc/physical'
library 'ttc_fmc_lib' 'cnstandard' 'cnpower' 'cnconnector' 'cndiscrete' 'cninterface' 'cnlinear' 'cnmemory' 'cnpassive' 'cnspecial' 'cnmech' 'cncmos' 'standard'
physical_path '../worklib/ttc_fmc/physical'
design_name 'ttc_fmc'
design_library 'ttc_fmc_lib'
cpm_version '16.3'
session_name 'ProjectMgr17783'
trapezoidal_angle_in_degree '90.000000'
temp_dir '../temp'
cdsprop_file ''
END_GLOBAL

START_CONCEPTHDL
LOGIC_GRID_SIZE '0.0200'
LOGIC_GRID_MULTIPLE '1'
SYMBOL_GRID_SIZE '0.020'
SYMBOL_GRID_MULTIPLE '1'
DOC_GRID_SIZE '0. 0200'
DOC_GRID_MULTIPLE '1'
AUTO_UPDATE_DEFAULT_MODELS 'ON'
END_CONCEPTHDL

START_PKGRXL
regenerate_physical_net_name 'OFF'
electrical_constraints 'ON'
f2b_overwrite_constraints 'OFF'
END_PKGRXL

START_DESIGNSYNC
ignore_fixed 'NO'
create_user_prop 'NO'
replace_symbol '0'
etch_removal 'NO'
run_packager 'YES'
run_netrev 'NO'
backannotate_forward 'YES'
last_board_file 'EDA-02319-V3-0.brd'
run_feedback 'YES'
run_genfeedformat 'YES'
backannotate_feedback 'YES'
show_report 'NO'
END_DESIGNSYNC

START_ERCDX
pin_direction_check 'OFF'
io_check 'OFF'
load_check 'OFF'
connect_check 'OFF'
END_ERCDX

START_CREFERHDL
cref_data_file 'cref.dat'
END_CREFERHDL

START_CUSTOMVAR
PROJECT_TITLE 'TTC_FMC'
ABBREV 'PT'
EDMS 'EDA-02319-V3-1'
PCB_BY 'D.Lotte'
SYSTEM 'Cadence SPB16.3'
DSN_BY 'P. VICHOUDIS'
DATE '13/07/2012'
END_CUSTOMVAR

START_CONSTRAINT_MGR
EDIT_PHYSICAL_SPACING_CONSTRAINTS 'ON'
END_CONSTRAINT_MGR

