
// File generated by mist version N-2018.03#7d02e3ca79#180723, Thu Feb 28 14:35:28 2019
// Copyright 2014-2018 Synopsys, Inc. All rights reserved.
// mist -B -I../../../.. -I../../../../isg -r +f +i stdio-freopen_ tlx


// m3;   next: m4 (next offset: 15)
000000  1 0  "00001000001000010000000001001100"   // (SP,MC) = _pl_rd_res_reg_const_wr_res_reg_2_B1 (76,SP,SP); 
000001  1 0  "01010100100001110000000000000000"   // R[7] = R[4]; 
000002  1 0  "10101000001001101111111111111100"   // (__spill_DMw[-4]) = stack_store_bndl_B3 (R[6],SP,-4); 
000003  1 0  "00001000001001001111111110110100"   // (R[4],MC) = _pl_rd_res_reg_const_1_B1 (-76,SP); 
000004  1 0  "01010000110001100000000000000000"   // (R[6]) = load_1_B1 (R[6],DMb); 
000005  1 0  "01010100000000110000000000001001"   // (R[3]) = const_4_B2 (); 
000006  1 0  "01010100000010000000000000011010"   // (R[8]) = const_3_B2 (); 
000007  1 0  "10101000001001111111111111000000"   // (DMb) = store__pl_rd_res_reg_const_1_B1 (R[7],-64,DMb,SP); 
000008  1 0  "10101000001001011111111111000100"   // (DMb) = store__pl_rd_res_reg_const_1_B1 (R[5],-60,DMb,SP); 
000009  1 0  "10101000001001101111111110111000"   // (DMb) = store__pl_rd_res_reg_const_1_B1 (R[6],-72,DMb,SP); 
000010  1 0  "10101000001000111111111110111100"   // (DMb) = store__pl_rd_res_reg_const_1_B1 (R[3],-68,DMb,SP); 
000011  1 0  "10101000100010000000000000000000"   // (DMb) = store_1_B1 (R[8],R[4],DMb); 
000012  1 0  "10101000001000101111111111111000"   // (__spill_DMw[-8]) = stack_store_bndl_B3 (R[2],SP,-8); 
000013  1 0  "00101000000000000000000000000000"   // (LR) = jal_const_1_B1 (0); 
000014  1 0  "00000000000000000000000000000000"  .swstall "delay_slot"   // () = vd_nop_ID (); 

// m4 subroutine call;   next: m16 (next offset: 15)

// m16;   next: m9, jump target: m8 (next offset: 19)
000015  1 0  "01010000001001001111111110111100"   // (R[4]) = load__pl_rd_res_reg_const_1_B1 (-68,DMb,SP); 
000016  1 0  "00100000100000000000000000000111"   // () = nez_br_const_1_B1 (R[4],7); 
000017  1 0  "00000000000000000000000000000000"  .swstall "delay_slot"   // () = vd_nop_ID (); 
000018  1 0  "00000000000000000000000000000000"  .swstall "delay_slot"   // () = vd_nop_ID (); 

// m9, jump target: m12 (next offset: 25)
000019  1 0  "01010000001000111111111111111100"   // (R[3]) = stack_load_bndl_B3 (__spill_DMw[-4],SP,-4); 
000020  1 0  "01010000001001001111111110111000"   // (R[4]) = load__pl_rd_res_reg_const_1_B1 (-72,DMb,SP); 
000021  1 0  "10101000011001000000000000000000"   // (DMb) = store_1_B1 (R[4],R[3],DMb); 
000022  1 0  "01010100000001010000000000000001"   // (R[5]) = const_1_B2 (); 
000023  1 0  "00100100000000000000000000000101"   // () = j_const_1_B1 (5); 
000024  1 0  "10101000011001010000000000000100"   // (DMb) = store__pl_const_1_B1 (R[5],R[3],DMb); 

// m8;   next: m12 (next offset: 29)
000025  1 0  "01001000000000110000000000000000"   // (R[3]) = lhi_const_1_B1 (0); 
000026  1 0  "01010100011001010000000000000000"   // (R[5]) = w32_const_bor_1_B1 (R[3],0); 
000027  1 0  "01001000000000110000000000000000"   // (R[3]) = const_2_B3 (); 
000028  1 0  "10101000101001000000000000000000"   // (DMb_stat) = store_2_B1 (R[4],R[5],DMb_stat); 

// m12 (next offset: /)
000029  1 0  "00000000000000000000000000000000"  .swstall "dm_addr_conflict"   // () = vd_nop_ID (); 
000030  1 0  "01010000001001001111111111111000"   // (R[4]) = stack_load_bndl_B3 (__spill_DMw[-8],SP,-8); 
000031  1 0  "00110000100000000000000000000000"   // () = __rts_jr_1_B1 (R[4]); 
000032  1 0  "00001000001000011111111110110100"   // (SP,MC) = _pl_rd_res_reg_const_wr_res_reg_1_B1 (-76,SP,SP); 
000033  1 0  "00000000000000000000000000000000"  .swstall "delay_slot"   // () = vd_nop_ID (); 

