port map (
    a   => x, 
    b   => y,  
    out => z)
