INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPUexperiment/Experiment4/DataMemory/DataMemory.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'readResult' is not allowed [E:/CPUexperiment/Experiment4/DataMemory/DataMemory.srcs/sources_1/new/DataMemory.v:12]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPUexperiment/Experiment4/DataMemory/DataMemory.srcs/sim_1/new/DataMemory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory_tb
