// Seed: 1584039962
module module_0;
  wand id_1 = id_1 == 1 * id_1;
  assign id_1 = id_1;
endmodule
module module_1 (
    output wand id_0,
    input tri id_1,
    input supply0 id_2,
    inout uwire id_3,
    input tri id_4,
    output wor id_5,
    output supply1 id_6,
    output supply1 id_7
);
  wire id_9;
  nor (id_0, id_1, id_2, id_3, id_4, id_9);
  module_0();
  wire id_10;
endmodule
module module_2 (
    input wire id_0,
    input supply1 id_1,
    input wand id_2,
    input uwire id_3,
    input tri1 id_4,
    input tri1 id_5,
    input tri0 id_6,
    input wand id_7,
    input tri0 id_8,
    input tri0 id_9,
    output tri id_10,
    output logic id_11
);
  wire id_13;
  always @(1) begin
    $display(1);
    id_11 <= 1 == id_2;
  end
  module_0();
endmodule
