// Seed: 2309232646
module module_0;
  logic [7:0] id_1, id_2;
  assign id_1[1] = id_2 || id_2 || "";
endmodule
module module_1 (
    output logic   id_0,
    input  supply0 id_1
    , id_3
);
  parameter id_4 = 1'd0;
  always @(posedge -1 or 1) begin : LABEL_0
    if (1) id_0 = id_1;
    id_0 = id_4;
  end
  wire id_5;
  module_0 modCall_1 ();
endmodule
module module_0 #(
    parameter id_0 = 32'd28,
    parameter id_1 = 32'd87
) (
    input  tri  _id_0,
    input  tri1 _id_1,
    output wand id_2,
    output wire id_3,
    output tri  id_4
);
  logic [7:0] id_6;
  ;
  wire [1 : {  id_0  ,  -1  }] id_7;
  module_0 modCall_1 ();
  assign module_2[""] = id_6[-1+{id_1, id_0}];
  logic id_8;
endmodule
