// Seed: 3719996657
module module_0 (
    input  tri1 id_0,
    input  wor  id_1,
    output tri0 id_2
);
  supply1 id_4 = 1;
  assign id_2 = 1 ? 1 : 1 == 1;
  assign id_4 = id_1 == 1;
  assign id_2 = id_0;
endmodule
module module_1 (
    input  uwire id_0,
    output logic id_1,
    input  wor   id_2,
    input  wand  id_3,
    input  tri   id_4,
    input  wand  id_5,
    output tri1  id_6
);
  always id_1 <= #id_5 1;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_6
  );
  assign modCall_1.id_0 = 0;
  wire id_8;
endmodule
