Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\dev\385_SD_Card\DE2_115_SD_CARD\DE2_115_SD_CARD_NIOS.qsys --block-symbol-file --output-directory=C:\dev\385_SD_Card\DE2_115_SD_CARD\DE2_115_SD_CARD_NIOS --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading DE2_115_SD_CARD/DE2_115_SD_CARD_NIOS.qsys
Progress: Reading input file
Progress: Adding altpll [altpll 15.0]
Progress: Parameterizing module altpll
Progress: Adding audio [AUDIO_IF 1.0]
Progress: Parameterizing module audio
Progress: Adding c0 [altera_clock_bridge 15.0]
Progress: Parameterizing module c0
Progress: Adding c2 [altera_clock_bridge 15.0]
Progress: Parameterizing module c2
Progress: Adding cfi_flash [altera_generic_tristate_controller 15.0]
Progress: Parameterizing module cfi_flash
Progress: Adding clk_50 [clock_source 15.0]
Progress: Parameterizing module clk_50
Progress: Adding clock_crossing_io [altera_avalon_mm_clock_crossing_bridge 15.0]
Progress: Parameterizing module clock_crossing_io
Progress: Adding cpu [altera_nios2_qsys 15.0]
Progress: Parameterizing module cpu
Progress: Adding epp_i2c_scl [altera_avalon_pio 15.0]
Progress: Parameterizing module epp_i2c_scl
Progress: Adding epp_i2c_sda [altera_avalon_pio 15.0]
Progress: Parameterizing module epp_i2c_sda
Progress: Adding i2c_scl [altera_avalon_pio 15.0]
Progress: Parameterizing module i2c_scl
Progress: Adding i2c_sda [altera_avalon_pio 15.0]
Progress: Parameterizing module i2c_sda
Progress: Adding ir [altera_avalon_pio 15.0]
Progress: Parameterizing module ir
Progress: Adding jtag_uart [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart
Progress: Adding key [altera_avalon_pio 15.0]
Progress: Parameterizing module key
Progress: Adding lcd [altera_avalon_lcd_16207 15.0]
Progress: Parameterizing module lcd
Progress: Adding ledg [altera_avalon_pio 15.0]
Progress: Parameterizing module ledg
Progress: Adding ledr [altera_avalon_pio 15.0]
Progress: Parameterizing module ledr
Progress: Adding onchip_memory2 [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module onchip_memory2
Progress: Adding rs232 [altera_avalon_uart 15.0]
Progress: Parameterizing module rs232
Progress: Adding sd_clk [altera_avalon_pio 15.0]
Progress: Parameterizing module sd_clk
Progress: Adding sd_cmd [altera_avalon_pio 15.0]
Progress: Parameterizing module sd_cmd
Progress: Adding sd_dat [altera_avalon_pio 15.0]
Progress: Parameterizing module sd_dat
Progress: Adding sd_wp_n [altera_avalon_pio 15.0]
Progress: Parameterizing module sd_wp_n
Progress: Adding seg7 [SEG7_IF 1.0]
Progress: Parameterizing module seg7
Progress: Adding sma_in [altera_avalon_pio 15.0]
Progress: Parameterizing module sma_in
Progress: Adding sma_out [altera_avalon_pio 15.0]
Progress: Parameterizing module sma_out
Progress: Adding sw [altera_avalon_pio 15.0]
Progress: Parameterizing module sw
Progress: Adding timer [altera_avalon_timer 15.0]
Progress: Parameterizing module timer
Progress: Adding to_hw_port [altera_avalon_pio 15.0]
Progress: Parameterizing module to_hw_port
Progress: Adding to_hw_sig [altera_avalon_pio 15.0]
Progress: Parameterizing module to_hw_sig
Progress: Adding to_sw_sig [altera_avalon_pio 15.0]
Progress: Parameterizing module to_sw_sig
Progress: Adding tri_state_bridge_flash_bridge_0 [altera_tristate_conduit_bridge 15.0]
Progress: Parameterizing module tri_state_bridge_flash_bridge_0
Progress: Adding tri_state_flash_bridge_pinSharer_0 [altera_tristate_conduit_pin_sharer 15.0]
Progress: Parameterizing module tri_state_flash_bridge_pinSharer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: DE2_115_SD_CARD_NIOS.cfi_flash: Properties (isFlash,isMemoryDevice,isNonVolatileStorage) have been set on interface uas - in composed mode these are ignored
Warning: DE2_115_SD_CARD_NIOS.cpu: Nios II Classic cores are now superseded by improved Gen 2 cores.
Info: DE2_115_SD_CARD_NIOS.epp_i2c_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_SD_CARD_NIOS.i2c_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_SD_CARD_NIOS.ir: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_SD_CARD_NIOS.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_SD_CARD_NIOS.sd_cmd: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_SD_CARD_NIOS.sd_dat: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_SD_CARD_NIOS.sd_wp_n: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_SD_CARD_NIOS.sma_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_SD_CARD_NIOS.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_SD_CARD_NIOS.to_sw_sig: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\dev\385_SD_Card\DE2_115_SD_CARD\DE2_115_SD_CARD_NIOS.qsys --synthesis=VERILOG --output-directory=C:\dev\385_SD_Card\DE2_115_SD_CARD\DE2_115_SD_CARD_NIOS\synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading DE2_115_SD_CARD/DE2_115_SD_CARD_NIOS.qsys
Progress: Reading input file
Progress: Adding altpll [altpll 15.0]
Progress: Parameterizing module altpll
Progress: Adding audio [AUDIO_IF 1.0]
Progress: Parameterizing module audio
Progress: Adding c0 [altera_clock_bridge 15.0]
Progress: Parameterizing module c0
Progress: Adding c2 [altera_clock_bridge 15.0]
Progress: Parameterizing module c2
Progress: Adding cfi_flash [altera_generic_tristate_controller 15.0]
Progress: Parameterizing module cfi_flash
Progress: Adding clk_50 [clock_source 15.0]
Progress: Parameterizing module clk_50
Progress: Adding clock_crossing_io [altera_avalon_mm_clock_crossing_bridge 15.0]
Progress: Parameterizing module clock_crossing_io
Progress: Adding cpu [altera_nios2_qsys 15.0]
Progress: Parameterizing module cpu
Progress: Adding epp_i2c_scl [altera_avalon_pio 15.0]
Progress: Parameterizing module epp_i2c_scl
Progress: Adding epp_i2c_sda [altera_avalon_pio 15.0]
Progress: Parameterizing module epp_i2c_sda
Progress: Adding i2c_scl [altera_avalon_pio 15.0]
Progress: Parameterizing module i2c_scl
Progress: Adding i2c_sda [altera_avalon_pio 15.0]
Progress: Parameterizing module i2c_sda
Progress: Adding ir [altera_avalon_pio 15.0]
Progress: Parameterizing module ir
Progress: Adding jtag_uart [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart
Progress: Adding key [altera_avalon_pio 15.0]
Progress: Parameterizing module key
Progress: Adding lcd [altera_avalon_lcd_16207 15.0]
Progress: Parameterizing module lcd
Progress: Adding ledg [altera_avalon_pio 15.0]
Progress: Parameterizing module ledg
Progress: Adding ledr [altera_avalon_pio 15.0]
Progress: Parameterizing module ledr
Progress: Adding onchip_memory2 [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module onchip_memory2
Progress: Adding rs232 [altera_avalon_uart 15.0]
Progress: Parameterizing module rs232
Progress: Adding sd_clk [altera_avalon_pio 15.0]
Progress: Parameterizing module sd_clk
Progress: Adding sd_cmd [altera_avalon_pio 15.0]
Progress: Parameterizing module sd_cmd
Progress: Adding sd_dat [altera_avalon_pio 15.0]
Progress: Parameterizing module sd_dat
Progress: Adding sd_wp_n [altera_avalon_pio 15.0]
Progress: Parameterizing module sd_wp_n
Progress: Adding seg7 [SEG7_IF 1.0]
Progress: Parameterizing module seg7
Progress: Adding sma_in [altera_avalon_pio 15.0]
Progress: Parameterizing module sma_in
Progress: Adding sma_out [altera_avalon_pio 15.0]
Progress: Parameterizing module sma_out
Progress: Adding sw [altera_avalon_pio 15.0]
Progress: Parameterizing module sw
Progress: Adding timer [altera_avalon_timer 15.0]
Progress: Parameterizing module timer
Progress: Adding to_hw_port [altera_avalon_pio 15.0]
Progress: Parameterizing module to_hw_port
Progress: Adding to_hw_sig [altera_avalon_pio 15.0]
Progress: Parameterizing module to_hw_sig
Progress: Adding to_sw_sig [altera_avalon_pio 15.0]
Progress: Parameterizing module to_sw_sig
Progress: Adding tri_state_bridge_flash_bridge_0 [altera_tristate_conduit_bridge 15.0]
Progress: Parameterizing module tri_state_bridge_flash_bridge_0
Progress: Adding tri_state_flash_bridge_pinSharer_0 [altera_tristate_conduit_pin_sharer 15.0]
Progress: Parameterizing module tri_state_flash_bridge_pinSharer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: DE2_115_SD_CARD_NIOS.cfi_flash: Properties (isFlash,isMemoryDevice,isNonVolatileStorage) have been set on interface uas - in composed mode these are ignored
Warning: DE2_115_SD_CARD_NIOS.cpu: Nios II Classic cores are now superseded by improved Gen 2 cores.
Info: DE2_115_SD_CARD_NIOS.epp_i2c_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_SD_CARD_NIOS.i2c_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_SD_CARD_NIOS.ir: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_SD_CARD_NIOS.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_SD_CARD_NIOS.sd_cmd: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_SD_CARD_NIOS.sd_dat: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_SD_CARD_NIOS.sd_wp_n: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_SD_CARD_NIOS.sma_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_SD_CARD_NIOS.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_SD_CARD_NIOS.to_sw_sig: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE2_115_SD_CARD_NIOS: Generating DE2_115_SD_CARD_NIOS "DE2_115_SD_CARD_NIOS" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0
Info: Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0
Info: Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0
Info: Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0
Info: Inserting clock-crossing logic between cmd_demux.src4 and cmd_mux_004.sink0
Info: Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0
Info: Inserting clock-crossing logic between cmd_demux.src6 and cmd_mux_006.sink0
Info: Inserting clock-crossing logic between cmd_demux.src7 and cmd_mux_007.sink0
Info: Inserting clock-crossing logic between cmd_demux.src8 and cmd_mux_008.sink0
Info: Inserting clock-crossing logic between cmd_demux.src9 and cmd_mux_009.sink0
Info: Inserting clock-crossing logic between cmd_demux.src10 and cmd_mux_010.sink0
Info: Inserting clock-crossing logic between cmd_demux.src11 and cmd_mux_011.sink0
Info: Inserting clock-crossing logic between cmd_demux.src12 and cmd_mux_012.sink0
Info: Inserting clock-crossing logic between cmd_demux.src13 and cmd_mux_013.sink0
Info: Inserting clock-crossing logic between cmd_demux.src14 and cmd_mux_014.sink0
Info: Inserting clock-crossing logic between cmd_demux.src15 and cmd_mux_015.sink0
Info: Inserting clock-crossing logic between cmd_demux.src16 and cmd_mux_016.sink0
Info: Inserting clock-crossing logic between cmd_demux.src17 and cmd_mux_017.sink0
Info: Inserting clock-crossing logic between cmd_demux.src18 and cmd_mux_018.sink0
Info: Inserting clock-crossing logic between cmd_demux.src19 and cmd_mux_019.sink0
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1
Info: Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2
Info: Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3
Info: Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux.sink4
Info: Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5
Info: Inserting clock-crossing logic between rsp_demux_006.src0 and rsp_mux.sink6
Info: Inserting clock-crossing logic between rsp_demux_007.src0 and rsp_mux.sink7
Info: Inserting clock-crossing logic between rsp_demux_008.src0 and rsp_mux.sink8
Info: Inserting clock-crossing logic between rsp_demux_009.src0 and rsp_mux.sink9
Info: Inserting clock-crossing logic between rsp_demux_010.src0 and rsp_mux.sink10
Info: Inserting clock-crossing logic between rsp_demux_011.src0 and rsp_mux.sink11
Info: Inserting clock-crossing logic between rsp_demux_012.src0 and rsp_mux.sink12
Info: Inserting clock-crossing logic between rsp_demux_013.src0 and rsp_mux.sink13
Info: Inserting clock-crossing logic between rsp_demux_014.src0 and rsp_mux.sink14
Info: Inserting clock-crossing logic between rsp_demux_015.src0 and rsp_mux.sink15
Info: Inserting clock-crossing logic between rsp_demux_016.src0 and rsp_mux.sink16
Info: Inserting clock-crossing logic between rsp_demux_017.src0 and rsp_mux.sink17
Info: Inserting clock-crossing logic between rsp_demux_018.src0 and rsp_mux.sink18
Info: Inserting clock-crossing logic between rsp_demux_019.src0 and rsp_mux.sink19
Warning: DE2_115_SD_CARD_NIOS: "No matching role found for rs232:s1:dataavailable (dataavailable)"
Warning: DE2_115_SD_CARD_NIOS: "No matching role found for rs232:s1:readyfordata (readyfordata)"
Info: altpll: "DE2_115_SD_CARD_NIOS" instantiated altpll "altpll"
Info: cfi_flash: "DE2_115_SD_CARD_NIOS" instantiated altera_generic_tristate_controller "cfi_flash"
Info: clock_crossing_io: "DE2_115_SD_CARD_NIOS" instantiated altera_avalon_mm_clock_crossing_bridge "clock_crossing_io"
Info: cpu: Starting RTL generation for module 'DE2_115_SD_CARD_NIOS_cpu'
Info: cpu:   Generation command is [exec C:/altera/15.0/quartus/bin64/eperlcmd.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=DE2_115_SD_CARD_NIOS_cpu --dir=C:/Users/zcheng1/AppData/Local/Temp/alt6972_5485747992901313461.dir/0005_cpu_gen/ --quartus_bindir=C:/altera/15.0/quartus/bin64 --verilog --config=C:/Users/zcheng1/AppData/Local/Temp/alt6972_5485747992901313461.dir/0005_cpu_gen//DE2_115_SD_CARD_NIOS_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2016.06.20 12:07:13 (*) Starting Nios II generation
Info: cpu: # 2016.06.20 12:07:13 (*)   Checking for plaintext license.
Info: cpu: # 2016.06.20 12:07:15 (*)   Couldn't query license setup in Quartus directory C:/altera/15.0/quartus/bin64
Info: cpu: # 2016.06.20 12:07:15 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2016.06.20 12:07:15 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2016.06.20 12:07:15 (*)   Plaintext license not found.
Info: cpu: # 2016.06.20 12:07:15 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2016.06.20 12:07:15 (*)   Elaborating CPU configuration settings
Info: cpu: # 2016.06.20 12:07:15 (*)   Creating all objects for CPU
Info: cpu: # 2016.06.20 12:07:16 (*)   Generating RTL from CPU objects
Info: cpu: # 2016.06.20 12:07:16 (*)   Creating plain-text RTL
Info: cpu: # 2016.06.20 12:07:18 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'DE2_115_SD_CARD_NIOS_cpu'
Info: cpu: "DE2_115_SD_CARD_NIOS" instantiated altera_nios2_qsys "cpu"
Info: epp_i2c_scl: Starting RTL generation for module 'DE2_115_SD_CARD_NIOS_epp_i2c_scl'
Info: epp_i2c_scl:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE2_115_SD_CARD_NIOS_epp_i2c_scl --dir=C:/Users/zcheng1/AppData/Local/Temp/alt6972_5485747992901313461.dir/0006_epp_i2c_scl_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/zcheng1/AppData/Local/Temp/alt6972_5485747992901313461.dir/0006_epp_i2c_scl_gen//DE2_115_SD_CARD_NIOS_epp_i2c_scl_component_configuration.pl  --do_build_sim=0  ]
Info: epp_i2c_scl: Done RTL generation for module 'DE2_115_SD_CARD_NIOS_epp_i2c_scl'
Info: epp_i2c_scl: "DE2_115_SD_CARD_NIOS" instantiated altera_avalon_pio "epp_i2c_scl"
Info: epp_i2c_sda: Starting RTL generation for module 'DE2_115_SD_CARD_NIOS_epp_i2c_sda'
Info: epp_i2c_sda:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE2_115_SD_CARD_NIOS_epp_i2c_sda --dir=C:/Users/zcheng1/AppData/Local/Temp/alt6972_5485747992901313461.dir/0007_epp_i2c_sda_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/zcheng1/AppData/Local/Temp/alt6972_5485747992901313461.dir/0007_epp_i2c_sda_gen//DE2_115_SD_CARD_NIOS_epp_i2c_sda_component_configuration.pl  --do_build_sim=0  ]
Info: epp_i2c_sda: Done RTL generation for module 'DE2_115_SD_CARD_NIOS_epp_i2c_sda'
Info: epp_i2c_sda: "DE2_115_SD_CARD_NIOS" instantiated altera_avalon_pio "epp_i2c_sda"
Info: ir: Starting RTL generation for module 'DE2_115_SD_CARD_NIOS_ir'
Info: ir:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE2_115_SD_CARD_NIOS_ir --dir=C:/Users/zcheng1/AppData/Local/Temp/alt6972_5485747992901313461.dir/0008_ir_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/zcheng1/AppData/Local/Temp/alt6972_5485747992901313461.dir/0008_ir_gen//DE2_115_SD_CARD_NIOS_ir_component_configuration.pl  --do_build_sim=0  ]
Info: ir: Done RTL generation for module 'DE2_115_SD_CARD_NIOS_ir'
Info: ir: "DE2_115_SD_CARD_NIOS" instantiated altera_avalon_pio "ir"
Info: jtag_uart: Starting RTL generation for module 'DE2_115_SD_CARD_NIOS_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DE2_115_SD_CARD_NIOS_jtag_uart --dir=C:/Users/zcheng1/AppData/Local/Temp/alt6972_5485747992901313461.dir/0009_jtag_uart_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/zcheng1/AppData/Local/Temp/alt6972_5485747992901313461.dir/0009_jtag_uart_gen//DE2_115_SD_CARD_NIOS_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'DE2_115_SD_CARD_NIOS_jtag_uart'
Info: jtag_uart: "DE2_115_SD_CARD_NIOS" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: key: Starting RTL generation for module 'DE2_115_SD_CARD_NIOS_key'
Info: key:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE2_115_SD_CARD_NIOS_key --dir=C:/Users/zcheng1/AppData/Local/Temp/alt6972_5485747992901313461.dir/0010_key_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/zcheng1/AppData/Local/Temp/alt6972_5485747992901313461.dir/0010_key_gen//DE2_115_SD_CARD_NIOS_key_component_configuration.pl  --do_build_sim=0  ]
Info: key: Done RTL generation for module 'DE2_115_SD_CARD_NIOS_key'
Info: key: "DE2_115_SD_CARD_NIOS" instantiated altera_avalon_pio "key"
Info: lcd: Starting RTL generation for module 'DE2_115_SD_CARD_NIOS_lcd'
Info: lcd:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207 -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207/generate_rtl.pl --name=DE2_115_SD_CARD_NIOS_lcd --dir=C:/Users/zcheng1/AppData/Local/Temp/alt6972_5485747992901313461.dir/0011_lcd_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/zcheng1/AppData/Local/Temp/alt6972_5485747992901313461.dir/0011_lcd_gen//DE2_115_SD_CARD_NIOS_lcd_component_configuration.pl  --do_build_sim=0  ]
Info: lcd: Done RTL generation for module 'DE2_115_SD_CARD_NIOS_lcd'
Info: lcd: "DE2_115_SD_CARD_NIOS" instantiated altera_avalon_lcd_16207 "lcd"
Info: ledg: Starting RTL generation for module 'DE2_115_SD_CARD_NIOS_ledg'
Info: ledg:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE2_115_SD_CARD_NIOS_ledg --dir=C:/Users/zcheng1/AppData/Local/Temp/alt6972_5485747992901313461.dir/0012_ledg_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/zcheng1/AppData/Local/Temp/alt6972_5485747992901313461.dir/0012_ledg_gen//DE2_115_SD_CARD_NIOS_ledg_component_configuration.pl  --do_build_sim=0  ]
Info: ledg: Done RTL generation for module 'DE2_115_SD_CARD_NIOS_ledg'
Info: ledg: "DE2_115_SD_CARD_NIOS" instantiated altera_avalon_pio "ledg"
Info: ledr: Starting RTL generation for module 'DE2_115_SD_CARD_NIOS_ledr'
Info: ledr:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE2_115_SD_CARD_NIOS_ledr --dir=C:/Users/zcheng1/AppData/Local/Temp/alt6972_5485747992901313461.dir/0013_ledr_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/zcheng1/AppData/Local/Temp/alt6972_5485747992901313461.dir/0013_ledr_gen//DE2_115_SD_CARD_NIOS_ledr_component_configuration.pl  --do_build_sim=0  ]
Info: ledr: Done RTL generation for module 'DE2_115_SD_CARD_NIOS_ledr'
Info: ledr: "DE2_115_SD_CARD_NIOS" instantiated altera_avalon_pio "ledr"
Info: onchip_memory2: Starting RTL generation for module 'DE2_115_SD_CARD_NIOS_onchip_memory2'
Info: onchip_memory2:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=DE2_115_SD_CARD_NIOS_onchip_memory2 --dir=C:/Users/zcheng1/AppData/Local/Temp/alt6972_5485747992901313461.dir/0014_onchip_memory2_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/zcheng1/AppData/Local/Temp/alt6972_5485747992901313461.dir/0014_onchip_memory2_gen//DE2_115_SD_CARD_NIOS_onchip_memory2_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2: Done RTL generation for module 'DE2_115_SD_CARD_NIOS_onchip_memory2'
Info: onchip_memory2: "DE2_115_SD_CARD_NIOS" instantiated altera_avalon_onchip_memory2 "onchip_memory2"
Info: rs232: Starting RTL generation for module 'DE2_115_SD_CARD_NIOS_rs232'
Info: rs232:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=DE2_115_SD_CARD_NIOS_rs232 --dir=C:/Users/zcheng1/AppData/Local/Temp/alt6972_5485747992901313461.dir/0015_rs232_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/zcheng1/AppData/Local/Temp/alt6972_5485747992901313461.dir/0015_rs232_gen//DE2_115_SD_CARD_NIOS_rs232_component_configuration.pl  --do_build_sim=0  ]
Info: rs232: Done RTL generation for module 'DE2_115_SD_CARD_NIOS_rs232'
Info: rs232: "DE2_115_SD_CARD_NIOS" instantiated altera_avalon_uart "rs232"
Info: sd_dat: Starting RTL generation for module 'DE2_115_SD_CARD_NIOS_sd_dat'
Info: sd_dat:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE2_115_SD_CARD_NIOS_sd_dat --dir=C:/Users/zcheng1/AppData/Local/Temp/alt6972_5485747992901313461.dir/0016_sd_dat_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/zcheng1/AppData/Local/Temp/alt6972_5485747992901313461.dir/0016_sd_dat_gen//DE2_115_SD_CARD_NIOS_sd_dat_component_configuration.pl  --do_build_sim=0  ]
Info: sd_dat: Done RTL generation for module 'DE2_115_SD_CARD_NIOS_sd_dat'
Info: sd_dat: "DE2_115_SD_CARD_NIOS" instantiated altera_avalon_pio "sd_dat"
Info: seg7: "DE2_115_SD_CARD_NIOS" instantiated SEG7_IF "seg7"
Info: sw: Starting RTL generation for module 'DE2_115_SD_CARD_NIOS_sw'
Info: sw:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE2_115_SD_CARD_NIOS_sw --dir=C:/Users/zcheng1/AppData/Local/Temp/alt6972_5485747992901313461.dir/0018_sw_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/zcheng1/AppData/Local/Temp/alt6972_5485747992901313461.dir/0018_sw_gen//DE2_115_SD_CARD_NIOS_sw_component_configuration.pl  --do_build_sim=0  ]
Info: sw: Done RTL generation for module 'DE2_115_SD_CARD_NIOS_sw'
Info: sw: "DE2_115_SD_CARD_NIOS" instantiated altera_avalon_pio "sw"
Info: timer: Starting RTL generation for module 'DE2_115_SD_CARD_NIOS_timer'
Info: timer:   Generation command is [exec C:/altera/15.0/quartus/bin64//perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64//perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=DE2_115_SD_CARD_NIOS_timer --dir=C:/Users/zcheng1/AppData/Local/Temp/alt6972_5485747992901313461.dir/0019_timer_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/zcheng1/AppData/Local/Temp/alt6972_5485747992901313461.dir/0019_timer_gen//DE2_115_SD_CARD_NIOS_timer_component_configuration.pl  --do_build_sim=0  ]
Info: timer: Done RTL generation for module 'DE2_115_SD_CARD_NIOS_timer'
Info: timer: "DE2_115_SD_CARD_NIOS" instantiated altera_avalon_timer "timer"
Info: to_hw_port: Starting RTL generation for module 'DE2_115_SD_CARD_NIOS_to_hw_port'
Info: to_hw_port:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE2_115_SD_CARD_NIOS_to_hw_port --dir=C:/Users/zcheng1/AppData/Local/Temp/alt6972_5485747992901313461.dir/0020_to_hw_port_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/zcheng1/AppData/Local/Temp/alt6972_5485747992901313461.dir/0020_to_hw_port_gen//DE2_115_SD_CARD_NIOS_to_hw_port_component_configuration.pl  --do_build_sim=0  ]
Info: to_hw_port: Done RTL generation for module 'DE2_115_SD_CARD_NIOS_to_hw_port'
Info: to_hw_port: "DE2_115_SD_CARD_NIOS" instantiated altera_avalon_pio "to_hw_port"
Info: to_hw_sig: Starting RTL generation for module 'DE2_115_SD_CARD_NIOS_to_hw_sig'
Info: to_hw_sig:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE2_115_SD_CARD_NIOS_to_hw_sig --dir=C:/Users/zcheng1/AppData/Local/Temp/alt6972_5485747992901313461.dir/0021_to_hw_sig_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/zcheng1/AppData/Local/Temp/alt6972_5485747992901313461.dir/0021_to_hw_sig_gen//DE2_115_SD_CARD_NIOS_to_hw_sig_component_configuration.pl  --do_build_sim=0  ]
Info: to_hw_sig: Done RTL generation for module 'DE2_115_SD_CARD_NIOS_to_hw_sig'
Info: to_hw_sig: "DE2_115_SD_CARD_NIOS" instantiated altera_avalon_pio "to_hw_sig"
Info: to_sw_sig: Starting RTL generation for module 'DE2_115_SD_CARD_NIOS_to_sw_sig'
Info: to_sw_sig:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE2_115_SD_CARD_NIOS_to_sw_sig --dir=C:/Users/zcheng1/AppData/Local/Temp/alt6972_5485747992901313461.dir/0022_to_sw_sig_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/zcheng1/AppData/Local/Temp/alt6972_5485747992901313461.dir/0022_to_sw_sig_gen//DE2_115_SD_CARD_NIOS_to_sw_sig_component_configuration.pl  --do_build_sim=0  ]
Info: to_sw_sig: Done RTL generation for module 'DE2_115_SD_CARD_NIOS_to_sw_sig'
Info: to_sw_sig: "DE2_115_SD_CARD_NIOS" instantiated altera_avalon_pio "to_sw_sig"
Info: tri_state_bridge_flash_bridge_0: "DE2_115_SD_CARD_NIOS" instantiated altera_tristate_conduit_bridge "tri_state_bridge_flash_bridge_0"
Info: tri_state_flash_bridge_pinSharer_0: "DE2_115_SD_CARD_NIOS" instantiated altera_tristate_conduit_pin_sharer "tri_state_flash_bridge_pinSharer_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "DE2_115_SD_CARD_NIOS" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_018: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_019: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "DE2_115_SD_CARD_NIOS" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "DE2_115_SD_CARD_NIOS" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "DE2_115_SD_CARD_NIOS" instantiated altera_reset_controller "rst_controller"
Info: tdt: "cfi_flash" instantiated altera_tristate_controller_translator "tdt"
Info: slave_translator: "cfi_flash" instantiated altera_merlin_slave_translator "slave_translator"
Info: tda: "cfi_flash" instantiated altera_tristate_controller_aggregator "tda"
Info: pin_sharer: "tri_state_flash_bridge_pinSharer_0" instantiated altera_tristate_conduit_pin_sharer_core "pin_sharer"
Info: arbiter: "tri_state_flash_bridge_pinSharer_0" instantiated altera_merlin_std_arbitrator "arbiter"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_009: "mm_interconnect_0" instantiated altera_merlin_router "router_009"
Info: cfi_flash_uas_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "cfi_flash_uas_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/dev/385_SD_Card/DE2_115_SD_CARD/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/dev/385_SD_Card/DE2_115_SD_CARD/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/dev/385_SD_Card/DE2_115_SD_CARD/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cfi_flash_uas_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "cfi_flash_uas_rsp_width_adapter"
Info: Reusing file C:/dev/385_SD_Card/DE2_115_SD_CARD/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/dev/385_SD_Card/DE2_115_SD_CARD/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file C:/dev/385_SD_Card/DE2_115_SD_CARD/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_007: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_007"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: clock_crossing_io_m0_limiter: "mm_interconnect_1" instantiated altera_merlin_traffic_limiter "clock_crossing_io_m0_limiter"
Info: Reusing file C:/dev/385_SD_Card/DE2_115_SD_CARD/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file C:/dev/385_SD_Card/DE2_115_SD_CARD/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/dev/385_SD_Card/DE2_115_SD_CARD/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_017: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux_017"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/dev/385_SD_Card/DE2_115_SD_CARD/DE2_115_SD_CARD_NIOS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_007" instantiated error_adapter "error_adapter_0"
Info: DE2_115_SD_CARD_NIOS: Done "DE2_115_SD_CARD_NIOS" with 66 modules, 95 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
