Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Fri Sep 27 12:27:56 2024
| Host         : DESKTOP-F0SHCEQ running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xcvu9p
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   366 |
|    Minimum number of control sets                        |   366 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   482 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   366 |
| >= 0 to < 4        |   163 |
| >= 4 to < 6        |    45 |
| >= 6 to < 8        |    18 |
| >= 8 to < 10       |    13 |
| >= 10 to < 12      |     9 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     3 |
| >= 16              |   112 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1602 |          375 |
| No           | No                    | Yes                    |             258 |           69 |
| No           | Yes                   | No                     |            1016 |          363 |
| Yes          | No                    | No                     |            1100 |          276 |
| Yes          | No                    | Yes                    |              84 |           14 |
| Yes          | Yes                   | No                     |            1566 |          398 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|               Clock Signal              |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/s_sc_areset_pipe                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/s_sc_areset_pipe                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_areset_pipe                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_areset_pipe                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/s_sc_areset_pipe                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/s_sc_areset_pipe                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                               |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/hier_1/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                                                               | design_1_i/hier_1/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/flush_pipe                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/hier_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                                                               | design_1_i/hier_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/flush_pipe                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/state                                                                                                                                                                        | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                               |                1 |              1 |         1.00 |
|                                         |                                                                                                                                                                                                                                                          | design_1_i/hier_0/mdm_1/U0/Use_External.Use_BSCANID.idle_i_1_n_0                                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state                                                                                                                                                                        | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/bram_addr_ld_en                                                                                                                                       | design_1_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.act_rd_burst_i_6_n_0                                                                                                                            | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.act_rd_burst_i_1_n_0                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_AWREADY.axi_aresetn_d3_reg                                                                                                      | design_1_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/s_sc_areset_pipe                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|                                         |                                                                                                                                                                                                                                                          | design_1_i/hier_1/mdm_1/U0/Use_External.Use_BSCANID.idle_i_1_n_0                                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/E[0]                                                                                                                                                                         | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_reg.s_read_cmd_vacancy_i_reg_n_0                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa                                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/shift_reg10                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_reg.s_write_cmd_vacancy_i_reg_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/system_ila_0/inst/g_inst/inst/SLOT_0.inst_slot0/AXI4LITE.read_ptr                                                                                                                                                                             | design_1_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_reg.s_write_cmd_vacancy_i_reg_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_reg.s_read_cmd_vacancy_i_reg_n_0                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/hier_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_10                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_split/E[0]                                                                                                                                                          | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/hier_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_10                                                                                                                              | design_1_i/hier_1/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                          |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/hier_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_10                                                                                                                              | design_1_i/hier_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/wb_exception_i_reg                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/state                                                                                                                                                                        | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_wroute_reg.wroute_split/E[0]                                                                                                                                                          | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_reg.aresetn_d_reg_n_0_[0]                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state                                                                                                                                                                        | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/E[0]                                                                                                                                                                         | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[3]_i_1_n_0                                                                                                                                                                 | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                              | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_reg.s_write_cmd_vacancy_i_reg_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_reg.s_read_cmd_vacancy_i_reg_n_0                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/system_ila_0/inst/g_inst/inst/SLOT_0.inst_slot0/AXI4LITE.write_ptr                                                                                                                                                                            | design_1_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                 |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/grant_i_reg[2]_0[0]                                                                                 | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                   |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/hier_1/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[0]_i_1_n_0                                                                                                                 | design_1_i/hier_1/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/hier_1/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_10                                                                                                                              | design_1_i/hier_1/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/wb_exception_i_reg                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/hier_1/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_10                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/hier_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[0]_i_1_n_0                                                                                                                 | design_1_i/hier_0/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                         |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                         |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/grant_i_reg[2]_0[0]                                                                                 | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                   |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/E[0]                                                                                                | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/grant_i_reg[1]_0[0]                                                                                 | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ff9                                                                                                                                                                              | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/shift_reg00                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/E[0]                                                                                                | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/grant_i_reg[1]_0[0]                                                                                 | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                   |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/grant_i_reg[0]_0[0]                                                                                 |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/allow_transfer_r_reg[0]                                                            | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/E[0]                                                                                               | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.load_mesg                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                                                           |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/E[0]                                                                                                    | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_0                                                                                  | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/SR[0]                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/allow_transfer_r_reg[0]                                                            | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/grant_i_reg[1]_0[0]                                                                                | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/E[0]                                                                                               | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_0                                                                                  | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/areset_r_reg[0]                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8[15]                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.aresetn_d_reg[0]_0                                                                             |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/hier_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_fetch_in_progress_i_1_n_0                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/hier_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/dbg_stop_i                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_split/m_ready_d[1]_i_1_n_0                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_reg.aresetn_d_reg_n_0_[0]                                                                                                                            |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_wroute_reg.wroute_split/m_ready_d[1]_i_1_n_0                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.aresetn_d_reg[0]_0                                                                             |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_reg.aresetn_d_reg_n_0_[0]                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/hier_1/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_fetch_in_progress_i_1_n_0                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/hier_1/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/dbg_stop_i                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state                                                                                                                                                                        | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                   |                2 |              3 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/hier_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_sleep_i0                                                                                                                                                                | design_1_i/hier_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_hibernate_i_i_1_n_0                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                   |                3 |              3 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt[2]_i_1_n_0                                                                                                                                             | design_1_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                  |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel                                                                                                                                                                                       | design_1_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/state                                                                                                                                                                        | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                   |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/wroute_vacancy                                                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/E[0]                                                                                                     | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/allow_transfer_r_reg[0]                                                             | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_0                                                                                   | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/areset_r_reg[0]                                                    |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/wroute_vacancy                                                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/allow_transfer_r_reg[0]                                                             | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.state[1]_i_1_n_0                                                                                      | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                  |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rlast_sm_cs[2]_i_1_n_0                                                                                                           | design_1_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                  |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                              | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_sequential_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs[2]_i_1_n_0                                                                                       | design_1_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                  |                2 |              3 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_0                                                                                   | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/areset_r_reg[0]                                                    |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/hier_1/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_sleep_i0                                                                                                                                                                | design_1_i/hier_1/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_hibernate_i_i_1_n_0                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__17_n_0                                                                                                                              |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                 | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1__14_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1__15_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1__16_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                               |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                         | design_1_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_aresetn_d3                                                                                                                                   |                4 |              4 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                   | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                       | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_DUAL_ADDR_CNT.bram_addr_int[15]_i_4_n_0                                                                                                     |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                     | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                     | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                               | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__18_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/hier_1/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                | design_1_i/hier_0/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                       |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/bram_addr_ld_en                                                                                                                                       | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                |                2 |              5 |         2.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/hier_1/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_10                                                                                                                              | design_1_i/hier_0/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                          |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/m_sc_req[0]                                                                                                                                                          | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                        | design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                          |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                          | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/seq_clr                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/gen_normal.inst_mi_handler/m_sc_req[0]                                                                                                                                                          | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/gen_normal.inst_si_handler/areset_r                                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                 |                4 |              6 |         1.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                      |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                   |                5 |              6 |         1.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                              |                1 |              7 |         7.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                              |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/hier_1/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                                                 | design_1_i/hier_0/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                          |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                      |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                     | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                    |                1 |              7 |         7.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[0]                                                                                                                                            |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                                              |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                             | design_1_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                            | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                   | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                              |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/hier_1/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                | design_1_i/hier_1/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                          |                5 |              9 |         1.80 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             10 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]                                                                                                                                                          |                1 |             10 |        10.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                         |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                     | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                 |                4 |             10 |         2.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                     | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                           |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/E[0]                                                                                                                                                  | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                |                5 |             10 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             10 |         1.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |         6.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                1 |             12 |        12.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/hier_1/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/if_fetch_in_progress_reg[0]                                                                                          | design_1_i/hier_0/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                          |                8 |             13 |         1.62 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/s_axi_rvalid                                                                                                                                               | design_1_i/hier_1/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                          |                3 |             14 |         4.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/hier_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                | design_1_i/hier_0/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                          |                6 |             14 |         2.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                6 |             15 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/hier_1/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                                                                       | design_1_i/hier_1/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                          |                7 |             16 |         2.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |             16 |        16.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                            |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/hier_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                                                                       | design_1_i/hier_0/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                          |               11 |             16 |         1.45 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[3]_0[0]                                                                                                                             |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                         |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                    |                                                                                                                                                                                                                                         |               11 |             16 |         1.45 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AW_PIPE_DUAL.axi_awlen_pipe[7]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/araddr_pipe_ld49_out                                                                                                                                              |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             16 |         1.45 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[18]_0                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             17 |         5.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             17 |         5.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                       |                4 |             18 |         4.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             18 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |         6.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/s_axi_rvalid                                                                                                                                               | design_1_i/hier_0/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                          |                6 |             18 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             18 |         9.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i[1136]_i_1__0_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             19 |         2.71 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i[1136]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             19 |         2.71 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/hier_1/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/if_fetch_in_progress_reg[0]                                                                                          | design_1_i/hier_1/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                          |                5 |             19 |         3.80 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[1136]_i_1__0_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             19 |         2.11 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i[1136]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             19 |         1.90 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                              |               20 |             20 |         1.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                2 |             20 |        10.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                2 |             20 |        10.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/grant_i_reg[1]_0                                                                                   |                                                                                                                                                                                                                                         |               10 |             21 |         2.10 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/s_sc_valid                                                                                         |                                                                                                                                                                                                                                         |                8 |             21 |         2.62 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/hier_1/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                                                               | design_1_i/hier_0/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                          |               13 |             22 |         1.69 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/hier_1/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                                                 | design_1_i/hier_1/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                          |               14 |             25 |         1.79 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                6 |             28 |         4.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                     | design_1_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                  |                9 |             28 |         3.11 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             28 |        14.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                7 |             31 |         4.43 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                     |                                                                                                                                                                                                                                         |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/hier_1/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/wb_dlmb_valid_read_data0                                                                                                                                           |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                      | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                                                |                6 |             32 |         5.33 |
|                                         |                                                                                                                                                                                                                                                          | design_1_i/hier_0/mdm_1/U0/Use_External.Use_BSCANID.bscanid[31]_i_1_n_0                                                                                                                                                                 |                2 |             32 |        16.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/s_axi_rvalid                                                                                                                                               | design_1_i/hier_0/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                          |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/hier_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/wb_dlmb_valid_read_data0                                                                                                                                           |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                  |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/hier_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/if_fetch_in_progress_reg[0]                                                                                          | design_1_i/hier_0/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                          |               12 |             32 |         2.67 |
|                                         |                                                                                                                                                                                                                                                          | design_1_i/hier_1/mdm_1/U0/Use_External.Use_BSCANID.bscanid[31]_i_1_n_0                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/hier_1/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/hier_1/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                | design_1_i/hier_1/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                     |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/hier_1/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                                                               | design_1_i/hier_1/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                         |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/hier_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                                                 | design_1_i/hier_0/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                          |               11 |             32 |         2.91 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/hier_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                                                               | design_1_i/hier_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                         |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/hier_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                | design_1_i/hier_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/hier_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             32 |         8.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                         |               10 |             33 |         3.30 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                         |               11 |             33 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                6 |             34 |         5.67 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                  |                                                                                                                                                                                                                                         |               17 |             34 |         2.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/grant_i_reg[0]_0[0]                                                                                 |                                                                                                                                                                                                                                         |               17 |             35 |         2.06 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                9 |             39 |         4.33 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg_0[0]                                   |                                                                                                                                                                                                                                         |                8 |             39 |         4.88 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             41 |         4.56 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/rst_clk_wiz_1_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                  |               22 |             48 |         2.18 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                         |               12 |             49 |         4.08 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                         |               12 |             49 |         4.08 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                           |               17 |             62 |         3.65 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               22 |             63 |         2.86 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/hier_1/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                                                               | design_1_i/hier_1/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                          |               24 |             65 |         2.71 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/hier_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/IReady_0                                                                                                   |                                                                                                                                                                                                                                         |                6 |             75 |        12.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/hier_1/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/IReady_0                                                                                                   |                                                                                                                                                                                                                                         |                6 |             75 |        12.50 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/hier_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                                                               | design_1_i/hier_0/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                          |               29 |             87 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                         |               29 |             98 |         3.38 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                         |               30 |            103 |         3.43 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/interconnect_aresetn[0]                                                                                                                                                              |               39 |            117 |         3.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/hier_0/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                          |               47 |            121 |         2.57 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/hier_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_GPR_Wr                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |            128 |        16.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/hier_1/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_GPR_Wr                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |            128 |        16.00 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          | design_1_i/hier_1/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                          |               58 |            137 |         2.36 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/hier_1/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_10                                                                                                                              | design_1_i/hier_1/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                          |               77 |            206 |         2.68 |
|  design_1_i/clk_wiz_1/inst/clk_out1     | design_1_i/hier_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_10                                                                                                                              | design_1_i/hier_0/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                          |               74 |            210 |         2.84 |
|  design_1_i/clk_wiz_1/inst/clk_out1     |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              358 |           1664 |         4.65 |
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


