{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1762889378300 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762889378396 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 11 11:29:37 2025 " "Processing started: Tue Nov 11 11:29:37 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762889378396 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762889378396 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762889378396 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1762889382175 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1762889382175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Single Cycle Ver/mux2_1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762889416101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762889416101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux32_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux32_1 " "Found entity 1: mux32_1" {  } { { "mux32_1.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Single Cycle Ver/mux32_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762889416101 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux32_1_testbench " "Found entity 2: mux32_1_testbench" {  } { { "mux32_1.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Single Cycle Ver/mux32_1.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762889416101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762889416101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux4_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "mux4_1.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Single Cycle Ver/mux4_1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762889416101 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4_1_testbench " "Found entity 2: mux4_1_testbench" {  } { { "mux4_1.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Single Cycle Ver/mux4_1.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762889416101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762889416101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux8_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux8_1 " "Found entity 1: mux8_1" {  } { { "mux8_1.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Single Cycle Ver/mux8_1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762889416117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762889416117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "D_FF.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Single Cycle Ver/D_FF.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762889416117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762889416117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Single Cycle Ver/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762889416117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762889416117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_64.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_64.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_64 " "Found entity 1: register_64" {  } { { "register_64.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Single Cycle Ver/register_64.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762889416117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762889416117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_3_8.sv 2 2 " "Found 2 design units, including 2 entities, in source file decoder_3_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_3_8 " "Found entity 1: decoder_3_8" {  } { { "decoder_3_8.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Single Cycle Ver/decoder_3_8.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762889416117 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder_3_8_testbench " "Found entity 2: decoder_3_8_testbench" {  } { { "decoder_3_8.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Single Cycle Ver/decoder_3_8.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762889416117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762889416117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_2_4.sv 2 2 " "Found 2 design units, including 2 entities, in source file decoder_2_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_2_4 " "Found entity 1: decoder_2_4" {  } { { "decoder_2_4.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Single Cycle Ver/decoder_2_4.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762889416117 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder_2_4_testbench " "Found entity 2: decoder_2_4_testbench" {  } { { "decoder_2_4.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Single Cycle Ver/decoder_2_4.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762889416117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762889416117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_5_32.sv 2 2 " "Found 2 design units, including 2 entities, in source file decoder_5_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_5_32 " "Found entity 1: decoder_5_32" {  } { { "decoder_5_32.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Single Cycle Ver/decoder_5_32.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762889416133 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder_5_32_testbench " "Found entity 2: decoder_5_32_testbench" {  } { { "decoder_5_32.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Single Cycle Ver/decoder_5_32.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762889416133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762889416133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_64_32_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux_64_32_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_64_32_1 " "Found entity 1: mux_64_32_1" {  } { { "mux_64_32_1.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Single Cycle Ver/mux_64_32_1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762889416136 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_64_32_1_testbench " "Found entity 2: mux_64_32_1_testbench" {  } { { "mux_64_32_1.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Single Cycle Ver/mux_64_32_1.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762889416136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762889416136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regstim.sv 1 1 " "Found 1 design units, including 1 entities, in source file regstim.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regstim " "Found entity 1: regstim" {  } { { "regstim.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Single Cycle Ver/regstim.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762889416165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762889416165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.sv 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "fullAdder.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Single Cycle Ver/fullAdder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762889416165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762889416165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladdersubtractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file fulladdersubtractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdderSubtractor " "Found entity 1: fullAdderSubtractor" {  } { { "fullAdderSubtractor.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Single Cycle Ver/fullAdderSubtractor.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762889416165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762889416165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor_16.sv 1 1 " "Found 1 design units, including 1 entities, in source file nor_16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nor_16 " "Found entity 1: nor_16" {  } { { "nor_16.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Single Cycle Ver/nor_16.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762889416165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762889416165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor_64.sv 2 2 " "Found 2 design units, including 2 entities, in source file nor_64.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nor_64 " "Found entity 1: nor_64" {  } { { "nor_64.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Single Cycle Ver/nor_64.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762889416165 ""} { "Info" "ISGN_ENTITY_NAME" "2 nor_64_tb " "Found entity 2: nor_64_tb" {  } { { "nor_64.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Single Cycle Ver/nor_64.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762889416165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762889416165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Single Cycle Ver/alu.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762889416165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762889416165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alustim.sv 1 1 " "Found 1 design units, including 1 entities, in source file alustim.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alustim " "Found entity 1: alustim" {  } { { "alustim.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Single Cycle Ver/alustim.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762889416165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762889416165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.sv 2 2 " "Found 2 design units, including 2 entities, in source file sign_extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Single Cycle Ver/sign_extend.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762889416182 ""} { "Info" "ISGN_ENTITY_NAME" "2 sign_extend_tb " "Found entity 2: sign_extend_tb" {  } { { "sign_extend.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Single Cycle Ver/sign_extend.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762889416182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762889416182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_64.sv 2 2 " "Found 2 design units, including 2 entities, in source file adder_64.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_64 " "Found entity 1: adder_64" {  } { { "adder_64.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Single Cycle Ver/adder_64.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762889416182 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder_64_tb " "Found entity 2: adder_64_tb" {  } { { "adder_64.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Single Cycle Ver/adder_64.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762889416182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762889416182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.sv 2 2 " "Found 2 design units, including 2 entities, in source file datamem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datamem " "Found entity 1: datamem" {  } { { "datamem.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Single Cycle Ver/datamem.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762889416187 ""} { "Info" "ISGN_ENTITY_NAME" "2 datamem_testbench " "Found entity 2: datamem_testbench" {  } { { "datamem.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Single Cycle Ver/datamem.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762889416187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762889416187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructmem.sv 2 2 " "Found 2 design units, including 2 entities, in source file instructmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructmem " "Found entity 1: instructmem" {  } { { "instructmem.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Single Cycle Ver/instructmem.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762889416187 ""} { "Info" "ISGN_ENTITY_NAME" "2 instructmem_testbench " "Found entity 2: instructmem_testbench" {  } { { "instructmem.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Single Cycle Ver/instructmem.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762889416187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762889416187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 programCounter " "Found entity 1: programCounter" {  } { { "programCounter.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Single Cycle Ver/programCounter.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762889416191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762889416191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlecycle.sv 2 2 " "Found 2 design units, including 2 entities, in source file singlecycle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 singleCycle " "Found entity 1: singleCycle" {  } { { "singleCycle.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Single Cycle Ver/singleCycle.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762889416191 ""} { "Info" "ISGN_ENTITY_NAME" "2 singleCycle_testbench " "Found entity 2: singleCycle_testbench" {  } { { "singleCycle.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Single Cycle Ver/singleCycle.sv" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762889416191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762889416191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_64_2_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux_64_2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_64_2_1 " "Found entity 1: mux_64_2_1" {  } { { "mux_64_2_1.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Single Cycle Ver/mux_64_2_1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762889416197 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_64_2_1_tb " "Found entity 2: mux_64_2_1_tb" {  } { { "mux_64_2_1.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Single Cycle Ver/mux_64_2_1.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762889416197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762889416197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "math.sv 4 4 " "Found 4 design units, including 4 entities, in source file math.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "math.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Single Cycle Ver/math.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762889416229 ""} { "Info" "ISGN_ENTITY_NAME" "2 shifter " "Found entity 2: shifter" {  } { { "math.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Single Cycle Ver/math.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762889416229 ""} { "Info" "ISGN_ENTITY_NAME" "3 shifter_testbench " "Found entity 3: shifter_testbench" {  } { { "math.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Single Cycle Ver/math.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762889416229 ""} { "Info" "ISGN_ENTITY_NAME" "4 mult_testbench " "Found entity 4: mult_testbench" {  } { { "math.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Single Cycle Ver/math.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762889416229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762889416229 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 controls.sv(103) " "Verilog HDL Expression warning at controls.sv(103): truncated literal to match 2 bits" {  } { { "controls.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Single Cycle Ver/controls.sv" 103 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1762889416229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controls.sv 1 1 " "Found 1 design units, including 1 entities, in source file controls.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controls " "Found entity 1: controls" {  } { { "controls.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Single Cycle Ver/controls.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762889416229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762889416229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_extend.sv 2 2 " "Found 2 design units, including 2 entities, in source file zero_extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 zero_extend " "Found entity 1: zero_extend" {  } { { "zero_extend.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Single Cycle Ver/zero_extend.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762889416229 ""} { "Info" "ISGN_ENTITY_NAME" "2 zero_extend_tb " "Found entity 2: zero_extend_tb" {  } { { "zero_extend.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Single Cycle Ver/zero_extend.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762889416229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762889416229 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "D_FF_en.sv(7) " "Verilog HDL Module Instantiation warning at D_FF_en.sv(7): ignored dangling comma in List of Port Connections" {  } { { "D_FF_en.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Single Cycle Ver/D_FF_en.sv" 7 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1762889416229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff_en.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff_en.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF_en " "Found entity 1: D_FF_en" {  } { { "D_FF_en.sv" "" { Text "C:/Users/brayd/Documents/GitHub/my-cpu/Single Cycle Ver/D_FF_en.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762889416229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762889416229 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mux2_1 " "Elaborating entity \"mux2_1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1762889416356 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1762889417511 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/brayd/Documents/GitHub/my-cpu/Single Cycle Ver/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/brayd/Documents/GitHub/my-cpu/Single Cycle Ver/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762889417953 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1762889418385 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762889418385 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5 " "Implemented 5 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1762889418683 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1762889418683 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1762889418683 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1762889418683 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4853 " "Peak virtual memory: 4853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762889418742 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 11 11:30:18 2025 " "Processing ended: Tue Nov 11 11:30:18 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762889418742 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762889418742 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762889418742 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1762889418742 ""}
