{
  "Top": "constraint_layer_top",
  "RtlTop": "constraint_layer_top",
  "RtlPrefix": "",
  "RtlSubPrefix": "constraint_layer_top_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "artix7",
    "Device": "xc7a35t",
    "Package": "-cpg236",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "encoded_input": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_fixed<16, 6, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "port",
          "interface": "encoded_input_0_ap_vld",
          "name": "encoded_input_0_ap_vld",
          "usage": "control",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "encoded_input_0",
          "name": "encoded_input_0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "encoded_input_0_ap_ack",
          "name": "encoded_input_0_ap_ack",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "encoded_input_1_ap_vld",
          "name": "encoded_input_1_ap_vld",
          "usage": "control",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "encoded_input_1",
          "name": "encoded_input_1",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "encoded_input_1_ap_ack",
          "name": "encoded_input_1_ap_ack",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "encoded_output": {
      "index": "1",
      "direction": "out",
      "srcType": "ap_fixed<16, 6, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "port",
          "interface": "encoded_output_0_ap_ack",
          "name": "encoded_output_0_ap_ack",
          "usage": "control",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "encoded_output_0",
          "name": "encoded_output_0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "encoded_output_0_ap_vld",
          "name": "encoded_output_0_ap_vld",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "encoded_output_1_ap_ack",
          "name": "encoded_output_1_ap_ack",
          "usage": "control",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "encoded_output_1",
          "name": "encoded_output_1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "encoded_output_1_ap_vld",
          "name": "encoded_output_1_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=sysgen",
      "config_export -output=C:\/Users\/Vansh\/vck\/NN_on_FPGA\/contraint_layer_ip",
      "config_export -rtl=verilog",
      "config_cosim -tool=xsim",
      "config_cosim -trace_level=all",
      "config_cosim -wave_debug=1"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "constraint_layer_top"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "1",
    "Latency": "22"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "constraint_layer_top",
    "Version": "1.0",
    "DisplayName": "Constraint_layer_top",
    "Revision": "2113663061",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_constraint_layer_top_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/..\/..\/..\/..\/vck\/NN_on_FPGA\/constraint_layer_src\/fxp_sqrt_top.h",
      "..\/..\/..\/..\/..\/..\/vck\/NN_on_FPGA\/constraint_layer_src\/fxp_sqrt_top.cpp",
      "..\/..\/..\/..\/..\/..\/vck\/NN_on_FPGA\/constraint_layer_src\/fxp_sqrt.h",
      "..\/..\/..\/..\/..\/..\/vck\/NN_on_FPGA\/constraint_layer_src\/constraint_layer.h",
      "..\/..\/..\/..\/..\/..\/vck\/NN_on_FPGA\/constraint_layer_src\/constraint_layer.cpp"
    ],
    "TestBench": ["..\/..\/..\/..\/..\/..\/vck\/NN_on_FPGA\/constraint_layer_src\/constraint_layer_test.cpp"],
    "Vhdl": [
      "impl\/vhdl\/constraint_layer_top_mac_muladd_16s_16s_26s_26_4_1.vhd",
      "impl\/vhdl\/constraint_layer_top_mul_14ns_16s_26_1_1.vhd",
      "impl\/vhdl\/constraint_layer_top_mul_16s_16s_26_1_1.vhd",
      "impl\/vhdl\/constraint_layer_top_regslice_both.vhd",
      "impl\/vhdl\/constraint_layer_top_udiv_9s_7ns_8_13_1.vhd",
      "impl\/vhdl\/constraint_layer_top.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/constraint_layer_top_mac_muladd_16s_16s_26s_26_4_1.v",
      "impl\/verilog\/constraint_layer_top_mul_14ns_16s_26_1_1.v",
      "impl\/verilog\/constraint_layer_top_mul_16s_16s_26_1_1.v",
      "impl\/verilog\/constraint_layer_top_regslice_both.v",
      "impl\/verilog\/constraint_layer_top_udiv_9s_7ns_8_13_1.v",
      "impl\/verilog\/constraint_layer_top.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/constraint_layer_top.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "encoded_input_0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_hs",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"encoded_input_0": "DATA"},
      "ports": ["encoded_input_0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_hs",
          "register_option": "0",
          "argName": "encoded_input"
        }]
    },
    "encoded_input_1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_hs",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"encoded_input_1": "DATA"},
      "ports": ["encoded_input_1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_hs",
          "register_option": "0",
          "argName": "encoded_input"
        }]
    },
    "encoded_output_0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_hs",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"encoded_output_0": "DATA"},
      "ports": ["encoded_output_0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_hs",
          "register_option": "0",
          "argName": "encoded_output"
        }]
    },
    "encoded_output_1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_hs",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"encoded_output_1": "DATA"},
      "ports": ["encoded_output_1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_hs",
          "register_option": "0",
          "argName": "encoded_output"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "encoded_input_0_ap_vld": {
      "dir": "in",
      "width": "1"
    },
    "encoded_input_0": {
      "dir": "in",
      "width": "16"
    },
    "encoded_input_0_ap_ack": {
      "dir": "out",
      "width": "1"
    },
    "encoded_input_1_ap_vld": {
      "dir": "in",
      "width": "1"
    },
    "encoded_input_1": {
      "dir": "in",
      "width": "16"
    },
    "encoded_input_1_ap_ack": {
      "dir": "out",
      "width": "1"
    },
    "encoded_output_0_ap_ack": {
      "dir": "in",
      "width": "1"
    },
    "encoded_output_0": {
      "dir": "out",
      "width": "16"
    },
    "encoded_output_0_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "encoded_output_1_ap_ack": {
      "dir": "in",
      "width": "1"
    },
    "encoded_output_1": {
      "dir": "out",
      "width": "16"
    },
    "encoded_output_1_ap_vld": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "constraint_layer_top",
      "BindInstances": "mac_muladd_16s_16s_26s_26_4_1_U5 mul_16s_16s_26_1_1_U1 mac_muladd_16s_16s_26s_26_4_1_U5 add_ln91_fu_206_p2 xor_ln91_fu_220_p2 s_fu_244_p2 q_fu_250_p3 q_star_fu_257_p3 q_1_2_in_in_i_fu_309_p3 s_3_fu_317_p3 s_4_fu_345_p2 s_5_fu_365_p2 q_star_3_fu_378_p3 s_6_fu_385_p3 s_7_fu_432_p2 s_8_fu_446_p2 q_1_4_in_in_i_fu_452_p3 s_9_fu_460_p3 s_10_fu_488_p2 s_11_fu_508_p2 q_star_6_fu_521_p3 s_12_fu_528_p3 s_13_fu_575_p2 s_14_fu_589_p2 q_1_6_in_in_i_fu_595_p3 s_15_fu_603_p3 s_16_fu_631_p2 s_17_fu_651_p2 q_star_9_fu_664_p3 s_18_fu_671_p3 s_19_fu_728_p2 s_20_fu_742_p2 s_21_fu_760_p3 empty_fu_752_p3 icmp_ln102_fu_772_p2 add_ln103_fu_778_p2 select_ln102_fu_794_p3 udiv_9s_7ns_8_13_1_U2 mul_14ns_16s_26_1_1_U3 mul_14ns_16s_26_1_1_U4"
    },
    "Info": {"constraint_layer_top": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"constraint_layer_top": {
        "Latency": {
          "LatencyBest": "22",
          "LatencyAvg": "22",
          "LatencyWorst": "22",
          "PipelineII": "1",
          "PipelineDepth": "23",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.017"
        },
        "Area": {
          "DSP": "4",
          "AVAIL_DSP": "90",
          "UTIL_DSP": "4",
          "FF": "554",
          "AVAIL_FF": "41600",
          "UTIL_FF": "1",
          "LUT": "720",
          "AVAIL_LUT": "20800",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "100",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-07-26 22:41:43 +1000",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.1"
  }
}
