Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /mnt/hgfs/VHDL-Lab/submission_template/submit/rcs2/tb_mux4x1_isim_beh.exe -prj /mnt/hgfs/VHDL-Lab/submission_template/submit/rcs2/tb_mux4x1_beh.prj work.tb_mux4x1 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/mnt/hgfs/VHDL-Lab/submission_template/submit/rcs2/mux4x1.vhd" into library work
Parsing VHDL file "/mnt/hgfs/VHDL-Lab/submission_template/submit/rcs2/tb_mux4x1.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95296 KB
Fuse CPU Usage: 1510 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity mux4x1 [mux4x1_default]
Compiling architecture behavior of entity tb_mux4x1
Time Resolution for simulation is 1ps.
Compiled 5 VHDL Units
Built simulation executable /mnt/hgfs/VHDL-Lab/submission_template/submit/rcs2/tb_mux4x1_isim_beh.exe
Fuse Memory Usage: 103952 KB
Fuse CPU Usage: 1570 ms
GCC CPU Usage: 440 ms
