 
cpldfit:  version O.87xd                            Xilinx Inc.
                                  Fitter Report
Design Name: toplevel                            Date:  3- 9-2012, 11:20PM
Device Used: XC2C64A-7-VQ44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
15 /64  ( 23%) 44  /224  ( 20%) 46  /160  ( 29%) 15 /64  ( 23%) 29 /33  ( 88%)

** Function Block Resources **

Function Mcells   FB Inps  Pterms   IO       CTC      CTR      CTS      CTE     
Block    Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot
FB1      11/16     10/40    17/56     0/ 8    0/1      0/1      0/1      0/1
FB2       4/16     36/40    27/56     3/ 9    0/1      0/1      0/1      1/1*
FB3       0/16      0/40     0/56     0/ 9    0/1      0/1      0/1      0/1
FB4       0/16      0/40     0/56     0/ 7    0/1      0/1      0/1      0/1
         -----    -------  -------   -----    ---      ---      ---      ---
Total    15/64     46/160   44/224    3/33    0/4      0/4      0/4      1/4 

CTC - Control Term Clock
CTR - Control Term Reset
CTS - Control Term Set
CTE - Control Term Output Enable

* - Resource is exhausted

** Global Control Resources **

GCK         GSR         GTS         DGE         
Used/Tot    Used/Tot    Used/Tot    Used/Tot    
1/3         0/1         0/4         0/0

Signal 'clock' mapped onto global clock net GCK0.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :   25          25    |  I/O              :    22     25
Output        :    3           3    |  GCK/IO           :     2      3
Bidirectional :    0           0    |  GTS/IO           :     4      4
GCK           :    1           1    |  GSR/IO           :     1      1
GTS           :    0           0    |  
GSR           :    0           0    |  
                 ----        ----
        Total     29          29

End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'toplevel.ise'.
INFO:Cpld - Inferring BUFG constraint for signal 'addressstrobe' based upon the
   LOC constraint 'P44'. It is recommended that you declare this BUFG
   explicitedly in your design. Note that for certain device families the output
   of a BUFG constraint can not drive a gated clock, and the BUFG constraint
   will be ignored.
INFO:Cpld - Inferring BUFG constraint for signal 'clock' based upon the LOC
   constraint 'P43'. It is recommended that you declare this BUFG explicitedly
   in your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
WARNING:Cpld:1239 - The global clock designation (BUFG) on signal
   'addressstrobe_IBUF' is ignored. Most likely the signal is gated and
   therefore cannot be used as a global control signal.
*************************  Summary of Mapped Logic  ************************

** 3 Outputs **

Signal                        Total Total Bank Loc     Pin   Pin       Pin     I/O      I/O       Slew Reg     Reg Init
Name                          Pts   Inps               No.   Type      Use     STD      Style     Rate Use     State
serialout<2>                  9     12    1    FB2_2   40    I/O       O       LVCMOS18 KPR       FAST DFF     RESET
serialout<1>                  9     12    1    FB2_5   41    I/O       O       LVCMOS18 KPR       FAST DFF     RESET
serialout<0>                  9     12    1    FB2_6   42    I/O       O       LVCMOS18 KPR       FAST DFF     RESET

** 12 Buried Nodes **

Signal                        Total Total Loc     Reg     Reg Init
Name                          Pts   Inps          Use     State
Inst_shiftregh/index<2>       2     4     FB1_4   TFF     RESET
Inst_shiftregh/index<1>       2     3     FB1_5   DFF     RESET
Inst_shiftregh/index<0>       1     2     FB1_6   DFF     RESET
Inst_shiftreg/index<2>        2     4     FB1_7   TFF     RESET
Inst_shiftreg/index<1>        2     3     FB1_8   DFF     RESET
Inst_shiftregm/index<2>       2     4     FB1_11  TFF     RESET
Inst_shiftregm/index<1>       2     3     FB1_12  DFF     RESET
Inst_shiftregm/index<0>       1     2     FB1_13  DFF     RESET
Inst_shiftreg/index<0>        1     2     FB1_14  DFF     RESET
Inst_shiftregm/Mtrien_output  1     1     FB1_15  DFF     RESET
Inst_shiftregh/Mtrien_output  1     1     FB1_16  DFF     RESET
Inst_shiftreg/Mtrien_output   0     0     FB2_8   DFF     RESET

** 26 Inputs **

Signal                        Bank Loc     Pin   Pin       Pin     I/O      I/O
Name                                       No.   Type      Use     STD      Style
address<14>                   2    FB1_2   37    I/O       I       LVCMOS18 KPR
address<13>                   2    FB1_3   36    I/O       I       LVCMOS18 KPR
address<12>                   2    FB1_9   34    GTS/I/O   I       LVCMOS18 KPR
address<11>                   2    FB1_10  33    GTS/I/O   I       LVCMOS18 KPR
address<10>                   2    FB1_11  32    GTS/I/O   I       LVCMOS18 KPR
address<9>                    2    FB1_12  31    GTS/I/O   I       LVCMOS18 KPR
address<8>                    2    FB1_13  30    GSR/I/O   I       LVCMOS18 KPR
clock                         1    FB2_7   43    GCK/I/O   GCK     LVCMOS18 KPR
addressstrobe                 1    FB2_8   44    GCK/I/O   I       LVCMOS18 KPR
address<23>                   1    FB2_12  2     I/O       I       LVCMOS18 KPR
address<22>                   1    FB2_13  3     I/O       I       LVCMOS18 KPR
address<7>                    2    FB3_1   29    I/O       I       LVCMOS18 KPR
address<6>                    2    FB3_2   28    I/O       I       LVCMOS18 KPR
address<5>                    2    FB3_3   27    I/O       I       LVCMOS18 KPR
address<4>                    2    FB3_6   23    I/O       I       LVCMOS18 KPR
address<3>                    2    FB3_10  22    I/O       I       LVCMOS18 KPR
address<2>                    2    FB3_11  21    I/O       I       LVCMOS18 KPR
address<1>                    2    FB3_12  20    I/O       I       LVCMOS18 KPR
address<0>                    2    FB3_14  19    I/O       I       LVCMOS18 KPR
address<21>                   1    FB4_1   5     I/O       I       LVCMOS18 KPR
address<20>                   1    FB4_2   6     I/O       I       LVCMOS18 KPR
address<19>                   1    FB4_7   8     I/O       I       LVCMOS18 KPR
address<18>                   1    FB4_11  12    I/O       I       LVCMOS18 KPR
address<17>                   1    FB4_13  13    I/O       I       LVCMOS18 KPR
address<16>                   1    FB4_14  14    I/O       I       LVCMOS18 KPR
address<15>                   1    FB4_15  16    I/O       I       LVCMOS18 KPR

Legend:
Pin No.   - ~     - User Assigned
I/O Style - OD    - OpenDrain
          - PU    - Pullup
          - KPR   - Keeper
          - S     - SchmittTrigger
          - DG    - DataGate
Reg Use   - LATCH - Transparent latch
          - DFF   - D-flip-flop
          - DEFF  - D-flip-flop with clock enable
          - TFF   - T-flip-flop
          - TDFF  - Dual-edge-triggered T-flip-flop
          - DDFF  - Dual-edge-triggered flip-flop
          - DDEFF - Dual-edge-triggered flip-flop with clock enable
          /S (after any above flop/latch type) indicates initial state is Set
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
              VRF - Vref
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               10/30
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   17/39
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB1_1   38   I/O           
(unused)                      0     FB1_2   37   I/O     I     
(unused)                      0     FB1_3   36   I/O     I     
Inst_shiftregh/index<2>       2     FB1_4        (b)     (b)               
Inst_shiftregh/index<1>       2     FB1_5        (b)     (b)               
Inst_shiftregh/index<0>       1     FB1_6        (b)     (b)               
Inst_shiftreg/index<2>        2     FB1_7        (b)     (b)               
Inst_shiftreg/index<1>        2     FB1_8        (b)     (b)               
(unused)                      0     FB1_9   34   GTS/I/O I     
(unused)                      0     FB1_10  33   GTS/I/O I     
Inst_shiftregm/index<2>       2     FB1_11  32   GTS/I/O I                 
Inst_shiftregm/index<1>       2     FB1_12  31   GTS/I/O I                 
Inst_shiftregm/index<0>       1     FB1_13  30   GSR/I/O I                 
Inst_shiftreg/index<0>        1     FB1_14       (b)     (b)               
Inst_shiftregm/Mtrien_output  1     FB1_15       (b)     (b)               
Inst_shiftregh/Mtrien_output  1     FB1_16       (b)     (b)               

Signals Used by Logic in Function Block
  1: Inst_shiftreg/index<0>    5: Inst_shiftregh/index<1>   8: Inst_shiftregm/index<1> 
  2: Inst_shiftreg/index<1>    6: Inst_shiftregh/index<2>   9: Inst_shiftregm/index<2> 
  3: Inst_shiftreg/index<2>    7: Inst_shiftregm/index<0>  10: addressstrobe 
  4: Inst_shiftregh/index<0> 

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
Inst_shiftregh/index<2> 
                  ...XXX...X.............................. 4       
Inst_shiftregh/index<1> 
                  ...XX....X.............................. 3       
Inst_shiftregh/index<0> 
                  ...X.....X.............................. 2       
Inst_shiftreg/index<2> 
                  XXX......X.............................. 4       
Inst_shiftreg/index<1> 
                  XX.......X.............................. 3       
Inst_shiftregm/index<2> 
                  ......XXXX.............................. 4       
Inst_shiftregm/index<1> 
                  ......XX.X.............................. 3       
Inst_shiftregm/index<0> 
                  ......X..X.............................. 2       
Inst_shiftreg/index<0> 
                  X........X.............................. 2       
Inst_shiftregm/Mtrien_output 
                  .........X.............................. 1       
Inst_shiftregh/Mtrien_output 
                  .........X.............................. 1       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB2  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               36/4
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   27/29
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB2_1   39   I/O           
serialout<2>                  9     FB2_2   40   I/O     O                  +  
(unused)                      0     FB2_3        (b)           
(unused)                      0     FB2_4        (b)           
serialout<1>                  9     FB2_5   41   I/O     O                 
serialout<0>                  9     FB2_6   42   I/O     O                 
(unused)                      0     FB2_7   43   GCK/I/O GCK   
Inst_shiftreg/Mtrien_output   0     FB2_8   44   GCK/I/O I                 
(unused)                      0     FB2_9        (b)           
(unused)                      0     FB2_10  1    GCK/I/O       
(unused)                      0     FB2_11       (b)           
(unused)                      0     FB2_12  2    I/O     I     
(unused)                      0     FB2_13  3    I/O     I     
(unused)                      0     FB2_14       (b)           
(unused)                      0     FB2_15       (b)           
(unused)                      0     FB2_16       (b)           

Signals Used by Logic in Function Block
  1: Inst_shiftreg/Mtrien_output   13: address<0>        25: address<20> 
  2: Inst_shiftreg/index<0>        14: address<10>       26: address<21> 
  3: Inst_shiftreg/index<1>        15: address<11>       27: address<22> 
  4: Inst_shiftreg/index<2>        16: address<12>       28: address<23> 
  5: Inst_shiftregh/Mtrien_output  17: address<13>       29: address<2> 
  6: Inst_shiftregh/index<0>       18: address<14>       30: address<3> 
  7: Inst_shiftregh/index<1>       19: address<15>       31: address<4> 
  8: Inst_shiftregh/index<2>       20: address<16>       32: address<5> 
  9: Inst_shiftregm/Mtrien_output  21: address<17>       33: address<6> 
 10: Inst_shiftregm/index<0>       22: address<18>       34: address<7> 
 11: Inst_shiftregm/index<1>       23: address<19>       35: address<8> 
 12: Inst_shiftregm/index<2>       24: address<1>        36: address<9> 

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
serialout<2>      ....XXXX...........XXXX.XXXX............ 12      
serialout<1>      ........XXXX.XXXXXX...............XX.... 12      
serialout<0>      XXXX........X..........X....XXXXXX...... 12      
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB3  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB3_1   29   I/O     I     
(unused)                      0     FB3_2   28   I/O     I     
(unused)                      0     FB3_3   27   I/O     I     
(unused)                      0     FB3_4        (b)           
(unused)                      0     FB3_5        (b)           
(unused)                      0     FB3_6   23   I/O     I     
(unused)                      0     FB3_7        (b)           
(unused)                      0     FB3_8        (b)           
(unused)                      0     FB3_9        (b)           
(unused)                      0     FB3_10  22   I/O     I     
(unused)                      0     FB3_11  21   I/O     I     
(unused)                      0     FB3_12  20   I/O     I     
(unused)                      0     FB3_13       (b)           
(unused)                      0     FB3_14  19   I/O     I     
(unused)                      0     FB3_15  18   I/O           
(unused)                      0     FB3_16       (b)           
*********************************** FB4  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB4_1   5    I/O     I     
(unused)                      0     FB4_2   6    I/O     I     
(unused)                      0     FB4_3        (b)           
(unused)                      0     FB4_4        (b)           
(unused)                      0     FB4_5        (b)           
(unused)                      0     FB4_6        (b)           
(unused)                      0     FB4_7   8    I/O     I     
(unused)                      0     FB4_8        (b)           
(unused)                      0     FB4_9        (b)           
(unused)                      0     FB4_10       (b)           
(unused)                      0     FB4_11  12   I/O     I     
(unused)                      0     FB4_12       (b)           
(unused)                      0     FB4_13  13   I/O     I     
(unused)                      0     FB4_14  14   I/O     I     
(unused)                      0     FB4_15  16   I/O     I     
(unused)                      0     FB4_16       (b)           
*******************************  Equations  ********************************

********** Mapped Logic **********

FDCPE_Inst_shiftreg/Mtrien_output: FDCPE port map (Inst_shiftreg/Mtrien_output,addressstrobe,clock,'0','0','1');

FDCPE_Inst_shiftreg/index0: FDCPE port map (Inst_shiftreg/index(0),Inst_shiftreg/index_D(0),clock,'0','0','1');
Inst_shiftreg/index_D(0) <= (NOT addressstrobe AND NOT Inst_shiftreg/index(0));

FDCPE_Inst_shiftreg/index1: FDCPE port map (Inst_shiftreg/index(1),Inst_shiftreg/index_D(1),clock,'0','0','1');
Inst_shiftreg/index_D(1) <= ((NOT addressstrobe AND Inst_shiftreg/index(1) AND 
	NOT Inst_shiftreg/index(0))
	OR (NOT addressstrobe AND NOT Inst_shiftreg/index(1) AND 
	Inst_shiftreg/index(0)));

FTCPE_Inst_shiftreg/index2: FTCPE port map (Inst_shiftreg/index(2),Inst_shiftreg/index_T(2),clock,'0','0','1');
Inst_shiftreg/index_T(2) <= ((Inst_shiftreg/index(2) AND addressstrobe)
	OR (NOT addressstrobe AND Inst_shiftreg/index(1) AND 
	Inst_shiftreg/index(0)));

FDCPE_Inst_shiftregh/Mtrien_output: FDCPE port map (Inst_shiftregh/Mtrien_output,addressstrobe,clock,'0','0','1');

FDCPE_Inst_shiftregh/index0: FDCPE port map (Inst_shiftregh/index(0),Inst_shiftregh/index_D(0),clock,'0','0','1');
Inst_shiftregh/index_D(0) <= (NOT addressstrobe AND NOT Inst_shiftregh/index(0));

FDCPE_Inst_shiftregh/index1: FDCPE port map (Inst_shiftregh/index(1),Inst_shiftregh/index_D(1),clock,'0','0','1');
Inst_shiftregh/index_D(1) <= ((NOT addressstrobe AND Inst_shiftregh/index(1) AND 
	NOT Inst_shiftregh/index(0))
	OR (NOT addressstrobe AND NOT Inst_shiftregh/index(1) AND 
	Inst_shiftregh/index(0)));

FTCPE_Inst_shiftregh/index2: FTCPE port map (Inst_shiftregh/index(2),Inst_shiftregh/index_T(2),clock,'0','0','1');
Inst_shiftregh/index_T(2) <= ((addressstrobe AND Inst_shiftregh/index(2))
	OR (NOT addressstrobe AND Inst_shiftregh/index(1) AND 
	Inst_shiftregh/index(0)));

FDCPE_Inst_shiftregm/Mtrien_output: FDCPE port map (Inst_shiftregm/Mtrien_output,addressstrobe,clock,'0','0','1');

FDCPE_Inst_shiftregm/index0: FDCPE port map (Inst_shiftregm/index(0),Inst_shiftregm/index_D(0),clock,'0','0','1');
Inst_shiftregm/index_D(0) <= (NOT addressstrobe AND NOT Inst_shiftregm/index(0));

FDCPE_Inst_shiftregm/index1: FDCPE port map (Inst_shiftregm/index(1),Inst_shiftregm/index_D(1),clock,'0','0','1');
Inst_shiftregm/index_D(1) <= ((NOT addressstrobe AND Inst_shiftregm/index(1) AND 
	NOT Inst_shiftregm/index(0))
	OR (NOT addressstrobe AND NOT Inst_shiftregm/index(1) AND 
	Inst_shiftregm/index(0)));

FTCPE_Inst_shiftregm/index2: FTCPE port map (Inst_shiftregm/index(2),Inst_shiftregm/index_T(2),clock,'0','0','1');
Inst_shiftregm/index_T(2) <= ((addressstrobe AND Inst_shiftregm/index(2))
	OR (NOT addressstrobe AND Inst_shiftregm/index(1) AND 
	Inst_shiftregm/index(0)));

FDCPE_serialout0: FDCPE port map (serialout_I(0),serialout(0),clock,'0','0','1');
serialout(0) <= NOT (((NOT address(7) AND Inst_shiftreg/index(2) AND 
	Inst_shiftreg/index(1) AND Inst_shiftreg/index(0))
	OR (Inst_shiftreg/index(2) AND Inst_shiftreg/index(1) AND 
	NOT Inst_shiftreg/index(0) AND NOT address(6))
	OR (Inst_shiftreg/index(2) AND NOT Inst_shiftreg/index(1) AND 
	Inst_shiftreg/index(0) AND NOT address(5))
	OR (Inst_shiftreg/index(2) AND NOT Inst_shiftreg/index(1) AND 
	NOT Inst_shiftreg/index(0) AND NOT address(4))
	OR (NOT Inst_shiftreg/index(2) AND Inst_shiftreg/index(1) AND 
	Inst_shiftreg/index(0) AND NOT address(3))
	OR (NOT Inst_shiftreg/index(2) AND Inst_shiftreg/index(1) AND 
	NOT Inst_shiftreg/index(0) AND NOT address(2))
	OR (NOT Inst_shiftreg/index(2) AND NOT Inst_shiftreg/index(1) AND 
	Inst_shiftreg/index(0) AND NOT address(1))
	OR (NOT Inst_shiftreg/index(2) AND NOT Inst_shiftreg/index(1) AND 
	NOT Inst_shiftreg/index(0) AND NOT address(0))));
serialout(0) <= serialout_I(0) when serialout_OE(0) = '1' else 'Z';
serialout_OE(0) <= NOT Inst_shiftreg/Mtrien_output;

FDCPE_serialout1: FDCPE port map (serialout_I(1),serialout(1),clock,'0','0','1');
serialout(1) <= NOT (((NOT address(15) AND Inst_shiftregm/index(2) AND 
	Inst_shiftregm/index(1) AND Inst_shiftregm/index(0))
	OR (Inst_shiftregm/index(2) AND Inst_shiftregm/index(1) AND 
	NOT Inst_shiftregm/index(0) AND NOT address(14))
	OR (Inst_shiftregm/index(2) AND NOT Inst_shiftregm/index(1) AND 
	Inst_shiftregm/index(0) AND NOT address(13))
	OR (Inst_shiftregm/index(2) AND NOT Inst_shiftregm/index(1) AND 
	NOT Inst_shiftregm/index(0) AND NOT address(12))
	OR (NOT Inst_shiftregm/index(2) AND Inst_shiftregm/index(1) AND 
	Inst_shiftregm/index(0) AND NOT address(11))
	OR (NOT Inst_shiftregm/index(2) AND Inst_shiftregm/index(1) AND 
	NOT Inst_shiftregm/index(0) AND NOT address(10))
	OR (NOT Inst_shiftregm/index(2) AND NOT Inst_shiftregm/index(1) AND 
	Inst_shiftregm/index(0) AND NOT address(9))
	OR (NOT Inst_shiftregm/index(2) AND NOT Inst_shiftregm/index(1) AND 
	NOT Inst_shiftregm/index(0) AND NOT address(8))));
serialout(1) <= serialout_I(1) when serialout_OE(1) = '1' else 'Z';
serialout_OE(1) <= NOT Inst_shiftregm/Mtrien_output;

FDCPE_serialout2: FDCPE port map (serialout_I(2),serialout(2),clock,'0','0','1');
serialout(2) <= NOT (((NOT address(23) AND Inst_shiftregh/index(2) AND 
	Inst_shiftregh/index(1) AND Inst_shiftregh/index(0))
	OR (Inst_shiftregh/index(2) AND Inst_shiftregh/index(1) AND 
	NOT Inst_shiftregh/index(0) AND NOT address(22))
	OR (Inst_shiftregh/index(2) AND NOT Inst_shiftregh/index(1) AND 
	Inst_shiftregh/index(0) AND NOT address(21))
	OR (Inst_shiftregh/index(2) AND NOT Inst_shiftregh/index(1) AND 
	NOT Inst_shiftregh/index(0) AND NOT address(20))
	OR (NOT Inst_shiftregh/index(2) AND Inst_shiftregh/index(1) AND 
	Inst_shiftregh/index(0) AND NOT address(19))
	OR (NOT Inst_shiftregh/index(2) AND Inst_shiftregh/index(1) AND 
	NOT Inst_shiftregh/index(0) AND NOT address(18))
	OR (NOT Inst_shiftregh/index(2) AND NOT Inst_shiftregh/index(1) AND 
	Inst_shiftregh/index(0) AND NOT address(17))
	OR (NOT Inst_shiftregh/index(2) AND NOT Inst_shiftregh/index(1) AND 
	NOT Inst_shiftregh/index(0) AND NOT address(16))));
serialout(2) <= serialout_I(2) when serialout_OE(2) = '1' else 'Z';
serialout_OE(2) <= NOT Inst_shiftregh/Mtrien_output;


Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FDDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 FTDCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC2C64A-7-VQ44


   --------------------------------  
  /44 43 42 41 40 39 38 37 36 35 34 \
 | 1                             33 | 
 | 2                             32 | 
 | 3                             31 | 
 | 4                             30 | 
 | 5         XC2C64A-7-VQ44      29 | 
 | 6                             28 | 
 | 7                             27 | 
 | 8                             26 | 
 | 9                             25 | 
 | 10                            24 | 
 | 11                            23 | 
 \ 12 13 14 15 16 17 18 19 20 21 22 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 KPR                              23 address<4>                    
  2 address<23>                      24 TDO                           
  3 address<22>                      25 GND                           
  4 GND                              26 VCCIO-1.8                     
  5 address<21>                      27 address<5>                    
  6 address<20>                      28 address<6>                    
  7 VCCIO-1.8                        29 address<7>                    
  8 address<19>                      30 address<8>                    
  9 TDI                              31 address<9>                    
 10 TMS                              32 address<10>                   
 11 TCK                              33 address<11>                   
 12 address<18>                      34 address<12>                   
 13 address<17>                      35 VCCAUX                        
 14 address<16>                      36 address<13>                   
 15 VCC                              37 address<14>                   
 16 address<15>                      38 KPR                           
 17 GND                              39 KPR                           
 18 KPR                              40 serialout<2>                  
 19 address<0>                       41 serialout<1>                  
 20 address<1>                       42 serialout<0>                  
 21 address<2>                       43 clock                         
 22 address<3>                       44 addressstrobe                 


Legend :  NC  = Not Connected, unbonded pin
        PGND  = Unused I/O configured as additional Ground pin
         KPR  = Unused I/O with weak keeper (leave unconnected)
         WPU  = Unused I/O with weak pull up (leave unconnected)
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         VCC  = Dedicated Power Pin
      VCCAUX  = Power supply for JTAG pins
   VCCIO-3.3  = I/O supply voltage for LVTTL, LVCMOS33, SSTL3_I
   VCCIO-2.5  = I/O supply voltage for LVCMOS25, SSTL2_I
   VCCIO-1.8  = I/O supply voltage for LVCMOS18
   VCCIO-1.5  = I/O supply voltage for LVCMOS15, HSTL_I
        VREF  = Reference voltage for indicated input standard
       *VREF  = Reference voltage pin selected by software
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc2c64a-7-VQ44
Optimization Method                         : DENSITY
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Set Unused I/O Pin Termination              : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Enable Input Registers                      : ON
Function Block Fan-in Limit                 : 38
Use DATA_GATE Attribute                     : ON
Set Tristate Outputs to Termination Mode    : KEEPER
Default Voltage Standard for All Outputs    : LVCMOS18
Input Limit                                 : 32
Pterm Limit                                 : 28
