

================================================================
== Vitis HLS Report for 'extract_ip_meta_512_s'
================================================================
* Date:           Tue Jul 19 06:01:29 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        ip_handler_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  2.149 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  6.400 ns|  6.400 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1527|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     159|    -|
|Register         |        -|     -|    2589|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    2589|    1686|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1440|  2280|  788160|  394080|  320|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |add_ln67_fu_352_p2                |         +|   0|  0|   23|          16|           1|
    |and_ln414_1_fu_328_p2             |       and|   0|  0|  160|         160|         160|
    |and_ln414_2_fu_334_p2             |       and|   0|  0|  160|         160|         160|
    |and_ln414_fu_316_p2               |       and|   0|  0|  160|         160|         160|
    |ap_condition_109                  |       and|   0|  0|    2|           1|           1|
    |ap_condition_180                  |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op84_write_state3    |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op85_write_state3    |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op91_write_state3    |       and|   0|  0|    2|           1|           1|
    |tmp_i_i_nbreadreq_fu_100_p3       |       and|   0|  0|  160|           1|           0|
    |icmp_ln414_fu_257_p2              |      icmp|   0|  0|   16|          25|           8|
    |icmp_ln870_1_fu_422_p2            |      icmp|   0|  0|   20|          32|           2|
    |icmp_ln870_fu_417_p2              |      icmp|   0|  0|   20|          32|          32|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|    2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|    2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |        or|   0|  0|    2|           1|           1|
    |or_ln162_1_fu_383_p2              |        or|   0|  0|    2|           1|           1|
    |or_ln162_fu_363_p2                |        or|   0|  0|    2|           1|           1|
    |p_Result_s_fu_340_p2              |        or|   0|  0|  160|         160|         160|
    |validIpAddressFifo_din            |        or|   0|  0|    2|           1|           1|
    |select_ln162_fu_375_p3            |    select|   0|  0|   16|           1|           1|
    |select_ln414_1_fu_292_p3          |    select|   0|  0|  148|           1|         160|
    |select_ln414_2_fu_300_p3          |    select|   0|  0|  148|           1|         161|
    |select_ln414_3_fu_308_p3          |    select|   0|  0|    2|           1|           1|
    |select_ln414_fu_274_p3            |    select|   0|  0|  148|           1|         160|
    |ap_enable_pp0                     |       xor|   0|  0|    2|           1|           2|
    |xor_ln162_fu_369_p2               |       xor|   0|  0|    2|           1|           2|
    |xor_ln414_fu_322_p2               |       xor|   0|  0|  160|           2|         160|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |Total                             |          |   0|  0| 1527|         766|        1341|
    +----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------------+----+-----------+-----+-----------+
    |                         Name                         | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------------+----+-----------+-----+-----------+
    |ap_done                                               |   9|          2|    1|          2|
    |ap_phi_mux_header_idx_new_0_i_i_phi_fu_155_p4         |   9|          2|   16|         32|
    |ap_phi_mux_header_idx_new_1_i_i_phi_fu_199_p4         |   9|          2|   16|         32|
    |ap_phi_mux_header_ready_flag_0_i_i_phi_fu_144_p4      |  14|          3|    1|          3|
    |ap_phi_mux_header_ready_flag_1_i_i_phi_fu_177_p4      |   9|          2|    1|          2|
    |ap_phi_mux_header_ready_new_1_i_i_phi_fu_188_p4       |   9|          2|    1|          2|
    |ap_phi_mux_metaWritten_flag_0_i_i_phi_fu_165_p4       |  14|          3|    1|          3|
    |ap_phi_mux_metaWritten_flag_1_i_i_phi_fu_210_p4       |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_header_ready_flag_1_i_i_reg_173  |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_metaWritten_flag_1_i_i_reg_206   |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter2_p_Val2_7_reg_217                 |  14|          3|  160|        480|
    |ipDataFifo_blk_n                                      |   9|          2|    1|          2|
    |ipDataMetaFifo_blk_n                                  |   9|          2|    1|          2|
    |ipv4ProtocolFifo_blk_n                                |   9|          2|    1|          2|
    |myIpAddress_blk_n                                     |   9|          2|    1|          2|
    |validIpAddressFifo_blk_n                              |   9|          2|    1|          2|
    +------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                 | 159|         35|  205|        572|
    +------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------+------+----+------+-----------+
    |                         Name                         |  FF  | LUT| Bits | Const Bits|
    +------------------------------------------------------+------+----+------+-----------+
    |ap_CS_fsm                                             |     1|   0|     1|          0|
    |ap_done_reg                                           |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1                               |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter2                               |     1|   0|     1|          0|
    |ap_phi_reg_pp0_iter1_header_ready_flag_1_i_i_reg_173  |     1|   0|     1|          0|
    |ap_phi_reg_pp0_iter1_metaWritten_flag_1_i_i_reg_206   |     1|   0|     1|          0|
    |ap_phi_reg_pp0_iter1_p_Val2_7_reg_217                 |   160|   0|   160|          0|
    |ap_phi_reg_pp0_iter2_p_Val2_7_reg_217                 |   160|   0|   160|          0|
    |header_header_V                                       |   160|   0|   160|          0|
    |header_idx                                            |    16|   0|    16|          0|
    |header_ready                                          |     1|   0|     1|          0|
    |header_ready_load_reg_470                             |     1|   0|     1|          0|
    |ipDataFifo_read_reg_450                               |  1024|   0|  1024|          0|
    |ipDataFifo_read_reg_450_pp0_iter1_reg                 |  1024|   0|  1024|          0|
    |metaWritten                                           |     1|   0|     1|          0|
    |metaWritten_load_reg_484                              |     1|   0|     1|          0|
    |myIpAddress_read_reg_465                              |    32|   0|    32|          0|
    |tmp_i_i_reg_446                                       |     1|   0|     1|          0|
    |tmp_i_i_reg_446_pp0_iter1_reg                         |     1|   0|     1|          0|
    |tmp_last_V_reg_457                                    |     1|   0|     1|          0|
    +------------------------------------------------------+------+----+------+-----------+
    |Total                                                 |  2589|   0|  2589|          0|
    +------------------------------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+------+------------+----------------------+--------------+
|         RTL Ports         | Dir | Bits |  Protocol  |     Source Object    |    C Type    |
+---------------------------+-----+------+------------+----------------------+--------------+
|ap_clk                     |   in|     1|  ap_ctrl_hs|  extract_ip_meta<512>|  return value|
|ap_rst                     |   in|     1|  ap_ctrl_hs|  extract_ip_meta<512>|  return value|
|ap_start                   |   in|     1|  ap_ctrl_hs|  extract_ip_meta<512>|  return value|
|ap_done                    |  out|     1|  ap_ctrl_hs|  extract_ip_meta<512>|  return value|
|ap_continue                |   in|     1|  ap_ctrl_hs|  extract_ip_meta<512>|  return value|
|ap_idle                    |  out|     1|  ap_ctrl_hs|  extract_ip_meta<512>|  return value|
|ap_ready                   |  out|     1|  ap_ctrl_hs|  extract_ip_meta<512>|  return value|
|ipDataFifo_dout            |   in|  1024|     ap_fifo|            ipDataFifo|       pointer|
|ipDataFifo_empty_n         |   in|     1|     ap_fifo|            ipDataFifo|       pointer|
|ipDataFifo_read            |  out|     1|     ap_fifo|            ipDataFifo|       pointer|
|myIpAddress_dout           |   in|    32|     ap_fifo|           myIpAddress|       pointer|
|myIpAddress_empty_n        |   in|     1|     ap_fifo|           myIpAddress|       pointer|
|myIpAddress_read           |  out|     1|     ap_fifo|           myIpAddress|       pointer|
|ipDataMetaFifo_din         |  out|  1024|     ap_fifo|        ipDataMetaFifo|       pointer|
|ipDataMetaFifo_full_n      |   in|     1|     ap_fifo|        ipDataMetaFifo|       pointer|
|ipDataMetaFifo_write       |  out|     1|     ap_fifo|        ipDataMetaFifo|       pointer|
|validIpAddressFifo_din     |  out|     1|     ap_fifo|    validIpAddressFifo|       pointer|
|validIpAddressFifo_full_n  |   in|     1|     ap_fifo|    validIpAddressFifo|       pointer|
|validIpAddressFifo_write   |  out|     1|     ap_fifo|    validIpAddressFifo|       pointer|
|ipv4ProtocolFifo_din       |  out|     8|     ap_fifo|      ipv4ProtocolFifo|       pointer|
|ipv4ProtocolFifo_full_n    |   in|     1|     ap_fifo|      ipv4ProtocolFifo|       pointer|
|ipv4ProtocolFifo_write     |  out|     1|     ap_fifo|      ipv4ProtocolFifo|       pointer|
+---------------------------+-----+------+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.16>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tmp_i_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %ipDataFifo, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 4 'nbreadreq' 'tmp_i_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 5 [1/1] (0.38ns)   --->   "%br_ln147 = br i1 %tmp_i_i, void %._crit_edge1.i.i, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:147->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:475]   --->   Operation 5 'br' 'br_ln147' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 6 [1/1] (1.16ns)   --->   "%ipDataFifo_read = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %ipDataFifo" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 6 'read' 'ipDataFifo_read' <Predicate = (tmp_i_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %ipDataFifo_read, i32 576" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 7 'bitselect' 'tmp_last_V' <Predicate = (tmp_i_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.83>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ipDataFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ipDataFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ipDataFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ipDataMetaFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ipDataMetaFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ipDataMetaFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ipv4ProtocolFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ipv4ProtocolFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ipv4ProtocolFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %validIpAddressFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %validIpAddressFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %validIpAddressFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %myIpAddress, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.16ns)   --->   "%myIpAddress_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %myIpAddress"   --->   Operation 21 'read' 'myIpAddress_read' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 6> <FIFO>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ipDataFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ipDataFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ipDataFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ipDataMetaFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ipDataMetaFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ipDataMetaFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ipv4ProtocolFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ipv4ProtocolFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ipv4ProtocolFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %validIpAddressFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %validIpAddressFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %validIpAddressFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ipv4ProtocolFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %validIpAddressFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ipDataMetaFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ipDataFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specpipeline_ln135 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:135->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:475]   --->   Operation 38 'specpipeline' 'specpipeline_ln135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%header_ready_load = load i1 %header_ready" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../ethernet/../packet.hpp:55]   --->   Operation 39 'load' 'header_ready_load' <Predicate = (tmp_i_i)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%header_idx_load = load i16 %header_idx" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../ethernet/../packet.hpp:58]   --->   Operation 40 'load' 'header_idx_load' <Predicate = (tmp_i_i)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%p_Val2_s = load i160 %header_header_V"   --->   Operation 41 'load' 'p_Val2_s' <Predicate = (tmp_i_i)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %header_ready_load, void %.critedge7.i.i, void %.critedge.i.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../ethernet/../packet.hpp:55]   --->   Operation 42 'br' 'br_ln55' <Predicate = (tmp_i_i)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %header_idx_load, i9 0" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../ethernet/../packet.hpp:58]   --->   Operation 43 'bitconcatenate' 'shl_ln' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_66 = trunc i1024 %ipDataFifo_read"   --->   Operation 44 'trunc' 'tmp_66' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.77ns)   --->   "%icmp_ln414 = icmp_ugt  i25 %shl_ln, i25 159"   --->   Operation 45 'icmp' 'icmp_ln414' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_2)   --->   "%trunc_ln414 = trunc i1024 %ipDataFifo_read"   --->   Operation 46 'trunc' 'trunc_ln414' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_2)   --->   "%st = bitconcatenate i160 @_ssdm_op_BitConcatenate.i160.i1.i159, i1 %trunc_ln414, i159 0"   --->   Operation 47 'bitconcatenate' 'st' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_2)   --->   "%select_ln414 = select i1 %icmp_ln414, i160 %st, i160 %tmp_66"   --->   Operation 48 'select' 'select_ln414' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_2)   --->   "%tmp = partselect i160 @llvm.part.select.i160, i160 %select_ln414, i32 159, i32 0"   --->   Operation 49 'partselect' 'tmp' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_2)   --->   "%select_ln414_1 = select i1 %icmp_ln414, i160 %tmp, i160 %tmp_66"   --->   Operation 50 'select' 'select_ln414_1' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%select_ln414_2 = select i1 %icmp_ln414, i160 730750818665451459101842416358141509827966271488, i160 1461501637330902918203684832716283019655932542975"   --->   Operation 51 'select' 'select_ln414_2' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%select_ln414_3 = select i1 %icmp_ln414, i160 1, i160 1461501637330902918203684832716283019655932542975"   --->   Operation 52 'select' 'select_ln414_3' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.39ns) (out node of the LUT)   --->   "%and_ln414 = and i160 %select_ln414_2, i160 %select_ln414_3"   --->   Operation 53 'and' 'and_ln414' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.39> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%xor_ln414 = xor i160 %and_ln414, i160 1461501637330902918203684832716283019655932542975"   --->   Operation 54 'xor' 'xor_ln414' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%and_ln414_1 = and i160 %p_Val2_s, i160 %xor_ln414"   --->   Operation 55 'and' 'and_ln414_1' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.39ns) (out node of the LUT)   --->   "%and_ln414_2 = and i160 %select_ln414_1, i160 %and_ln414"   --->   Operation 56 'and' 'and_ln414_2' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.39> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.25ns) (out node of the LUT)   --->   "%p_Result_s = or i160 %and_ln414_1, i160 %and_ln414_2"   --->   Operation 57 'or' 'p_Result_s' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%store_ln414 = store i160 %p_Result_s, i160 %header_header_V"   --->   Operation 58 'store' 'store_ln414' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.78ns)   --->   "%add_ln67 = add i16 %header_idx_load, i16 1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../ethernet/../packet.hpp:67]   --->   Operation 59 'add' 'add_ln67' <Predicate = (tmp_i_i & !header_ready_load & !tmp_last_V)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.38ns)   --->   "%br_ln0 = br void"   --->   Operation 60 'br' 'br_ln0' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 0.38>
ST_2 : Operation 61 [1/1] (0.38ns)   --->   "%br_ln0 = br void"   --->   Operation 61 'br' 'br_ln0' <Predicate = (tmp_i_i & header_ready_load)> <Delay = 0.38>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%header_ready_flag_0_i_i = phi i1 0, void %.critedge.i.i, i1 1, void %.critedge7.i.i"   --->   Operation 62 'phi' 'header_ready_flag_0_i_i' <Predicate = (tmp_i_i)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%header_idx_new_0_i_i = phi i16 0, void %.critedge.i.i, i16 %add_ln67, void %.critedge7.i.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../ethernet/../packet.hpp:67]   --->   Operation 63 'phi' 'header_idx_new_0_i_i' <Predicate = (tmp_i_i & !tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%metaWritten_load = load i1 %metaWritten" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:153->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:475]   --->   Operation 64 'load' 'metaWritten_load' <Predicate = (tmp_i_i)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.38ns)   --->   "%br_ln153 = br i1 %metaWritten_load, void, void %._crit_edge2.i.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:153->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:475]   --->   Operation 65 'br' 'br_ln153' <Predicate = (tmp_i_i)> <Delay = 0.38>
ST_2 : Operation 66 [1/1] (0.38ns)   --->   "%br_ln160 = br void %._crit_edge2.i.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:160->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:475]   --->   Operation 66 'br' 'br_ln160' <Predicate = (tmp_i_i & !metaWritten_load)> <Delay = 0.38>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node or_ln162_1)   --->   "%metaWritten_flag_0_i_i = phi i1 0, void, i1 1, void"   --->   Operation 67 'phi' 'metaWritten_flag_0_i_i' <Predicate = (tmp_i_i)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.12ns)   --->   "%or_ln162 = or i1 %tmp_last_V, i1 %header_ready_flag_0_i_i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:162->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:475]   --->   Operation 68 'or' 'or_ln162' <Predicate = (tmp_i_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.12ns)   --->   "%xor_ln162 = xor i1 %tmp_last_V, i1 1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:162->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:475]   --->   Operation 69 'xor' 'xor_ln162' <Predicate = (tmp_i_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.24ns)   --->   "%select_ln162 = select i1 %tmp_last_V, i16 0, i16 %header_idx_new_0_i_i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:162->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:475]   --->   Operation 70 'select' 'select_ln162' <Predicate = (tmp_i_i)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln162_1 = or i1 %tmp_last_V, i1 %metaWritten_flag_0_i_i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:162->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:475]   --->   Operation 71 'or' 'or_ln162_1' <Predicate = (tmp_i_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.38ns)   --->   "%br_ln162 = br void %._crit_edge1.i.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:162->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:475]   --->   Operation 72 'br' 'br_ln162' <Predicate = (tmp_i_i)> <Delay = 0.38>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%header_ready_flag_1_i_i = phi i1 0, void %entry, i1 %or_ln162, void %._crit_edge2.i.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:162->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:475]   --->   Operation 73 'phi' 'header_ready_flag_1_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%header_ready_new_1_i_i = phi i1 0, void %entry, i1 %xor_ln162, void %._crit_edge2.i.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:162->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:475]   --->   Operation 74 'phi' 'header_ready_new_1_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%header_idx_new_1_i_i = phi i16 0, void %entry, i16 %select_ln162, void %._crit_edge2.i.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:162->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:475]   --->   Operation 75 'phi' 'header_idx_new_1_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%metaWritten_flag_1_i_i = phi i1 0, void %entry, i1 %or_ln162_1, void %._crit_edge2.i.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:162->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:475]   --->   Operation 76 'phi' 'metaWritten_flag_1_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln162 = br i1 %metaWritten_flag_1_i_i, void %._crit_edge1.new4.i.i, void %mergeST3.i.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:162->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:475]   --->   Operation 77 'br' 'br_ln162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%store_ln159 = store i1 %header_ready_new_1_i_i, i1 %metaWritten" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:159->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:475]   --->   Operation 78 'store' 'store_ln159' <Predicate = (metaWritten_flag_1_i_i)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge1.new4.i.i"   --->   Operation 79 'br' 'br_ln0' <Predicate = (metaWritten_flag_1_i_i)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln162 = br i1 %header_ready_flag_1_i_i, void %.exit, void %mergeST1.i.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:162->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:475]   --->   Operation 80 'br' 'br_ln162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%store_ln67 = store i16 %header_idx_new_1_i_i, i16 %header_idx" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../ethernet/../packet.hpp:67]   --->   Operation 81 'store' 'store_ln67' <Predicate = (header_ready_flag_1_i_i)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%store_ln65 = store i1 %header_ready_new_1_i_i, i1 %header_ready" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/../ethernet/../packet.hpp:65]   --->   Operation 82 'store' 'store_ln65' <Predicate = (header_ready_flag_1_i_i)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 83 'br' 'br_ln0' <Predicate = (header_ready_flag_1_i_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.14>
ST_3 : Operation 84 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %ipDataMetaFifo, i1024 %ipDataFifo_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 84 'write' 'write_ln174' <Predicate = (tmp_i_i & !header_ready_load)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_3 : Operation 85 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %ipDataMetaFifo, i1024 %ipDataFifo_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 85 'write' 'write_ln174' <Predicate = (tmp_i_i & header_ready_load)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%p_Val2_7 = phi i160 %p_Val2_s, void %.critedge.i.i, i160 %p_Result_s, void %.critedge7.i.i"   --->   Operation 86 'phi' 'p_Val2_7' <Predicate = (tmp_i_i)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%dstIpAddress_V = partselect i32 @_ssdm_op_PartSelect.i32.i160.i32.i32, i160 %p_Val2_7, i32 128, i32 159"   --->   Operation 87 'partselect' 'dstIpAddress_V' <Predicate = (tmp_i_i & !metaWritten_load)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.85ns)   --->   "%icmp_ln870 = icmp_eq  i32 %dstIpAddress_V, i32 %myIpAddress_read"   --->   Operation 88 'icmp' 'icmp_ln870' <Predicate = (tmp_i_i & !metaWritten_load)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.85ns)   --->   "%icmp_ln870_1 = icmp_eq  i32 %dstIpAddress_V, i32 4294967295"   --->   Operation 89 'icmp' 'icmp_ln870_1' <Predicate = (tmp_i_i & !metaWritten_load)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.12ns)   --->   "%or_ln156 = or i1 %icmp_ln870, i1 %icmp_ln870_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:156->/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:475]   --->   Operation 90 'or' 'or_ln156' <Predicate = (tmp_i_i & !metaWritten_load)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %validIpAddressFifo, i1 %or_ln156" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 91 'write' 'write_ln174' <Predicate = (tmp_i_i & !metaWritten_load)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 32> <FIFO>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%p_0 = partselect i8 @_ssdm_op_PartSelect.i8.i160.i32.i32, i160 %p_Val2_7, i32 72, i32 79"   --->   Operation 92 'partselect' 'p_0' <Predicate = (tmp_i_i & !metaWritten_load)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %ipv4ProtocolFifo, i8 %p_0" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 93 'write' 'write_ln174' <Predicate = (tmp_i_i & !metaWritten_load)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 32> <FIFO>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%ret_ln475 = ret" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:475]   --->   Operation 94 'ret' 'ret_ln475' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ myIpAddress]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ipDataFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ header_ready]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ header_idx]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ header_header_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ ipDataMetaFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ metaWritten]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ validIpAddressFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ipv4ProtocolFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_i_i                 (nbreadreq     ) [ 0111]
br_ln147                (br            ) [ 0110]
ipDataFifo_read         (read          ) [ 0111]
tmp_last_V              (bitselect     ) [ 0110]
specinterface_ln0       (specinterface ) [ 0000]
specinterface_ln0       (specinterface ) [ 0000]
specinterface_ln0       (specinterface ) [ 0000]
specinterface_ln0       (specinterface ) [ 0000]
specinterface_ln0       (specinterface ) [ 0000]
specinterface_ln0       (specinterface ) [ 0000]
specinterface_ln0       (specinterface ) [ 0000]
specinterface_ln0       (specinterface ) [ 0000]
specinterface_ln0       (specinterface ) [ 0000]
specinterface_ln0       (specinterface ) [ 0000]
specinterface_ln0       (specinterface ) [ 0000]
specinterface_ln0       (specinterface ) [ 0000]
specinterface_ln0       (specinterface ) [ 0000]
myIpAddress_read        (read          ) [ 0101]
specinterface_ln0       (specinterface ) [ 0000]
specinterface_ln0       (specinterface ) [ 0000]
specinterface_ln0       (specinterface ) [ 0000]
specinterface_ln0       (specinterface ) [ 0000]
specinterface_ln0       (specinterface ) [ 0000]
specinterface_ln0       (specinterface ) [ 0000]
specinterface_ln0       (specinterface ) [ 0000]
specinterface_ln0       (specinterface ) [ 0000]
specinterface_ln0       (specinterface ) [ 0000]
specinterface_ln0       (specinterface ) [ 0000]
specinterface_ln0       (specinterface ) [ 0000]
specinterface_ln0       (specinterface ) [ 0000]
specinterface_ln0       (specinterface ) [ 0000]
specinterface_ln0       (specinterface ) [ 0000]
specinterface_ln0       (specinterface ) [ 0000]
specinterface_ln0       (specinterface ) [ 0000]
specpipeline_ln135      (specpipeline  ) [ 0000]
header_ready_load       (load          ) [ 0111]
header_idx_load         (load          ) [ 0000]
p_Val2_s                (load          ) [ 0111]
br_ln55                 (br            ) [ 0000]
shl_ln                  (bitconcatenate) [ 0000]
tmp_66                  (trunc         ) [ 0000]
icmp_ln414              (icmp          ) [ 0000]
trunc_ln414             (trunc         ) [ 0000]
st                      (bitconcatenate) [ 0000]
select_ln414            (select        ) [ 0000]
tmp                     (partselect    ) [ 0000]
select_ln414_1          (select        ) [ 0000]
select_ln414_2          (select        ) [ 0000]
select_ln414_3          (select        ) [ 0000]
and_ln414               (and           ) [ 0000]
xor_ln414               (xor           ) [ 0000]
and_ln414_1             (and           ) [ 0000]
and_ln414_2             (and           ) [ 0000]
p_Result_s              (or            ) [ 0111]
store_ln414             (store         ) [ 0000]
add_ln67                (add           ) [ 0000]
br_ln0                  (br            ) [ 0111]
br_ln0                  (br            ) [ 0111]
header_ready_flag_0_i_i (phi           ) [ 0000]
header_idx_new_0_i_i    (phi           ) [ 0000]
metaWritten_load        (load          ) [ 0111]
br_ln153                (br            ) [ 0000]
br_ln160                (br            ) [ 0000]
metaWritten_flag_0_i_i  (phi           ) [ 0000]
or_ln162                (or            ) [ 0000]
xor_ln162               (xor           ) [ 0000]
select_ln162            (select        ) [ 0000]
or_ln162_1              (or            ) [ 0000]
br_ln162                (br            ) [ 0000]
header_ready_flag_1_i_i (phi           ) [ 0110]
header_ready_new_1_i_i  (phi           ) [ 0110]
header_idx_new_1_i_i    (phi           ) [ 0110]
metaWritten_flag_1_i_i  (phi           ) [ 0110]
br_ln162                (br            ) [ 0000]
store_ln159             (store         ) [ 0000]
br_ln0                  (br            ) [ 0000]
br_ln162                (br            ) [ 0000]
store_ln67              (store         ) [ 0000]
store_ln65              (store         ) [ 0000]
br_ln0                  (br            ) [ 0000]
write_ln174             (write         ) [ 0000]
write_ln174             (write         ) [ 0000]
p_Val2_7                (phi           ) [ 0101]
dstIpAddress_V          (partselect    ) [ 0000]
icmp_ln870              (icmp          ) [ 0000]
icmp_ln870_1            (icmp          ) [ 0000]
or_ln156                (or            ) [ 0000]
write_ln174             (write         ) [ 0000]
p_0                     (partselect    ) [ 0000]
write_ln174             (write         ) [ 0000]
ret_ln475               (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="myIpAddress">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="myIpAddress"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ipDataFifo">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ipDataFifo"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="header_ready">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="header_ready"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="header_idx">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="header_idx"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="header_header_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="header_header_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ipDataMetaFifo">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ipDataMetaFifo"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="metaWritten">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="metaWritten"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="validIpAddressFifo">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="validIpAddressFifo"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="ipv4ProtocolFifo">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ipv4ProtocolFifo"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i1024.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i16.i9"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i160.i1.i159"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i160"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i160.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i160.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="tmp_i_i_nbreadreq_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="1024" slack="0"/>
<pin id="103" dir="0" index="2" bw="1" slack="0"/>
<pin id="104" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i_i/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="ipDataFifo_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1024" slack="0"/>
<pin id="110" dir="0" index="1" bw="1024" slack="0"/>
<pin id="111" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ipDataFifo_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="myIpAddress_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="myIpAddress_read/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_write_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="1024" slack="0"/>
<pin id="123" dir="0" index="2" bw="1024" slack="2"/>
<pin id="124" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/3 write_ln174/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="write_ln174_write_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="0" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="1" slack="0"/>
<pin id="131" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="write_ln174_write_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="8" slack="0"/>
<pin id="137" dir="0" index="2" bw="8" slack="0"/>
<pin id="138" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/3 "/>
</bind>
</comp>

<comp id="141" class="1005" name="header_ready_flag_0_i_i_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="143" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="header_ready_flag_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="144" class="1004" name="header_ready_flag_0_i_i_phi_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="1" slack="0"/>
<pin id="148" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="header_ready_flag_0_i_i/2 "/>
</bind>
</comp>

<comp id="152" class="1005" name="header_idx_new_0_i_i_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="154" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="header_idx_new_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="155" class="1004" name="header_idx_new_0_i_i_phi_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="16" slack="0"/>
<pin id="159" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="header_idx_new_0_i_i/2 "/>
</bind>
</comp>

<comp id="162" class="1005" name="metaWritten_flag_0_i_i_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="164" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="metaWritten_flag_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="165" class="1004" name="metaWritten_flag_0_i_i_phi_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="0"/>
<pin id="167" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="1" slack="0"/>
<pin id="169" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="metaWritten_flag_0_i_i/2 "/>
</bind>
</comp>

<comp id="173" class="1005" name="header_ready_flag_1_i_i_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="1"/>
<pin id="175" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="header_ready_flag_1_i_i (phireg) "/>
</bind>
</comp>

<comp id="177" class="1004" name="header_ready_flag_1_i_i_phi_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="1"/>
<pin id="179" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="1" slack="0"/>
<pin id="181" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="header_ready_flag_1_i_i/2 "/>
</bind>
</comp>

<comp id="184" class="1005" name="header_ready_new_1_i_i_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="1"/>
<pin id="186" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="header_ready_new_1_i_i (phireg) "/>
</bind>
</comp>

<comp id="188" class="1004" name="header_ready_new_1_i_i_phi_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="1"/>
<pin id="190" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="1" slack="0"/>
<pin id="192" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="header_ready_new_1_i_i/2 "/>
</bind>
</comp>

<comp id="195" class="1005" name="header_idx_new_1_i_i_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="16" slack="1"/>
<pin id="197" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="header_idx_new_1_i_i (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="header_idx_new_1_i_i_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="1"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="16" slack="0"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="header_idx_new_1_i_i/2 "/>
</bind>
</comp>

<comp id="206" class="1005" name="metaWritten_flag_1_i_i_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="1"/>
<pin id="208" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="metaWritten_flag_1_i_i (phireg) "/>
</bind>
</comp>

<comp id="210" class="1004" name="metaWritten_flag_1_i_i_phi_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="1"/>
<pin id="212" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="1" slack="0"/>
<pin id="214" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="metaWritten_flag_1_i_i/2 "/>
</bind>
</comp>

<comp id="217" class="1005" name="p_Val2_7_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="160" slack="2147483647"/>
<pin id="219" dir="1" index="1" bw="160" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Val2_7 (phireg) "/>
</bind>
</comp>

<comp id="220" class="1004" name="p_Val2_7_phi_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="160" slack="1"/>
<pin id="222" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="160" slack="1"/>
<pin id="224" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="4" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_7/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_last_V_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="1024" slack="0"/>
<pin id="229" dir="0" index="2" bw="11" slack="0"/>
<pin id="230" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_last_V/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="header_ready_load_load_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="header_ready_load/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="header_idx_load_load_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="16" slack="0"/>
<pin id="240" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="header_idx_load/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="p_Val2_s_load_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="160" slack="0"/>
<pin id="244" dir="1" index="1" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="shl_ln_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="25" slack="0"/>
<pin id="248" dir="0" index="1" bw="16" slack="0"/>
<pin id="249" dir="0" index="2" bw="1" slack="0"/>
<pin id="250" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_66_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1024" slack="1"/>
<pin id="256" dir="1" index="1" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_66/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="icmp_ln414_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="25" slack="0"/>
<pin id="259" dir="0" index="1" bw="25" slack="0"/>
<pin id="260" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln414/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="trunc_ln414_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1024" slack="1"/>
<pin id="265" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln414/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="st_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="160" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="0" index="2" bw="1" slack="0"/>
<pin id="270" dir="1" index="3" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="st/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="select_ln414_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="160" slack="0"/>
<pin id="277" dir="0" index="2" bw="160" slack="0"/>
<pin id="278" dir="1" index="3" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="160" slack="0"/>
<pin id="284" dir="0" index="1" bw="160" slack="0"/>
<pin id="285" dir="0" index="2" bw="9" slack="0"/>
<pin id="286" dir="0" index="3" bw="1" slack="0"/>
<pin id="287" dir="1" index="4" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="select_ln414_1_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="0" index="1" bw="160" slack="0"/>
<pin id="295" dir="0" index="2" bw="160" slack="0"/>
<pin id="296" dir="1" index="3" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_1/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="select_ln414_2_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="160" slack="0"/>
<pin id="303" dir="0" index="2" bw="160" slack="0"/>
<pin id="304" dir="1" index="3" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_2/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="select_ln414_3_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="160" slack="0"/>
<pin id="311" dir="0" index="2" bw="160" slack="0"/>
<pin id="312" dir="1" index="3" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln414_3/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="and_ln414_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="160" slack="0"/>
<pin id="318" dir="0" index="1" bw="160" slack="0"/>
<pin id="319" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="xor_ln414_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="160" slack="0"/>
<pin id="324" dir="0" index="1" bw="160" slack="0"/>
<pin id="325" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln414/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="and_ln414_1_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="160" slack="0"/>
<pin id="330" dir="0" index="1" bw="160" slack="0"/>
<pin id="331" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414_1/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="and_ln414_2_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="160" slack="0"/>
<pin id="336" dir="0" index="1" bw="160" slack="0"/>
<pin id="337" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln414_2/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="p_Result_s_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="160" slack="0"/>
<pin id="342" dir="0" index="1" bw="160" slack="0"/>
<pin id="343" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="store_ln414_store_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="160" slack="0"/>
<pin id="348" dir="0" index="1" bw="160" slack="0"/>
<pin id="349" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln414/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="add_ln67_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="16" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="metaWritten_load_load_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="metaWritten_load/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="or_ln162_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="1"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln162/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="xor_ln162_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="1"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln162/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="select_ln162_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="1"/>
<pin id="377" dir="0" index="1" bw="16" slack="0"/>
<pin id="378" dir="0" index="2" bw="16" slack="0"/>
<pin id="379" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln162/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="or_ln162_1_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="1"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln162_1/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="store_ln159_store_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln159/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="store_ln67_store_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="16" slack="0"/>
<pin id="397" dir="0" index="1" bw="16" slack="0"/>
<pin id="398" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln67/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="store_ln65_store_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="dstIpAddress_V_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="0"/>
<pin id="409" dir="0" index="1" bw="160" slack="0"/>
<pin id="410" dir="0" index="2" bw="9" slack="0"/>
<pin id="411" dir="0" index="3" bw="9" slack="0"/>
<pin id="412" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="dstIpAddress_V/3 "/>
</bind>
</comp>

<comp id="417" class="1004" name="icmp_ln870_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="0"/>
<pin id="419" dir="0" index="1" bw="32" slack="1"/>
<pin id="420" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln870/3 "/>
</bind>
</comp>

<comp id="422" class="1004" name="icmp_ln870_1_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="0"/>
<pin id="424" dir="0" index="1" bw="32" slack="0"/>
<pin id="425" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln870_1/3 "/>
</bind>
</comp>

<comp id="428" class="1004" name="or_ln156_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln156/3 "/>
</bind>
</comp>

<comp id="435" class="1004" name="p_0_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="8" slack="0"/>
<pin id="437" dir="0" index="1" bw="160" slack="0"/>
<pin id="438" dir="0" index="2" bw="8" slack="0"/>
<pin id="439" dir="0" index="3" bw="8" slack="0"/>
<pin id="440" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_0/3 "/>
</bind>
</comp>

<comp id="446" class="1005" name="tmp_i_i_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="1"/>
<pin id="448" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_i "/>
</bind>
</comp>

<comp id="450" class="1005" name="ipDataFifo_read_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1024" slack="1"/>
<pin id="452" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="ipDataFifo_read "/>
</bind>
</comp>

<comp id="457" class="1005" name="tmp_last_V_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="1"/>
<pin id="459" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="465" class="1005" name="myIpAddress_read_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="1"/>
<pin id="467" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="myIpAddress_read "/>
</bind>
</comp>

<comp id="470" class="1005" name="header_ready_load_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="1"/>
<pin id="472" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="header_ready_load "/>
</bind>
</comp>

<comp id="474" class="1005" name="p_Val2_s_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="160" slack="1"/>
<pin id="476" dir="1" index="1" bw="160" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="479" class="1005" name="p_Result_s_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="160" slack="1"/>
<pin id="481" dir="1" index="1" bw="160" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="484" class="1005" name="metaWritten_load_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="1"/>
<pin id="486" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="metaWritten_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="105"><net_src comp="18" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="2" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="20" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="112"><net_src comp="22" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="46" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="82" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="10" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="90" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="14" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="98" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="16" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="150"><net_src comp="72" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="74" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="161"><net_src comp="76" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="171"><net_src comp="72" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="74" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="176"><net_src comp="72" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="173" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="80" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="184" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="76" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="195" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="72" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="206" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="231"><net_src comp="24" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="108" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="233"><net_src comp="26" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="237"><net_src comp="4" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="6" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="8" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="251"><net_src comp="50" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="238" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="253"><net_src comp="52" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="261"><net_src comp="246" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="54" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="271"><net_src comp="56" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="263" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="273"><net_src comp="58" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="279"><net_src comp="257" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="266" pin="3"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="254" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="288"><net_src comp="60" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="274" pin="3"/><net_sink comp="282" pin=1"/></net>

<net id="290"><net_src comp="62" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="291"><net_src comp="32" pin="0"/><net_sink comp="282" pin=3"/></net>

<net id="297"><net_src comp="257" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="282" pin="4"/><net_sink comp="292" pin=1"/></net>

<net id="299"><net_src comp="254" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="305"><net_src comp="257" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="64" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="307"><net_src comp="66" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="313"><net_src comp="257" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="68" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="66" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="320"><net_src comp="300" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="308" pin="3"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="316" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="66" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="242" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="322" pin="2"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="292" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="316" pin="2"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="328" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="334" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="340" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="8" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="238" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="70" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="358"><net_src comp="352" pin="2"/><net_sink comp="155" pin=2"/></net>

<net id="362"><net_src comp="12" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="367"><net_src comp="144" pin="4"/><net_sink comp="363" pin=1"/></net>

<net id="368"><net_src comp="363" pin="2"/><net_sink comp="177" pin=2"/></net>

<net id="373"><net_src comp="74" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="374"><net_src comp="369" pin="2"/><net_sink comp="188" pin=2"/></net>

<net id="380"><net_src comp="78" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="381"><net_src comp="155" pin="4"/><net_sink comp="375" pin=2"/></net>

<net id="382"><net_src comp="375" pin="3"/><net_sink comp="199" pin=2"/></net>

<net id="387"><net_src comp="165" pin="4"/><net_sink comp="383" pin=1"/></net>

<net id="388"><net_src comp="383" pin="2"/><net_sink comp="210" pin=2"/></net>

<net id="393"><net_src comp="188" pin="4"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="12" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="399"><net_src comp="199" pin="4"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="6" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="188" pin="4"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="4" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="413"><net_src comp="84" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="414"><net_src comp="220" pin="4"/><net_sink comp="407" pin=1"/></net>

<net id="415"><net_src comp="86" pin="0"/><net_sink comp="407" pin=2"/></net>

<net id="416"><net_src comp="62" pin="0"/><net_sink comp="407" pin=3"/></net>

<net id="421"><net_src comp="407" pin="4"/><net_sink comp="417" pin=0"/></net>

<net id="426"><net_src comp="407" pin="4"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="88" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="417" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="422" pin="2"/><net_sink comp="428" pin=1"/></net>

<net id="434"><net_src comp="428" pin="2"/><net_sink comp="127" pin=2"/></net>

<net id="441"><net_src comp="92" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="442"><net_src comp="220" pin="4"/><net_sink comp="435" pin=1"/></net>

<net id="443"><net_src comp="94" pin="0"/><net_sink comp="435" pin=2"/></net>

<net id="444"><net_src comp="96" pin="0"/><net_sink comp="435" pin=3"/></net>

<net id="445"><net_src comp="435" pin="4"/><net_sink comp="134" pin=2"/></net>

<net id="449"><net_src comp="100" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="453"><net_src comp="108" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="455"><net_src comp="450" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="456"><net_src comp="450" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="460"><net_src comp="226" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="462"><net_src comp="457" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="463"><net_src comp="457" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="464"><net_src comp="457" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="468"><net_src comp="114" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="473"><net_src comp="234" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="477"><net_src comp="242" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="482"><net_src comp="340" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="487"><net_src comp="359" pin="1"/><net_sink comp="484" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: myIpAddress | {}
	Port: ipDataFifo | {}
	Port: header_ready | {2 }
	Port: header_idx | {2 }
	Port: header_header_V | {2 }
	Port: ipDataMetaFifo | {3 }
	Port: metaWritten | {2 }
	Port: validIpAddressFifo | {3 }
	Port: ipv4ProtocolFifo | {3 }
 - Input state : 
	Port: extract_ip_meta<512> : myIpAddress | {2 }
	Port: extract_ip_meta<512> : ipDataFifo | {1 }
	Port: extract_ip_meta<512> : header_ready | {2 }
	Port: extract_ip_meta<512> : header_idx | {2 }
	Port: extract_ip_meta<512> : header_header_V | {2 }
	Port: extract_ip_meta<512> : ipDataMetaFifo | {}
	Port: extract_ip_meta<512> : metaWritten | {2 }
	Port: extract_ip_meta<512> : validIpAddressFifo | {}
	Port: extract_ip_meta<512> : ipv4ProtocolFifo | {}
  - Chain level:
	State 1
	State 2
		br_ln55 : 1
		shl_ln : 1
		icmp_ln414 : 2
		st : 1
		select_ln414 : 3
		tmp : 4
		select_ln414_1 : 5
		select_ln414_2 : 3
		select_ln414_3 : 3
		and_ln414 : 4
		xor_ln414 : 4
		and_ln414_1 : 4
		and_ln414_2 : 6
		p_Result_s : 4
		store_ln414 : 4
		add_ln67 : 1
		header_ready_flag_0_i_i : 1
		header_idx_new_0_i_i : 2
		br_ln153 : 1
		metaWritten_flag_0_i_i : 2
		or_ln162 : 2
		select_ln162 : 3
		or_ln162_1 : 3
		header_ready_flag_1_i_i : 2
		header_ready_new_1_i_i : 1
		header_idx_new_1_i_i : 4
		metaWritten_flag_1_i_i : 3
		br_ln162 : 4
		store_ln159 : 2
		br_ln162 : 3
		store_ln67 : 5
		store_ln65 : 2
	State 3
		dstIpAddress_V : 1
		icmp_ln870 : 2
		icmp_ln870_1 : 2
		or_ln156 : 3
		write_ln174 : 3
		p_0 : 1
		write_ln174 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |      select_ln414_fu_274     |    0    |   148   |
|          |     select_ln414_1_fu_292    |    0    |   148   |
|  select  |     select_ln414_2_fu_300    |    0    |   148   |
|          |     select_ln414_3_fu_308    |    0    |   148   |
|          |      select_ln162_fu_375     |    0    |    16   |
|----------|------------------------------|---------|---------|
|          |       and_ln414_fu_316       |    0    |   160   |
|    and   |      and_ln414_1_fu_328      |    0    |   160   |
|          |      and_ln414_2_fu_334      |    0    |   160   |
|----------|------------------------------|---------|---------|
|          |       p_Result_s_fu_340      |    0    |   160   |
|    or    |        or_ln162_fu_363       |    0    |    2    |
|          |       or_ln162_1_fu_383      |    0    |    2    |
|          |        or_ln156_fu_428       |    0    |    2    |
|----------|------------------------------|---------|---------|
|    xor   |       xor_ln414_fu_322       |    0    |   160   |
|          |       xor_ln162_fu_369       |    0    |    2    |
|----------|------------------------------|---------|---------|
|          |       icmp_ln414_fu_257      |    0    |    16   |
|   icmp   |       icmp_ln870_fu_417      |    0    |    20   |
|          |      icmp_ln870_1_fu_422     |    0    |    20   |
|----------|------------------------------|---------|---------|
|    add   |        add_ln67_fu_352       |    0    |    23   |
|----------|------------------------------|---------|---------|
| nbreadreq|   tmp_i_i_nbreadreq_fu_100   |    0    |    0    |
|----------|------------------------------|---------|---------|
|   read   |  ipDataFifo_read_read_fu_108 |    0    |    0    |
|          | myIpAddress_read_read_fu_114 |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |       grp_write_fu_120       |    0    |    0    |
|   write  |   write_ln174_write_fu_127   |    0    |    0    |
|          |   write_ln174_write_fu_134   |    0    |    0    |
|----------|------------------------------|---------|---------|
| bitselect|       tmp_last_V_fu_226      |    0    |    0    |
|----------|------------------------------|---------|---------|
|bitconcatenate|         shl_ln_fu_246        |    0    |    0    |
|          |           st_fu_266          |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |         tmp_66_fu_254        |    0    |    0    |
|          |      trunc_ln414_fu_263      |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |          tmp_fu_282          |    0    |    0    |
|partselect|     dstIpAddress_V_fu_407    |    0    |    0    |
|          |          p_0_fu_435          |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   1495  |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|  header_idx_new_0_i_i_reg_152 |   16   |
|  header_idx_new_1_i_i_reg_195 |   16   |
|header_ready_flag_0_i_i_reg_141|    1   |
|header_ready_flag_1_i_i_reg_173|    1   |
|   header_ready_load_reg_470   |    1   |
| header_ready_new_1_i_i_reg_184|    1   |
|    ipDataFifo_read_reg_450    |  1024  |
| metaWritten_flag_0_i_i_reg_162|    1   |
| metaWritten_flag_1_i_i_reg_206|    1   |
|    metaWritten_load_reg_484   |    1   |
|    myIpAddress_read_reg_465   |   32   |
|       p_Result_s_reg_479      |   160  |
|        p_Val2_7_reg_217       |   160  |
|        p_Val2_s_reg_474       |   160  |
|        tmp_i_i_reg_446        |    1   |
|       tmp_last_V_reg_457      |    1   |
+-------------------------------+--------+
|             Total             |  1577  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |  1495  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |  1577  |    -   |
+-----------+--------+--------+
|   Total   |  1577  |  1495  |
+-----------+--------+--------+
