

================================================================
== Vivado HLS Report for 'gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s'
================================================================
* Date:           Mon Jan 30 18:28:52 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.329 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       22|       22| 0.110 us | 0.110 us |   21|   21| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 21, depth = 23


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 1
  Pipeline-0 : II = 21, D = 23, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.34>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%data_9_V_read11 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_9_V_read)" [firmware/nnet_utils/nnet_recurrent.h:414]   --->   Operation 24 'read' 'data_9_V_read11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%data_8_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_8_V_read)" [firmware/nnet_utils/nnet_recurrent.h:414]   --->   Operation 25 'read' 'data_8_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%data_7_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_7_V_read)" [firmware/nnet_utils/nnet_recurrent.h:414]   --->   Operation 26 'read' 'data_7_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%data_6_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_6_V_read)" [firmware/nnet_utils/nnet_recurrent.h:414]   --->   Operation 27 'read' 'data_6_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%data_5_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_5_V_read)" [firmware/nnet_utils/nnet_recurrent.h:414]   --->   Operation 28 'read' 'data_5_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%data_4_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_4_V_read)" [firmware/nnet_utils/nnet_recurrent.h:414]   --->   Operation 29 'read' 'data_4_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%data_3_V_read_4 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_3_V_read)" [firmware/nnet_utils/nnet_recurrent.h:414]   --->   Operation 30 'read' 'data_3_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%data_2_V_read_4 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_2_V_read)" [firmware/nnet_utils/nnet_recurrent.h:414]   --->   Operation 31 'read' 'data_2_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%data_1_V_read_4 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_1_V_read)" [firmware/nnet_utils/nnet_recurrent.h:414]   --->   Operation 32 'read' 'data_1_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%data_0_V_read_4 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_0_V_read)" [firmware/nnet_utils/nnet_recurrent.h:414]   --->   Operation 33 'read' 'data_0_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [6/6] (3.34ns)   --->   "%call_ret1 = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.1(i16 %data_0_V_read_4, i16 %data_1_V_read_4, i16 %data_2_V_read_4, i16 %data_3_V_read_4, i16 %data_4_V_read_3, i16 %data_5_V_read_3, i16 %data_6_V_read_3, i16 %data_7_V_read_3, i16 %data_8_V_read_2, i16 %data_9_V_read11)" [firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:450]   --->   Operation 34 'call' 'call_ret1' <Predicate = true> <Delay = 3.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 4.19>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%reset_state_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %reset_state)" [firmware/nnet_utils/nnet_recurrent.h:414]   --->   Operation 35 'read' 'reset_state_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%h_state_V_0_load = load i16* @h_state_V_0, align 2" [firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:451]   --->   Operation 36 'load' 'h_state_V_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%h_state_V_1_load = load i16* @h_state_V_1, align 2" [firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:451]   --->   Operation 37 'load' 'h_state_V_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%h_state_V_2_load = load i16* @h_state_V_2, align 2" [firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:451]   --->   Operation 38 'load' 'h_state_V_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%h_state_V_3_load = load i16* @h_state_V_3, align 2" [firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:451]   --->   Operation 39 'load' 'h_state_V_3_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.80ns)   --->   "%select_ln443 = select i1 %reset_state_read, i16 0, i16 %h_state_V_0_load" [firmware/nnet_utils/nnet_recurrent.h:443]   --->   Operation 40 'select' 'select_ln443' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.80ns)   --->   "%select_ln443_1 = select i1 %reset_state_read, i16 0, i16 %h_state_V_1_load" [firmware/nnet_utils/nnet_recurrent.h:443]   --->   Operation 41 'select' 'select_ln443_1' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.80ns)   --->   "%select_ln443_2 = select i1 %reset_state_read, i16 0, i16 %h_state_V_2_load" [firmware/nnet_utils/nnet_recurrent.h:443]   --->   Operation 42 'select' 'select_ln443_2' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.80ns)   --->   "%select_ln443_3 = select i1 %reset_state_read, i16 0, i16 %h_state_V_3_load" [firmware/nnet_utils/nnet_recurrent.h:443]   --->   Operation 43 'select' 'select_ln443_3' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [5/6] (4.19ns)   --->   "%call_ret1 = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.1(i16 %data_0_V_read_4, i16 %data_1_V_read_4, i16 %data_2_V_read_4, i16 %data_3_V_read_4, i16 %data_4_V_read_3, i16 %data_5_V_read_3, i16 %data_6_V_read_3, i16 %data_7_V_read_3, i16 %data_8_V_read_2, i16 %data_9_V_read11)" [firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:450]   --->   Operation 44 'call' 'call_ret1' <Predicate = true> <Delay = 4.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 45 [5/5] (3.34ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0(i16 %select_ln443, i16 %select_ln443_1, i16 %select_ln443_2, i16 %select_ln443_3)" [firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:451]   --->   Operation 45 'call' 'call_ret' <Predicate = true> <Delay = 3.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 4.25>
ST_3 : Operation 46 [4/6] (4.19ns)   --->   "%call_ret1 = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.1(i16 %data_0_V_read_4, i16 %data_1_V_read_4, i16 %data_2_V_read_4, i16 %data_3_V_read_4, i16 %data_4_V_read_3, i16 %data_5_V_read_3, i16 %data_6_V_read_3, i16 %data_7_V_read_3, i16 %data_8_V_read_2, i16 %data_9_V_read11)" [firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:450]   --->   Operation 46 'call' 'call_ret1' <Predicate = true> <Delay = 4.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 47 [4/5] (4.25ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0(i16 %select_ln443, i16 %select_ln443_1, i16 %select_ln443_2, i16 %select_ln443_3)" [firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:451]   --->   Operation 47 'call' 'call_ret' <Predicate = true> <Delay = 4.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 4.25>
ST_4 : Operation 48 [3/6] (4.19ns)   --->   "%call_ret1 = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.1(i16 %data_0_V_read_4, i16 %data_1_V_read_4, i16 %data_2_V_read_4, i16 %data_3_V_read_4, i16 %data_4_V_read_3, i16 %data_5_V_read_3, i16 %data_6_V_read_3, i16 %data_7_V_read_3, i16 %data_8_V_read_2, i16 %data_9_V_read11)" [firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:450]   --->   Operation 48 'call' 'call_ret1' <Predicate = true> <Delay = 4.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 49 [3/5] (4.25ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0(i16 %select_ln443, i16 %select_ln443_1, i16 %select_ln443_2, i16 %select_ln443_3)" [firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:451]   --->   Operation 49 'call' 'call_ret' <Predicate = true> <Delay = 4.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 4.25>
ST_5 : Operation 50 [2/6] (4.19ns)   --->   "%call_ret1 = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.1(i16 %data_0_V_read_4, i16 %data_1_V_read_4, i16 %data_2_V_read_4, i16 %data_3_V_read_4, i16 %data_4_V_read_3, i16 %data_5_V_read_3, i16 %data_6_V_read_3, i16 %data_7_V_read_3, i16 %data_8_V_read_2, i16 %data_9_V_read11)" [firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:450]   --->   Operation 50 'call' 'call_ret1' <Predicate = true> <Delay = 4.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 51 [2/5] (4.25ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0(i16 %select_ln443, i16 %select_ln443_1, i16 %select_ln443_2, i16 %select_ln443_3)" [firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:451]   --->   Operation 51 'call' 'call_ret' <Predicate = true> <Delay = 4.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 3.90>
ST_6 : Operation 52 [1/6] (3.90ns)   --->   "%call_ret1 = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.1(i16 %data_0_V_read_4, i16 %data_1_V_read_4, i16 %data_2_V_read_4, i16 %data_3_V_read_4, i16 %data_4_V_read_3, i16 %data_5_V_read_3, i16 %data_6_V_read_3, i16 %data_7_V_read_3, i16 %data_8_V_read_2, i16 %data_9_V_read11)" [firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:450]   --->   Operation 52 'call' 'call_ret1' <Predicate = true> <Delay = 3.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 53 [1/5] (3.90ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0(i16 %select_ln443, i16 %select_ln443_1, i16 %select_ln443_2, i16 %select_ln443_3)" [firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:451]   --->   Operation 53 'call' 'call_ret' <Predicate = true> <Delay = 3.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%tmpres_state_zr_8 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 8" [firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:451]   --->   Operation 54 'extractvalue' 'tmpres_state_zr_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%tmpres_state_zr_9 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 9" [firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:451]   --->   Operation 55 'extractvalue' 'tmpres_state_zr_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%tmpres_state_zr_s = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 10" [firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:451]   --->   Operation 56 'extractvalue' 'tmpres_state_zr_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%tmpres_state_zr_10 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 11" [firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:451]   --->   Operation 57 'extractvalue' 'tmpres_state_zr_10' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.07>
ST_7 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_0_V)   --->   "%tmpres = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 0" [firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:450]   --->   Operation 58 'extractvalue' 'tmpres' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_1_V)   --->   "%tmpres_1 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 1" [firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:450]   --->   Operation 59 'extractvalue' 'tmpres_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_2_V)   --->   "%tmpres_2 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 2" [firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:450]   --->   Operation 60 'extractvalue' 'tmpres_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_3_V)   --->   "%tmpres_3 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 3" [firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:450]   --->   Operation 61 'extractvalue' 'tmpres_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_4_V)   --->   "%tmpres_4 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 4" [firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:450]   --->   Operation 62 'extractvalue' 'tmpres_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_5_V)   --->   "%tmpres_5 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 5" [firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:450]   --->   Operation 63 'extractvalue' 'tmpres_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_6_V)   --->   "%tmpres_6 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 6" [firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:450]   --->   Operation 64 'extractvalue' 'tmpres_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_7_V)   --->   "%tmpres_7 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 7" [firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:450]   --->   Operation 65 'extractvalue' 'tmpres_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_0_V)   --->   "%tmpres_state_zr = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 0" [firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:451]   --->   Operation 66 'extractvalue' 'tmpres_state_zr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_1_V)   --->   "%tmpres_state_zr_1 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 1" [firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:451]   --->   Operation 67 'extractvalue' 'tmpres_state_zr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_2_V)   --->   "%tmpres_state_zr_2 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 2" [firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:451]   --->   Operation 68 'extractvalue' 'tmpres_state_zr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_3_V)   --->   "%tmpres_state_zr_3 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 3" [firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:451]   --->   Operation 69 'extractvalue' 'tmpres_state_zr_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_4_V)   --->   "%tmpres_state_zr_4 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 4" [firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:451]   --->   Operation 70 'extractvalue' 'tmpres_state_zr_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_5_V)   --->   "%tmpres_state_zr_5 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 5" [firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:451]   --->   Operation 71 'extractvalue' 'tmpres_state_zr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_6_V)   --->   "%tmpres_state_zr_6 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 6" [firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:451]   --->   Operation 72 'extractvalue' 'tmpres_state_zr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_7_V)   --->   "%tmpres_state_zr_7 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 7" [firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:451]   --->   Operation 73 'extractvalue' 'tmpres_state_zr_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (2.07ns) (out node of the LUT)   --->   "%inputacc_zr_0_V = add i16 %tmpres, %tmpres_state_zr" [firmware/nnet_utils/nnet_recurrent.h:457]   --->   Operation 74 'add' 'inputacc_zr_0_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [1/1] (2.07ns) (out node of the LUT)   --->   "%inputacc_zr_1_V = add i16 %tmpres_1, %tmpres_state_zr_1" [firmware/nnet_utils/nnet_recurrent.h:457]   --->   Operation 75 'add' 'inputacc_zr_1_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (2.07ns) (out node of the LUT)   --->   "%inputacc_zr_2_V = add i16 %tmpres_2, %tmpres_state_zr_2" [firmware/nnet_utils/nnet_recurrent.h:457]   --->   Operation 76 'add' 'inputacc_zr_2_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (2.07ns) (out node of the LUT)   --->   "%inputacc_zr_3_V = add i16 %tmpres_3, %tmpres_state_zr_3" [firmware/nnet_utils/nnet_recurrent.h:457]   --->   Operation 77 'add' 'inputacc_zr_3_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (2.07ns) (out node of the LUT)   --->   "%inputacc_zr_4_V = add i16 %tmpres_4, %tmpres_state_zr_4" [firmware/nnet_utils/nnet_recurrent.h:457]   --->   Operation 78 'add' 'inputacc_zr_4_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (2.07ns) (out node of the LUT)   --->   "%inputacc_zr_5_V = add i16 %tmpres_5, %tmpres_state_zr_5" [firmware/nnet_utils/nnet_recurrent.h:457]   --->   Operation 79 'add' 'inputacc_zr_5_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (2.07ns) (out node of the LUT)   --->   "%inputacc_zr_6_V = add i16 %tmpres_6, %tmpres_state_zr_6" [firmware/nnet_utils/nnet_recurrent.h:457]   --->   Operation 80 'add' 'inputacc_zr_6_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (2.07ns) (out node of the LUT)   --->   "%inputacc_zr_7_V = add i16 %tmpres_7, %tmpres_state_zr_7" [firmware/nnet_utils/nnet_recurrent.h:457]   --->   Operation 81 'add' 'inputacc_zr_7_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.15>
ST_8 : Operation 82 [4/4] (3.15ns)   --->   "%call_ret_i = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr>"(i16 %inputacc_zr_0_V, i16 %inputacc_zr_1_V, i16 %inputacc_zr_2_V, i16 %inputacc_zr_3_V, i16 %inputacc_zr_4_V, i16 %inputacc_zr_5_V, i16 %inputacc_zr_6_V, i16 %inputacc_zr_7_V)" [firmware/nnet_utils/nnet_recr_activations.h:43->firmware/nnet_utils/nnet_recurrent.h:461]   --->   Operation 82 'call' 'call_ret_i' <Predicate = true> <Delay = 3.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 4.02>
ST_9 : Operation 83 [3/4] (4.02ns)   --->   "%call_ret_i = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr>"(i16 %inputacc_zr_0_V, i16 %inputacc_zr_1_V, i16 %inputacc_zr_2_V, i16 %inputacc_zr_3_V, i16 %inputacc_zr_4_V, i16 %inputacc_zr_5_V, i16 %inputacc_zr_6_V, i16 %inputacc_zr_7_V)" [firmware/nnet_utils/nnet_recr_activations.h:43->firmware/nnet_utils/nnet_recurrent.h:461]   --->   Operation 83 'call' 'call_ret_i' <Predicate = true> <Delay = 4.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 4.02>
ST_10 : Operation 84 [2/4] (4.02ns)   --->   "%call_ret_i = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr>"(i16 %inputacc_zr_0_V, i16 %inputacc_zr_1_V, i16 %inputacc_zr_2_V, i16 %inputacc_zr_3_V, i16 %inputacc_zr_4_V, i16 %inputacc_zr_5_V, i16 %inputacc_zr_6_V, i16 %inputacc_zr_7_V)" [firmware/nnet_utils/nnet_recr_activations.h:43->firmware/nnet_utils/nnet_recurrent.h:461]   --->   Operation 84 'call' 'call_ret_i' <Predicate = true> <Delay = 4.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 85 [1/4] (3.25ns)   --->   "%call_ret_i = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr>"(i16 %inputacc_zr_0_V, i16 %inputacc_zr_1_V, i16 %inputacc_zr_2_V, i16 %inputacc_zr_3_V, i16 %inputacc_zr_4_V, i16 %inputacc_zr_5_V, i16 %inputacc_zr_6_V, i16 %inputacc_zr_7_V)" [firmware/nnet_utils/nnet_recr_activations.h:43->firmware/nnet_utils/nnet_recurrent.h:461]   --->   Operation 85 'call' 'call_ret_i' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 86 [1/1] (0.00ns)   --->   "%tmpres_zr = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret_i, 0" [firmware/nnet_utils/nnet_recurrent.h:461]   --->   Operation 86 'extractvalue' 'tmpres_zr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 87 [1/1] (0.00ns)   --->   "%tmpres_zr_1 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret_i, 1" [firmware/nnet_utils/nnet_recurrent.h:461]   --->   Operation 87 'extractvalue' 'tmpres_zr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 88 [1/1] (0.00ns)   --->   "%tmpres_zr_2 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret_i, 2" [firmware/nnet_utils/nnet_recurrent.h:461]   --->   Operation 88 'extractvalue' 'tmpres_zr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "%tmpres_zr_3 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret_i, 3" [firmware/nnet_utils/nnet_recurrent.h:461]   --->   Operation 89 'extractvalue' 'tmpres_zr_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%tmpres_zr_4 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret_i, 4" [firmware/nnet_utils/nnet_recurrent.h:461]   --->   Operation 90 'extractvalue' 'tmpres_zr_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%tmpres_zr_5 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret_i, 5" [firmware/nnet_utils/nnet_recurrent.h:461]   --->   Operation 91 'extractvalue' 'tmpres_zr_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%tmpres_zr_6 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret_i, 6" [firmware/nnet_utils/nnet_recurrent.h:461]   --->   Operation 92 'extractvalue' 'tmpres_zr_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%tmpres_zr_7 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret_i, 7" [firmware/nnet_utils/nnet_recurrent.h:461]   --->   Operation 93 'extractvalue' 'tmpres_zr_7' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 3.89>
ST_12 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i16 %tmpres_zr_4 to i26" [firmware/nnet_utils/nnet_recurrent.h:468]   --->   Operation 94 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln1118_20 = sext i16 %tmpres_state_zr_8 to i26" [firmware/nnet_utils/nnet_recurrent.h:468]   --->   Operation 95 'sext' 'sext_ln1118_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 96 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i26 %sext_ln1118, %sext_ln1118_20" [firmware/nnet_utils/nnet_recurrent.h:468]   --->   Operation 96 'mul' 'mul_ln1118' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln1118_21 = sext i16 %tmpres_zr_5 to i26" [firmware/nnet_utils/nnet_recurrent.h:468]   --->   Operation 97 'sext' 'sext_ln1118_21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln1118_22 = sext i16 %tmpres_state_zr_9 to i26" [firmware/nnet_utils/nnet_recurrent.h:468]   --->   Operation 98 'sext' 'sext_ln1118_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 99 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_20 = mul i26 %sext_ln1118_21, %sext_ln1118_22" [firmware/nnet_utils/nnet_recurrent.h:468]   --->   Operation 99 'mul' 'mul_ln1118_20' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln1118_23 = sext i16 %tmpres_zr_6 to i26" [firmware/nnet_utils/nnet_recurrent.h:468]   --->   Operation 100 'sext' 'sext_ln1118_23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln1118_24 = sext i16 %tmpres_state_zr_s to i26" [firmware/nnet_utils/nnet_recurrent.h:468]   --->   Operation 101 'sext' 'sext_ln1118_24' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 102 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_21 = mul i26 %sext_ln1118_23, %sext_ln1118_24" [firmware/nnet_utils/nnet_recurrent.h:468]   --->   Operation 102 'mul' 'mul_ln1118_21' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln1118_25 = sext i16 %tmpres_zr_7 to i26" [firmware/nnet_utils/nnet_recurrent.h:468]   --->   Operation 103 'sext' 'sext_ln1118_25' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln1118_26 = sext i16 %tmpres_state_zr_10 to i26" [firmware/nnet_utils/nnet_recurrent.h:468]   --->   Operation 104 'sext' 'sext_ln1118_26' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 105 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_22 = mul i26 %sext_ln1118_25, %sext_ln1118_26" [firmware/nnet_utils/nnet_recurrent.h:468]   --->   Operation 105 'mul' 'mul_ln1118_22' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 3.89>
ST_13 : Operation 106 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i26 %sext_ln1118, %sext_ln1118_20" [firmware/nnet_utils/nnet_recurrent.h:468]   --->   Operation 106 'mul' 'mul_ln1118' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 107 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_20 = mul i26 %sext_ln1118_21, %sext_ln1118_22" [firmware/nnet_utils/nnet_recurrent.h:468]   --->   Operation 107 'mul' 'mul_ln1118_20' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 108 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_21 = mul i26 %sext_ln1118_23, %sext_ln1118_24" [firmware/nnet_utils/nnet_recurrent.h:468]   --->   Operation 108 'mul' 'mul_ln1118_21' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 109 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_22 = mul i26 %sext_ln1118_25, %sext_ln1118_26" [firmware/nnet_utils/nnet_recurrent.h:468]   --->   Operation 109 'mul' 'mul_ln1118_22' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 110 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i26 %sext_ln1118, %sext_ln1118_20" [firmware/nnet_utils/nnet_recurrent.h:468]   --->   Operation 110 'mul' 'mul_ln1118' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 111 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_20 = mul i26 %sext_ln1118_21, %sext_ln1118_22" [firmware/nnet_utils/nnet_recurrent.h:468]   --->   Operation 111 'mul' 'mul_ln1118_20' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 112 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_21 = mul i26 %sext_ln1118_23, %sext_ln1118_24" [firmware/nnet_utils/nnet_recurrent.h:468]   --->   Operation 112 'mul' 'mul_ln1118_21' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 113 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_22 = mul i26 %sext_ln1118_25, %sext_ln1118_26" [firmware/nnet_utils/nnet_recurrent.h:468]   --->   Operation 113 'mul' 'mul_ln1118_22' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 2.07>
ST_15 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_0_V)   --->   "%tmpres_8 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 8" [firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:450]   --->   Operation 114 'extractvalue' 'tmpres_8' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_1_V)   --->   "%tmpres_9 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 9" [firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:450]   --->   Operation 115 'extractvalue' 'tmpres_9' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_2_V)   --->   "%tmpres_s = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 10" [firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:450]   --->   Operation 116 'extractvalue' 'tmpres_s' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_3_V)   --->   "%tmpres_10 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 11" [firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:450]   --->   Operation 117 'extractvalue' 'tmpres_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_0_V)   --->   "%trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118, i32 10, i32 25)" [firmware/nnet_utils/nnet_recurrent.h:468]   --->   Operation 118 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_1_V)   --->   "%trunc_ln708_s = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_20, i32 10, i32 25)" [firmware/nnet_utils/nnet_recurrent.h:468]   --->   Operation 119 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_2_V)   --->   "%trunc_ln708_2 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_21, i32 10, i32 25)" [firmware/nnet_utils/nnet_recurrent.h:468]   --->   Operation 120 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_3_V)   --->   "%trunc_ln708_3 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_22, i32 10, i32 25)" [firmware/nnet_utils/nnet_recurrent.h:468]   --->   Operation 121 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 122 [1/1] (2.07ns) (out node of the LUT)   --->   "%inputacc_h_0_V = add i16 %tmpres_8, %trunc_ln" [firmware/nnet_utils/nnet_recurrent.h:475]   --->   Operation 122 'add' 'inputacc_h_0_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 123 [1/1] (2.07ns) (out node of the LUT)   --->   "%inputacc_h_1_V = add i16 %tmpres_9, %trunc_ln708_s" [firmware/nnet_utils/nnet_recurrent.h:475]   --->   Operation 123 'add' 'inputacc_h_1_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 124 [1/1] (2.07ns) (out node of the LUT)   --->   "%inputacc_h_2_V = add i16 %tmpres_s, %trunc_ln708_2" [firmware/nnet_utils/nnet_recurrent.h:475]   --->   Operation 124 'add' 'inputacc_h_2_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 125 [1/1] (2.07ns) (out node of the LUT)   --->   "%inputacc_h_3_V = add i16 %tmpres_10, %trunc_ln708_3" [firmware/nnet_utils/nnet_recurrent.h:475]   --->   Operation 125 'add' 'inputacc_h_3_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.15>
ST_16 : Operation 126 [4/4] (3.15ns)   --->   "%call_ret_i1 = call fastcc { i16, i16, i16, i16 } @"tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2>"(i16 %inputacc_h_0_V, i16 %inputacc_h_1_V, i16 %inputacc_h_2_V, i16 %inputacc_h_3_V)" [firmware/nnet_utils/nnet_recr_activations.h:55->firmware/nnet_utils/nnet_recurrent.h:479]   --->   Operation 126 'call' 'call_ret_i1' <Predicate = true> <Delay = 3.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 4.32>
ST_17 : Operation 127 [3/4] (4.32ns)   --->   "%call_ret_i1 = call fastcc { i16, i16, i16, i16 } @"tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2>"(i16 %inputacc_h_0_V, i16 %inputacc_h_1_V, i16 %inputacc_h_2_V, i16 %inputacc_h_3_V)" [firmware/nnet_utils/nnet_recr_activations.h:55->firmware/nnet_utils/nnet_recurrent.h:479]   --->   Operation 127 'call' 'call_ret_i1' <Predicate = true> <Delay = 4.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 4.32>
ST_18 : Operation 128 [2/4] (4.32ns)   --->   "%call_ret_i1 = call fastcc { i16, i16, i16, i16 } @"tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2>"(i16 %inputacc_h_0_V, i16 %inputacc_h_1_V, i16 %inputacc_h_2_V, i16 %inputacc_h_3_V)" [firmware/nnet_utils/nnet_recr_activations.h:55->firmware/nnet_utils/nnet_recurrent.h:479]   --->   Operation 128 'call' 'call_ret_i1' <Predicate = true> <Delay = 4.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 3.25>
ST_19 : Operation 129 [1/4] (3.25ns)   --->   "%call_ret_i1 = call fastcc { i16, i16, i16, i16 } @"tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2>"(i16 %inputacc_h_0_V, i16 %inputacc_h_1_V, i16 %inputacc_h_2_V, i16 %inputacc_h_3_V)" [firmware/nnet_utils/nnet_recr_activations.h:55->firmware/nnet_utils/nnet_recurrent.h:479]   --->   Operation 129 'call' 'call_ret_i1' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 130 [1/1] (0.00ns)   --->   "%tmpres_h_0_V = extractvalue { i16, i16, i16, i16 } %call_ret_i1, 0" [firmware/nnet_utils/nnet_recurrent.h:479]   --->   Operation 130 'extractvalue' 'tmpres_h_0_V' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 131 [1/1] (0.00ns)   --->   "%tmpres_h_1_V = extractvalue { i16, i16, i16, i16 } %call_ret_i1, 1" [firmware/nnet_utils/nnet_recurrent.h:479]   --->   Operation 131 'extractvalue' 'tmpres_h_1_V' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 132 [1/1] (0.00ns)   --->   "%tmpres_h_2_V = extractvalue { i16, i16, i16, i16 } %call_ret_i1, 2" [firmware/nnet_utils/nnet_recurrent.h:479]   --->   Operation 132 'extractvalue' 'tmpres_h_2_V' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 133 [1/1] (0.00ns)   --->   "%tmpres_h_3_V = extractvalue { i16, i16, i16, i16 } %call_ret_i1, 3" [firmware/nnet_utils/nnet_recurrent.h:479]   --->   Operation 133 'extractvalue' 'tmpres_h_3_V' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln1193 = sext i16 %tmpres_zr to i17" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 134 'sext' 'sext_ln1193' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 135 [1/1] (2.07ns)   --->   "%sub_ln1193 = sub i17 1024, %sext_ln1193" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 135 'sub' 'sub_ln1193' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln1193_1 = sext i16 %tmpres_zr_1 to i17" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 136 'sext' 'sext_ln1193_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 137 [1/1] (2.07ns)   --->   "%sub_ln1193_1 = sub i17 1024, %sext_ln1193_1" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 137 'sub' 'sub_ln1193_1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln1193_2 = sext i16 %tmpres_zr_2 to i17" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 138 'sext' 'sext_ln1193_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 139 [1/1] (2.07ns)   --->   "%sub_ln1193_2 = sub i17 1024, %sext_ln1193_2" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 139 'sub' 'sub_ln1193_2' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln1193_3 = sext i16 %tmpres_zr_3 to i17" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 140 'sext' 'sext_ln1193_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 141 [1/1] (2.07ns)   --->   "%sub_ln1193_3 = sub i17 1024, %sext_ln1193_3" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 141 'sub' 'sub_ln1193_3' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.89>
ST_20 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i16 %tmpres_h_0_V to i26" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 142 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln703_4 = sext i17 %sub_ln1193 to i26" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 143 'sext' 'sext_ln703_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 144 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln703 = mul i26 %sext_ln703_4, %sext_ln703" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 144 'mul' 'mul_ln703' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln703_5 = sext i16 %tmpres_h_1_V to i26" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 145 'sext' 'sext_ln703_5' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln703_6 = sext i17 %sub_ln1193_1 to i26" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 146 'sext' 'sext_ln703_6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 147 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln703_1 = mul i26 %sext_ln703_6, %sext_ln703_5" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 147 'mul' 'mul_ln703_1' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln703_7 = sext i16 %tmpres_h_2_V to i26" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 148 'sext' 'sext_ln703_7' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln703_8 = sext i17 %sub_ln1193_2 to i26" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 149 'sext' 'sext_ln703_8' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 150 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln703_2 = mul i26 %sext_ln703_8, %sext_ln703_7" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 150 'mul' 'mul_ln703_2' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln703_9 = sext i16 %tmpres_h_3_V to i26" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 151 'sext' 'sext_ln703_9' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln703_10 = sext i17 %sub_ln1193_3 to i26" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 152 'sext' 'sext_ln703_10' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 153 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln703_3 = mul i26 %sext_ln703_10, %sext_ln703_9" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 153 'mul' 'mul_ln703_3' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 20> <Delay = 3.89>
ST_21 : Operation 154 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln703 = mul i26 %sext_ln703_4, %sext_ln703" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 154 'mul' 'mul_ln703' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i16 %select_ln443 to i26" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 155 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i16 %tmpres_zr to i26" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 156 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 157 [3/3] (1.05ns) (grouped into DSP with root node add_ln1192)   --->   "%mul_ln1192 = mul i26 %sext_ln1192_1, %sext_ln1192" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 157 'mul' 'mul_ln1192' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 158 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln703_1 = mul i26 %sext_ln703_6, %sext_ln703_5" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 158 'mul' 'mul_ln703_1' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i16 %select_ln443_1 to i26" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 159 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i16 %tmpres_zr_1 to i26" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 160 'sext' 'sext_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 161 [3/3] (1.05ns) (grouped into DSP with root node add_ln1192_1)   --->   "%mul_ln1192_1 = mul i26 %sext_ln1192_3, %sext_ln1192_2" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 161 'mul' 'mul_ln1192_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 162 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln703_2 = mul i26 %sext_ln703_8, %sext_ln703_7" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 162 'mul' 'mul_ln703_2' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i16 %select_ln443_2 to i26" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 163 'sext' 'sext_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i16 %tmpres_zr_2 to i26" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 164 'sext' 'sext_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 165 [3/3] (1.05ns) (grouped into DSP with root node add_ln1192_2)   --->   "%mul_ln1192_2 = mul i26 %sext_ln1192_5, %sext_ln1192_4" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 165 'mul' 'mul_ln1192_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 166 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln703_3 = mul i26 %sext_ln703_10, %sext_ln703_9" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 166 'mul' 'mul_ln703_3' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln1192_6 = sext i16 %select_ln443_3 to i26" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 167 'sext' 'sext_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln1192_7 = sext i16 %tmpres_zr_3 to i26" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 168 'sext' 'sext_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 169 [3/3] (1.05ns) (grouped into DSP with root node add_ln1192_3)   --->   "%mul_ln1192_3 = mul i26 %sext_ln1192_7, %sext_ln1192_6" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 169 'mul' 'mul_ln1192_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 22 <SV = 21> <Delay = 1.05>
ST_22 : Operation 170 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln703 = mul i26 %sext_ln703_4, %sext_ln703" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 170 'mul' 'mul_ln703' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 171 [2/3] (1.05ns) (grouped into DSP with root node add_ln1192)   --->   "%mul_ln1192 = mul i26 %sext_ln1192_1, %sext_ln1192" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 171 'mul' 'mul_ln1192' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 172 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln703_1 = mul i26 %sext_ln703_6, %sext_ln703_5" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 172 'mul' 'mul_ln703_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 173 [2/3] (1.05ns) (grouped into DSP with root node add_ln1192_1)   --->   "%mul_ln1192_1 = mul i26 %sext_ln1192_3, %sext_ln1192_2" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 173 'mul' 'mul_ln1192_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 174 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln703_2 = mul i26 %sext_ln703_8, %sext_ln703_7" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 174 'mul' 'mul_ln703_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 175 [2/3] (1.05ns) (grouped into DSP with root node add_ln1192_2)   --->   "%mul_ln1192_2 = mul i26 %sext_ln1192_5, %sext_ln1192_4" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 175 'mul' 'mul_ln1192_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 176 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln703_3 = mul i26 %sext_ln703_10, %sext_ln703_9" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 176 'mul' 'mul_ln703_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 177 [2/3] (1.05ns) (grouped into DSP with root node add_ln1192_3)   --->   "%mul_ln1192_3 = mul i26 %sext_ln1192_7, %sext_ln1192_6" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 177 'mul' 'mul_ln1192_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 22> <Delay = 3.02>
ST_23 : Operation 178 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192)   --->   "%mul_ln1192 = mul i26 %sext_ln1192_1, %sext_ln1192" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 178 'mul' 'mul_ln1192' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 179 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192 = add i26 %mul_ln703, %mul_ln1192" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 179 'add' 'add_ln1192' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 180 [1/1] (0.00ns)   --->   "%h_newstate_0_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192, i32 10, i32 25)" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 180 'partselect' 'h_newstate_0_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 181 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_1)   --->   "%mul_ln1192_1 = mul i26 %sext_ln1192_3, %sext_ln1192_2" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 181 'mul' 'mul_ln1192_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 182 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_1 = add i26 %mul_ln703_1, %mul_ln1192_1" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 182 'add' 'add_ln1192_1' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 183 [1/1] (0.00ns)   --->   "%h_newstate_1_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_1, i32 10, i32 25)" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 183 'partselect' 'h_newstate_1_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 184 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_2)   --->   "%mul_ln1192_2 = mul i26 %sext_ln1192_5, %sext_ln1192_4" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 184 'mul' 'mul_ln1192_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 185 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_2 = add i26 %mul_ln703_2, %mul_ln1192_2" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 185 'add' 'add_ln1192_2' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 186 [1/1] (0.00ns)   --->   "%h_newstate_2_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_2, i32 10, i32 25)" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 186 'partselect' 'h_newstate_2_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 187 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_3)   --->   "%mul_ln1192_3 = mul i26 %sext_ln1192_7, %sext_ln1192_6" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 187 'mul' 'mul_ln1192_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 188 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_3 = add i26 %mul_ln703_3, %mul_ln1192_3" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 188 'add' 'add_ln1192_3' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 189 [1/1] (0.00ns)   --->   "%h_newstate_3_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_3, i32 10, i32 25)" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 189 'partselect' 'h_newstate_3_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 190 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i16, i16, i16, i16 } undef, i16 %h_newstate_0_V_write_assign, 0" [firmware/nnet_utils/nnet_recurrent.h:487]   --->   Operation 190 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 191 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i16, i16, i16, i16 } %mrv, i16 %h_newstate_1_V_write_assign, 1" [firmware/nnet_utils/nnet_recurrent.h:487]   --->   Operation 191 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 192 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i16, i16, i16, i16 } %mrv_1, i16 %h_newstate_2_V_write_assign, 2" [firmware/nnet_utils/nnet_recurrent.h:487]   --->   Operation 192 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 193 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i16, i16, i16, i16 } %mrv_2, i16 %h_newstate_3_V_write_assign, 3" [firmware/nnet_utils/nnet_recurrent.h:487]   --->   Operation 193 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 194 [1/1] (0.00ns)   --->   "store i16 %h_newstate_3_V_write_assign, i16* @h_state_V_3, align 2" [firmware/nnet_utils/nnet_recurrent.h:446]   --->   Operation 194 'store' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 195 [1/1] (0.00ns)   --->   "store i16 %h_newstate_2_V_write_assign, i16* @h_state_V_2, align 2" [firmware/nnet_utils/nnet_recurrent.h:446]   --->   Operation 195 'store' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 196 [1/1] (0.00ns)   --->   "store i16 %h_newstate_1_V_write_assign, i16* @h_state_V_1, align 2" [firmware/nnet_utils/nnet_recurrent.h:446]   --->   Operation 196 'store' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 197 [1/1] (0.00ns)   --->   "store i16 %h_newstate_0_V_write_assign, i16* @h_state_V_0, align 2" [firmware/nnet_utils/nnet_recurrent.h:446]   --->   Operation 197 'store' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 198 [1/1] (0.00ns)   --->   "ret { i16, i16, i16, i16 } %mrv_3" [firmware/nnet_utils/nnet_recurrent.h:487]   --->   Operation 198 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 3.35ns
The critical path consists of the following:
	wire read on port 'data_9_V_read' (firmware/nnet_utils/nnet_recurrent.h:414) [21]  (0 ns)
	'call' operation ('call_ret1', firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:450) to 'dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.1' [40]  (3.35 ns)

 <State 2>: 4.2ns
The critical path consists of the following:
	'call' operation ('call_ret1', firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:450) to 'dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.1' [40]  (4.2 ns)

 <State 3>: 4.26ns
The critical path consists of the following:
	'call' operation ('call_ret', firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:451) to 'dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0' [53]  (4.26 ns)

 <State 4>: 4.26ns
The critical path consists of the following:
	'call' operation ('call_ret', firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:451) to 'dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0' [53]  (4.26 ns)

 <State 5>: 4.26ns
The critical path consists of the following:
	'call' operation ('call_ret', firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:451) to 'dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0' [53]  (4.26 ns)

 <State 6>: 3.9ns
The critical path consists of the following:
	'call' operation ('call_ret1', firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:450) to 'dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.1' [40]  (3.9 ns)

 <State 7>: 2.08ns
The critical path consists of the following:
	'add' operation ('inputacc_zr[0].V', firmware/nnet_utils/nnet_recurrent.h:457) [66]  (2.08 ns)

 <State 8>: 3.16ns
The critical path consists of the following:
	'call' operation ('call_ret_i', firmware/nnet_utils/nnet_recr_activations.h:43->firmware/nnet_utils/nnet_recurrent.h:461) to 'sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr>' [74]  (3.16 ns)

 <State 9>: 4.02ns
The critical path consists of the following:
	'call' operation ('call_ret_i', firmware/nnet_utils/nnet_recr_activations.h:43->firmware/nnet_utils/nnet_recurrent.h:461) to 'sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr>' [74]  (4.02 ns)

 <State 10>: 4.02ns
The critical path consists of the following:
	'call' operation ('call_ret_i', firmware/nnet_utils/nnet_recr_activations.h:43->firmware/nnet_utils/nnet_recurrent.h:461) to 'sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr>' [74]  (4.02 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'call' operation ('call_ret_i', firmware/nnet_utils/nnet_recr_activations.h:43->firmware/nnet_utils/nnet_recurrent.h:461) to 'sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr>' [74]  (3.25 ns)

 <State 12>: 3.89ns
The critical path consists of the following:
	'mul' operation of DSP[85] ('mul_ln1118', firmware/nnet_utils/nnet_recurrent.h:468) [85]  (3.89 ns)

 <State 13>: 3.89ns
The critical path consists of the following:
	'mul' operation of DSP[85] ('mul_ln1118', firmware/nnet_utils/nnet_recurrent.h:468) [85]  (3.89 ns)

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 2.08ns
The critical path consists of the following:
	'add' operation ('inputacc_h[0].V', firmware/nnet_utils/nnet_recurrent.h:475) [99]  (2.08 ns)

 <State 16>: 3.16ns
The critical path consists of the following:
	'call' operation ('call_ret_i1', firmware/nnet_utils/nnet_recr_activations.h:55->firmware/nnet_utils/nnet_recurrent.h:479) to 'tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2>' [103]  (3.16 ns)

 <State 17>: 4.33ns
The critical path consists of the following:
	'call' operation ('call_ret_i1', firmware/nnet_utils/nnet_recr_activations.h:55->firmware/nnet_utils/nnet_recurrent.h:479) to 'tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2>' [103]  (4.33 ns)

 <State 18>: 4.33ns
The critical path consists of the following:
	'call' operation ('call_ret_i1', firmware/nnet_utils/nnet_recr_activations.h:55->firmware/nnet_utils/nnet_recurrent.h:479) to 'tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2>' [103]  (4.33 ns)

 <State 19>: 3.25ns
The critical path consists of the following:
	'call' operation ('call_ret_i1', firmware/nnet_utils/nnet_recr_activations.h:55->firmware/nnet_utils/nnet_recurrent.h:479) to 'tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2>' [103]  (3.25 ns)

 <State 20>: 3.89ns
The critical path consists of the following:
	'mul' operation of DSP[112] ('mul_ln703', firmware/nnet_utils/nnet_recurrent.h:484) [112]  (3.89 ns)

 <State 21>: 3.89ns
The critical path consists of the following:
	'mul' operation of DSP[112] ('mul_ln703', firmware/nnet_utils/nnet_recurrent.h:484) [112]  (3.89 ns)

 <State 22>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[116] ('mul_ln1192', firmware/nnet_utils/nnet_recurrent.h:484) [115]  (1.05 ns)

 <State 23>: 3.02ns
The critical path consists of the following:
	'mul' operation of DSP[116] ('mul_ln1192', firmware/nnet_utils/nnet_recurrent.h:484) [115]  (0 ns)
	'add' operation of DSP[116] ('add_ln1192', firmware/nnet_utils/nnet_recurrent.h:484) [116]  (3.02 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
