{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1663256694159 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1663256694159 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 15 21:14:50 2022 " "Processing started: Thu Sep 15 21:14:50 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1663256694159 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1663256694159 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off router_fsm -c router_fsm --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off router_fsm -c router_fsm --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1663256694159 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1663256695751 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1663256695751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mavenverilog/router3x1/design/fsmdesign/router_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /mavenverilog/router3x1/design/fsmdesign/router_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 router_fsm " "Found entity 1: router_fsm" {  } { { "../../Design/Fsmdesign/router_fsm.v" "" { Text "D:/MavenVerilog/Router3x1/Design/Fsmdesign/router_fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663256722147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1663256722147 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "router_fsm " "Elaborating entity \"router_fsm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1663256722297 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nstate router_fsm.v(8) " "Verilog HDL Always Construct warning at router_fsm.v(8): inferring latch(es) for variable \"nstate\", which holds its previous value in one or more paths through the always construct" {  } { { "../../Design/Fsmdesign/router_fsm.v" "" { Text "D:/MavenVerilog/Router3x1/Design/Fsmdesign/router_fsm.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1663256722301 "|router_fsm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "detect_add router_fsm.v(55) " "Verilog HDL Always Construct warning at router_fsm.v(55): inferring latch(es) for variable \"detect_add\", which holds its previous value in one or more paths through the always construct" {  } { { "../../Design/Fsmdesign/router_fsm.v" "" { Text "D:/MavenVerilog/Router3x1/Design/Fsmdesign/router_fsm.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1663256722304 "|router_fsm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lfd_state router_fsm.v(55) " "Verilog HDL Always Construct warning at router_fsm.v(55): inferring latch(es) for variable \"lfd_state\", which holds its previous value in one or more paths through the always construct" {  } { { "../../Design/Fsmdesign/router_fsm.v" "" { Text "D:/MavenVerilog/Router3x1/Design/Fsmdesign/router_fsm.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1663256722304 "|router_fsm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "busy router_fsm.v(55) " "Verilog HDL Always Construct warning at router_fsm.v(55): inferring latch(es) for variable \"busy\", which holds its previous value in one or more paths through the always construct" {  } { { "../../Design/Fsmdesign/router_fsm.v" "" { Text "D:/MavenVerilog/Router3x1/Design/Fsmdesign/router_fsm.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1663256722304 "|router_fsm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ld_state router_fsm.v(55) " "Verilog HDL Always Construct warning at router_fsm.v(55): inferring latch(es) for variable \"ld_state\", which holds its previous value in one or more paths through the always construct" {  } { { "../../Design/Fsmdesign/router_fsm.v" "" { Text "D:/MavenVerilog/Router3x1/Design/Fsmdesign/router_fsm.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1663256722304 "|router_fsm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "write_enb_reg router_fsm.v(55) " "Verilog HDL Always Construct warning at router_fsm.v(55): inferring latch(es) for variable \"write_enb_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "../../Design/Fsmdesign/router_fsm.v" "" { Text "D:/MavenVerilog/Router3x1/Design/Fsmdesign/router_fsm.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1663256722304 "|router_fsm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "full_state router_fsm.v(55) " "Verilog HDL Always Construct warning at router_fsm.v(55): inferring latch(es) for variable \"full_state\", which holds its previous value in one or more paths through the always construct" {  } { { "../../Design/Fsmdesign/router_fsm.v" "" { Text "D:/MavenVerilog/Router3x1/Design/Fsmdesign/router_fsm.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1663256722304 "|router_fsm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "laf_state router_fsm.v(55) " "Verilog HDL Always Construct warning at router_fsm.v(55): inferring latch(es) for variable \"laf_state\", which holds its previous value in one or more paths through the always construct" {  } { { "../../Design/Fsmdesign/router_fsm.v" "" { Text "D:/MavenVerilog/Router3x1/Design/Fsmdesign/router_fsm.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1663256722304 "|router_fsm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rst_int_reg router_fsm.v(55) " "Verilog HDL Always Construct warning at router_fsm.v(55): inferring latch(es) for variable \"rst_int_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "../../Design/Fsmdesign/router_fsm.v" "" { Text "D:/MavenVerilog/Router3x1/Design/Fsmdesign/router_fsm.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1663256722304 "|router_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rst_int_reg router_fsm.v(55) " "Inferred latch for \"rst_int_reg\" at router_fsm.v(55)" {  } { { "../../Design/Fsmdesign/router_fsm.v" "" { Text "D:/MavenVerilog/Router3x1/Design/Fsmdesign/router_fsm.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1663256722308 "|router_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "laf_state router_fsm.v(55) " "Inferred latch for \"laf_state\" at router_fsm.v(55)" {  } { { "../../Design/Fsmdesign/router_fsm.v" "" { Text "D:/MavenVerilog/Router3x1/Design/Fsmdesign/router_fsm.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1663256722308 "|router_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "full_state router_fsm.v(55) " "Inferred latch for \"full_state\" at router_fsm.v(55)" {  } { { "../../Design/Fsmdesign/router_fsm.v" "" { Text "D:/MavenVerilog/Router3x1/Design/Fsmdesign/router_fsm.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1663256722308 "|router_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_enb_reg router_fsm.v(55) " "Inferred latch for \"write_enb_reg\" at router_fsm.v(55)" {  } { { "../../Design/Fsmdesign/router_fsm.v" "" { Text "D:/MavenVerilog/Router3x1/Design/Fsmdesign/router_fsm.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1663256722308 "|router_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ld_state router_fsm.v(55) " "Inferred latch for \"ld_state\" at router_fsm.v(55)" {  } { { "../../Design/Fsmdesign/router_fsm.v" "" { Text "D:/MavenVerilog/Router3x1/Design/Fsmdesign/router_fsm.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1663256722308 "|router_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busy router_fsm.v(55) " "Inferred latch for \"busy\" at router_fsm.v(55)" {  } { { "../../Design/Fsmdesign/router_fsm.v" "" { Text "D:/MavenVerilog/Router3x1/Design/Fsmdesign/router_fsm.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1663256722308 "|router_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lfd_state router_fsm.v(55) " "Inferred latch for \"lfd_state\" at router_fsm.v(55)" {  } { { "../../Design/Fsmdesign/router_fsm.v" "" { Text "D:/MavenVerilog/Router3x1/Design/Fsmdesign/router_fsm.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1663256722308 "|router_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "detect_add router_fsm.v(55) " "Inferred latch for \"detect_add\" at router_fsm.v(55)" {  } { { "../../Design/Fsmdesign/router_fsm.v" "" { Text "D:/MavenVerilog/Router3x1/Design/Fsmdesign/router_fsm.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1663256722308 "|router_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.WAIT_TILL_EMPTY router_fsm.v(8) " "Inferred latch for \"nstate.WAIT_TILL_EMPTY\" at router_fsm.v(8)" {  } { { "../../Design/Fsmdesign/router_fsm.v" "" { Text "D:/MavenVerilog/Router3x1/Design/Fsmdesign/router_fsm.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1663256722309 "|router_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.CHECK_PARITY_ERROR router_fsm.v(8) " "Inferred latch for \"nstate.CHECK_PARITY_ERROR\" at router_fsm.v(8)" {  } { { "../../Design/Fsmdesign/router_fsm.v" "" { Text "D:/MavenVerilog/Router3x1/Design/Fsmdesign/router_fsm.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1663256722309 "|router_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.LOAD_AFTER_FULL router_fsm.v(8) " "Inferred latch for \"nstate.LOAD_AFTER_FULL\" at router_fsm.v(8)" {  } { { "../../Design/Fsmdesign/router_fsm.v" "" { Text "D:/MavenVerilog/Router3x1/Design/Fsmdesign/router_fsm.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1663256722309 "|router_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.FIFO_FULL_STATE router_fsm.v(8) " "Inferred latch for \"nstate.FIFO_FULL_STATE\" at router_fsm.v(8)" {  } { { "../../Design/Fsmdesign/router_fsm.v" "" { Text "D:/MavenVerilog/Router3x1/Design/Fsmdesign/router_fsm.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1663256722309 "|router_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.LOAD_PARITY router_fsm.v(8) " "Inferred latch for \"nstate.LOAD_PARITY\" at router_fsm.v(8)" {  } { { "../../Design/Fsmdesign/router_fsm.v" "" { Text "D:/MavenVerilog/Router3x1/Design/Fsmdesign/router_fsm.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1663256722310 "|router_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.LOAD_DATA router_fsm.v(8) " "Inferred latch for \"nstate.LOAD_DATA\" at router_fsm.v(8)" {  } { { "../../Design/Fsmdesign/router_fsm.v" "" { Text "D:/MavenVerilog/Router3x1/Design/Fsmdesign/router_fsm.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1663256722310 "|router_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.LOAD_FIRST_DATA router_fsm.v(8) " "Inferred latch for \"nstate.LOAD_FIRST_DATA\" at router_fsm.v(8)" {  } { { "../../Design/Fsmdesign/router_fsm.v" "" { Text "D:/MavenVerilog/Router3x1/Design/Fsmdesign/router_fsm.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1663256722310 "|router_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nstate.DECODE_ADDRESS router_fsm.v(8) " "Inferred latch for \"nstate.DECODE_ADDRESS\" at router_fsm.v(8)" {  } { { "../../Design/Fsmdesign/router_fsm.v" "" { Text "D:/MavenVerilog/Router3x1/Design/Fsmdesign/router_fsm.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1663256722311 "|router_fsm"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4710 " "Peak virtual memory: 4710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1663256722445 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 15 21:15:22 2022 " "Processing ended: Thu Sep 15 21:15:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1663256722445 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1663256722445 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:09 " "Total CPU time (on all processors): 00:01:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1663256722445 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1663256722445 ""}
