

================================================================
== Synthesis Summary Report of 'if_loop_3'
================================================================
+ General Information: 
    * Date:           Wed Apr 19 16:59:11 2023
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        if_loop_3
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xck24-ubva530-2LV-c
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |       Modules      | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |           |           |     |
    |       & Loops      | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT    | URAM|
    +--------------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |+ if_loop_3         |     -|  1.40|        -|       -|         -|        -|     -|        no|     -|   -|  2419 (1%)|  2082 (2%)|    -|
    | o VITIS_LOOP_14_1  |    II|  3.65|        -|       -|        38|       35|     -|       yes|     -|   -|          -|          -|    -|
    +--------------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------+----------+
| Interface  | Bitwidth |
+------------+----------+
| a_address0 | 7        |
| a_q0       | 32       |
| b_address0 | 7        |
| b_q0       | 32       |
+------------+----------+

* Other Ports
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| ap_return |         | 32       |
| n         | ap_none | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| a        | in        | int*     |
| b        | in        | int*     |
| n        | in        | int      |
| return   | out       | int      |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| a        | a_address0   | port    | offset   |
| a        | a_ce0        | port    |          |
| a        | a_q0         | port    |          |
| b        | b_address0   | port    | offset   |
| b        | b_ce0        | port    |          |
| b        | b_q0         | port    |          |
| n        | n            | port    |          |
| return   | ap_return    | port    |          |
+----------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+----------------------+-----+--------+----------+-----+--------+---------+
| Name                 | DSP | Pragma | Variable | Op  | Impl   | Latency |
+----------------------+-----+--------+----------+-----+--------+---------+
| + if_loop_3          | 0   |        |          |     |        |         |
|   add_ln14_fu_111_p2 | -   |        | add_ln14 | add | fabric | 0       |
|   dist_fu_128_p2     | -   |        | dist     | sub | fabric | 0       |
+----------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

