============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Sep 16 2025  12:31:21 pm
  Module:                 ref_add
  Operating conditions:   PVT_0P7V_25C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Path Delay Check
     Startpoint: (F) A[16]
       Endpoint: (R) sum[153]

                   Capture    Launch  
      Path Delay:+     250         -  
      Drv Adjust:+       0         0  
         Arrival:=     250            
                                      
   Required Time:=     250            
       Data Path:-     250            
           Slack:=       0            

Exceptions/Constraints:
  max_delay             250             del_1 

#---------------------------------------------------------------------------------------------------------------------
#          Timing Point           Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------
  A[16]                           -       -     F     (arrival)                   2  5.3     0     0       0    (-,-) 
  addinc_add_12_22_g13841/Y       -       A->Y  R     NAND2x1p5_ASAP7_75t_L       3  4.8    27    14      14    (-,-) 
  addinc_add_12_22_g12737/Y       -       A1->Y F     OAI21xp5_ASAP7_75t_SL       3  5.2    56    30      44    (-,-) 
  addinc_add_12_22_g12291/Y       -       A2->Y R     AOI21x1_ASAP7_75t_SL        3  4.7    45    25      68    (-,-) 
  addinc_add_12_22_g12008__5122/Y -       A2->Y R     OA21x2_ASAP7_75t_SL         2  3.5    17    23      91    (-,-) 
  addinc_add_12_22_g11739__7482/Y -       A2->Y R     OA21x2_ASAP7_75t_SL         1  2.8    15    19     110    (-,-) 
  addinc_add_12_22_g11562__2802/Y -       B->Y  F     OAI21x1_ASAP7_75t_SL        2  3.5    23    14     124    (-,-) 
  addinc_add_12_22_g11459__2346/Y -       A2->Y F     AO21x2_ASAP7_75t_SL         2  4.5    18    24     148    (-,-) 
  addinc_add_12_22_g11393__2346/Y -       B->Y  R     NAND2x1p5_ASAP7_75t_SL      1  2.6    18    12     159    (-,-) 
  addinc_add_12_22_g11344__6260/Y -       B->Y  R     AND2x6_ASAP7_75t_SL         9 28.6    38    31     190    (-,-) 
  addinc_add_12_22_g11296/Y       -       A->Y  R     BUFx6f_ASAP7_75t_SL         5  9.3    15    18     209    (-,-) 
  addinc_add_12_22_g11295/Y       -       A->Y  F     INVx4_ASAP7_75t_SL          4  8.1    15     9     218    (-,-) 
  addinc_add_12_22_g11104__7410/Y -       A2->Y R     AOI21x1_ASAP7_75t_SL        1  3.2    36    15     233    (-,-) 
  addinc_add_12_22_g11056__5526/Y -       B->Y  R     XNOR2x1_ASAP7_75t_SL        1  1.5    29    17     250    (-,-) 
  sum[153]                        <<<     -     R     (port)                      -    -     -     0     250    (-,-) 
#---------------------------------------------------------------------------------------------------------------------

