// Seed: 4002420905
module module_0 #(
    parameter id_2 = 32'd10
);
  wire id_1;
  parameter id_2 = -1;
  wire id_3 [1 : id_2  -  -1];
  wire id_4;
endmodule
module module_1 #(
    parameter id_2 = 32'd99
) (
    id_1,
    _id_2,
    id_3,
    id_4#(1 == id_5 === -1, 1),
    id_6
);
  output logic [7:0] id_5;
  output wire id_4;
  inout wire id_3;
  input wire _id_2;
  input wire id_1;
  always id_6 = -1'h0;
  module_0 modCall_1 ();
  wire id_7;
  wire id_8;
  ;
endmodule
