[2021-09-09 09:49:17,747]mapper_test.py:79:[INFO]: run case "b22_1_comb"
[2021-09-09 09:49:17,748]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 09:49:50,711]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig; ".

Peak memory: 28622848 bytes

[2021-09-09 09:49:50,712]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 09:49:51,449]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   17852.  Ch =     0.  Total mem =    2.63 MB. Peak cut mem =    0.59 MB.
P:  Del =   16.00.  Ar =    9400.0.  Edge =    30592.  Cut =   146967.  T =     0.07 sec
P:  Del =   16.00.  Ar =    7940.0.  Edge =    28478.  Cut =   138095.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7676.0.  Edge =    25712.  Cut =   142477.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7468.0.  Edge =    25313.  Cut =   142477.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7335.0.  Edge =    25026.  Cut =   109768.  T =     0.05 sec
E:  Del =   16.00.  Ar =    7278.0.  Edge =    24896.  Cut =   109768.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7196.0.  Edge =    24027.  Cut =   108898.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7173.0.  Edge =    24004.  Cut =   108898.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.01 sec
Total time =     0.43 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1848     25.78 %
Or           =        0      0.00 %
Other        =     5318     74.18 %
TOTAL        =     7169    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   10.     3.3 %
Level =    5.  COs =   13.     5.3 %
Level =    6.  COs =   63.    15.2 %
Level =    7.  COs =   49.    22.9 %
Level =    8.  COs =   31.    27.7 %
Level =    9.  COs =   24.    31.5 %
Level =   10.  COs =    8.    32.8 %
Level =   11.  COs =    9.    34.2 %
Level =   12.  COs =    9.    35.6 %
Level =   13.  COs =   26.    39.7 %
Level =   14.  COs =   55.    48.3 %
Level =   15.  COs =   82.    61.1 %
Level =   16.  COs =  248.   100.0 %
Peak memory: 39124992 bytes

[2021-09-09 09:49:51,490]mapper_test.py:156:[INFO]: area: 7167 level: 16
[2021-09-09 09:49:51,490]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 09:49:53,764]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig
	current map manager:
		current min nodes:18496
		current min depth:42
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :9451
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :9451
score:100
	Report mapping result:
		klut_size()     :10167
		klut.num_gates():9522
		max delay       :16
		max area        :9451
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :293
		LUT fanins:3	 numbers :45
		LUT fanins:4	 numbers :9183
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.v
Peak memory: 77901824 bytes

[2021-09-09 09:49:53,765]mapper_test.py:220:[INFO]: area: 9522 level: 16
[2021-09-09 11:42:55,302]mapper_test.py:79:[INFO]: run case "b22_1_comb"
[2021-09-09 11:42:55,303]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 11:43:30,336]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig; ".

Peak memory: 28704768 bytes

[2021-09-09 11:43:30,337]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 11:43:31,022]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   17852.  Ch =     0.  Total mem =    2.63 MB. Peak cut mem =    0.59 MB.
P:  Del =   16.00.  Ar =    9400.0.  Edge =    30592.  Cut =   146967.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7940.0.  Edge =    28478.  Cut =   138095.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7676.0.  Edge =    25712.  Cut =   142477.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7468.0.  Edge =    25313.  Cut =   142477.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7335.0.  Edge =    25026.  Cut =   109768.  T =     0.05 sec
E:  Del =   16.00.  Ar =    7278.0.  Edge =    24896.  Cut =   109768.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7196.0.  Edge =    24027.  Cut =   108898.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7173.0.  Edge =    24004.  Cut =   108898.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.01 sec
Total time =     0.42 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1848     25.78 %
Or           =        0      0.00 %
Other        =     5318     74.18 %
TOTAL        =     7169    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   10.     3.3 %
Level =    5.  COs =   13.     5.3 %
Level =    6.  COs =   63.    15.2 %
Level =    7.  COs =   49.    22.9 %
Level =    8.  COs =   31.    27.7 %
Level =    9.  COs =   24.    31.5 %
Level =   10.  COs =    8.    32.8 %
Level =   11.  COs =    9.    34.2 %
Level =   12.  COs =    9.    35.6 %
Level =   13.  COs =   26.    39.7 %
Level =   14.  COs =   55.    48.3 %
Level =   15.  COs =   82.    61.1 %
Level =   16.  COs =  248.   100.0 %
Peak memory: 40054784 bytes

[2021-09-09 11:43:31,059]mapper_test.py:156:[INFO]: area: 7167 level: 16
[2021-09-09 11:43:31,059]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 11:43:46,516]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig
	current map manager:
		current min nodes:18496
		current min depth:42
	current map manager:
		current min nodes:18496
		current min depth:34
	current map manager:
		current min nodes:18496
		current min depth:34
	current map manager:
		current min nodes:18496
		current min depth:31
	current map manager:
		current min nodes:18496
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :9451
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :16586
score:100
	Report mapping result:
		klut_size()     :10167
		klut.num_gates():9522
		max delay       :16
		max area        :9451
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :293
		LUT fanins:3	 numbers :45
		LUT fanins:4	 numbers :9183
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.v
Peak memory: 192659456 bytes

[2021-09-09 11:43:46,516]mapper_test.py:220:[INFO]: area: 9522 level: 16
[2021-09-09 13:13:38,620]mapper_test.py:79:[INFO]: run case "b22_1_comb"
[2021-09-09 13:13:38,620]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:14:11,082]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig; ".

Peak memory: 28753920 bytes

[2021-09-09 13:14:11,082]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:14:11,769]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   17852.  Ch =     0.  Total mem =    2.63 MB. Peak cut mem =    0.59 MB.
P:  Del =   16.00.  Ar =    9400.0.  Edge =    30592.  Cut =   146967.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7940.0.  Edge =    28478.  Cut =   138095.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7676.0.  Edge =    25712.  Cut =   142477.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7468.0.  Edge =    25313.  Cut =   142477.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7335.0.  Edge =    25026.  Cut =   109768.  T =     0.05 sec
E:  Del =   16.00.  Ar =    7278.0.  Edge =    24896.  Cut =   109768.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7196.0.  Edge =    24027.  Cut =   108898.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7173.0.  Edge =    24004.  Cut =   108898.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.01 sec
Total time =     0.42 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1848     25.78 %
Or           =        0      0.00 %
Other        =     5318     74.18 %
TOTAL        =     7169    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   10.     3.3 %
Level =    5.  COs =   13.     5.3 %
Level =    6.  COs =   63.    15.2 %
Level =    7.  COs =   49.    22.9 %
Level =    8.  COs =   31.    27.7 %
Level =    9.  COs =   24.    31.5 %
Level =   10.  COs =    8.    32.8 %
Level =   11.  COs =    9.    34.2 %
Level =   12.  COs =    9.    35.6 %
Level =   13.  COs =   26.    39.7 %
Level =   14.  COs =   55.    48.3 %
Level =   15.  COs =   82.    61.1 %
Level =   16.  COs =  248.   100.0 %
Peak memory: 39206912 bytes

[2021-09-09 13:14:11,809]mapper_test.py:156:[INFO]: area: 7167 level: 16
[2021-09-09 13:14:11,809]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:14:27,108]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig
	current map manager:
		current min nodes:18496
		current min depth:42
	current map manager:
		current min nodes:18496
		current min depth:34
	current map manager:
		current min nodes:18496
		current min depth:34
	current map manager:
		current min nodes:18496
		current min depth:31
	current map manager:
		current min nodes:18496
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :9697
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :16526
score:100
	Report mapping result:
		klut_size()     :17227
		klut.num_gates():16582
		max delay       :14
		max area        :16526
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :613
		LUT fanins:3	 numbers :350
		LUT fanins:4	 numbers :15618
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.v
Peak memory: 192778240 bytes

[2021-09-09 13:14:27,108]mapper_test.py:220:[INFO]: area: 16582 level: 14
[2021-09-09 15:00:15,177]mapper_test.py:79:[INFO]: run case "b22_1_comb"
[2021-09-09 15:00:15,177]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:00:15,177]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:00:15,923]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   17852.  Ch =     0.  Total mem =    2.63 MB. Peak cut mem =    0.59 MB.
P:  Del =   16.00.  Ar =    9400.0.  Edge =    30592.  Cut =   146967.  T =     0.07 sec
P:  Del =   16.00.  Ar =    7940.0.  Edge =    28478.  Cut =   138095.  T =     0.07 sec
P:  Del =   16.00.  Ar =    7676.0.  Edge =    25712.  Cut =   142477.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7468.0.  Edge =    25313.  Cut =   142477.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7335.0.  Edge =    25026.  Cut =   109768.  T =     0.05 sec
E:  Del =   16.00.  Ar =    7278.0.  Edge =    24896.  Cut =   109768.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7196.0.  Edge =    24027.  Cut =   108898.  T =     0.08 sec
E:  Del =   16.00.  Ar =    7173.0.  Edge =    24004.  Cut =   108898.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.08 sec
E:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.01 sec
Total time =     0.46 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1848     25.78 %
Or           =        0      0.00 %
Other        =     5318     74.18 %
TOTAL        =     7169    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   10.     3.3 %
Level =    5.  COs =   13.     5.3 %
Level =    6.  COs =   63.    15.2 %
Level =    7.  COs =   49.    22.9 %
Level =    8.  COs =   31.    27.7 %
Level =    9.  COs =   24.    31.5 %
Level =   10.  COs =    8.    32.8 %
Level =   11.  COs =    9.    34.2 %
Level =   12.  COs =    9.    35.6 %
Level =   13.  COs =   26.    39.7 %
Level =   14.  COs =   55.    48.3 %
Level =   15.  COs =   82.    61.1 %
Level =   16.  COs =  248.   100.0 %
Peak memory: 39231488 bytes

[2021-09-09 15:00:15,962]mapper_test.py:156:[INFO]: area: 7167 level: 16
[2021-09-09 15:00:15,962]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:00:32,586]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig
	current map manager:
		current min nodes:18496
		current min depth:42
	current map manager:
		current min nodes:18496
		current min depth:34
	current map manager:
		current min nodes:18496
		current min depth:34
	current map manager:
		current min nodes:18496
		current min depth:31
	current map manager:
		current min nodes:18496
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :9639
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :16080
score:100
	Report mapping result:
		klut_size()     :10348
		klut.num_gates():9703
		max delay       :16
		max area        :9639
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2364
		LUT fanins:3	 numbers :2527
		LUT fanins:4	 numbers :4811
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.v
Peak memory: 192696320 bytes

[2021-09-09 15:00:32,587]mapper_test.py:220:[INFO]: area: 9703 level: 16
[2021-09-09 15:29:18,743]mapper_test.py:79:[INFO]: run case "b22_1_comb"
[2021-09-09 15:29:18,744]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:29:18,744]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:29:19,518]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   17852.  Ch =     0.  Total mem =    2.63 MB. Peak cut mem =    0.59 MB.
P:  Del =   16.00.  Ar =    9400.0.  Edge =    30592.  Cut =   146967.  T =     0.07 sec
P:  Del =   16.00.  Ar =    7940.0.  Edge =    28478.  Cut =   138095.  T =     0.07 sec
P:  Del =   16.00.  Ar =    7676.0.  Edge =    25712.  Cut =   142477.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7468.0.  Edge =    25313.  Cut =   142477.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7335.0.  Edge =    25026.  Cut =   109768.  T =     0.05 sec
E:  Del =   16.00.  Ar =    7278.0.  Edge =    24896.  Cut =   109768.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7196.0.  Edge =    24027.  Cut =   108898.  T =     0.08 sec
E:  Del =   16.00.  Ar =    7173.0.  Edge =    24004.  Cut =   108898.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.08 sec
E:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.01 sec
Total time =     0.46 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1848     25.78 %
Or           =        0      0.00 %
Other        =     5318     74.18 %
TOTAL        =     7169    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   10.     3.3 %
Level =    5.  COs =   13.     5.3 %
Level =    6.  COs =   63.    15.2 %
Level =    7.  COs =   49.    22.9 %
Level =    8.  COs =   31.    27.7 %
Level =    9.  COs =   24.    31.5 %
Level =   10.  COs =    8.    32.8 %
Level =   11.  COs =    9.    34.2 %
Level =   12.  COs =    9.    35.6 %
Level =   13.  COs =   26.    39.7 %
Level =   14.  COs =   55.    48.3 %
Level =   15.  COs =   82.    61.1 %
Level =   16.  COs =  248.   100.0 %
Peak memory: 39026688 bytes

[2021-09-09 15:29:19,558]mapper_test.py:156:[INFO]: area: 7167 level: 16
[2021-09-09 15:29:19,558]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:29:36,304]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig
	current map manager:
		current min nodes:18496
		current min depth:42
	current map manager:
		current min nodes:18496
		current min depth:34
	current map manager:
		current min nodes:18496
		current min depth:34
	current map manager:
		current min nodes:18496
		current min depth:31
	current map manager:
		current min nodes:18496
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :9639
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :16080
score:100
	Report mapping result:
		klut_size()     :10348
		klut.num_gates():9703
		max delay       :16
		max area        :9639
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2364
		LUT fanins:3	 numbers :2527
		LUT fanins:4	 numbers :4811
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.v
Peak memory: 192786432 bytes

[2021-09-09 15:29:36,304]mapper_test.py:220:[INFO]: area: 9703 level: 16
[2021-09-09 16:07:20,927]mapper_test.py:79:[INFO]: run case "b22_1_comb"
[2021-09-09 16:07:20,927]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:07:20,927]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:07:21,673]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   17852.  Ch =     0.  Total mem =    2.63 MB. Peak cut mem =    0.59 MB.
P:  Del =   16.00.  Ar =    9400.0.  Edge =    30592.  Cut =   146967.  T =     0.07 sec
P:  Del =   16.00.  Ar =    7940.0.  Edge =    28478.  Cut =   138095.  T =     0.07 sec
P:  Del =   16.00.  Ar =    7676.0.  Edge =    25712.  Cut =   142477.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7468.0.  Edge =    25313.  Cut =   142477.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7335.0.  Edge =    25026.  Cut =   109768.  T =     0.05 sec
E:  Del =   16.00.  Ar =    7278.0.  Edge =    24896.  Cut =   109768.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7196.0.  Edge =    24027.  Cut =   108898.  T =     0.08 sec
E:  Del =   16.00.  Ar =    7173.0.  Edge =    24004.  Cut =   108898.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.08 sec
E:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.01 sec
Total time =     0.46 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1848     25.78 %
Or           =        0      0.00 %
Other        =     5318     74.18 %
TOTAL        =     7169    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   10.     3.3 %
Level =    5.  COs =   13.     5.3 %
Level =    6.  COs =   63.    15.2 %
Level =    7.  COs =   49.    22.9 %
Level =    8.  COs =   31.    27.7 %
Level =    9.  COs =   24.    31.5 %
Level =   10.  COs =    8.    32.8 %
Level =   11.  COs =    9.    34.2 %
Level =   12.  COs =    9.    35.6 %
Level =   13.  COs =   26.    39.7 %
Level =   14.  COs =   55.    48.3 %
Level =   15.  COs =   82.    61.1 %
Level =   16.  COs =  248.   100.0 %
Peak memory: 39624704 bytes

[2021-09-09 16:07:21,714]mapper_test.py:156:[INFO]: area: 7167 level: 16
[2021-09-09 16:07:21,714]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:07:38,339]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig
	current map manager:
		current min nodes:18496
		current min depth:42
	current map manager:
		current min nodes:18496
		current min depth:34
	current map manager:
		current min nodes:18496
		current min depth:34
	current map manager:
		current min nodes:18496
		current min depth:31
	current map manager:
		current min nodes:18496
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :9634
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :16079
score:100
	Report mapping result:
		klut_size()     :10343
		klut.num_gates():9698
		max delay       :16
		max area        :9634
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2367
		LUT fanins:3	 numbers :2517
		LUT fanins:4	 numbers :4813
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.v
Peak memory: 192679936 bytes

[2021-09-09 16:07:38,340]mapper_test.py:220:[INFO]: area: 9698 level: 16
[2021-09-09 16:42:02,554]mapper_test.py:79:[INFO]: run case "b22_1_comb"
[2021-09-09 16:42:02,555]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:42:02,555]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:42:03,303]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   17852.  Ch =     0.  Total mem =    2.63 MB. Peak cut mem =    0.59 MB.
P:  Del =   16.00.  Ar =    9400.0.  Edge =    30592.  Cut =   146967.  T =     0.07 sec
P:  Del =   16.00.  Ar =    7940.0.  Edge =    28478.  Cut =   138095.  T =     0.07 sec
P:  Del =   16.00.  Ar =    7676.0.  Edge =    25712.  Cut =   142477.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7468.0.  Edge =    25313.  Cut =   142477.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7335.0.  Edge =    25026.  Cut =   109768.  T =     0.05 sec
E:  Del =   16.00.  Ar =    7278.0.  Edge =    24896.  Cut =   109768.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7196.0.  Edge =    24027.  Cut =   108898.  T =     0.08 sec
E:  Del =   16.00.  Ar =    7173.0.  Edge =    24004.  Cut =   108898.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.08 sec
E:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.01 sec
Total time =     0.46 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1848     25.78 %
Or           =        0      0.00 %
Other        =     5318     74.18 %
TOTAL        =     7169    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   10.     3.3 %
Level =    5.  COs =   13.     5.3 %
Level =    6.  COs =   63.    15.2 %
Level =    7.  COs =   49.    22.9 %
Level =    8.  COs =   31.    27.7 %
Level =    9.  COs =   24.    31.5 %
Level =   10.  COs =    8.    32.8 %
Level =   11.  COs =    9.    34.2 %
Level =   12.  COs =    9.    35.6 %
Level =   13.  COs =   26.    39.7 %
Level =   14.  COs =   55.    48.3 %
Level =   15.  COs =   82.    61.1 %
Level =   16.  COs =  248.   100.0 %
Peak memory: 39317504 bytes

[2021-09-09 16:42:03,341]mapper_test.py:156:[INFO]: area: 7167 level: 16
[2021-09-09 16:42:03,341]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:42:20,065]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig
	current map manager:
		current min nodes:18496
		current min depth:42
	current map manager:
		current min nodes:18496
		current min depth:34
	current map manager:
		current min nodes:18496
		current min depth:34
	current map manager:
		current min nodes:18496
		current min depth:31
	current map manager:
		current min nodes:18496
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :9634
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :16079
score:100
	Report mapping result:
		klut_size()     :10343
		klut.num_gates():9698
		max delay       :16
		max area        :9634
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2367
		LUT fanins:3	 numbers :2517
		LUT fanins:4	 numbers :4813
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.v
Peak memory: 192786432 bytes

[2021-09-09 16:42:20,066]mapper_test.py:220:[INFO]: area: 9698 level: 16
[2021-09-09 17:18:30,046]mapper_test.py:79:[INFO]: run case "b22_1_comb"
[2021-09-09 17:18:30,046]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:18:30,046]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:18:30,797]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   17852.  Ch =     0.  Total mem =    2.63 MB. Peak cut mem =    0.59 MB.
P:  Del =   16.00.  Ar =    9400.0.  Edge =    30592.  Cut =   146967.  T =     0.07 sec
P:  Del =   16.00.  Ar =    7940.0.  Edge =    28478.  Cut =   138095.  T =     0.07 sec
P:  Del =   16.00.  Ar =    7676.0.  Edge =    25712.  Cut =   142477.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7468.0.  Edge =    25313.  Cut =   142477.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7335.0.  Edge =    25026.  Cut =   109768.  T =     0.05 sec
E:  Del =   16.00.  Ar =    7278.0.  Edge =    24896.  Cut =   109768.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7196.0.  Edge =    24027.  Cut =   108898.  T =     0.08 sec
E:  Del =   16.00.  Ar =    7173.0.  Edge =    24004.  Cut =   108898.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.08 sec
E:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.01 sec
Total time =     0.46 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1848     25.78 %
Or           =        0      0.00 %
Other        =     5318     74.18 %
TOTAL        =     7169    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   10.     3.3 %
Level =    5.  COs =   13.     5.3 %
Level =    6.  COs =   63.    15.2 %
Level =    7.  COs =   49.    22.9 %
Level =    8.  COs =   31.    27.7 %
Level =    9.  COs =   24.    31.5 %
Level =   10.  COs =    8.    32.8 %
Level =   11.  COs =    9.    34.2 %
Level =   12.  COs =    9.    35.6 %
Level =   13.  COs =   26.    39.7 %
Level =   14.  COs =   55.    48.3 %
Level =   15.  COs =   82.    61.1 %
Level =   16.  COs =  248.   100.0 %
Peak memory: 39366656 bytes

[2021-09-09 17:18:30,839]mapper_test.py:156:[INFO]: area: 7167 level: 16
[2021-09-09 17:18:30,839]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:18:47,369]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig
	current map manager:
		current min nodes:18496
		current min depth:42
	current map manager:
		current min nodes:18496
		current min depth:34
	current map manager:
		current min nodes:18496
		current min depth:34
	current map manager:
		current min nodes:18496
		current min depth:31
	current map manager:
		current min nodes:18496
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :9643
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :16136
score:100
	Report mapping result:
		klut_size()     :10352
		klut.num_gates():9707
		max delay       :16
		max area        :9643
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2364
		LUT fanins:3	 numbers :2525
		LUT fanins:4	 numbers :4817
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.v
Peak memory: 192757760 bytes

[2021-09-09 17:18:47,369]mapper_test.py:220:[INFO]: area: 9707 level: 16
[2021-09-13 23:24:51,808]mapper_test.py:79:[INFO]: run case "b22_1_comb"
[2021-09-13 23:24:51,809]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:24:51,809]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:24:52,482]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   17852.  Ch =     0.  Total mem =    2.63 MB. Peak cut mem =    0.59 MB.
P:  Del =   16.00.  Ar =    9400.0.  Edge =    30592.  Cut =   146967.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7940.0.  Edge =    28478.  Cut =   138095.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7676.0.  Edge =    25712.  Cut =   142477.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7468.0.  Edge =    25313.  Cut =   142477.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7335.0.  Edge =    25026.  Cut =   109768.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7278.0.  Edge =    24896.  Cut =   109768.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7196.0.  Edge =    24027.  Cut =   108898.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7173.0.  Edge =    24004.  Cut =   108898.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.01 sec
Total time =     0.41 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1848     25.78 %
Or           =        0      0.00 %
Other        =     5318     74.18 %
TOTAL        =     7169    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   10.     3.3 %
Level =    5.  COs =   13.     5.3 %
Level =    6.  COs =   63.    15.2 %
Level =    7.  COs =   49.    22.9 %
Level =    8.  COs =   31.    27.7 %
Level =    9.  COs =   24.    31.5 %
Level =   10.  COs =    8.    32.8 %
Level =   11.  COs =    9.    34.2 %
Level =   12.  COs =    9.    35.6 %
Level =   13.  COs =   26.    39.7 %
Level =   14.  COs =   55.    48.3 %
Level =   15.  COs =   82.    61.1 %
Level =   16.  COs =  248.   100.0 %
Peak memory: 39002112 bytes

[2021-09-13 23:24:52,523]mapper_test.py:156:[INFO]: area: 7167 level: 16
[2021-09-13 23:24:52,523]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:25:05,534]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig
	current map manager:
		current min nodes:18496
		current min depth:42
	current map manager:
		current min nodes:18496
		current min depth:34
	current map manager:
		current min nodes:18496
		current min depth:34
	current map manager:
		current min nodes:18496
		current min depth:31
	current map manager:
		current min nodes:18496
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :9643
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :19710
score:100
	Report mapping result:
		klut_size()     :10352
		klut.num_gates():9707
		max delay       :16
		max area        :9643
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2364
		LUT fanins:3	 numbers :2525
		LUT fanins:4	 numbers :4817
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.v
Peak memory: 167849984 bytes

[2021-09-13 23:25:05,535]mapper_test.py:220:[INFO]: area: 9707 level: 16
[2021-09-13 23:41:11,793]mapper_test.py:79:[INFO]: run case "b22_1_comb"
[2021-09-13 23:41:11,793]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:41:11,793]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:41:12,459]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   17852.  Ch =     0.  Total mem =    2.63 MB. Peak cut mem =    0.59 MB.
P:  Del =   16.00.  Ar =    9400.0.  Edge =    30592.  Cut =   146967.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7940.0.  Edge =    28478.  Cut =   138095.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7676.0.  Edge =    25712.  Cut =   142477.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7468.0.  Edge =    25313.  Cut =   142477.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7335.0.  Edge =    25026.  Cut =   109768.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7278.0.  Edge =    24896.  Cut =   109768.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7196.0.  Edge =    24027.  Cut =   108898.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7173.0.  Edge =    24004.  Cut =   108898.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.01 sec
Total time =     0.40 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1848     25.78 %
Or           =        0      0.00 %
Other        =     5318     74.18 %
TOTAL        =     7169    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   10.     3.3 %
Level =    5.  COs =   13.     5.3 %
Level =    6.  COs =   63.    15.2 %
Level =    7.  COs =   49.    22.9 %
Level =    8.  COs =   31.    27.7 %
Level =    9.  COs =   24.    31.5 %
Level =   10.  COs =    8.    32.8 %
Level =   11.  COs =    9.    34.2 %
Level =   12.  COs =    9.    35.6 %
Level =   13.  COs =   26.    39.7 %
Level =   14.  COs =   55.    48.3 %
Level =   15.  COs =   82.    61.1 %
Level =   16.  COs =  248.   100.0 %
Peak memory: 39120896 bytes

[2021-09-13 23:41:12,499]mapper_test.py:156:[INFO]: area: 7167 level: 16
[2021-09-13 23:41:12,499]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:41:14,565]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig
	current map manager:
		current min nodes:18496
		current min depth:42
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :9643
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :9643
score:100
	Report mapping result:
		klut_size()     :10352
		klut.num_gates():9707
		max delay       :16
		max area        :9643
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2364
		LUT fanins:3	 numbers :2525
		LUT fanins:4	 numbers :4817
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.v
Peak memory: 76181504 bytes

[2021-09-13 23:41:14,566]mapper_test.py:220:[INFO]: area: 9707 level: 16
[2021-09-14 08:54:08,420]mapper_test.py:79:[INFO]: run case "b22_1_comb"
[2021-09-14 08:54:08,420]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:54:08,420]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:54:09,086]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   17852.  Ch =     0.  Total mem =    2.63 MB. Peak cut mem =    0.59 MB.
P:  Del =   16.00.  Ar =    9400.0.  Edge =    30592.  Cut =   146967.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7940.0.  Edge =    28478.  Cut =   138095.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7676.0.  Edge =    25712.  Cut =   142477.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7468.0.  Edge =    25313.  Cut =   142477.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7335.0.  Edge =    25026.  Cut =   109768.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7278.0.  Edge =    24896.  Cut =   109768.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7196.0.  Edge =    24027.  Cut =   108898.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7173.0.  Edge =    24004.  Cut =   108898.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.01 sec
Total time =     0.40 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1848     25.78 %
Or           =        0      0.00 %
Other        =     5318     74.18 %
TOTAL        =     7169    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   10.     3.3 %
Level =    5.  COs =   13.     5.3 %
Level =    6.  COs =   63.    15.2 %
Level =    7.  COs =   49.    22.9 %
Level =    8.  COs =   31.    27.7 %
Level =    9.  COs =   24.    31.5 %
Level =   10.  COs =    8.    32.8 %
Level =   11.  COs =    9.    34.2 %
Level =   12.  COs =    9.    35.6 %
Level =   13.  COs =   26.    39.7 %
Level =   14.  COs =   55.    48.3 %
Level =   15.  COs =   82.    61.1 %
Level =   16.  COs =  248.   100.0 %
Peak memory: 39333888 bytes

[2021-09-14 08:54:09,125]mapper_test.py:156:[INFO]: area: 7167 level: 16
[2021-09-14 08:54:09,126]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:54:23,583]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig
	current map manager:
		current min nodes:18496
		current min depth:42
	current map manager:
		current min nodes:18496
		current min depth:34
	current map manager:
		current min nodes:18496
		current min depth:34
	current map manager:
		current min nodes:18496
		current min depth:31
	current map manager:
		current min nodes:18496
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :9643
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :16136
score:100
	Report mapping result:
		klut_size()     :10352
		klut.num_gates():9707
		max delay       :16
		max area        :9643
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2364
		LUT fanins:3	 numbers :2525
		LUT fanins:4	 numbers :4817
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.v
Peak memory: 192749568 bytes

[2021-09-14 08:54:23,584]mapper_test.py:220:[INFO]: area: 9707 level: 16
[2021-09-14 09:20:09,117]mapper_test.py:79:[INFO]: run case "b22_1_comb"
[2021-09-14 09:20:09,117]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:20:09,117]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:20:09,816]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   17852.  Ch =     0.  Total mem =    2.63 MB. Peak cut mem =    0.59 MB.
P:  Del =   16.00.  Ar =    9400.0.  Edge =    30592.  Cut =   146967.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7940.0.  Edge =    28478.  Cut =   138095.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7676.0.  Edge =    25712.  Cut =   142477.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7468.0.  Edge =    25313.  Cut =   142477.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7335.0.  Edge =    25026.  Cut =   109768.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7278.0.  Edge =    24896.  Cut =   109768.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7196.0.  Edge =    24027.  Cut =   108898.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7173.0.  Edge =    24004.  Cut =   108898.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.01 sec
Total time =     0.40 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1848     25.78 %
Or           =        0      0.00 %
Other        =     5318     74.18 %
TOTAL        =     7169    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   10.     3.3 %
Level =    5.  COs =   13.     5.3 %
Level =    6.  COs =   63.    15.2 %
Level =    7.  COs =   49.    22.9 %
Level =    8.  COs =   31.    27.7 %
Level =    9.  COs =   24.    31.5 %
Level =   10.  COs =    8.    32.8 %
Level =   11.  COs =    9.    34.2 %
Level =   12.  COs =    9.    35.6 %
Level =   13.  COs =   26.    39.7 %
Level =   14.  COs =   55.    48.3 %
Level =   15.  COs =   82.    61.1 %
Level =   16.  COs =  248.   100.0 %
Peak memory: 39100416 bytes

[2021-09-14 09:20:09,857]mapper_test.py:156:[INFO]: area: 7167 level: 16
[2021-09-14 09:20:09,857]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:20:11,926]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig
	current map manager:
		current min nodes:18496
		current min depth:42
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :9643
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :9643
score:100
	Report mapping result:
		klut_size()     :10352
		klut.num_gates():9707
		max delay       :16
		max area        :9643
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2364
		LUT fanins:3	 numbers :2525
		LUT fanins:4	 numbers :4817
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.v
Peak memory: 77651968 bytes

[2021-09-14 09:20:11,927]mapper_test.py:220:[INFO]: area: 9707 level: 16
[2021-09-15 15:28:35,530]mapper_test.py:79:[INFO]: run case "b22_1_comb"
[2021-09-15 15:28:35,531]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:28:35,531]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:28:36,131]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   17852.  Ch =     0.  Total mem =    2.63 MB. Peak cut mem =    0.59 MB.
P:  Del =   16.00.  Ar =    9400.0.  Edge =    30592.  Cut =   146967.  T =     0.05 sec
P:  Del =   16.00.  Ar =    7940.0.  Edge =    28478.  Cut =   138095.  T =     0.05 sec
P:  Del =   16.00.  Ar =    7676.0.  Edge =    25712.  Cut =   142477.  T =     0.05 sec
E:  Del =   16.00.  Ar =    7468.0.  Edge =    25313.  Cut =   142477.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7335.0.  Edge =    25026.  Cut =   109768.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7278.0.  Edge =    24896.  Cut =   109768.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7196.0.  Edge =    24027.  Cut =   108898.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7173.0.  Edge =    24004.  Cut =   108898.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.01 sec
Total time =     0.37 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1848     25.78 %
Or           =        0      0.00 %
Other        =     5318     74.18 %
TOTAL        =     7169    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   10.     3.3 %
Level =    5.  COs =   13.     5.3 %
Level =    6.  COs =   63.    15.2 %
Level =    7.  COs =   49.    22.9 %
Level =    8.  COs =   31.    27.7 %
Level =    9.  COs =   24.    31.5 %
Level =   10.  COs =    8.    32.8 %
Level =   11.  COs =    9.    34.2 %
Level =   12.  COs =    9.    35.6 %
Level =   13.  COs =   26.    39.7 %
Level =   14.  COs =   55.    48.3 %
Level =   15.  COs =   82.    61.1 %
Level =   16.  COs =  248.   100.0 %
Peak memory: 38854656 bytes

[2021-09-15 15:28:36,172]mapper_test.py:156:[INFO]: area: 7167 level: 16
[2021-09-15 15:28:36,173]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:28:48,035]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig
	current map manager:
		current min nodes:18496
		current min depth:42
	current map manager:
		current min nodes:18496
		current min depth:34
	current map manager:
		current min nodes:18496
		current min depth:34
	current map manager:
		current min nodes:18496
		current min depth:31
	current map manager:
		current min nodes:18496
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :9643
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :17245
score:100
	Report mapping result:
		klut_size()     :10352
		klut.num_gates():9707
		max delay       :16
		max area        :9643
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2364
		LUT fanins:3	 numbers :2525
		LUT fanins:4	 numbers :4817
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.v
Peak memory: 170385408 bytes

[2021-09-15 15:28:48,036]mapper_test.py:220:[INFO]: area: 9707 level: 16
[2021-09-15 15:53:39,393]mapper_test.py:79:[INFO]: run case "b22_1_comb"
[2021-09-15 15:53:39,393]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:53:39,393]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:53:40,000]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   17852.  Ch =     0.  Total mem =    2.63 MB. Peak cut mem =    0.59 MB.
P:  Del =   16.00.  Ar =    9400.0.  Edge =    30592.  Cut =   146967.  T =     0.05 sec
P:  Del =   16.00.  Ar =    7940.0.  Edge =    28478.  Cut =   138095.  T =     0.05 sec
P:  Del =   16.00.  Ar =    7676.0.  Edge =    25712.  Cut =   142477.  T =     0.05 sec
E:  Del =   16.00.  Ar =    7468.0.  Edge =    25313.  Cut =   142477.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7335.0.  Edge =    25026.  Cut =   109768.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7278.0.  Edge =    24896.  Cut =   109768.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7196.0.  Edge =    24027.  Cut =   108898.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7173.0.  Edge =    24004.  Cut =   108898.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.01 sec
Total time =     0.37 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1848     25.78 %
Or           =        0      0.00 %
Other        =     5318     74.18 %
TOTAL        =     7169    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   10.     3.3 %
Level =    5.  COs =   13.     5.3 %
Level =    6.  COs =   63.    15.2 %
Level =    7.  COs =   49.    22.9 %
Level =    8.  COs =   31.    27.7 %
Level =    9.  COs =   24.    31.5 %
Level =   10.  COs =    8.    32.8 %
Level =   11.  COs =    9.    34.2 %
Level =   12.  COs =    9.    35.6 %
Level =   13.  COs =   26.    39.7 %
Level =   14.  COs =   55.    48.3 %
Level =   15.  COs =   82.    61.1 %
Level =   16.  COs =  248.   100.0 %
Peak memory: 38916096 bytes

[2021-09-15 15:53:40,041]mapper_test.py:156:[INFO]: area: 7167 level: 16
[2021-09-15 15:53:40,041]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:53:41,830]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig
	current map manager:
		current min nodes:18496
		current min depth:42
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :9643
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :9643
score:100
	Report mapping result:
		klut_size()     :10352
		klut.num_gates():9707
		max delay       :16
		max area        :9643
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2364
		LUT fanins:3	 numbers :2525
		LUT fanins:4	 numbers :4817
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.v
Peak memory: 28307456 bytes

[2021-09-15 15:53:41,831]mapper_test.py:220:[INFO]: area: 9707 level: 16
[2021-09-18 13:59:11,760]mapper_test.py:79:[INFO]: run case "b22_1_comb"
[2021-09-18 13:59:11,761]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 13:59:11,761]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 13:59:12,371]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   17852.  Ch =     0.  Total mem =    2.63 MB. Peak cut mem =    0.59 MB.
P:  Del =   16.00.  Ar =    9400.0.  Edge =    30592.  Cut =   146967.  T =     0.05 sec
P:  Del =   16.00.  Ar =    7940.0.  Edge =    28478.  Cut =   138095.  T =     0.05 sec
P:  Del =   16.00.  Ar =    7676.0.  Edge =    25712.  Cut =   142477.  T =     0.05 sec
E:  Del =   16.00.  Ar =    7468.0.  Edge =    25313.  Cut =   142477.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7335.0.  Edge =    25026.  Cut =   109768.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7278.0.  Edge =    24896.  Cut =   109768.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7196.0.  Edge =    24027.  Cut =   108898.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7173.0.  Edge =    24004.  Cut =   108898.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.01 sec
Total time =     0.37 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1848     25.78 %
Or           =        0      0.00 %
Other        =     5318     74.18 %
TOTAL        =     7169    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   10.     3.3 %
Level =    5.  COs =   13.     5.3 %
Level =    6.  COs =   63.    15.2 %
Level =    7.  COs =   49.    22.9 %
Level =    8.  COs =   31.    27.7 %
Level =    9.  COs =   24.    31.5 %
Level =   10.  COs =    8.    32.8 %
Level =   11.  COs =    9.    34.2 %
Level =   12.  COs =    9.    35.6 %
Level =   13.  COs =   26.    39.7 %
Level =   14.  COs =   55.    48.3 %
Level =   15.  COs =   82.    61.1 %
Level =   16.  COs =  248.   100.0 %
Peak memory: 38907904 bytes

[2021-09-18 13:59:12,399]mapper_test.py:156:[INFO]: area: 7167 level: 16
[2021-09-18 13:59:12,399]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 13:59:23,720]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig
	current map manager:
		current min nodes:18496
		current min depth:42
	current map manager:
		current min nodes:18496
		current min depth:34
	current map manager:
		current min nodes:18496
		current min depth:34
	current map manager:
		current min nodes:18496
		current min depth:31
	current map manager:
		current min nodes:18496
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :9643
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :16757
score:100
	Report mapping result:
		klut_size()     :10352
		klut.num_gates():9707
		max delay       :16
		max area        :9643
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2364
		LUT fanins:3	 numbers :2525
		LUT fanins:4	 numbers :4817
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.v
Peak memory: 147144704 bytes

[2021-09-18 13:59:23,721]mapper_test.py:220:[INFO]: area: 9707 level: 16
[2021-09-18 16:23:52,129]mapper_test.py:79:[INFO]: run case "b22_1_comb"
[2021-09-18 16:23:52,129]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:23:52,130]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:23:52,788]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   17852.  Ch =     0.  Total mem =    2.63 MB. Peak cut mem =    0.59 MB.
P:  Del =   16.00.  Ar =    9400.0.  Edge =    30592.  Cut =   146967.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7940.0.  Edge =    28478.  Cut =   138095.  T =     0.05 sec
P:  Del =   16.00.  Ar =    7676.0.  Edge =    25712.  Cut =   142477.  T =     0.05 sec
E:  Del =   16.00.  Ar =    7468.0.  Edge =    25313.  Cut =   142477.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7335.0.  Edge =    25026.  Cut =   109768.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7278.0.  Edge =    24896.  Cut =   109768.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7196.0.  Edge =    24027.  Cut =   108898.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7173.0.  Edge =    24004.  Cut =   108898.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.01 sec
Total time =     0.38 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1848     25.78 %
Or           =        0      0.00 %
Other        =     5318     74.18 %
TOTAL        =     7169    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   10.     3.3 %
Level =    5.  COs =   13.     5.3 %
Level =    6.  COs =   63.    15.2 %
Level =    7.  COs =   49.    22.9 %
Level =    8.  COs =   31.    27.7 %
Level =    9.  COs =   24.    31.5 %
Level =   10.  COs =    8.    32.8 %
Level =   11.  COs =    9.    34.2 %
Level =   12.  COs =    9.    35.6 %
Level =   13.  COs =   26.    39.7 %
Level =   14.  COs =   55.    48.3 %
Level =   15.  COs =   82.    61.1 %
Level =   16.  COs =  248.   100.0 %
Peak memory: 38998016 bytes

[2021-09-18 16:23:52,828]mapper_test.py:156:[INFO]: area: 7167 level: 16
[2021-09-18 16:23:52,828]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:24:03,922]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig
	current map manager:
		current min nodes:18496
		current min depth:42
	current map manager:
		current min nodes:18496
		current min depth:34
	current map manager:
		current min nodes:18496
		current min depth:34
	current map manager:
		current min nodes:18496
		current min depth:31
	current map manager:
		current min nodes:18496
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :9643
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :16868
score:100
	Report mapping result:
		klut_size()     :10352
		klut.num_gates():9707
		max delay       :16
		max area        :9643
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2364
		LUT fanins:3	 numbers :2525
		LUT fanins:4	 numbers :4817
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.v
Peak memory: 114491392 bytes

[2021-09-18 16:24:03,923]mapper_test.py:220:[INFO]: area: 9707 level: 16
[2021-09-22 08:56:07,833]mapper_test.py:79:[INFO]: run case "b22_1_comb"
[2021-09-22 08:56:07,834]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:56:07,834]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:56:08,457]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   17852.  Ch =     0.  Total mem =    2.63 MB. Peak cut mem =    0.59 MB.
P:  Del =   16.00.  Ar =    9400.0.  Edge =    30592.  Cut =   146967.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7940.0.  Edge =    28478.  Cut =   138095.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7676.0.  Edge =    25712.  Cut =   142477.  T =     0.05 sec
E:  Del =   16.00.  Ar =    7468.0.  Edge =    25313.  Cut =   142477.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7335.0.  Edge =    25026.  Cut =   109768.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7278.0.  Edge =    24896.  Cut =   109768.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7196.0.  Edge =    24027.  Cut =   108898.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7173.0.  Edge =    24004.  Cut =   108898.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.01 sec
Total time =     0.37 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1848     25.78 %
Or           =        0      0.00 %
Other        =     5318     74.18 %
TOTAL        =     7169    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   10.     3.3 %
Level =    5.  COs =   13.     5.3 %
Level =    6.  COs =   63.    15.2 %
Level =    7.  COs =   49.    22.9 %
Level =    8.  COs =   31.    27.7 %
Level =    9.  COs =   24.    31.5 %
Level =   10.  COs =    8.    32.8 %
Level =   11.  COs =    9.    34.2 %
Level =   12.  COs =    9.    35.6 %
Level =   13.  COs =   26.    39.7 %
Level =   14.  COs =   55.    48.3 %
Level =   15.  COs =   82.    61.1 %
Level =   16.  COs =  248.   100.0 %
Peak memory: 38817792 bytes

[2021-09-22 08:56:08,495]mapper_test.py:156:[INFO]: area: 7167 level: 16
[2021-09-22 08:56:08,495]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:56:14,661]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig
	current map manager:
		current min nodes:18496
		current min depth:42
	current map manager:
		current min nodes:18496
		current min depth:34
	current map manager:
		current min nodes:18496
		current min depth:34
	Report mapping result:
		klut_size()     :10348
		klut.num_gates():9703
		max delay       :17
		max area        :9639
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2364
		LUT fanins:3	 numbers :2527
		LUT fanins:4	 numbers :4811
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.v
Peak memory: 88416256 bytes

[2021-09-22 08:56:14,662]mapper_test.py:220:[INFO]: area: 9703 level: 17
[2021-09-22 11:22:34,753]mapper_test.py:79:[INFO]: run case "b22_1_comb"
[2021-09-22 11:22:34,753]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:22:34,753]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:22:35,391]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   17852.  Ch =     0.  Total mem =    2.63 MB. Peak cut mem =    0.59 MB.
P:  Del =   16.00.  Ar =    9400.0.  Edge =    30592.  Cut =   146967.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7940.0.  Edge =    28478.  Cut =   138095.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7676.0.  Edge =    25712.  Cut =   142477.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7468.0.  Edge =    25313.  Cut =   142477.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7335.0.  Edge =    25026.  Cut =   109768.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7278.0.  Edge =    24896.  Cut =   109768.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7196.0.  Edge =    24027.  Cut =   108898.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7173.0.  Edge =    24004.  Cut =   108898.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.01 sec
Total time =     0.39 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1848     25.78 %
Or           =        0      0.00 %
Other        =     5318     74.18 %
TOTAL        =     7169    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   10.     3.3 %
Level =    5.  COs =   13.     5.3 %
Level =    6.  COs =   63.    15.2 %
Level =    7.  COs =   49.    22.9 %
Level =    8.  COs =   31.    27.7 %
Level =    9.  COs =   24.    31.5 %
Level =   10.  COs =    8.    32.8 %
Level =   11.  COs =    9.    34.2 %
Level =   12.  COs =    9.    35.6 %
Level =   13.  COs =   26.    39.7 %
Level =   14.  COs =   55.    48.3 %
Level =   15.  COs =   82.    61.1 %
Level =   16.  COs =  248.   100.0 %
Peak memory: 39157760 bytes

[2021-09-22 11:22:35,433]mapper_test.py:156:[INFO]: area: 7167 level: 16
[2021-09-22 11:22:35,433]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:22:46,397]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig
	current map manager:
		current min nodes:18496
		current min depth:42
	current map manager:
		current min nodes:18496
		current min depth:34
	current map manager:
		current min nodes:18496
		current min depth:34
	current map manager:
		current min nodes:18496
		current min depth:32
	current map manager:
		current min nodes:18496
		current min depth:32
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :9641
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :17095
score:100
	Report mapping result:
		klut_size()     :10350
		klut.num_gates():9705
		max delay       :16
		max area        :9641
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2364
		LUT fanins:3	 numbers :2523
		LUT fanins:4	 numbers :4817
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.v
Peak memory: 126902272 bytes

[2021-09-22 11:22:46,398]mapper_test.py:220:[INFO]: area: 9705 level: 16
[2021-09-23 16:41:11,216]mapper_test.py:79:[INFO]: run case "b22_1_comb"
[2021-09-23 16:41:11,216]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:41:11,216]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:41:11,820]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   17852.  Ch =     0.  Total mem =    2.63 MB. Peak cut mem =    0.59 MB.
P:  Del =   16.00.  Ar =    9400.0.  Edge =    30592.  Cut =   146967.  T =     0.05 sec
P:  Del =   16.00.  Ar =    7940.0.  Edge =    28478.  Cut =   138095.  T =     0.05 sec
P:  Del =   16.00.  Ar =    7676.0.  Edge =    25712.  Cut =   142477.  T =     0.05 sec
E:  Del =   16.00.  Ar =    7468.0.  Edge =    25313.  Cut =   142477.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7335.0.  Edge =    25026.  Cut =   109768.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7278.0.  Edge =    24896.  Cut =   109768.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7196.0.  Edge =    24027.  Cut =   108898.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7173.0.  Edge =    24004.  Cut =   108898.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.01 sec
Total time =     0.37 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1848     25.78 %
Or           =        0      0.00 %
Other        =     5318     74.18 %
TOTAL        =     7169    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   10.     3.3 %
Level =    5.  COs =   13.     5.3 %
Level =    6.  COs =   63.    15.2 %
Level =    7.  COs =   49.    22.9 %
Level =    8.  COs =   31.    27.7 %
Level =    9.  COs =   24.    31.5 %
Level =   10.  COs =    8.    32.8 %
Level =   11.  COs =    9.    34.2 %
Level =   12.  COs =    9.    35.6 %
Level =   13.  COs =   26.    39.7 %
Level =   14.  COs =   55.    48.3 %
Level =   15.  COs =   82.    61.1 %
Level =   16.  COs =  248.   100.0 %
Peak memory: 39170048 bytes

[2021-09-23 16:41:11,861]mapper_test.py:156:[INFO]: area: 7167 level: 16
[2021-09-23 16:41:11,861]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:41:24,264]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig
	current map manager:
		current min nodes:18496
		current min depth:42
balancing!
	current map manager:
		current min nodes:18496
		current min depth:34
rewriting!
	current map manager:
		current min nodes:18496
		current min depth:34
balancing!
	current map manager:
		current min nodes:18496
		current min depth:32
rewriting!
	current map manager:
		current min nodes:18496
		current min depth:32
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :9641
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :17095
score:100
	Report mapping result:
		klut_size()     :10350
		klut.num_gates():9705
		max delay       :16
		max area        :9641
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2364
		LUT fanins:3	 numbers :2523
		LUT fanins:4	 numbers :4817
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.v
Peak memory: 91480064 bytes

[2021-09-23 16:41:24,265]mapper_test.py:220:[INFO]: area: 9705 level: 16
[2021-09-23 17:04:35,306]mapper_test.py:79:[INFO]: run case "b22_1_comb"
[2021-09-23 17:04:35,306]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:04:35,306]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:04:35,962]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   17852.  Ch =     0.  Total mem =    2.63 MB. Peak cut mem =    0.59 MB.
P:  Del =   16.00.  Ar =    9400.0.  Edge =    30592.  Cut =   146967.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7940.0.  Edge =    28478.  Cut =   138095.  T =     0.05 sec
P:  Del =   16.00.  Ar =    7676.0.  Edge =    25712.  Cut =   142477.  T =     0.05 sec
E:  Del =   16.00.  Ar =    7468.0.  Edge =    25313.  Cut =   142477.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7335.0.  Edge =    25026.  Cut =   109768.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7278.0.  Edge =    24896.  Cut =   109768.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7196.0.  Edge =    24027.  Cut =   108898.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7173.0.  Edge =    24004.  Cut =   108898.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.01 sec
Total time =     0.37 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1848     25.78 %
Or           =        0      0.00 %
Other        =     5318     74.18 %
TOTAL        =     7169    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   10.     3.3 %
Level =    5.  COs =   13.     5.3 %
Level =    6.  COs =   63.    15.2 %
Level =    7.  COs =   49.    22.9 %
Level =    8.  COs =   31.    27.7 %
Level =    9.  COs =   24.    31.5 %
Level =   10.  COs =    8.    32.8 %
Level =   11.  COs =    9.    34.2 %
Level =   12.  COs =    9.    35.6 %
Level =   13.  COs =   26.    39.7 %
Level =   14.  COs =   55.    48.3 %
Level =   15.  COs =   82.    61.1 %
Level =   16.  COs =  248.   100.0 %
Peak memory: 38944768 bytes

[2021-09-23 17:04:36,002]mapper_test.py:156:[INFO]: area: 7167 level: 16
[2021-09-23 17:04:36,002]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:04:47,028]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig
	current map manager:
		current min nodes:18496
		current min depth:42
balancing!
	current map manager:
		current min nodes:18496
		current min depth:34
rewriting!
	current map manager:
		current min nodes:18496
		current min depth:34
balancing!
	current map manager:
		current min nodes:18496
		current min depth:32
rewriting!
	current map manager:
		current min nodes:18496
		current min depth:32
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :9641
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :17095
score:100
	Report mapping result:
		klut_size()     :10350
		klut.num_gates():9705
		max delay       :16
		max area        :9641
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2364
		LUT fanins:3	 numbers :2523
		LUT fanins:4	 numbers :4817
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.v
Peak memory: 126984192 bytes

[2021-09-23 17:04:47,029]mapper_test.py:220:[INFO]: area: 9705 level: 16
[2021-09-23 18:05:49,787]mapper_test.py:79:[INFO]: run case "b22_1_comb"
[2021-09-23 18:05:49,788]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:05:49,788]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:05:50,400]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   17852.  Ch =     0.  Total mem =    2.63 MB. Peak cut mem =    0.59 MB.
P:  Del =   16.00.  Ar =    9400.0.  Edge =    30592.  Cut =   146967.  T =     0.05 sec
P:  Del =   16.00.  Ar =    7940.0.  Edge =    28478.  Cut =   138095.  T =     0.05 sec
P:  Del =   16.00.  Ar =    7676.0.  Edge =    25712.  Cut =   142477.  T =     0.05 sec
E:  Del =   16.00.  Ar =    7468.0.  Edge =    25313.  Cut =   142477.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7335.0.  Edge =    25026.  Cut =   109768.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7278.0.  Edge =    24896.  Cut =   109768.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7196.0.  Edge =    24027.  Cut =   108898.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7173.0.  Edge =    24004.  Cut =   108898.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.01 sec
Total time =     0.37 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1848     25.78 %
Or           =        0      0.00 %
Other        =     5318     74.18 %
TOTAL        =     7169    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   10.     3.3 %
Level =    5.  COs =   13.     5.3 %
Level =    6.  COs =   63.    15.2 %
Level =    7.  COs =   49.    22.9 %
Level =    8.  COs =   31.    27.7 %
Level =    9.  COs =   24.    31.5 %
Level =   10.  COs =    8.    32.8 %
Level =   11.  COs =    9.    34.2 %
Level =   12.  COs =    9.    35.6 %
Level =   13.  COs =   26.    39.7 %
Level =   14.  COs =   55.    48.3 %
Level =   15.  COs =   82.    61.1 %
Level =   16.  COs =  248.   100.0 %
Peak memory: 39505920 bytes

[2021-09-23 18:05:50,437]mapper_test.py:156:[INFO]: area: 7167 level: 16
[2021-09-23 18:05:50,437]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:06:02,841]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig
	current map manager:
		current min nodes:18496
		current min depth:42
balancing!
	current map manager:
		current min nodes:18496
		current min depth:34
rewriting!
	current map manager:
		current min nodes:18496
		current min depth:34
balancing!
	current map manager:
		current min nodes:18496
		current min depth:32
rewriting!
	current map manager:
		current min nodes:18496
		current min depth:32
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :9641
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :17095
score:100
	Report mapping result:
		klut_size()     :10350
		klut.num_gates():9705
		max delay       :16
		max area        :9641
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2364
		LUT fanins:3	 numbers :2523
		LUT fanins:4	 numbers :4817
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.v
Peak memory: 91500544 bytes

[2021-09-23 18:06:02,842]mapper_test.py:220:[INFO]: area: 9705 level: 16
[2021-09-27 16:33:02,234]mapper_test.py:79:[INFO]: run case "b22_1_comb"
[2021-09-27 16:33:02,235]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:33:02,235]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:33:02,907]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   17852.  Ch =     0.  Total mem =    2.63 MB. Peak cut mem =    0.59 MB.
P:  Del =   16.00.  Ar =    9400.0.  Edge =    30592.  Cut =   146967.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7940.0.  Edge =    28478.  Cut =   138095.  T =     0.05 sec
P:  Del =   16.00.  Ar =    7676.0.  Edge =    25712.  Cut =   142477.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7468.0.  Edge =    25313.  Cut =   142477.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7335.0.  Edge =    25026.  Cut =   109768.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7278.0.  Edge =    24896.  Cut =   109768.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7196.0.  Edge =    24027.  Cut =   108898.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7173.0.  Edge =    24004.  Cut =   108898.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.01 sec
Total time =     0.39 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1848     25.78 %
Or           =        0      0.00 %
Other        =     5318     74.18 %
TOTAL        =     7169    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   10.     3.3 %
Level =    5.  COs =   13.     5.3 %
Level =    6.  COs =   63.    15.2 %
Level =    7.  COs =   49.    22.9 %
Level =    8.  COs =   31.    27.7 %
Level =    9.  COs =   24.    31.5 %
Level =   10.  COs =    8.    32.8 %
Level =   11.  COs =    9.    34.2 %
Level =   12.  COs =    9.    35.6 %
Level =   13.  COs =   26.    39.7 %
Level =   14.  COs =   55.    48.3 %
Level =   15.  COs =   82.    61.1 %
Level =   16.  COs =  248.   100.0 %
Peak memory: 39149568 bytes

[2021-09-27 16:33:02,944]mapper_test.py:156:[INFO]: area: 7167 level: 16
[2021-09-27 16:33:02,944]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:33:14,689]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig
	current map manager:
		current min nodes:18496
		current min depth:42
balancing!
	current map manager:
		current min nodes:18496
		current min depth:34
rewriting!
	current map manager:
		current min nodes:18496
		current min depth:34
balancing!
	current map manager:
		current min nodes:18496
		current min depth:32
rewriting!
	current map manager:
		current min nodes:18496
		current min depth:32
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :9641
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :17095
score:100
	Report mapping result:
		klut_size()     :10350
		klut.num_gates():9705
		max delay       :16
		max area        :9641
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2364
		LUT fanins:3	 numbers :2523
		LUT fanins:4	 numbers :4817
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.v
Peak memory: 93413376 bytes

[2021-09-27 16:33:14,690]mapper_test.py:220:[INFO]: area: 9705 level: 16
[2021-09-27 17:39:50,242]mapper_test.py:79:[INFO]: run case "b22_1_comb"
[2021-09-27 17:39:50,242]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:39:50,242]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:39:50,911]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   17852.  Ch =     0.  Total mem =    2.63 MB. Peak cut mem =    0.59 MB.
P:  Del =   16.00.  Ar =    9400.0.  Edge =    30592.  Cut =   146967.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7940.0.  Edge =    28478.  Cut =   138095.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7676.0.  Edge =    25712.  Cut =   142477.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7468.0.  Edge =    25313.  Cut =   142477.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7335.0.  Edge =    25026.  Cut =   109768.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7278.0.  Edge =    24896.  Cut =   109768.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7196.0.  Edge =    24027.  Cut =   108898.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7173.0.  Edge =    24004.  Cut =   108898.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.01 sec
Total time =     0.38 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1848     25.78 %
Or           =        0      0.00 %
Other        =     5318     74.18 %
TOTAL        =     7169    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   10.     3.3 %
Level =    5.  COs =   13.     5.3 %
Level =    6.  COs =   63.    15.2 %
Level =    7.  COs =   49.    22.9 %
Level =    8.  COs =   31.    27.7 %
Level =    9.  COs =   24.    31.5 %
Level =   10.  COs =    8.    32.8 %
Level =   11.  COs =    9.    34.2 %
Level =   12.  COs =    9.    35.6 %
Level =   13.  COs =   26.    39.7 %
Level =   14.  COs =   55.    48.3 %
Level =   15.  COs =   82.    61.1 %
Level =   16.  COs =  248.   100.0 %
Peak memory: 38883328 bytes

[2021-09-27 17:39:50,951]mapper_test.py:156:[INFO]: area: 7167 level: 16
[2021-09-27 17:39:50,951]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:40:02,811]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig
	current map manager:
		current min nodes:18496
		current min depth:42
balancing!
	current map manager:
		current min nodes:18496
		current min depth:34
rewriting!
	current map manager:
		current min nodes:18496
		current min depth:34
balancing!
	current map manager:
		current min nodes:18496
		current min depth:31
rewriting!
	current map manager:
		current min nodes:18496
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :9641
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :16989
score:100
	Report mapping result:
		klut_size()     :10350
		klut.num_gates():9705
		max delay       :16
		max area        :9641
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2364
		LUT fanins:3	 numbers :2523
		LUT fanins:4	 numbers :4817
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.v
Peak memory: 98529280 bytes

[2021-09-27 17:40:02,812]mapper_test.py:220:[INFO]: area: 9705 level: 16
[2021-09-28 02:06:04,960]mapper_test.py:79:[INFO]: run case "b22_1_comb"
[2021-09-28 02:06:04,960]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:06:04,961]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:06:05,597]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   17852.  Ch =     0.  Total mem =    2.63 MB. Peak cut mem =    0.59 MB.
P:  Del =   16.00.  Ar =    9400.0.  Edge =    30592.  Cut =   146967.  T =     0.05 sec
P:  Del =   16.00.  Ar =    7940.0.  Edge =    28478.  Cut =   138095.  T =     0.05 sec
P:  Del =   16.00.  Ar =    7676.0.  Edge =    25712.  Cut =   142477.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7468.0.  Edge =    25313.  Cut =   142477.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7335.0.  Edge =    25026.  Cut =   109768.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7278.0.  Edge =    24896.  Cut =   109768.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7196.0.  Edge =    24027.  Cut =   108898.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7173.0.  Edge =    24004.  Cut =   108898.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.01 sec
Total time =     0.37 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1848     25.78 %
Or           =        0      0.00 %
Other        =     5318     74.18 %
TOTAL        =     7169    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   10.     3.3 %
Level =    5.  COs =   13.     5.3 %
Level =    6.  COs =   63.    15.2 %
Level =    7.  COs =   49.    22.9 %
Level =    8.  COs =   31.    27.7 %
Level =    9.  COs =   24.    31.5 %
Level =   10.  COs =    8.    32.8 %
Level =   11.  COs =    9.    34.2 %
Level =   12.  COs =    9.    35.6 %
Level =   13.  COs =   26.    39.7 %
Level =   14.  COs =   55.    48.3 %
Level =   15.  COs =   82.    61.1 %
Level =   16.  COs =  248.   100.0 %
Peak memory: 39284736 bytes

[2021-09-28 02:06:05,637]mapper_test.py:156:[INFO]: area: 7167 level: 16
[2021-09-28 02:06:05,637]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:06:17,443]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig
	current map manager:
		current min nodes:18496
		current min depth:42
	current map manager:
		current min nodes:18496
		current min depth:34
	current map manager:
		current min nodes:18496
		current min depth:34
	current map manager:
		current min nodes:18496
		current min depth:32
	current map manager:
		current min nodes:18496
		current min depth:32
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :9641
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :17095
score:100
	Report mapping result:
		klut_size()     :10350
		klut.num_gates():9705
		max delay       :16
		max area        :9641
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2364
		LUT fanins:3	 numbers :2523
		LUT fanins:4	 numbers :4817
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.v
Peak memory: 94523392 bytes

[2021-09-28 02:06:17,444]mapper_test.py:220:[INFO]: area: 9705 level: 16
[2021-09-28 16:45:43,367]mapper_test.py:79:[INFO]: run case "b22_1_comb"
[2021-09-28 16:45:43,368]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:45:43,368]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:45:43,988]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   17852.  Ch =     0.  Total mem =    2.63 MB. Peak cut mem =    0.59 MB.
P:  Del =   16.00.  Ar =    9400.0.  Edge =    30592.  Cut =   146967.  T =     0.05 sec
P:  Del =   16.00.  Ar =    7940.0.  Edge =    28478.  Cut =   138095.  T =     0.05 sec
P:  Del =   16.00.  Ar =    7676.0.  Edge =    25712.  Cut =   142477.  T =     0.05 sec
E:  Del =   16.00.  Ar =    7468.0.  Edge =    25313.  Cut =   142477.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7335.0.  Edge =    25026.  Cut =   109768.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7278.0.  Edge =    24896.  Cut =   109768.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7196.0.  Edge =    24027.  Cut =   108898.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7173.0.  Edge =    24004.  Cut =   108898.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.01 sec
Total time =     0.38 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1848     25.78 %
Or           =        0      0.00 %
Other        =     5318     74.18 %
TOTAL        =     7169    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   10.     3.3 %
Level =    5.  COs =   13.     5.3 %
Level =    6.  COs =   63.    15.2 %
Level =    7.  COs =   49.    22.9 %
Level =    8.  COs =   31.    27.7 %
Level =    9.  COs =   24.    31.5 %
Level =   10.  COs =    8.    32.8 %
Level =   11.  COs =    9.    34.2 %
Level =   12.  COs =    9.    35.6 %
Level =   13.  COs =   26.    39.7 %
Level =   14.  COs =   55.    48.3 %
Level =   15.  COs =   82.    61.1 %
Level =   16.  COs =  248.   100.0 %
Peak memory: 38973440 bytes

[2021-09-28 16:45:44,027]mapper_test.py:156:[INFO]: area: 7167 level: 16
[2021-09-28 16:45:44,027]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:45:55,070]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig
	current map manager:
		current min nodes:18496
		current min depth:42
	current map manager:
		current min nodes:18496
		current min depth:34
	current map manager:
		current min nodes:18496
		current min depth:34
	current map manager:
		current min nodes:18496
		current min depth:32
	current map manager:
		current min nodes:18496
		current min depth:32
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :9641
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :17095
score:100
	Report mapping result:
		klut_size()     :10350
		klut.num_gates():9705
		max delay       :16
		max area        :9641
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2364
		LUT fanins:3	 numbers :2523
		LUT fanins:4	 numbers :4817
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.v
Peak memory: 127045632 bytes

[2021-09-28 16:45:55,071]mapper_test.py:220:[INFO]: area: 9705 level: 16
[2021-09-28 17:24:43,327]mapper_test.py:79:[INFO]: run case "b22_1_comb"
[2021-09-28 17:24:43,327]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:24:43,327]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:24:43,934]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   17852.  Ch =     0.  Total mem =    2.63 MB. Peak cut mem =    0.59 MB.
P:  Del =   16.00.  Ar =    9400.0.  Edge =    30592.  Cut =   146967.  T =     0.05 sec
P:  Del =   16.00.  Ar =    7940.0.  Edge =    28478.  Cut =   138095.  T =     0.05 sec
P:  Del =   16.00.  Ar =    7676.0.  Edge =    25712.  Cut =   142477.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7468.0.  Edge =    25313.  Cut =   142477.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7335.0.  Edge =    25026.  Cut =   109768.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7278.0.  Edge =    24896.  Cut =   109768.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7196.0.  Edge =    24027.  Cut =   108898.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7173.0.  Edge =    24004.  Cut =   108898.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.01 sec
Total time =     0.37 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1848     25.78 %
Or           =        0      0.00 %
Other        =     5318     74.18 %
TOTAL        =     7169    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   10.     3.3 %
Level =    5.  COs =   13.     5.3 %
Level =    6.  COs =   63.    15.2 %
Level =    7.  COs =   49.    22.9 %
Level =    8.  COs =   31.    27.7 %
Level =    9.  COs =   24.    31.5 %
Level =   10.  COs =    8.    32.8 %
Level =   11.  COs =    9.    34.2 %
Level =   12.  COs =    9.    35.6 %
Level =   13.  COs =   26.    39.7 %
Level =   14.  COs =   55.    48.3 %
Level =   15.  COs =   82.    61.1 %
Level =   16.  COs =  248.   100.0 %
Peak memory: 38973440 bytes

[2021-09-28 17:24:43,973]mapper_test.py:156:[INFO]: area: 7167 level: 16
[2021-09-28 17:24:43,974]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:24:54,971]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig
	current map manager:
		current min nodes:18496
		current min depth:42
	current map manager:
		current min nodes:18496
		current min depth:34
	current map manager:
		current min nodes:18496
		current min depth:34
	current map manager:
		current min nodes:18496
		current min depth:32
	current map manager:
		current min nodes:18496
		current min depth:32
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :9641
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :17095
score:100
	Report mapping result:
		klut_size()     :10350
		klut.num_gates():9705
		max delay       :16
		max area        :9641
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2364
		LUT fanins:3	 numbers :2523
		LUT fanins:4	 numbers :4817
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.v
Peak memory: 139202560 bytes

[2021-09-28 17:24:54,972]mapper_test.py:220:[INFO]: area: 9705 level: 16
[2021-10-09 10:40:16,440]mapper_test.py:79:[INFO]: run case "b22_1_comb"
[2021-10-09 10:40:16,440]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:40:16,441]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:40:17,050]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   17852.  Ch =     0.  Total mem =    2.63 MB. Peak cut mem =    0.59 MB.
P:  Del =   16.00.  Ar =    9400.0.  Edge =    30592.  Cut =   146967.  T =     0.05 sec
P:  Del =   16.00.  Ar =    7940.0.  Edge =    28478.  Cut =   138095.  T =     0.05 sec
P:  Del =   16.00.  Ar =    7676.0.  Edge =    25712.  Cut =   142477.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7468.0.  Edge =    25313.  Cut =   142477.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7335.0.  Edge =    25026.  Cut =   109768.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7278.0.  Edge =    24896.  Cut =   109768.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7196.0.  Edge =    24027.  Cut =   108898.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7173.0.  Edge =    24004.  Cut =   108898.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.01 sec
Total time =     0.37 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1848     25.78 %
Or           =        0      0.00 %
Other        =     5318     74.18 %
TOTAL        =     7169    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   10.     3.3 %
Level =    5.  COs =   13.     5.3 %
Level =    6.  COs =   63.    15.2 %
Level =    7.  COs =   49.    22.9 %
Level =    8.  COs =   31.    27.7 %
Level =    9.  COs =   24.    31.5 %
Level =   10.  COs =    8.    32.8 %
Level =   11.  COs =    9.    34.2 %
Level =   12.  COs =    9.    35.6 %
Level =   13.  COs =   26.    39.7 %
Level =   14.  COs =   55.    48.3 %
Level =   15.  COs =   82.    61.1 %
Level =   16.  COs =  248.   100.0 %
Peak memory: 39071744 bytes

[2021-10-09 10:40:17,090]mapper_test.py:160:[INFO]: area: 7167 level: 16
[2021-10-09 10:40:17,090]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:40:22,994]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig
	current map manager:
		current min nodes:18496
		current min depth:42
	current map manager:
		current min nodes:18496
		current min depth:34
	current map manager:
		current min nodes:18496
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :9641
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :18771
score:100
	Report mapping result:
		klut_size()     :10350
		klut.num_gates():9705
		max delay       :16
		max area        :9641
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2364
		LUT fanins:3	 numbers :2523
		LUT fanins:4	 numbers :4817
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.v
Peak memory: 48631808 bytes

[2021-10-09 10:40:22,995]mapper_test.py:224:[INFO]: area: 9705 level: 16
[2021-10-09 11:22:53,178]mapper_test.py:79:[INFO]: run case "b22_1_comb"
[2021-10-09 11:22:53,179]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:22:53,179]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:22:53,795]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   17852.  Ch =     0.  Total mem =    2.63 MB. Peak cut mem =    0.59 MB.
P:  Del =   16.00.  Ar =    9400.0.  Edge =    30592.  Cut =   146967.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7940.0.  Edge =    28478.  Cut =   138095.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7676.0.  Edge =    25712.  Cut =   142477.  T =     0.05 sec
E:  Del =   16.00.  Ar =    7468.0.  Edge =    25313.  Cut =   142477.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7335.0.  Edge =    25026.  Cut =   109768.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7278.0.  Edge =    24896.  Cut =   109768.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7196.0.  Edge =    24027.  Cut =   108898.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7173.0.  Edge =    24004.  Cut =   108898.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.01 sec
Total time =     0.37 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1848     25.78 %
Or           =        0      0.00 %
Other        =     5318     74.18 %
TOTAL        =     7169    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   10.     3.3 %
Level =    5.  COs =   13.     5.3 %
Level =    6.  COs =   63.    15.2 %
Level =    7.  COs =   49.    22.9 %
Level =    8.  COs =   31.    27.7 %
Level =    9.  COs =   24.    31.5 %
Level =   10.  COs =    8.    32.8 %
Level =   11.  COs =    9.    34.2 %
Level =   12.  COs =    9.    35.6 %
Level =   13.  COs =   26.    39.7 %
Level =   14.  COs =   55.    48.3 %
Level =   15.  COs =   82.    61.1 %
Level =   16.  COs =  248.   100.0 %
Peak memory: 38957056 bytes

[2021-10-09 11:22:53,834]mapper_test.py:160:[INFO]: area: 7167 level: 16
[2021-10-09 11:22:53,834]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:22:59,535]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig
	current map manager:
		current min nodes:18496
		current min depth:42
	current map manager:
		current min nodes:18496
		current min depth:34
	current map manager:
		current min nodes:18496
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :9641
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :18779
score:100
	Report mapping result:
		klut_size()     :10350
		klut.num_gates():9705
		max delay       :16
		max area        :9641
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2364
		LUT fanins:3	 numbers :2523
		LUT fanins:4	 numbers :4817
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.v
Peak memory: 60600320 bytes

[2021-10-09 11:22:59,535]mapper_test.py:224:[INFO]: area: 9705 level: 16
[2021-10-09 16:30:42,154]mapper_test.py:79:[INFO]: run case "b22_1_comb"
[2021-10-09 16:30:42,156]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:30:42,156]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:30:42,794]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   17852.  Ch =     0.  Total mem =    2.63 MB. Peak cut mem =    0.59 MB.
P:  Del =   16.00.  Ar =    9400.0.  Edge =    30592.  Cut =   146967.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7940.0.  Edge =    28478.  Cut =   138095.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7676.0.  Edge =    25712.  Cut =   142477.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7468.0.  Edge =    25313.  Cut =   142477.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7335.0.  Edge =    25026.  Cut =   109768.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7278.0.  Edge =    24896.  Cut =   109768.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7196.0.  Edge =    24027.  Cut =   108898.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7173.0.  Edge =    24004.  Cut =   108898.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.01 sec
Total time =     0.39 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1848     25.78 %
Or           =        0      0.00 %
Other        =     5318     74.18 %
TOTAL        =     7169    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   10.     3.3 %
Level =    5.  COs =   13.     5.3 %
Level =    6.  COs =   63.    15.2 %
Level =    7.  COs =   49.    22.9 %
Level =    8.  COs =   31.    27.7 %
Level =    9.  COs =   24.    31.5 %
Level =   10.  COs =    8.    32.8 %
Level =   11.  COs =    9.    34.2 %
Level =   12.  COs =    9.    35.6 %
Level =   13.  COs =   26.    39.7 %
Level =   14.  COs =   55.    48.3 %
Level =   15.  COs =   82.    61.1 %
Level =   16.  COs =  248.   100.0 %
Peak memory: 39911424 bytes

[2021-10-09 16:30:42,834]mapper_test.py:160:[INFO]: area: 7167 level: 16
[2021-10-09 16:30:42,834]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:30:46,830]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig
	current map manager:
		current min nodes:18496
		current min depth:42
	current map manager:
		current min nodes:18496
		current min depth:42
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :9641
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :9641
score:100
	Report mapping result:
		klut_size()     :10350
		klut.num_gates():9705
		max delay       :16
		max area        :9641
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2364
		LUT fanins:3	 numbers :2523
		LUT fanins:4	 numbers :4817
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.v
Peak memory: 38031360 bytes

[2021-10-09 16:30:46,831]mapper_test.py:224:[INFO]: area: 9705 level: 16
[2021-10-09 16:47:51,594]mapper_test.py:79:[INFO]: run case "b22_1_comb"
[2021-10-09 16:47:51,594]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:47:51,594]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:47:52,263]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   17852.  Ch =     0.  Total mem =    2.63 MB. Peak cut mem =    0.59 MB.
P:  Del =   16.00.  Ar =    9400.0.  Edge =    30592.  Cut =   146967.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7940.0.  Edge =    28478.  Cut =   138095.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7676.0.  Edge =    25712.  Cut =   142477.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7468.0.  Edge =    25313.  Cut =   142477.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7335.0.  Edge =    25026.  Cut =   109768.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7278.0.  Edge =    24896.  Cut =   109768.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7196.0.  Edge =    24027.  Cut =   108898.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7173.0.  Edge =    24004.  Cut =   108898.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.01 sec
Total time =     0.38 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1848     25.78 %
Or           =        0      0.00 %
Other        =     5318     74.18 %
TOTAL        =     7169    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   10.     3.3 %
Level =    5.  COs =   13.     5.3 %
Level =    6.  COs =   63.    15.2 %
Level =    7.  COs =   49.    22.9 %
Level =    8.  COs =   31.    27.7 %
Level =    9.  COs =   24.    31.5 %
Level =   10.  COs =    8.    32.8 %
Level =   11.  COs =    9.    34.2 %
Level =   12.  COs =    9.    35.6 %
Level =   13.  COs =   26.    39.7 %
Level =   14.  COs =   55.    48.3 %
Level =   15.  COs =   82.    61.1 %
Level =   16.  COs =  248.   100.0 %
Peak memory: 38998016 bytes

[2021-10-09 16:47:52,305]mapper_test.py:160:[INFO]: area: 7167 level: 16
[2021-10-09 16:47:52,305]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:47:56,310]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig
	current map manager:
		current min nodes:18496
		current min depth:42
	current map manager:
		current min nodes:18496
		current min depth:42
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :9641
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :9641
score:100
	Report mapping result:
		klut_size()     :10350
		klut.num_gates():9705
		max delay       :16
		max area        :9641
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2364
		LUT fanins:3	 numbers :2523
		LUT fanins:4	 numbers :4817
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.v
Peak memory: 37978112 bytes

[2021-10-09 16:47:56,311]mapper_test.py:224:[INFO]: area: 9705 level: 16
[2021-10-12 10:55:46,708]mapper_test.py:79:[INFO]: run case "b22_1_comb"
[2021-10-12 10:55:46,709]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 10:55:46,709]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 10:55:47,347]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   17852.  Ch =     0.  Total mem =    2.63 MB. Peak cut mem =    0.59 MB.
P:  Del =   16.00.  Ar =    9400.0.  Edge =    30592.  Cut =   146967.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7940.0.  Edge =    28478.  Cut =   138095.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7676.0.  Edge =    25712.  Cut =   142477.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7468.0.  Edge =    25313.  Cut =   142477.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7335.0.  Edge =    25026.  Cut =   109768.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7278.0.  Edge =    24896.  Cut =   109768.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7196.0.  Edge =    24027.  Cut =   108898.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7173.0.  Edge =    24004.  Cut =   108898.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.01 sec
Total time =     0.39 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1848     25.78 %
Or           =        0      0.00 %
Other        =     5318     74.18 %
TOTAL        =     7169    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   10.     3.3 %
Level =    5.  COs =   13.     5.3 %
Level =    6.  COs =   63.    15.2 %
Level =    7.  COs =   49.    22.9 %
Level =    8.  COs =   31.    27.7 %
Level =    9.  COs =   24.    31.5 %
Level =   10.  COs =    8.    32.8 %
Level =   11.  COs =    9.    34.2 %
Level =   12.  COs =    9.    35.6 %
Level =   13.  COs =   26.    39.7 %
Level =   14.  COs =   55.    48.3 %
Level =   15.  COs =   82.    61.1 %
Level =   16.  COs =  248.   100.0 %
Peak memory: 38989824 bytes

[2021-10-12 10:55:47,395]mapper_test.py:160:[INFO]: area: 7167 level: 16
[2021-10-12 10:55:47,395]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 10:55:59,176]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig
	current map manager:
		current min nodes:18496
		current min depth:42
	current map manager:
		current min nodes:18496
		current min depth:34
	current map manager:
		current min nodes:18496
		current min depth:34
	current map manager:
		current min nodes:18496
		current min depth:32
	current map manager:
		current min nodes:18496
		current min depth:32
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :9641
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :16936
score:100
	Report mapping result:
		klut_size()     :10350
		klut.num_gates():9705
		max delay       :16
		max area        :9641
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2364
		LUT fanins:3	 numbers :2523
		LUT fanins:4	 numbers :4817
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.v
Peak memory: 67158016 bytes

[2021-10-12 10:55:59,177]mapper_test.py:224:[INFO]: area: 9705 level: 16
[2021-10-12 11:16:58,940]mapper_test.py:79:[INFO]: run case "b22_1_comb"
[2021-10-12 11:16:58,940]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:16:58,940]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:16:59,577]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   17852.  Ch =     0.  Total mem =    2.63 MB. Peak cut mem =    0.59 MB.
P:  Del =   16.00.  Ar =    9400.0.  Edge =    30592.  Cut =   146967.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7940.0.  Edge =    28478.  Cut =   138095.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7676.0.  Edge =    25712.  Cut =   142477.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7468.0.  Edge =    25313.  Cut =   142477.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7335.0.  Edge =    25026.  Cut =   109768.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7278.0.  Edge =    24896.  Cut =   109768.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7196.0.  Edge =    24027.  Cut =   108898.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7173.0.  Edge =    24004.  Cut =   108898.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.01 sec
Total time =     0.39 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1848     25.78 %
Or           =        0      0.00 %
Other        =     5318     74.18 %
TOTAL        =     7169    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   10.     3.3 %
Level =    5.  COs =   13.     5.3 %
Level =    6.  COs =   63.    15.2 %
Level =    7.  COs =   49.    22.9 %
Level =    8.  COs =   31.    27.7 %
Level =    9.  COs =   24.    31.5 %
Level =   10.  COs =    8.    32.8 %
Level =   11.  COs =    9.    34.2 %
Level =   12.  COs =    9.    35.6 %
Level =   13.  COs =   26.    39.7 %
Level =   14.  COs =   55.    48.3 %
Level =   15.  COs =   82.    61.1 %
Level =   16.  COs =  248.   100.0 %
Peak memory: 39059456 bytes

[2021-10-12 11:16:59,618]mapper_test.py:160:[INFO]: area: 7167 level: 16
[2021-10-12 11:16:59,618]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:17:05,845]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig
	current map manager:
		current min nodes:18496
		current min depth:42
	current map manager:
		current min nodes:18496
		current min depth:34
	current map manager:
		current min nodes:18496
		current min depth:31
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :9641
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :18771
score:100
	Report mapping result:
		klut_size()     :10350
		klut.num_gates():9705
		max delay       :16
		max area        :9641
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2364
		LUT fanins:3	 numbers :2523
		LUT fanins:4	 numbers :4817
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.v
Peak memory: 48287744 bytes

[2021-10-12 11:17:05,846]mapper_test.py:224:[INFO]: area: 9705 level: 16
[2021-10-12 13:31:14,583]mapper_test.py:79:[INFO]: run case "b22_1_comb"
[2021-10-12 13:31:14,583]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:31:14,584]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:31:15,235]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   17852.  Ch =     0.  Total mem =    2.63 MB. Peak cut mem =    0.59 MB.
P:  Del =   16.00.  Ar =    9400.0.  Edge =    30592.  Cut =   146967.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7940.0.  Edge =    28478.  Cut =   138095.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7676.0.  Edge =    25712.  Cut =   142477.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7468.0.  Edge =    25313.  Cut =   142477.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7335.0.  Edge =    25026.  Cut =   109768.  T =     0.05 sec
E:  Del =   16.00.  Ar =    7278.0.  Edge =    24896.  Cut =   109768.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7196.0.  Edge =    24027.  Cut =   108898.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7173.0.  Edge =    24004.  Cut =   108898.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.01 sec
Total time =     0.40 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1848     25.78 %
Or           =        0      0.00 %
Other        =     5318     74.18 %
TOTAL        =     7169    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   10.     3.3 %
Level =    5.  COs =   13.     5.3 %
Level =    6.  COs =   63.    15.2 %
Level =    7.  COs =   49.    22.9 %
Level =    8.  COs =   31.    27.7 %
Level =    9.  COs =   24.    31.5 %
Level =   10.  COs =    8.    32.8 %
Level =   11.  COs =    9.    34.2 %
Level =   12.  COs =    9.    35.6 %
Level =   13.  COs =   26.    39.7 %
Level =   14.  COs =   55.    48.3 %
Level =   15.  COs =   82.    61.1 %
Level =   16.  COs =  248.   100.0 %
Peak memory: 39124992 bytes

[2021-10-12 13:31:15,274]mapper_test.py:160:[INFO]: area: 7167 level: 16
[2021-10-12 13:31:15,274]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:31:27,068]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig
	current map manager:
		current min nodes:18496
		current min depth:42
	current map manager:
		current min nodes:18496
		current min depth:34
	current map manager:
		current min nodes:18496
		current min depth:34
	current map manager:
		current min nodes:18496
		current min depth:32
	current map manager:
		current min nodes:18496
		current min depth:32
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :9641
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :16936
score:100
	Report mapping result:
		klut_size()     :10350
		klut.num_gates():9705
		max delay       :16
		max area        :9641
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2364
		LUT fanins:3	 numbers :2523
		LUT fanins:4	 numbers :4817
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.v
Peak memory: 67170304 bytes

[2021-10-12 13:31:27,068]mapper_test.py:224:[INFO]: area: 9705 level: 16
[2021-10-12 15:01:54,593]mapper_test.py:79:[INFO]: run case "b22_1_comb"
[2021-10-12 15:01:54,594]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:01:54,594]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:01:55,240]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   17852.  Ch =     0.  Total mem =    2.63 MB. Peak cut mem =    0.59 MB.
P:  Del =   16.00.  Ar =    9400.0.  Edge =    30592.  Cut =   146967.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7940.0.  Edge =    28478.  Cut =   138095.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7676.0.  Edge =    25712.  Cut =   142477.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7468.0.  Edge =    25313.  Cut =   142477.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7335.0.  Edge =    25026.  Cut =   109768.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7278.0.  Edge =    24896.  Cut =   109768.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7196.0.  Edge =    24027.  Cut =   108898.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7173.0.  Edge =    24004.  Cut =   108898.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.01 sec
Total time =     0.39 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1848     25.78 %
Or           =        0      0.00 %
Other        =     5318     74.18 %
TOTAL        =     7169    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   10.     3.3 %
Level =    5.  COs =   13.     5.3 %
Level =    6.  COs =   63.    15.2 %
Level =    7.  COs =   49.    22.9 %
Level =    8.  COs =   31.    27.7 %
Level =    9.  COs =   24.    31.5 %
Level =   10.  COs =    8.    32.8 %
Level =   11.  COs =    9.    34.2 %
Level =   12.  COs =    9.    35.6 %
Level =   13.  COs =   26.    39.7 %
Level =   14.  COs =   55.    48.3 %
Level =   15.  COs =   82.    61.1 %
Level =   16.  COs =  248.   100.0 %
Peak memory: 39464960 bytes

[2021-10-12 15:01:55,280]mapper_test.py:160:[INFO]: area: 7167 level: 16
[2021-10-12 15:01:55,281]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:02:07,112]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig
	current map manager:
		current min nodes:18496
		current min depth:42
	current map manager:
		current min nodes:18496
		current min depth:34
	current map manager:
		current min nodes:18496
		current min depth:34
	current map manager:
		current min nodes:18496
		current min depth:32
	current map manager:
		current min nodes:18496
		current min depth:32
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :9641
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :16936
score:100
	Report mapping result:
		klut_size()     :10350
		klut.num_gates():9705
		max delay       :16
		max area        :9641
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2364
		LUT fanins:3	 numbers :2523
		LUT fanins:4	 numbers :4817
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.v
Peak memory: 66985984 bytes

[2021-10-12 15:02:07,112]mapper_test.py:224:[INFO]: area: 9705 level: 16
[2021-10-12 18:46:43,695]mapper_test.py:79:[INFO]: run case "b22_1_comb"
[2021-10-12 18:46:43,695]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:46:43,696]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:46:44,348]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   17852.  Ch =     0.  Total mem =    2.63 MB. Peak cut mem =    0.59 MB.
P:  Del =   16.00.  Ar =    9400.0.  Edge =    30592.  Cut =   146967.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7940.0.  Edge =    28478.  Cut =   138095.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7676.0.  Edge =    25712.  Cut =   142477.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7468.0.  Edge =    25313.  Cut =   142477.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7335.0.  Edge =    25026.  Cut =   109768.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7278.0.  Edge =    24896.  Cut =   109768.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7196.0.  Edge =    24027.  Cut =   108898.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7173.0.  Edge =    24004.  Cut =   108898.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.01 sec
Total time =     0.40 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1848     25.78 %
Or           =        0      0.00 %
Other        =     5318     74.18 %
TOTAL        =     7169    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   10.     3.3 %
Level =    5.  COs =   13.     5.3 %
Level =    6.  COs =   63.    15.2 %
Level =    7.  COs =   49.    22.9 %
Level =    8.  COs =   31.    27.7 %
Level =    9.  COs =   24.    31.5 %
Level =   10.  COs =    8.    32.8 %
Level =   11.  COs =    9.    34.2 %
Level =   12.  COs =    9.    35.6 %
Level =   13.  COs =   26.    39.7 %
Level =   14.  COs =   55.    48.3 %
Level =   15.  COs =   82.    61.1 %
Level =   16.  COs =  248.   100.0 %
Peak memory: 39079936 bytes

[2021-10-12 18:46:44,389]mapper_test.py:160:[INFO]: area: 7167 level: 16
[2021-10-12 18:46:44,389]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:46:56,751]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig
	current map manager:
		current min nodes:18496
		current min depth:42
	current map manager:
		current min nodes:18496
		current min depth:34
	current map manager:
		current min nodes:18496
		current min depth:34
	current map manager:
		current min nodes:18496
		current min depth:32
	current map manager:
		current min nodes:18496
		current min depth:32
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :9641
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :17066
score:100
	Report mapping result:
		klut_size()     :10350
		klut.num_gates():9705
		max delay       :16
		max area        :9641
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2364
		LUT fanins:3	 numbers :2523
		LUT fanins:4	 numbers :4817
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.v
Peak memory: 52125696 bytes

[2021-10-12 18:46:56,752]mapper_test.py:224:[INFO]: area: 9705 level: 16
[2021-10-18 11:40:10,912]mapper_test.py:79:[INFO]: run case "b22_1_comb"
[2021-10-18 11:40:10,913]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:40:10,913]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:40:11,607]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   17852.  Ch =     0.  Total mem =    2.63 MB. Peak cut mem =    0.59 MB.
P:  Del =   16.00.  Ar =    9400.0.  Edge =    30592.  Cut =   146967.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7940.0.  Edge =    28478.  Cut =   138095.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7676.0.  Edge =    25712.  Cut =   142477.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7468.0.  Edge =    25313.  Cut =   142477.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7335.0.  Edge =    25026.  Cut =   109768.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7278.0.  Edge =    24896.  Cut =   109768.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7196.0.  Edge =    24027.  Cut =   108898.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7173.0.  Edge =    24004.  Cut =   108898.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.01 sec
Total time =     0.39 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1848     25.78 %
Or           =        0      0.00 %
Other        =     5318     74.18 %
TOTAL        =     7169    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   10.     3.3 %
Level =    5.  COs =   13.     5.3 %
Level =    6.  COs =   63.    15.2 %
Level =    7.  COs =   49.    22.9 %
Level =    8.  COs =   31.    27.7 %
Level =    9.  COs =   24.    31.5 %
Level =   10.  COs =    8.    32.8 %
Level =   11.  COs =    9.    34.2 %
Level =   12.  COs =    9.    35.6 %
Level =   13.  COs =   26.    39.7 %
Level =   14.  COs =   55.    48.3 %
Level =   15.  COs =   82.    61.1 %
Level =   16.  COs =  248.   100.0 %
Peak memory: 39104512 bytes

[2021-10-18 11:40:11,646]mapper_test.py:160:[INFO]: area: 7167 level: 16
[2021-10-18 11:40:11,646]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:40:24,080]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig
	current map manager:
		current min nodes:18496
		current min depth:42
	current map manager:
		current min nodes:18496
		current min depth:34
	current map manager:
		current min nodes:18496
		current min depth:34
	current map manager:
		current min nodes:18496
		current min depth:32
	current map manager:
		current min nodes:18496
		current min depth:32
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :9641
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :17066
score:100
	Report mapping result:
		klut_size()     :10350
		klut.num_gates():9705
		max delay       :16
		max area        :9641
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2364
		LUT fanins:3	 numbers :2523
		LUT fanins:4	 numbers :4817
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.v
Peak memory: 52285440 bytes

[2021-10-18 11:40:24,081]mapper_test.py:224:[INFO]: area: 9705 level: 16
[2021-10-18 12:03:23,413]mapper_test.py:79:[INFO]: run case "b22_1_comb"
[2021-10-18 12:03:23,413]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:03:23,413]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:03:24,056]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   17852.  Ch =     0.  Total mem =    2.63 MB. Peak cut mem =    0.59 MB.
P:  Del =   16.00.  Ar =    9400.0.  Edge =    30592.  Cut =   146967.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7940.0.  Edge =    28478.  Cut =   138095.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7676.0.  Edge =    25712.  Cut =   142477.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7468.0.  Edge =    25313.  Cut =   142477.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7335.0.  Edge =    25026.  Cut =   109768.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7278.0.  Edge =    24896.  Cut =   109768.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7196.0.  Edge =    24027.  Cut =   108898.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7173.0.  Edge =    24004.  Cut =   108898.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.01 sec
Total time =     0.39 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1848     25.78 %
Or           =        0      0.00 %
Other        =     5318     74.18 %
TOTAL        =     7169    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   10.     3.3 %
Level =    5.  COs =   13.     5.3 %
Level =    6.  COs =   63.    15.2 %
Level =    7.  COs =   49.    22.9 %
Level =    8.  COs =   31.    27.7 %
Level =    9.  COs =   24.    31.5 %
Level =   10.  COs =    8.    32.8 %
Level =   11.  COs =    9.    34.2 %
Level =   12.  COs =    9.    35.6 %
Level =   13.  COs =   26.    39.7 %
Level =   14.  COs =   55.    48.3 %
Level =   15.  COs =   82.    61.1 %
Level =   16.  COs =  248.   100.0 %
Peak memory: 39276544 bytes

[2021-10-18 12:03:24,095]mapper_test.py:160:[INFO]: area: 7167 level: 16
[2021-10-18 12:03:24,096]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:03:25,213]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig
	current map manager:
		current min nodes:18496
		current min depth:42
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :9641
score:100
	Report mapping result:
		klut_size()     :10350
		klut.num_gates():9705
		max delay       :16
		max area        :9641
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2364
		LUT fanins:3	 numbers :2523
		LUT fanins:4	 numbers :4817
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.v
Peak memory: 26873856 bytes

[2021-10-18 12:03:25,213]mapper_test.py:224:[INFO]: area: 9705 level: 16
[2021-10-19 14:11:20,655]mapper_test.py:79:[INFO]: run case "b22_1_comb"
[2021-10-19 14:11:20,655]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:11:20,656]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:11:21,296]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   17852.  Ch =     0.  Total mem =    2.63 MB. Peak cut mem =    0.59 MB.
P:  Del =   16.00.  Ar =    9400.0.  Edge =    30592.  Cut =   146967.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7940.0.  Edge =    28478.  Cut =   138095.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7676.0.  Edge =    25712.  Cut =   142477.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7468.0.  Edge =    25313.  Cut =   142477.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7335.0.  Edge =    25026.  Cut =   109768.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7278.0.  Edge =    24896.  Cut =   109768.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7196.0.  Edge =    24027.  Cut =   108898.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7173.0.  Edge =    24004.  Cut =   108898.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.01 sec
Total time =     0.39 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1848     25.78 %
Or           =        0      0.00 %
Other        =     5318     74.18 %
TOTAL        =     7169    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   10.     3.3 %
Level =    5.  COs =   13.     5.3 %
Level =    6.  COs =   63.    15.2 %
Level =    7.  COs =   49.    22.9 %
Level =    8.  COs =   31.    27.7 %
Level =    9.  COs =   24.    31.5 %
Level =   10.  COs =    8.    32.8 %
Level =   11.  COs =    9.    34.2 %
Level =   12.  COs =    9.    35.6 %
Level =   13.  COs =   26.    39.7 %
Level =   14.  COs =   55.    48.3 %
Level =   15.  COs =   82.    61.1 %
Level =   16.  COs =  248.   100.0 %
Peak memory: 38887424 bytes

[2021-10-19 14:11:21,335]mapper_test.py:160:[INFO]: area: 7167 level: 16
[2021-10-19 14:11:21,336]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:11:22,456]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig
	current map manager:
		current min nodes:18496
		current min depth:42
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :9641
score:100
	Report mapping result:
		klut_size()     :10350
		klut.num_gates():9705
		max delay       :16
		max area        :9641
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2364
		LUT fanins:3	 numbers :2523
		LUT fanins:4	 numbers :4817
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.v
Peak memory: 26931200 bytes

[2021-10-19 14:11:22,456]mapper_test.py:224:[INFO]: area: 9705 level: 16
[2021-10-22 13:31:07,074]mapper_test.py:79:[INFO]: run case "b22_1_comb"
[2021-10-22 13:31:07,075]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:31:07,075]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:31:07,713]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   17852.  Ch =     0.  Total mem =    2.63 MB. Peak cut mem =    0.59 MB.
P:  Del =   16.00.  Ar =    9400.0.  Edge =    30592.  Cut =   146967.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7940.0.  Edge =    28478.  Cut =   138095.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7676.0.  Edge =    25712.  Cut =   142477.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7468.0.  Edge =    25313.  Cut =   142477.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7335.0.  Edge =    25026.  Cut =   109768.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7278.0.  Edge =    24896.  Cut =   109768.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7196.0.  Edge =    24027.  Cut =   108898.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7173.0.  Edge =    24004.  Cut =   108898.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.01 sec
Total time =     0.38 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1848     25.78 %
Or           =        0      0.00 %
Other        =     5318     74.18 %
TOTAL        =     7169    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   10.     3.3 %
Level =    5.  COs =   13.     5.3 %
Level =    6.  COs =   63.    15.2 %
Level =    7.  COs =   49.    22.9 %
Level =    8.  COs =   31.    27.7 %
Level =    9.  COs =   24.    31.5 %
Level =   10.  COs =    8.    32.8 %
Level =   11.  COs =    9.    34.2 %
Level =   12.  COs =    9.    35.6 %
Level =   13.  COs =   26.    39.7 %
Level =   14.  COs =   55.    48.3 %
Level =   15.  COs =   82.    61.1 %
Level =   16.  COs =  248.   100.0 %
Peak memory: 39034880 bytes

[2021-10-22 13:31:07,752]mapper_test.py:160:[INFO]: area: 7167 level: 16
[2021-10-22 13:31:07,752]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:31:12,400]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig
	current map manager:
		current min nodes:18496
		current min depth:42
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :9641
score:100
	Report mapping result:
		klut_size()     :10350
		klut.num_gates():9705
		max delay       :16
		max area        :9641
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2364
		LUT fanins:3	 numbers :2523
		LUT fanins:4	 numbers :4817
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.v
Peak memory: 29814784 bytes

[2021-10-22 13:31:12,401]mapper_test.py:224:[INFO]: area: 9705 level: 16
[2021-10-22 13:52:00,161]mapper_test.py:79:[INFO]: run case "b22_1_comb"
[2021-10-22 13:52:00,161]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:52:00,162]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:52:00,793]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   17852.  Ch =     0.  Total mem =    2.63 MB. Peak cut mem =    0.59 MB.
P:  Del =   16.00.  Ar =    9400.0.  Edge =    30592.  Cut =   146967.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7940.0.  Edge =    28478.  Cut =   138095.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7676.0.  Edge =    25712.  Cut =   142477.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7468.0.  Edge =    25313.  Cut =   142477.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7335.0.  Edge =    25026.  Cut =   109768.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7278.0.  Edge =    24896.  Cut =   109768.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7196.0.  Edge =    24027.  Cut =   108898.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7173.0.  Edge =    24004.  Cut =   108898.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.01 sec
Total time =     0.39 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1848     25.78 %
Or           =        0      0.00 %
Other        =     5318     74.18 %
TOTAL        =     7169    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   10.     3.3 %
Level =    5.  COs =   13.     5.3 %
Level =    6.  COs =   63.    15.2 %
Level =    7.  COs =   49.    22.9 %
Level =    8.  COs =   31.    27.7 %
Level =    9.  COs =   24.    31.5 %
Level =   10.  COs =    8.    32.8 %
Level =   11.  COs =    9.    34.2 %
Level =   12.  COs =    9.    35.6 %
Level =   13.  COs =   26.    39.7 %
Level =   14.  COs =   55.    48.3 %
Level =   15.  COs =   82.    61.1 %
Level =   16.  COs =  248.   100.0 %
Peak memory: 39071744 bytes

[2021-10-22 13:52:00,834]mapper_test.py:160:[INFO]: area: 7167 level: 16
[2021-10-22 13:52:00,835]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:52:05,522]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig
	current map manager:
		current min nodes:18496
		current min depth:42
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :9641
score:100
	Report mapping result:
		klut_size()     :10350
		klut.num_gates():9705
		max delay       :16
		max area        :9641
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2364
		LUT fanins:3	 numbers :2523
		LUT fanins:4	 numbers :4817
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.v
Peak memory: 29736960 bytes

[2021-10-22 13:52:05,522]mapper_test.py:224:[INFO]: area: 9705 level: 16
[2021-10-22 14:01:41,581]mapper_test.py:79:[INFO]: run case "b22_1_comb"
[2021-10-22 14:01:41,582]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:01:41,582]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:01:42,224]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   17852.  Ch =     0.  Total mem =    2.63 MB. Peak cut mem =    0.59 MB.
P:  Del =   16.00.  Ar =    9400.0.  Edge =    30592.  Cut =   146967.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7940.0.  Edge =    28478.  Cut =   138095.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7676.0.  Edge =    25712.  Cut =   142477.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7468.0.  Edge =    25313.  Cut =   142477.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7335.0.  Edge =    25026.  Cut =   109768.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7278.0.  Edge =    24896.  Cut =   109768.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7196.0.  Edge =    24027.  Cut =   108898.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7173.0.  Edge =    24004.  Cut =   108898.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.01 sec
Total time =     0.39 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1848     25.78 %
Or           =        0      0.00 %
Other        =     5318     74.18 %
TOTAL        =     7169    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   10.     3.3 %
Level =    5.  COs =   13.     5.3 %
Level =    6.  COs =   63.    15.2 %
Level =    7.  COs =   49.    22.9 %
Level =    8.  COs =   31.    27.7 %
Level =    9.  COs =   24.    31.5 %
Level =   10.  COs =    8.    32.8 %
Level =   11.  COs =    9.    34.2 %
Level =   12.  COs =    9.    35.6 %
Level =   13.  COs =   26.    39.7 %
Level =   14.  COs =   55.    48.3 %
Level =   15.  COs =   82.    61.1 %
Level =   16.  COs =  248.   100.0 %
Peak memory: 39030784 bytes

[2021-10-22 14:01:42,261]mapper_test.py:160:[INFO]: area: 7167 level: 16
[2021-10-22 14:01:42,262]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:01:43,367]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig
	current map manager:
		current min nodes:18496
		current min depth:42
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :9641
score:100
	Report mapping result:
		klut_size()     :10350
		klut.num_gates():9705
		max delay       :16
		max area        :9641
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2364
		LUT fanins:3	 numbers :2523
		LUT fanins:4	 numbers :4817
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.v
Peak memory: 27037696 bytes

[2021-10-22 14:01:43,368]mapper_test.py:224:[INFO]: area: 9705 level: 16
[2021-10-22 14:05:02,315]mapper_test.py:79:[INFO]: run case "b22_1_comb"
[2021-10-22 14:05:02,315]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:05:02,315]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:05:03,004]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   17852.  Ch =     0.  Total mem =    2.63 MB. Peak cut mem =    0.59 MB.
P:  Del =   16.00.  Ar =    9400.0.  Edge =    30592.  Cut =   146967.  T =     0.07 sec
P:  Del =   16.00.  Ar =    7940.0.  Edge =    28478.  Cut =   138095.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7676.0.  Edge =    25712.  Cut =   142477.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7468.0.  Edge =    25313.  Cut =   142477.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7335.0.  Edge =    25026.  Cut =   109768.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7278.0.  Edge =    24896.  Cut =   109768.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7196.0.  Edge =    24027.  Cut =   108898.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7173.0.  Edge =    24004.  Cut =   108898.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.01 sec
Total time =     0.40 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1848     25.78 %
Or           =        0      0.00 %
Other        =     5318     74.18 %
TOTAL        =     7169    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   10.     3.3 %
Level =    5.  COs =   13.     5.3 %
Level =    6.  COs =   63.    15.2 %
Level =    7.  COs =   49.    22.9 %
Level =    8.  COs =   31.    27.7 %
Level =    9.  COs =   24.    31.5 %
Level =   10.  COs =    8.    32.8 %
Level =   11.  COs =    9.    34.2 %
Level =   12.  COs =    9.    35.6 %
Level =   13.  COs =   26.    39.7 %
Level =   14.  COs =   55.    48.3 %
Level =   15.  COs =   82.    61.1 %
Level =   16.  COs =  248.   100.0 %
Peak memory: 39591936 bytes

[2021-10-22 14:05:03,043]mapper_test.py:160:[INFO]: area: 7167 level: 16
[2021-10-22 14:05:03,044]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:05:04,157]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig
	current map manager:
		current min nodes:18496
		current min depth:42
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :9641
score:100
	Report mapping result:
		klut_size()     :10350
		klut.num_gates():9705
		max delay       :16
		max area        :9641
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2364
		LUT fanins:3	 numbers :2523
		LUT fanins:4	 numbers :4817
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.v
Peak memory: 26877952 bytes

[2021-10-22 14:05:04,158]mapper_test.py:224:[INFO]: area: 9705 level: 16
[2021-10-23 13:29:57,343]mapper_test.py:79:[INFO]: run case "b22_1_comb"
[2021-10-23 13:29:57,344]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:29:57,344]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:29:57,984]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   17852.  Ch =     0.  Total mem =    2.63 MB. Peak cut mem =    0.59 MB.
P:  Del =   16.00.  Ar =    9400.0.  Edge =    30592.  Cut =   146967.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7940.0.  Edge =    28478.  Cut =   138095.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7676.0.  Edge =    25712.  Cut =   142477.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7468.0.  Edge =    25313.  Cut =   142477.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7335.0.  Edge =    25026.  Cut =   109768.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7278.0.  Edge =    24896.  Cut =   109768.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7196.0.  Edge =    24027.  Cut =   108898.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7173.0.  Edge =    24004.  Cut =   108898.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.01 sec
Total time =     0.39 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1848     25.78 %
Or           =        0      0.00 %
Other        =     5318     74.18 %
TOTAL        =     7169    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   10.     3.3 %
Level =    5.  COs =   13.     5.3 %
Level =    6.  COs =   63.    15.2 %
Level =    7.  COs =   49.    22.9 %
Level =    8.  COs =   31.    27.7 %
Level =    9.  COs =   24.    31.5 %
Level =   10.  COs =    8.    32.8 %
Level =   11.  COs =    9.    34.2 %
Level =   12.  COs =    9.    35.6 %
Level =   13.  COs =   26.    39.7 %
Level =   14.  COs =   55.    48.3 %
Level =   15.  COs =   82.    61.1 %
Level =   16.  COs =  248.   100.0 %
Peak memory: 39112704 bytes

[2021-10-23 13:29:58,024]mapper_test.py:160:[INFO]: area: 7167 level: 16
[2021-10-23 13:29:58,024]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:30:09,536]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig
	current map manager:
		current min nodes:18496
		current min depth:42
	current map manager:
		current min nodes:18496
		current min depth:34
	current map manager:
		current min nodes:18496
		current min depth:34
	current map manager:
		current min nodes:18496
		current min depth:32
	current map manager:
		current min nodes:18496
		current min depth:32
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :15621
score:100
	Report mapping result:
		klut_size()     :16211
		klut.num_gates():15566
		max delay       :15
		max area        :15621
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :4151
		LUT fanins:3	 numbers :4626
		LUT fanins:4	 numbers :6788
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.v
Peak memory: 51994624 bytes

[2021-10-23 13:30:09,536]mapper_test.py:224:[INFO]: area: 15566 level: 15
[2021-10-24 17:41:25,987]mapper_test.py:79:[INFO]: run case "b22_1_comb"
[2021-10-24 17:41:25,987]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:41:25,987]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:41:26,680]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   17852.  Ch =     0.  Total mem =    2.63 MB. Peak cut mem =    0.59 MB.
P:  Del =   16.00.  Ar =    9400.0.  Edge =    30592.  Cut =   146967.  T =     0.07 sec
P:  Del =   16.00.  Ar =    7940.0.  Edge =    28478.  Cut =   138095.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7676.0.  Edge =    25712.  Cut =   142477.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7468.0.  Edge =    25313.  Cut =   142477.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7335.0.  Edge =    25026.  Cut =   109768.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7278.0.  Edge =    24896.  Cut =   109768.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7196.0.  Edge =    24027.  Cut =   108898.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7173.0.  Edge =    24004.  Cut =   108898.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.01 sec
Total time =     0.40 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1848     25.78 %
Or           =        0      0.00 %
Other        =     5318     74.18 %
TOTAL        =     7169    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   10.     3.3 %
Level =    5.  COs =   13.     5.3 %
Level =    6.  COs =   63.    15.2 %
Level =    7.  COs =   49.    22.9 %
Level =    8.  COs =   31.    27.7 %
Level =    9.  COs =   24.    31.5 %
Level =   10.  COs =    8.    32.8 %
Level =   11.  COs =    9.    34.2 %
Level =   12.  COs =    9.    35.6 %
Level =   13.  COs =   26.    39.7 %
Level =   14.  COs =   55.    48.3 %
Level =   15.  COs =   82.    61.1 %
Level =   16.  COs =  248.   100.0 %
Peak memory: 39141376 bytes

[2021-10-24 17:41:26,717]mapper_test.py:160:[INFO]: area: 7167 level: 16
[2021-10-24 17:41:26,717]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:41:38,727]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig
	current map manager:
		current min nodes:18496
		current min depth:42
	current map manager:
		current min nodes:18496
		current min depth:34
	current map manager:
		current min nodes:18496
		current min depth:34
	current map manager:
		current min nodes:18496
		current min depth:32
	current map manager:
		current min nodes:18496
		current min depth:32
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :9641
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:15
area :15621
score:100
	Report mapping result:
		klut_size()     :10350
		klut.num_gates():9705
		max delay       :16
		max area        :9641
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2364
		LUT fanins:3	 numbers :2523
		LUT fanins:4	 numbers :4817
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.v
Peak memory: 51871744 bytes

[2021-10-24 17:41:38,728]mapper_test.py:224:[INFO]: area: 9705 level: 16
[2021-10-24 18:01:53,514]mapper_test.py:79:[INFO]: run case "b22_1_comb"
[2021-10-24 18:01:53,515]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:01:53,515]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:01:54,210]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   17852.  Ch =     0.  Total mem =    2.63 MB. Peak cut mem =    0.59 MB.
P:  Del =   16.00.  Ar =    9400.0.  Edge =    30592.  Cut =   146967.  T =     0.07 sec
P:  Del =   16.00.  Ar =    7940.0.  Edge =    28478.  Cut =   138095.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7676.0.  Edge =    25712.  Cut =   142477.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7468.0.  Edge =    25313.  Cut =   142477.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7335.0.  Edge =    25026.  Cut =   109768.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7278.0.  Edge =    24896.  Cut =   109768.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7196.0.  Edge =    24027.  Cut =   108898.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7173.0.  Edge =    24004.  Cut =   108898.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.01 sec
Total time =     0.40 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1848     25.78 %
Or           =        0      0.00 %
Other        =     5318     74.18 %
TOTAL        =     7169    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   10.     3.3 %
Level =    5.  COs =   13.     5.3 %
Level =    6.  COs =   63.    15.2 %
Level =    7.  COs =   49.    22.9 %
Level =    8.  COs =   31.    27.7 %
Level =    9.  COs =   24.    31.5 %
Level =   10.  COs =    8.    32.8 %
Level =   11.  COs =    9.    34.2 %
Level =   12.  COs =    9.    35.6 %
Level =   13.  COs =   26.    39.7 %
Level =   14.  COs =   55.    48.3 %
Level =   15.  COs =   82.    61.1 %
Level =   16.  COs =  248.   100.0 %
Peak memory: 38998016 bytes

[2021-10-24 18:01:54,249]mapper_test.py:160:[INFO]: area: 7167 level: 16
[2021-10-24 18:01:54,250]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:02:06,406]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig
	current map manager:
		current min nodes:18496
		current min depth:42
	current map manager:
		current min nodes:18496
		current min depth:34
	current map manager:
		current min nodes:18496
		current min depth:34
	current map manager:
		current min nodes:18496
		current min depth:32
	current map manager:
		current min nodes:18496
		current min depth:32
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :9641
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:14
area :17066
score:100
	Report mapping result:
		klut_size()     :10350
		klut.num_gates():9705
		max delay       :16
		max area        :9641
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2364
		LUT fanins:3	 numbers :2523
		LUT fanins:4	 numbers :4817
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.v
Peak memory: 51970048 bytes

[2021-10-24 18:02:06,406]mapper_test.py:224:[INFO]: area: 9705 level: 16
[2021-10-26 10:25:01,475]mapper_test.py:79:[INFO]: run case "b22_1_comb"
[2021-10-26 10:25:01,476]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:25:01,476]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:25:02,121]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   17852.  Ch =     0.  Total mem =    2.63 MB. Peak cut mem =    0.59 MB.
P:  Del =   16.00.  Ar =    9400.0.  Edge =    30592.  Cut =   146967.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7940.0.  Edge =    28478.  Cut =   138095.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7676.0.  Edge =    25712.  Cut =   142477.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7468.0.  Edge =    25313.  Cut =   142477.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7335.0.  Edge =    25026.  Cut =   109768.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7278.0.  Edge =    24896.  Cut =   109768.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7196.0.  Edge =    24027.  Cut =   108898.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7173.0.  Edge =    24004.  Cut =   108898.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.01 sec
Total time =     0.39 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1848     25.78 %
Or           =        0      0.00 %
Other        =     5318     74.18 %
TOTAL        =     7169    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   10.     3.3 %
Level =    5.  COs =   13.     5.3 %
Level =    6.  COs =   63.    15.2 %
Level =    7.  COs =   49.    22.9 %
Level =    8.  COs =   31.    27.7 %
Level =    9.  COs =   24.    31.5 %
Level =   10.  COs =    8.    32.8 %
Level =   11.  COs =    9.    34.2 %
Level =   12.  COs =    9.    35.6 %
Level =   13.  COs =   26.    39.7 %
Level =   14.  COs =   55.    48.3 %
Level =   15.  COs =   82.    61.1 %
Level =   16.  COs =  248.   100.0 %
Peak memory: 39014400 bytes

[2021-10-26 10:25:02,162]mapper_test.py:160:[INFO]: area: 7167 level: 16
[2021-10-26 10:25:02,163]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:25:03,691]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig
	current map manager:
		current min nodes:18496
		current min depth:42
	Report mapping result:
		klut_size()     :10360
		klut.num_gates():9715
		max delay       :16
		max area        :9641
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :380
		LUT fanins:3	 numbers :3532
		LUT fanins:4	 numbers :5802
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.v
Peak memory: 26861568 bytes

[2021-10-26 10:25:03,691]mapper_test.py:224:[INFO]: area: 9715 level: 16
[2021-10-26 10:59:37,927]mapper_test.py:79:[INFO]: run case "b22_1_comb"
[2021-10-26 10:59:37,927]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:59:37,927]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:59:38,620]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   17852.  Ch =     0.  Total mem =    2.63 MB. Peak cut mem =    0.59 MB.
P:  Del =   16.00.  Ar =    9400.0.  Edge =    30592.  Cut =   146967.  T =     0.07 sec
P:  Del =   16.00.  Ar =    7940.0.  Edge =    28478.  Cut =   138095.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7676.0.  Edge =    25712.  Cut =   142477.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7468.0.  Edge =    25313.  Cut =   142477.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7335.0.  Edge =    25026.  Cut =   109768.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7278.0.  Edge =    24896.  Cut =   109768.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7196.0.  Edge =    24027.  Cut =   108898.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7173.0.  Edge =    24004.  Cut =   108898.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.01 sec
Total time =     0.40 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1848     25.78 %
Or           =        0      0.00 %
Other        =     5318     74.18 %
TOTAL        =     7169    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   10.     3.3 %
Level =    5.  COs =   13.     5.3 %
Level =    6.  COs =   63.    15.2 %
Level =    7.  COs =   49.    22.9 %
Level =    8.  COs =   31.    27.7 %
Level =    9.  COs =   24.    31.5 %
Level =   10.  COs =    8.    32.8 %
Level =   11.  COs =    9.    34.2 %
Level =   12.  COs =    9.    35.6 %
Level =   13.  COs =   26.    39.7 %
Level =   14.  COs =   55.    48.3 %
Level =   15.  COs =   82.    61.1 %
Level =   16.  COs =  248.   100.0 %
Peak memory: 38883328 bytes

[2021-10-26 10:59:38,659]mapper_test.py:160:[INFO]: area: 7167 level: 16
[2021-10-26 10:59:38,659]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:59:52,215]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig
	Report mapping result:
		klut_size()     :10360
		klut.num_gates():9715
		max delay       :16
		max area        :9641
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :380
		LUT fanins:3	 numbers :3532
		LUT fanins:4	 numbers :5802
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.v
Peak memory: 51597312 bytes

[2021-10-26 10:59:52,215]mapper_test.py:224:[INFO]: area: 9715 level: 16
[2021-10-26 11:20:45,409]mapper_test.py:79:[INFO]: run case "b22_1_comb"
[2021-10-26 11:20:45,410]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:20:45,410]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:20:46,066]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   17852.  Ch =     0.  Total mem =    2.63 MB. Peak cut mem =    0.59 MB.
P:  Del =   16.00.  Ar =    9400.0.  Edge =    30592.  Cut =   146967.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7940.0.  Edge =    28478.  Cut =   138095.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7676.0.  Edge =    25712.  Cut =   142477.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7468.0.  Edge =    25313.  Cut =   142477.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7335.0.  Edge =    25026.  Cut =   109768.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7278.0.  Edge =    24896.  Cut =   109768.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7196.0.  Edge =    24027.  Cut =   108898.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7173.0.  Edge =    24004.  Cut =   108898.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.01 sec
Total time =     0.39 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1848     25.78 %
Or           =        0      0.00 %
Other        =     5318     74.18 %
TOTAL        =     7169    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   10.     3.3 %
Level =    5.  COs =   13.     5.3 %
Level =    6.  COs =   63.    15.2 %
Level =    7.  COs =   49.    22.9 %
Level =    8.  COs =   31.    27.7 %
Level =    9.  COs =   24.    31.5 %
Level =   10.  COs =    8.    32.8 %
Level =   11.  COs =    9.    34.2 %
Level =   12.  COs =    9.    35.6 %
Level =   13.  COs =   26.    39.7 %
Level =   14.  COs =   55.    48.3 %
Level =   15.  COs =   82.    61.1 %
Level =   16.  COs =  248.   100.0 %
Peak memory: 39133184 bytes

[2021-10-26 11:20:46,107]mapper_test.py:160:[INFO]: area: 7167 level: 16
[2021-10-26 11:20:46,107]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:20:58,148]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig
	Report mapping result:
		klut_size()     :15726
		klut.num_gates():15081
		max delay       :15
		max area        :15621
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :645
		LUT fanins:3	 numbers :6255
		LUT fanins:4	 numbers :8180
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.v
Peak memory: 51761152 bytes

[2021-10-26 11:20:58,148]mapper_test.py:224:[INFO]: area: 15081 level: 15
[2021-10-26 12:18:50,860]mapper_test.py:79:[INFO]: run case "b22_1_comb"
[2021-10-26 12:18:50,860]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:18:50,860]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:18:51,493]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   17852.  Ch =     0.  Total mem =    2.63 MB. Peak cut mem =    0.59 MB.
P:  Del =   16.00.  Ar =    9400.0.  Edge =    30592.  Cut =   146967.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7940.0.  Edge =    28478.  Cut =   138095.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7676.0.  Edge =    25712.  Cut =   142477.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7468.0.  Edge =    25313.  Cut =   142477.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7335.0.  Edge =    25026.  Cut =   109768.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7278.0.  Edge =    24896.  Cut =   109768.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7196.0.  Edge =    24027.  Cut =   108898.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7173.0.  Edge =    24004.  Cut =   108898.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.01 sec
Total time =     0.38 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1848     25.78 %
Or           =        0      0.00 %
Other        =     5318     74.18 %
TOTAL        =     7169    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   10.     3.3 %
Level =    5.  COs =   13.     5.3 %
Level =    6.  COs =   63.    15.2 %
Level =    7.  COs =   49.    22.9 %
Level =    8.  COs =   31.    27.7 %
Level =    9.  COs =   24.    31.5 %
Level =   10.  COs =    8.    32.8 %
Level =   11.  COs =    9.    34.2 %
Level =   12.  COs =    9.    35.6 %
Level =   13.  COs =   26.    39.7 %
Level =   14.  COs =   55.    48.3 %
Level =   15.  COs =   82.    61.1 %
Level =   16.  COs =  248.   100.0 %
Peak memory: 38969344 bytes

[2021-10-26 12:18:51,533]mapper_test.py:160:[INFO]: area: 7167 level: 16
[2021-10-26 12:18:51,533]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:19:03,420]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig
	Report mapping result:
		klut_size()     :10350
		klut.num_gates():9705
		max delay       :16
		max area        :9641
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2364
		LUT fanins:3	 numbers :2523
		LUT fanins:4	 numbers :4817
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.v
Peak memory: 51752960 bytes

[2021-10-26 12:19:03,421]mapper_test.py:224:[INFO]: area: 9705 level: 16
[2021-10-26 14:12:34,646]mapper_test.py:79:[INFO]: run case "b22_1_comb"
[2021-10-26 14:12:34,647]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:12:34,647]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:12:35,286]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   17852.  Ch =     0.  Total mem =    2.63 MB. Peak cut mem =    0.59 MB.
P:  Del =   16.00.  Ar =    9400.0.  Edge =    30592.  Cut =   146967.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7940.0.  Edge =    28478.  Cut =   138095.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7676.0.  Edge =    25712.  Cut =   142477.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7468.0.  Edge =    25313.  Cut =   142477.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7335.0.  Edge =    25026.  Cut =   109768.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7278.0.  Edge =    24896.  Cut =   109768.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7196.0.  Edge =    24027.  Cut =   108898.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7173.0.  Edge =    24004.  Cut =   108898.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.01 sec
Total time =     0.39 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1848     25.78 %
Or           =        0      0.00 %
Other        =     5318     74.18 %
TOTAL        =     7169    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   10.     3.3 %
Level =    5.  COs =   13.     5.3 %
Level =    6.  COs =   63.    15.2 %
Level =    7.  COs =   49.    22.9 %
Level =    8.  COs =   31.    27.7 %
Level =    9.  COs =   24.    31.5 %
Level =   10.  COs =    8.    32.8 %
Level =   11.  COs =    9.    34.2 %
Level =   12.  COs =    9.    35.6 %
Level =   13.  COs =   26.    39.7 %
Level =   14.  COs =   55.    48.3 %
Level =   15.  COs =   82.    61.1 %
Level =   16.  COs =  248.   100.0 %
Peak memory: 38813696 bytes

[2021-10-26 14:12:35,327]mapper_test.py:160:[INFO]: area: 7167 level: 16
[2021-10-26 14:12:35,328]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:12:36,537]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig
	Report mapping result:
		klut_size()     :10360
		klut.num_gates():9715
		max delay       :16
		max area        :9641
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :380
		LUT fanins:3	 numbers :3532
		LUT fanins:4	 numbers :5802
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.v
Peak memory: 26689536 bytes

[2021-10-26 14:12:36,538]mapper_test.py:224:[INFO]: area: 9715 level: 16
[2021-10-29 16:09:39,489]mapper_test.py:79:[INFO]: run case "b22_1_comb"
[2021-10-29 16:09:39,489]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:09:39,490]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:09:40,127]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   17852.  Ch =     0.  Total mem =    2.63 MB. Peak cut mem =    0.59 MB.
P:  Del =   16.00.  Ar =    9400.0.  Edge =    30592.  Cut =   146967.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7940.0.  Edge =    28478.  Cut =   138095.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7676.0.  Edge =    25712.  Cut =   142477.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7468.0.  Edge =    25313.  Cut =   142477.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7335.0.  Edge =    25026.  Cut =   109768.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7278.0.  Edge =    24896.  Cut =   109768.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7196.0.  Edge =    24027.  Cut =   108898.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7173.0.  Edge =    24004.  Cut =   108898.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.01 sec
Total time =     0.39 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1848     25.78 %
Or           =        0      0.00 %
Other        =     5318     74.18 %
TOTAL        =     7169    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   10.     3.3 %
Level =    5.  COs =   13.     5.3 %
Level =    6.  COs =   63.    15.2 %
Level =    7.  COs =   49.    22.9 %
Level =    8.  COs =   31.    27.7 %
Level =    9.  COs =   24.    31.5 %
Level =   10.  COs =    8.    32.8 %
Level =   11.  COs =    9.    34.2 %
Level =   12.  COs =    9.    35.6 %
Level =   13.  COs =   26.    39.7 %
Level =   14.  COs =   55.    48.3 %
Level =   15.  COs =   82.    61.1 %
Level =   16.  COs =  248.   100.0 %
Peak memory: 39694336 bytes

[2021-10-29 16:09:40,167]mapper_test.py:160:[INFO]: area: 7167 level: 16
[2021-10-29 16:09:40,167]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:09:41,406]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig
	Report mapping result:
		klut_size()     :13965
		klut.num_gates():13320
		max delay       :16
		max area        :13249
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :541
		LUT fanins:3	 numbers :4778
		LUT fanins:4	 numbers :8000
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.v
Peak memory: 27058176 bytes

[2021-10-29 16:09:41,406]mapper_test.py:224:[INFO]: area: 13320 level: 16
[2021-11-03 09:51:07,713]mapper_test.py:79:[INFO]: run case "b22_1_comb"
[2021-11-03 09:51:07,713]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:51:07,714]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:51:08,365]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   17852.  Ch =     0.  Total mem =    2.63 MB. Peak cut mem =    0.59 MB.
P:  Del =   16.00.  Ar =    9400.0.  Edge =    30592.  Cut =   146967.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7940.0.  Edge =    28478.  Cut =   138095.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7676.0.  Edge =    25712.  Cut =   142477.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7468.0.  Edge =    25313.  Cut =   142477.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7335.0.  Edge =    25026.  Cut =   109768.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7278.0.  Edge =    24896.  Cut =   109768.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7196.0.  Edge =    24027.  Cut =   108898.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7173.0.  Edge =    24004.  Cut =   108898.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.01 sec
Total time =     0.39 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1848     25.78 %
Or           =        0      0.00 %
Other        =     5318     74.18 %
TOTAL        =     7169    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   10.     3.3 %
Level =    5.  COs =   13.     5.3 %
Level =    6.  COs =   63.    15.2 %
Level =    7.  COs =   49.    22.9 %
Level =    8.  COs =   31.    27.7 %
Level =    9.  COs =   24.    31.5 %
Level =   10.  COs =    8.    32.8 %
Level =   11.  COs =    9.    34.2 %
Level =   12.  COs =    9.    35.6 %
Level =   13.  COs =   26.    39.7 %
Level =   14.  COs =   55.    48.3 %
Level =   15.  COs =   82.    61.1 %
Level =   16.  COs =  248.   100.0 %
Peak memory: 38842368 bytes

[2021-11-03 09:51:08,406]mapper_test.py:160:[INFO]: area: 7167 level: 16
[2021-11-03 09:51:08,407]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:51:10,814]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig
	Report mapping result:
		klut_size()     :13965
		klut.num_gates():13320
		max delay       :16
		max area        :9641
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :541
		LUT fanins:3	 numbers :4778
		LUT fanins:4	 numbers :8000
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig_output.v
	Peak memory: 30375936 bytes

[2021-11-03 09:51:10,815]mapper_test.py:226:[INFO]: area: 13320 level: 16
[2021-11-03 10:03:15,010]mapper_test.py:79:[INFO]: run case "b22_1_comb"
[2021-11-03 10:03:15,010]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:03:15,010]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:03:15,662]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   17852.  Ch =     0.  Total mem =    2.63 MB. Peak cut mem =    0.59 MB.
P:  Del =   16.00.  Ar =    9400.0.  Edge =    30592.  Cut =   146967.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7940.0.  Edge =    28478.  Cut =   138095.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7676.0.  Edge =    25712.  Cut =   142477.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7468.0.  Edge =    25313.  Cut =   142477.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7335.0.  Edge =    25026.  Cut =   109768.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7278.0.  Edge =    24896.  Cut =   109768.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7196.0.  Edge =    24027.  Cut =   108898.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7173.0.  Edge =    24004.  Cut =   108898.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.01 sec
Total time =     0.40 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1848     25.78 %
Or           =        0      0.00 %
Other        =     5318     74.18 %
TOTAL        =     7169    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   10.     3.3 %
Level =    5.  COs =   13.     5.3 %
Level =    6.  COs =   63.    15.2 %
Level =    7.  COs =   49.    22.9 %
Level =    8.  COs =   31.    27.7 %
Level =    9.  COs =   24.    31.5 %
Level =   10.  COs =    8.    32.8 %
Level =   11.  COs =    9.    34.2 %
Level =   12.  COs =    9.    35.6 %
Level =   13.  COs =   26.    39.7 %
Level =   14.  COs =   55.    48.3 %
Level =   15.  COs =   82.    61.1 %
Level =   16.  COs =  248.   100.0 %
Peak memory: 38801408 bytes

[2021-11-03 10:03:15,701]mapper_test.py:160:[INFO]: area: 7167 level: 16
[2021-11-03 10:03:15,701]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:03:18,372]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig
	Report mapping result:
		klut_size()     :14059
		klut.num_gates():13414
		max delay       :16
		max area        :9639
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :525
		LUT fanins:3	 numbers :2874
		LUT fanins:4	 numbers :10014
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig_output.v
	Peak memory: 30412800 bytes

[2021-11-03 10:03:18,373]mapper_test.py:226:[INFO]: area: 13414 level: 16
[2021-11-03 13:43:14,253]mapper_test.py:79:[INFO]: run case "b22_1_comb"
[2021-11-03 13:43:14,254]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:43:14,254]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:43:14,899]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   17852.  Ch =     0.  Total mem =    2.63 MB. Peak cut mem =    0.59 MB.
P:  Del =   16.00.  Ar =    9400.0.  Edge =    30592.  Cut =   146967.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7940.0.  Edge =    28478.  Cut =   138095.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7676.0.  Edge =    25712.  Cut =   142477.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7468.0.  Edge =    25313.  Cut =   142477.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7335.0.  Edge =    25026.  Cut =   109768.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7278.0.  Edge =    24896.  Cut =   109768.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7196.0.  Edge =    24027.  Cut =   108898.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7173.0.  Edge =    24004.  Cut =   108898.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.01 sec
Total time =     0.39 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1848     25.78 %
Or           =        0      0.00 %
Other        =     5318     74.18 %
TOTAL        =     7169    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   10.     3.3 %
Level =    5.  COs =   13.     5.3 %
Level =    6.  COs =   63.    15.2 %
Level =    7.  COs =   49.    22.9 %
Level =    8.  COs =   31.    27.7 %
Level =    9.  COs =   24.    31.5 %
Level =   10.  COs =    8.    32.8 %
Level =   11.  COs =    9.    34.2 %
Level =   12.  COs =    9.    35.6 %
Level =   13.  COs =   26.    39.7 %
Level =   14.  COs =   55.    48.3 %
Level =   15.  COs =   82.    61.1 %
Level =   16.  COs =  248.   100.0 %
Peak memory: 38932480 bytes

[2021-11-03 13:43:14,939]mapper_test.py:160:[INFO]: area: 7167 level: 16
[2021-11-03 13:43:14,939]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:43:17,645]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig
	Report mapping result:
		klut_size()     :14059
		klut.num_gates():13414
		max delay       :16
		max area        :9639
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :525
		LUT fanins:3	 numbers :2874
		LUT fanins:4	 numbers :10014
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig_output.v
	Peak memory: 30515200 bytes

[2021-11-03 13:43:17,646]mapper_test.py:226:[INFO]: area: 13414 level: 16
[2021-11-03 13:49:30,248]mapper_test.py:79:[INFO]: run case "b22_1_comb"
[2021-11-03 13:49:30,249]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:49:30,249]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:49:30,901]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   17852.  Ch =     0.  Total mem =    2.63 MB. Peak cut mem =    0.59 MB.
P:  Del =   16.00.  Ar =    9400.0.  Edge =    30592.  Cut =   146967.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7940.0.  Edge =    28478.  Cut =   138095.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7676.0.  Edge =    25712.  Cut =   142477.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7468.0.  Edge =    25313.  Cut =   142477.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7335.0.  Edge =    25026.  Cut =   109768.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7278.0.  Edge =    24896.  Cut =   109768.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7196.0.  Edge =    24027.  Cut =   108898.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7173.0.  Edge =    24004.  Cut =   108898.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.01 sec
Total time =     0.39 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1848     25.78 %
Or           =        0      0.00 %
Other        =     5318     74.18 %
TOTAL        =     7169    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   10.     3.3 %
Level =    5.  COs =   13.     5.3 %
Level =    6.  COs =   63.    15.2 %
Level =    7.  COs =   49.    22.9 %
Level =    8.  COs =   31.    27.7 %
Level =    9.  COs =   24.    31.5 %
Level =   10.  COs =    8.    32.8 %
Level =   11.  COs =    9.    34.2 %
Level =   12.  COs =    9.    35.6 %
Level =   13.  COs =   26.    39.7 %
Level =   14.  COs =   55.    48.3 %
Level =   15.  COs =   82.    61.1 %
Level =   16.  COs =  248.   100.0 %
Peak memory: 38920192 bytes

[2021-11-03 13:49:30,943]mapper_test.py:160:[INFO]: area: 7167 level: 16
[2021-11-03 13:49:30,944]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:49:33,603]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig
	Report mapping result:
		klut_size()     :14059
		klut.num_gates():13414
		max delay       :16
		max area        :9639
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :525
		LUT fanins:3	 numbers :2874
		LUT fanins:4	 numbers :10014
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig_output.v
	Peak memory: 30519296 bytes

[2021-11-03 13:49:33,604]mapper_test.py:226:[INFO]: area: 13414 level: 16
[2021-11-04 15:56:22,823]mapper_test.py:79:[INFO]: run case "b22_1_comb"
[2021-11-04 15:56:22,824]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:56:22,824]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:56:23,491]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   17852.  Ch =     0.  Total mem =    2.63 MB. Peak cut mem =    0.59 MB.
P:  Del =   16.00.  Ar =    9400.0.  Edge =    30592.  Cut =   146967.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7940.0.  Edge =    28478.  Cut =   138095.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7676.0.  Edge =    25712.  Cut =   142477.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7468.0.  Edge =    25313.  Cut =   142477.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7335.0.  Edge =    25026.  Cut =   109768.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7278.0.  Edge =    24896.  Cut =   109768.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7196.0.  Edge =    24027.  Cut =   108898.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7173.0.  Edge =    24004.  Cut =   108898.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.01 sec
Total time =     0.40 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1848     25.78 %
Or           =        0      0.00 %
Other        =     5318     74.18 %
TOTAL        =     7169    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   10.     3.3 %
Level =    5.  COs =   13.     5.3 %
Level =    6.  COs =   63.    15.2 %
Level =    7.  COs =   49.    22.9 %
Level =    8.  COs =   31.    27.7 %
Level =    9.  COs =   24.    31.5 %
Level =   10.  COs =    8.    32.8 %
Level =   11.  COs =    9.    34.2 %
Level =   12.  COs =    9.    35.6 %
Level =   13.  COs =   26.    39.7 %
Level =   14.  COs =   55.    48.3 %
Level =   15.  COs =   82.    61.1 %
Level =   16.  COs =  248.   100.0 %
Peak memory: 39305216 bytes

[2021-11-04 15:56:23,531]mapper_test.py:160:[INFO]: area: 7167 level: 16
[2021-11-04 15:56:23,531]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:56:26,316]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig
	Report mapping result:
		klut_size()     :10346
		klut.num_gates():9701
		max delay       :16
		max area        :9639
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :413
		LUT fanins:3	 numbers :1954
		LUT fanins:4	 numbers :7333
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig_output.v
	Peak memory: 30105600 bytes

[2021-11-04 15:56:26,317]mapper_test.py:226:[INFO]: area: 9701 level: 16
[2021-11-16 12:27:42,232]mapper_test.py:79:[INFO]: run case "b22_1_comb"
[2021-11-16 12:27:42,232]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:27:42,232]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:27:42,928]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   17852.  Ch =     0.  Total mem =    2.63 MB. Peak cut mem =    0.59 MB.
P:  Del =   16.00.  Ar =    9400.0.  Edge =    30592.  Cut =   146967.  T =     0.07 sec
P:  Del =   16.00.  Ar =    7940.0.  Edge =    28478.  Cut =   138095.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7676.0.  Edge =    25712.  Cut =   142477.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7468.0.  Edge =    25313.  Cut =   142477.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7335.0.  Edge =    25026.  Cut =   109768.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7278.0.  Edge =    24896.  Cut =   109768.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7196.0.  Edge =    24027.  Cut =   108898.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7173.0.  Edge =    24004.  Cut =   108898.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.01 sec
Total time =     0.40 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1848     25.78 %
Or           =        0      0.00 %
Other        =     5318     74.18 %
TOTAL        =     7169    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   10.     3.3 %
Level =    5.  COs =   13.     5.3 %
Level =    6.  COs =   63.    15.2 %
Level =    7.  COs =   49.    22.9 %
Level =    8.  COs =   31.    27.7 %
Level =    9.  COs =   24.    31.5 %
Level =   10.  COs =    8.    32.8 %
Level =   11.  COs =    9.    34.2 %
Level =   12.  COs =    9.    35.6 %
Level =   13.  COs =   26.    39.7 %
Level =   14.  COs =   55.    48.3 %
Level =   15.  COs =   82.    61.1 %
Level =   16.  COs =  248.   100.0 %
Peak memory: 39895040 bytes

[2021-11-16 12:27:42,965]mapper_test.py:160:[INFO]: area: 7167 level: 16
[2021-11-16 12:27:42,965]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:27:44,363]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig
Mapping time: 0.459249 secs
	Report mapping result:
		klut_size()     :10346
		klut.num_gates():9701
		max delay       :16
		max area        :9639
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :413
		LUT fanins:3	 numbers :1954
		LUT fanins:4	 numbers :7333
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.v
	Peak memory: 26984448 bytes

[2021-11-16 12:27:44,364]mapper_test.py:228:[INFO]: area: 9701 level: 16
[2021-11-16 14:16:38,273]mapper_test.py:79:[INFO]: run case "b22_1_comb"
[2021-11-16 14:16:38,273]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:16:38,274]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:16:38,923]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   17852.  Ch =     0.  Total mem =    2.63 MB. Peak cut mem =    0.59 MB.
P:  Del =   16.00.  Ar =    9400.0.  Edge =    30592.  Cut =   146967.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7940.0.  Edge =    28478.  Cut =   138095.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7676.0.  Edge =    25712.  Cut =   142477.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7468.0.  Edge =    25313.  Cut =   142477.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7335.0.  Edge =    25026.  Cut =   109768.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7278.0.  Edge =    24896.  Cut =   109768.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7196.0.  Edge =    24027.  Cut =   108898.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7173.0.  Edge =    24004.  Cut =   108898.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.01 sec
Total time =     0.39 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1848     25.78 %
Or           =        0      0.00 %
Other        =     5318     74.18 %
TOTAL        =     7169    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   10.     3.3 %
Level =    5.  COs =   13.     5.3 %
Level =    6.  COs =   63.    15.2 %
Level =    7.  COs =   49.    22.9 %
Level =    8.  COs =   31.    27.7 %
Level =    9.  COs =   24.    31.5 %
Level =   10.  COs =    8.    32.8 %
Level =   11.  COs =    9.    34.2 %
Level =   12.  COs =    9.    35.6 %
Level =   13.  COs =   26.    39.7 %
Level =   14.  COs =   55.    48.3 %
Level =   15.  COs =   82.    61.1 %
Level =   16.  COs =  248.   100.0 %
Peak memory: 38928384 bytes

[2021-11-16 14:16:38,963]mapper_test.py:160:[INFO]: area: 7167 level: 16
[2021-11-16 14:16:38,964]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:16:40,434]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig
Mapping time: 0.464987 secs
	Report mapping result:
		klut_size()     :10346
		klut.num_gates():9701
		max delay       :16
		max area        :9639
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :413
		LUT fanins:3	 numbers :1954
		LUT fanins:4	 numbers :7333
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.v
	Peak memory: 27099136 bytes

[2021-11-16 14:16:40,435]mapper_test.py:228:[INFO]: area: 9701 level: 16
[2021-11-16 14:22:58,210]mapper_test.py:79:[INFO]: run case "b22_1_comb"
[2021-11-16 14:22:58,210]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:22:58,211]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:22:58,920]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   17852.  Ch =     0.  Total mem =    2.63 MB. Peak cut mem =    0.59 MB.
P:  Del =   16.00.  Ar =    9400.0.  Edge =    30592.  Cut =   146967.  T =     0.07 sec
P:  Del =   16.00.  Ar =    7940.0.  Edge =    28478.  Cut =   138095.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7676.0.  Edge =    25712.  Cut =   142477.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7468.0.  Edge =    25313.  Cut =   142477.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7335.0.  Edge =    25026.  Cut =   109768.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7278.0.  Edge =    24896.  Cut =   109768.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7196.0.  Edge =    24027.  Cut =   108898.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7173.0.  Edge =    24004.  Cut =   108898.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.01 sec
Total time =     0.41 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1848     25.78 %
Or           =        0      0.00 %
Other        =     5318     74.18 %
TOTAL        =     7169    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   10.     3.3 %
Level =    5.  COs =   13.     5.3 %
Level =    6.  COs =   63.    15.2 %
Level =    7.  COs =   49.    22.9 %
Level =    8.  COs =   31.    27.7 %
Level =    9.  COs =   24.    31.5 %
Level =   10.  COs =    8.    32.8 %
Level =   11.  COs =    9.    34.2 %
Level =   12.  COs =    9.    35.6 %
Level =   13.  COs =   26.    39.7 %
Level =   14.  COs =   55.    48.3 %
Level =   15.  COs =   82.    61.1 %
Level =   16.  COs =  248.   100.0 %
Peak memory: 38952960 bytes

[2021-11-16 14:22:58,957]mapper_test.py:160:[INFO]: area: 7167 level: 16
[2021-11-16 14:22:58,957]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:23:00,415]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig
Mapping time: 0.471311 secs
	Report mapping result:
		klut_size()     :10346
		klut.num_gates():9701
		max delay       :16
		max area        :9639
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :413
		LUT fanins:3	 numbers :1954
		LUT fanins:4	 numbers :7333
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.v
	Peak memory: 26882048 bytes

[2021-11-16 14:23:00,416]mapper_test.py:228:[INFO]: area: 9701 level: 16
[2021-11-17 16:35:38,160]mapper_test.py:79:[INFO]: run case "b22_1_comb"
[2021-11-17 16:35:38,161]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:35:38,161]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:35:38,874]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   17852.  Ch =     0.  Total mem =    2.63 MB. Peak cut mem =    0.59 MB.
P:  Del =   16.00.  Ar =    9400.0.  Edge =    30592.  Cut =   146967.  T =     0.09 sec
P:  Del =   16.00.  Ar =    7940.0.  Edge =    28478.  Cut =   138095.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7676.0.  Edge =    25712.  Cut =   142477.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7468.0.  Edge =    25313.  Cut =   142477.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7335.0.  Edge =    25026.  Cut =   109768.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7278.0.  Edge =    24896.  Cut =   109768.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7196.0.  Edge =    24027.  Cut =   108898.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7173.0.  Edge =    24004.  Cut =   108898.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.01 sec
Total time =     0.43 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1848     25.78 %
Or           =        0      0.00 %
Other        =     5318     74.18 %
TOTAL        =     7169    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   10.     3.3 %
Level =    5.  COs =   13.     5.3 %
Level =    6.  COs =   63.    15.2 %
Level =    7.  COs =   49.    22.9 %
Level =    8.  COs =   31.    27.7 %
Level =    9.  COs =   24.    31.5 %
Level =   10.  COs =    8.    32.8 %
Level =   11.  COs =    9.    34.2 %
Level =   12.  COs =    9.    35.6 %
Level =   13.  COs =   26.    39.7 %
Level =   14.  COs =   55.    48.3 %
Level =   15.  COs =   82.    61.1 %
Level =   16.  COs =  248.   100.0 %
Peak memory: 39534592 bytes

[2021-11-17 16:35:38,910]mapper_test.py:160:[INFO]: area: 7167 level: 16
[2021-11-17 16:35:38,911]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:35:40,375]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig
Mapping time: 0.477281 secs
	Report mapping result:
		klut_size()     :10348
		klut.num_gates():9703
		max delay       :16
		max area        :9639
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2364
		LUT fanins:3	 numbers :2527
		LUT fanins:4	 numbers :4811
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.v
	Peak memory: 27656192 bytes

[2021-11-17 16:35:40,376]mapper_test.py:228:[INFO]: area: 9703 level: 16
[2021-11-18 10:18:08,372]mapper_test.py:79:[INFO]: run case "b22_1_comb"
[2021-11-18 10:18:08,373]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:18:08,373]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:18:09,065]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   17852.  Ch =     0.  Total mem =    2.63 MB. Peak cut mem =    0.59 MB.
P:  Del =   16.00.  Ar =    9400.0.  Edge =    30592.  Cut =   146967.  T =     0.07 sec
P:  Del =   16.00.  Ar =    7940.0.  Edge =    28478.  Cut =   138095.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7676.0.  Edge =    25712.  Cut =   142477.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7468.0.  Edge =    25313.  Cut =   142477.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7335.0.  Edge =    25026.  Cut =   109768.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7278.0.  Edge =    24896.  Cut =   109768.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7196.0.  Edge =    24027.  Cut =   108898.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7173.0.  Edge =    24004.  Cut =   108898.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.01 sec
Total time =     0.40 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1848     25.78 %
Or           =        0      0.00 %
Other        =     5318     74.18 %
TOTAL        =     7169    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   10.     3.3 %
Level =    5.  COs =   13.     5.3 %
Level =    6.  COs =   63.    15.2 %
Level =    7.  COs =   49.    22.9 %
Level =    8.  COs =   31.    27.7 %
Level =    9.  COs =   24.    31.5 %
Level =   10.  COs =    8.    32.8 %
Level =   11.  COs =    9.    34.2 %
Level =   12.  COs =    9.    35.6 %
Level =   13.  COs =   26.    39.7 %
Level =   14.  COs =   55.    48.3 %
Level =   15.  COs =   82.    61.1 %
Level =   16.  COs =  248.   100.0 %
Peak memory: 38969344 bytes

[2021-11-18 10:18:09,102]mapper_test.py:160:[INFO]: area: 7167 level: 16
[2021-11-18 10:18:09,102]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:18:10,823]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig
Mapping time: 0.755137 secs
	Report mapping result:
		klut_size()     :10348
		klut.num_gates():9703
		max delay       :16
		max area        :9703
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2364
		LUT fanins:3	 numbers :2527
		LUT fanins:4	 numbers :4811
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.v
	Peak memory: 30175232 bytes

[2021-11-18 10:18:10,823]mapper_test.py:228:[INFO]: area: 9703 level: 16
[2021-11-23 16:10:59,091]mapper_test.py:79:[INFO]: run case "b22_1_comb"
[2021-11-23 16:10:59,092]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:10:59,092]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:10:59,740]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   17852.  Ch =     0.  Total mem =    2.63 MB. Peak cut mem =    0.59 MB.
P:  Del =   16.00.  Ar =    9400.0.  Edge =    30592.  Cut =   146967.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7940.0.  Edge =    28478.  Cut =   138095.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7676.0.  Edge =    25712.  Cut =   142477.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7468.0.  Edge =    25313.  Cut =   142477.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7335.0.  Edge =    25026.  Cut =   109768.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7278.0.  Edge =    24896.  Cut =   109768.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7196.0.  Edge =    24027.  Cut =   108898.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7173.0.  Edge =    24004.  Cut =   108898.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.01 sec
Total time =     0.39 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1848     25.78 %
Or           =        0      0.00 %
Other        =     5318     74.18 %
TOTAL        =     7169    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   10.     3.3 %
Level =    5.  COs =   13.     5.3 %
Level =    6.  COs =   63.    15.2 %
Level =    7.  COs =   49.    22.9 %
Level =    8.  COs =   31.    27.7 %
Level =    9.  COs =   24.    31.5 %
Level =   10.  COs =    8.    32.8 %
Level =   11.  COs =    9.    34.2 %
Level =   12.  COs =    9.    35.6 %
Level =   13.  COs =   26.    39.7 %
Level =   14.  COs =   55.    48.3 %
Level =   15.  COs =   82.    61.1 %
Level =   16.  COs =  248.   100.0 %
Peak memory: 39092224 bytes

[2021-11-23 16:10:59,780]mapper_test.py:160:[INFO]: area: 7167 level: 16
[2021-11-23 16:10:59,780]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:11:01,524]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig
Mapping time: 0.752901 secs
	Report mapping result:
		klut_size()     :10348
		klut.num_gates():9703
		max delay       :16
		max area        :9703
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2364
		LUT fanins:3	 numbers :2527
		LUT fanins:4	 numbers :4811
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.v
	Peak memory: 30269440 bytes

[2021-11-23 16:11:01,525]mapper_test.py:228:[INFO]: area: 9703 level: 16
[2021-11-23 16:41:57,105]mapper_test.py:79:[INFO]: run case "b22_1_comb"
[2021-11-23 16:41:57,105]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:41:57,106]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:41:57,756]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   17852.  Ch =     0.  Total mem =    2.63 MB. Peak cut mem =    0.59 MB.
P:  Del =   16.00.  Ar =    9400.0.  Edge =    30592.  Cut =   146967.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7940.0.  Edge =    28478.  Cut =   138095.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7676.0.  Edge =    25712.  Cut =   142477.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7468.0.  Edge =    25313.  Cut =   142477.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7335.0.  Edge =    25026.  Cut =   109768.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7278.0.  Edge =    24896.  Cut =   109768.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7196.0.  Edge =    24027.  Cut =   108898.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7173.0.  Edge =    24004.  Cut =   108898.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.01 sec
Total time =     0.39 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1848     25.78 %
Or           =        0      0.00 %
Other        =     5318     74.18 %
TOTAL        =     7169    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   10.     3.3 %
Level =    5.  COs =   13.     5.3 %
Level =    6.  COs =   63.    15.2 %
Level =    7.  COs =   49.    22.9 %
Level =    8.  COs =   31.    27.7 %
Level =    9.  COs =   24.    31.5 %
Level =   10.  COs =    8.    32.8 %
Level =   11.  COs =    9.    34.2 %
Level =   12.  COs =    9.    35.6 %
Level =   13.  COs =   26.    39.7 %
Level =   14.  COs =   55.    48.3 %
Level =   15.  COs =   82.    61.1 %
Level =   16.  COs =  248.   100.0 %
Peak memory: 38891520 bytes

[2021-11-23 16:41:57,796]mapper_test.py:160:[INFO]: area: 7167 level: 16
[2021-11-23 16:41:57,796]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:41:59,502]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig
Mapping time: 0.759703 secs
	Report mapping result:
		klut_size()     :10348
		klut.num_gates():9703
		max delay       :16
		max area        :9703
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2364
		LUT fanins:3	 numbers :2527
		LUT fanins:4	 numbers :4811
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.v
	Peak memory: 30302208 bytes

[2021-11-23 16:41:59,503]mapper_test.py:228:[INFO]: area: 9703 level: 16
[2021-11-24 11:38:27,657]mapper_test.py:79:[INFO]: run case "b22_1_comb"
[2021-11-24 11:38:27,657]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:38:27,657]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:38:28,343]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   17852.  Ch =     0.  Total mem =    2.63 MB. Peak cut mem =    0.59 MB.
P:  Del =   16.00.  Ar =    9400.0.  Edge =    30592.  Cut =   146967.  T =     0.07 sec
P:  Del =   16.00.  Ar =    7940.0.  Edge =    28478.  Cut =   138095.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7676.0.  Edge =    25712.  Cut =   142477.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7468.0.  Edge =    25313.  Cut =   142477.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7335.0.  Edge =    25026.  Cut =   109768.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7278.0.  Edge =    24896.  Cut =   109768.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7196.0.  Edge =    24027.  Cut =   108898.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7173.0.  Edge =    24004.  Cut =   108898.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.01 sec
Total time =     0.40 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1848     25.78 %
Or           =        0      0.00 %
Other        =     5318     74.18 %
TOTAL        =     7169    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   10.     3.3 %
Level =    5.  COs =   13.     5.3 %
Level =    6.  COs =   63.    15.2 %
Level =    7.  COs =   49.    22.9 %
Level =    8.  COs =   31.    27.7 %
Level =    9.  COs =   24.    31.5 %
Level =   10.  COs =    8.    32.8 %
Level =   11.  COs =    9.    34.2 %
Level =   12.  COs =    9.    35.6 %
Level =   13.  COs =   26.    39.7 %
Level =   14.  COs =   55.    48.3 %
Level =   15.  COs =   82.    61.1 %
Level =   16.  COs =  248.   100.0 %
Peak memory: 38846464 bytes

[2021-11-24 11:38:28,383]mapper_test.py:160:[INFO]: area: 7167 level: 16
[2021-11-24 11:38:28,383]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:38:29,346]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig
Mapping time: 0.019686 secs
	Report mapping result:
		klut_size()     :10348
		klut.num_gates():9703
		max delay       :16
		max area        :9639
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2364
		LUT fanins:3	 numbers :2527
		LUT fanins:4	 numbers :4811
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.v
	Peak memory: 26996736 bytes

[2021-11-24 11:38:29,347]mapper_test.py:228:[INFO]: area: 9703 level: 16
[2021-11-24 12:01:42,106]mapper_test.py:79:[INFO]: run case "b22_1_comb"
[2021-11-24 12:01:42,106]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:01:42,106]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:01:42,755]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   17852.  Ch =     0.  Total mem =    2.63 MB. Peak cut mem =    0.59 MB.
P:  Del =   16.00.  Ar =    9400.0.  Edge =    30592.  Cut =   146967.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7940.0.  Edge =    28478.  Cut =   138095.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7676.0.  Edge =    25712.  Cut =   142477.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7468.0.  Edge =    25313.  Cut =   142477.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7335.0.  Edge =    25026.  Cut =   109768.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7278.0.  Edge =    24896.  Cut =   109768.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7196.0.  Edge =    24027.  Cut =   108898.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7173.0.  Edge =    24004.  Cut =   108898.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.01 sec
Total time =     0.39 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1848     25.78 %
Or           =        0      0.00 %
Other        =     5318     74.18 %
TOTAL        =     7169    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   10.     3.3 %
Level =    5.  COs =   13.     5.3 %
Level =    6.  COs =   63.    15.2 %
Level =    7.  COs =   49.    22.9 %
Level =    8.  COs =   31.    27.7 %
Level =    9.  COs =   24.    31.5 %
Level =   10.  COs =    8.    32.8 %
Level =   11.  COs =    9.    34.2 %
Level =   12.  COs =    9.    35.6 %
Level =   13.  COs =   26.    39.7 %
Level =   14.  COs =   55.    48.3 %
Level =   15.  COs =   82.    61.1 %
Level =   16.  COs =  248.   100.0 %
Peak memory: 39084032 bytes

[2021-11-24 12:01:42,795]mapper_test.py:160:[INFO]: area: 7167 level: 16
[2021-11-24 12:01:42,795]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:01:43,739]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig
Mapping time: 0.018292 secs
	Report mapping result:
		klut_size()     :10348
		klut.num_gates():9703
		max delay       :16
		max area        :9639
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2364
		LUT fanins:3	 numbers :2527
		LUT fanins:4	 numbers :4811
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.v
	Peak memory: 26750976 bytes

[2021-11-24 12:01:43,739]mapper_test.py:228:[INFO]: area: 9703 level: 16
[2021-11-24 12:05:19,197]mapper_test.py:79:[INFO]: run case "b22_1_comb"
[2021-11-24 12:05:19,198]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:05:19,198]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:05:19,838]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   17852.  Ch =     0.  Total mem =    2.63 MB. Peak cut mem =    0.59 MB.
P:  Del =   16.00.  Ar =    9400.0.  Edge =    30592.  Cut =   146967.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7940.0.  Edge =    28478.  Cut =   138095.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7676.0.  Edge =    25712.  Cut =   142477.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7468.0.  Edge =    25313.  Cut =   142477.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7335.0.  Edge =    25026.  Cut =   109768.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7278.0.  Edge =    24896.  Cut =   109768.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7196.0.  Edge =    24027.  Cut =   108898.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7173.0.  Edge =    24004.  Cut =   108898.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.01 sec
Total time =     0.39 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1848     25.78 %
Or           =        0      0.00 %
Other        =     5318     74.18 %
TOTAL        =     7169    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   10.     3.3 %
Level =    5.  COs =   13.     5.3 %
Level =    6.  COs =   63.    15.2 %
Level =    7.  COs =   49.    22.9 %
Level =    8.  COs =   31.    27.7 %
Level =    9.  COs =   24.    31.5 %
Level =   10.  COs =    8.    32.8 %
Level =   11.  COs =    9.    34.2 %
Level =   12.  COs =    9.    35.6 %
Level =   13.  COs =   26.    39.7 %
Level =   14.  COs =   55.    48.3 %
Level =   15.  COs =   82.    61.1 %
Level =   16.  COs =  248.   100.0 %
Peak memory: 39079936 bytes

[2021-11-24 12:05:19,877]mapper_test.py:160:[INFO]: area: 7167 level: 16
[2021-11-24 12:05:19,877]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:05:21,260]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig
Mapping time: 0.457232 secs
	Report mapping result:
		klut_size()     :10348
		klut.num_gates():9703
		max delay       :16
		max area        :9639
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2364
		LUT fanins:3	 numbers :2527
		LUT fanins:4	 numbers :4811
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.v
	Peak memory: 27721728 bytes

[2021-11-24 12:05:21,260]mapper_test.py:228:[INFO]: area: 9703 level: 16
[2021-11-24 12:11:02,914]mapper_test.py:79:[INFO]: run case "b22_1_comb"
[2021-11-24 12:11:02,915]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:02,915]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:03,549]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   17852.  Ch =     0.  Total mem =    2.63 MB. Peak cut mem =    0.59 MB.
P:  Del =   16.00.  Ar =    9400.0.  Edge =    30592.  Cut =   146967.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7940.0.  Edge =    28478.  Cut =   138095.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7676.0.  Edge =    25712.  Cut =   142477.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7468.0.  Edge =    25313.  Cut =   142477.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7335.0.  Edge =    25026.  Cut =   109768.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7278.0.  Edge =    24896.  Cut =   109768.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7196.0.  Edge =    24027.  Cut =   108898.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7173.0.  Edge =    24004.  Cut =   108898.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.01 sec
Total time =     0.39 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1848     25.78 %
Or           =        0      0.00 %
Other        =     5318     74.18 %
TOTAL        =     7169    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   10.     3.3 %
Level =    5.  COs =   13.     5.3 %
Level =    6.  COs =   63.    15.2 %
Level =    7.  COs =   49.    22.9 %
Level =    8.  COs =   31.    27.7 %
Level =    9.  COs =   24.    31.5 %
Level =   10.  COs =    8.    32.8 %
Level =   11.  COs =    9.    34.2 %
Level =   12.  COs =    9.    35.6 %
Level =   13.  COs =   26.    39.7 %
Level =   14.  COs =   55.    48.3 %
Level =   15.  COs =   82.    61.1 %
Level =   16.  COs =  248.   100.0 %
Peak memory: 39129088 bytes

[2021-11-24 12:11:03,591]mapper_test.py:160:[INFO]: area: 7167 level: 16
[2021-11-24 12:11:03,591]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:04,617]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig
[i] total time =  0.15 secs
Mapping time: 0.14654 secs
	Report mapping result:
		klut_size()     :7485
		klut.num_gates():6840
		max delay       :30
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1404
		LUT fanins:3	 numbers :1205
		LUT fanins:4	 numbers :4230
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.v
	Peak memory: 66035712 bytes

[2021-11-24 12:11:04,618]mapper_test.py:228:[INFO]: area: 6840 level: 30
[2021-11-24 12:57:17,747]mapper_test.py:79:[INFO]: run case "b22_1_comb"
[2021-11-24 12:57:17,747]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:57:17,747]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:57:18,387]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   17852.  Ch =     0.  Total mem =    2.63 MB. Peak cut mem =    0.59 MB.
P:  Del =   16.00.  Ar =    9400.0.  Edge =    30592.  Cut =   146967.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7940.0.  Edge =    28478.  Cut =   138095.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7676.0.  Edge =    25712.  Cut =   142477.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7468.0.  Edge =    25313.  Cut =   142477.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7335.0.  Edge =    25026.  Cut =   109768.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7278.0.  Edge =    24896.  Cut =   109768.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7196.0.  Edge =    24027.  Cut =   108898.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7173.0.  Edge =    24004.  Cut =   108898.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.01 sec
Total time =     0.39 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1848     25.78 %
Or           =        0      0.00 %
Other        =     5318     74.18 %
TOTAL        =     7169    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   10.     3.3 %
Level =    5.  COs =   13.     5.3 %
Level =    6.  COs =   63.    15.2 %
Level =    7.  COs =   49.    22.9 %
Level =    8.  COs =   31.    27.7 %
Level =    9.  COs =   24.    31.5 %
Level =   10.  COs =    8.    32.8 %
Level =   11.  COs =    9.    34.2 %
Level =   12.  COs =    9.    35.6 %
Level =   13.  COs =   26.    39.7 %
Level =   14.  COs =   55.    48.3 %
Level =   15.  COs =   82.    61.1 %
Level =   16.  COs =  248.   100.0 %
Peak memory: 39034880 bytes

[2021-11-24 12:57:18,427]mapper_test.py:160:[INFO]: area: 7167 level: 16
[2021-11-24 12:57:18,427]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:57:19,809]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig
Mapping time: 0.45621 secs
	Report mapping result:
		klut_size()     :10348
		klut.num_gates():9703
		max delay       :16
		max area        :9639
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2364
		LUT fanins:3	 numbers :2527
		LUT fanins:4	 numbers :4811
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.v
	Peak memory: 27877376 bytes

[2021-11-24 12:57:19,809]mapper_test.py:228:[INFO]: area: 9703 level: 16
[2021-11-24 13:06:54,368]mapper_test.py:79:[INFO]: run case "b22_1_comb"
[2021-11-24 13:06:54,368]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:06:54,369]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:06:55,055]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   17852.  Ch =     0.  Total mem =    2.63 MB. Peak cut mem =    0.59 MB.
P:  Del =   16.00.  Ar =    9400.0.  Edge =    30592.  Cut =   146967.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7940.0.  Edge =    28478.  Cut =   138095.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7676.0.  Edge =    25712.  Cut =   142477.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7468.0.  Edge =    25313.  Cut =   142477.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7335.0.  Edge =    25026.  Cut =   109768.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7278.0.  Edge =    24896.  Cut =   109768.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7196.0.  Edge =    24027.  Cut =   108898.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7173.0.  Edge =    24004.  Cut =   108898.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.01 sec
Total time =     0.40 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1848     25.78 %
Or           =        0      0.00 %
Other        =     5318     74.18 %
TOTAL        =     7169    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   10.     3.3 %
Level =    5.  COs =   13.     5.3 %
Level =    6.  COs =   63.    15.2 %
Level =    7.  COs =   49.    22.9 %
Level =    8.  COs =   31.    27.7 %
Level =    9.  COs =   24.    31.5 %
Level =   10.  COs =    8.    32.8 %
Level =   11.  COs =    9.    34.2 %
Level =   12.  COs =    9.    35.6 %
Level =   13.  COs =   26.    39.7 %
Level =   14.  COs =   55.    48.3 %
Level =   15.  COs =   82.    61.1 %
Level =   16.  COs =  248.   100.0 %
Peak memory: 39071744 bytes

[2021-11-24 13:06:55,095]mapper_test.py:160:[INFO]: area: 7167 level: 16
[2021-11-24 13:06:55,095]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:07:07,923]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig
Mapping time: 0.455624 secs
Mapping time: 0.74092 secs
	Report mapping result:
		klut_size()     :10348
		klut.num_gates():9703
		max delay       :16
		max area        :9639
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2364
		LUT fanins:3	 numbers :2527
		LUT fanins:4	 numbers :4811
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.v
	Peak memory: 55697408 bytes

[2021-11-24 13:07:07,924]mapper_test.py:228:[INFO]: area: 9703 level: 16
[2021-11-24 13:30:06,896]mapper_test.py:79:[INFO]: run case "b22_1_comb"
[2021-11-24 13:30:06,896]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:30:06,896]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:30:07,546]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   17852.  Ch =     0.  Total mem =    2.63 MB. Peak cut mem =    0.59 MB.
P:  Del =   16.00.  Ar =    9400.0.  Edge =    30592.  Cut =   146967.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7940.0.  Edge =    28478.  Cut =   138095.  T =     0.06 sec
P:  Del =   16.00.  Ar =    7676.0.  Edge =    25712.  Cut =   142477.  T =     0.06 sec
E:  Del =   16.00.  Ar =    7468.0.  Edge =    25313.  Cut =   142477.  T =     0.01 sec
F:  Del =   16.00.  Ar =    7335.0.  Edge =    25026.  Cut =   109768.  T =     0.04 sec
E:  Del =   16.00.  Ar =    7278.0.  Edge =    24896.  Cut =   109768.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7196.0.  Edge =    24027.  Cut =   108898.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7173.0.  Edge =    24004.  Cut =   108898.  T =     0.01 sec
A:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.07 sec
E:  Del =   16.00.  Ar =    7166.0.  Edge =    23992.  Cut =   108617.  T =     0.01 sec
Total time =     0.40 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      0.03 %
Buffer       =        0      0.00 %
Inverter     =        1      0.01 %
And          =     1848     25.78 %
Or           =        0      0.00 %
Other        =     5318     74.18 %
TOTAL        =     7169    100.00 %
Level =    0.  COs =    2.     0.3 %
Level =    1.  COs =    4.     0.9 %
Level =    2.  COs =    1.     1.1 %
Level =    3.  COs =    4.     1.7 %
Level =    4.  COs =   10.     3.3 %
Level =    5.  COs =   13.     5.3 %
Level =    6.  COs =   63.    15.2 %
Level =    7.  COs =   49.    22.9 %
Level =    8.  COs =   31.    27.7 %
Level =    9.  COs =   24.    31.5 %
Level =   10.  COs =    8.    32.8 %
Level =   11.  COs =    9.    34.2 %
Level =   12.  COs =    9.    35.6 %
Level =   13.  COs =   26.    39.7 %
Level =   14.  COs =   55.    48.3 %
Level =   15.  COs =   82.    61.1 %
Level =   16.  COs =  248.   100.0 %
Peak memory: 39624704 bytes

[2021-11-24 13:30:07,587]mapper_test.py:160:[INFO]: area: 7167 level: 16
[2021-11-24 13:30:07,587]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:30:19,219]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.opt.aig
Mapping time: 0.018472 secs
Mapping time: 0.033126 secs
	Report mapping result:
		klut_size()     :10348
		klut.num_gates():9703
		max delay       :16
		max area        :9639
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2364
		LUT fanins:3	 numbers :2527
		LUT fanins:4	 numbers :4811
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b22_1_comb/b22_1_comb.ifpga.v
	Peak memory: 55541760 bytes

[2021-11-24 13:30:19,220]mapper_test.py:228:[INFO]: area: 9703 level: 16
