

================================================================
== Vitis HLS Report for 'relu_stage_0_1'
================================================================
* Date:           Tue Jan 13 11:22:05 2026

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ls_project
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.015 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4099|     4099|  40.990 us|  40.990 us|  4099|  4099|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_j_0_j1_l_S_i_0_i1  |     4097|     4097|         3|          1|          1|  4096|       yes|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      175|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       81|    -|
|Register             |        -|     -|       68|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       68|      256|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+-----------------------------+---------+----+---+----+-----+
    |             Instance            |            Module           | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------------+-----------------------------+---------+----+---+----+-----+
    |fcmp_32ns_32ns_1_2_no_dsp_1_U21  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    +---------------------------------+-----------------------------+---------+----+---+----+-----+
    |Total                            |                             |        0|   0|  0|   0|    0|
    +---------------------------------+-----------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln47_1_fu_118_p2       |         +|   0|  0|  20|          13|           1|
    |add_ln47_fu_166_p2         |         +|   0|  0|  14|           7|           1|
    |add_ln48_fu_239_p2         |         +|   0|  0|  14|           7|           1|
    |add_ln53_fu_210_p2         |         +|   0|  0|  19|          12|          12|
    |ap_condition_120           |       and|   0|  0|   2|           1|           1|
    |v18_fu_225_p2              |       and|   0|  0|   2|           1|           1|
    |icmp_ln47_fu_112_p2        |      icmp|   0|  0|  12|          13|          14|
    |icmp_ln48_fu_172_p2        |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln51_1_fu_154_p2      |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln51_fu_148_p2        |      icmp|   0|  0|  11|           8|           2|
    |ap_block_pp0_stage0_00001  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |or_ln51_fu_221_p2          |        or|   0|  0|   2|           1|           1|
    |select_ln47_1_fu_186_p3    |    select|   0|  0|   7|           1|           7|
    |select_ln47_fu_178_p3      |    select|   0|  0|   7|           1|           1|
    |v13_d0                     |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 175|          99|          87|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i1_load              |   9|          2|    7|         14|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   13|         26|
    |ap_sig_allocacmp_j1_load              |   9|          2|    7|         14|
    |i1_fu_58                              |   9|          2|    7|         14|
    |indvar_flatten_fu_66                  |   9|          2|   13|         26|
    |j1_fu_62                              |   9|          2|    7|         14|
    |v411_blk_n                            |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  81|         18|   57|        114|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter1_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter2_reg        |   1|   0|    1|          0|
    |i1_fu_58                          |   7|   0|    7|          0|
    |icmp_ln51_1_reg_291               |   1|   0|    1|          0|
    |icmp_ln51_reg_286                 |   1|   0|    1|          0|
    |indvar_flatten_fu_66              |  13|   0|   13|          0|
    |j1_fu_62                          |   7|   0|    7|          0|
    |tmp_3_reg_280                     |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  68|   0|   68|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+--------------+-----+-----+------------+----------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  relu_stage_0.1|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  relu_stage_0.1|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  relu_stage_0.1|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  relu_stage_0.1|  return value|
|ap_continue   |   in|    1|  ap_ctrl_hs|  relu_stage_0.1|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  relu_stage_0.1|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  relu_stage_0.1|  return value|
|v411_dout     |   in|   32|     ap_fifo|            v411|       pointer|
|v411_empty_n  |   in|    1|     ap_fifo|            v411|       pointer|
|v411_read     |  out|    1|     ap_fifo|            v411|       pointer|
|v13_address0  |  out|   12|   ap_memory|             v13|         array|
|v13_ce0       |  out|    1|   ap_memory|             v13|         array|
|v13_we0       |  out|    1|   ap_memory|             v13|         array|
|v13_d0        |  out|   32|   ap_memory|             v13|         array|
+--------------+-----+-----+------------+----------------+--------------+

