clk 1 std_logic bool
rst 1 std_logic sc_logic
O_data_in_rsc_dat 16 std_logic_vector sc_lv
O_data_in_rsc_vld 1 std_logic sc_logic
O_data_in_rsc_rdy 1 std_logic sc_logic
O_data_out_rsc_dat 16 std_logic_vector sc_lv
O_data_out_rsc_vld 1 std_logic sc_logic
O_data_out_rsc_rdy 1 std_logic sc_logic
I_data_in_rsc_dat 16 std_logic_vector sc_lv
I_data_in_rsc_vld 1 std_logic sc_logic
I_data_in_rsc_rdy 1 std_logic sc_logic
W_data_in_rsc_dat 16 std_logic_vector sc_lv
W_data_in_rsc_vld 1 std_logic sc_logic
W_data_in_rsc_rdy 1 std_logic sc_logic
zero_guard_in_rsc_dat 1 std_logic sc_logic
zero_guard_in_rsc_vld 1 std_logic sc_logic
zero_guard_in_rsc_rdy 1 std_logic sc_logic
layer_instruction_in_rsc_dat 485 std_logic_vector sc_lv
layer_instruction_in_rsc_vld 1 std_logic sc_logic
layer_instruction_in_rsc_rdy 1 std_logic sc_logic
