<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>x86 Computer Anatomy</title>
    <link rel="stylesheet" href="../style.css">
    <style>
        .drawing-container {
            position: relative;
            background: rgba(0, 0, 0, 0.2);
            border: 1px solid var(--color-glass-border);
            border-radius: 12px;
            padding: 20px;
            margin: 20px 0;
            overflow: hidden;
            box-shadow: inset 0 0 20px rgba(0,0,0,0.5);
            text-align: center;
        }
        .drawing-container svg {
            width: 100%;
            height: auto;
            max-height: 400px;
            filter: drop-shadow(0 0 5px rgba(255, 102, 0, 0.2));
        }
    </style>
</head>
<body class="guide-page">

    <nav id="sidebar">
        <h2>x86 Computer Anatomy</h2>
        <ul>
            <li><a href="#intro" class="active">Introduction</a></li>
            <li><a href="#architecture">CPU Architecture</a></li>
            <li><a href="#registers">Registers</a></li>
            <li><a href="#memory-stack">Memory & Stack</a></li>
            <li><a href="../index.html">‚Üê Back to Home</a></li>
        </ul>
    </nav>

    <div id="main-content">
        <header>
            <h1>x86 Computer Anatomy</h1>
            <p>A deep dive into the internal structure, registers, and memory management of the x86 architecture, the foundation of modern personal computing.</p>
        </header>

        <section id="intro" class="guide-section">
            <h2>Introduction</h2>
            <div class="card-icon">üíª</div>
            <p>
                <strong>x86 Computer Anatomy</strong> refers to the design and internal organization of the x86 instruction set architecture (ISA). 
                Originally developed by Intel, this CISC (Complex Instruction Set Computer) architecture dominates the desktop, laptop, and server markets.
            </p>
            <p>
                Understanding x86 anatomy is crucial for low-level programming, reverse engineering, operating system development, and cybersecurity exploit analysis.
            </p>
        </section>

        <section id="architecture" class="guide-section">
            <h2>CPU Architecture</h2>
            <p>The x86 CPU follows the Von Neumann architecture, where data and instructions are stored in the same memory space. The core components interact via the System Bus.</p>
            
            <div class="drawing-container">
                <svg viewBox="0 0 600 300" xmlns="http://www.w3.org/2000/svg">
                    <rect x="50" y="20" width="500" height="260" rx="10" fill="#2a2a2a" stroke="#ff6600" stroke-width="2"/>
                    <text x="300" y="45" fill="#ff6600" font-family="monospace" font-size="16" text-anchor="middle">x86 Central Processing Unit (CPU)</text>
                    
                    <rect x="80" y="70" width="120" height="80" rx="5" fill="#444" stroke="#fff" stroke-width="1"/>
                    <text x="140" y="115" fill="#fff" font-family="sans-serif" font-size="14" text-anchor="middle">Control Unit</text>
                    
                    <path d="M 250 70 L 350 70 L 370 110 L 350 150 L 250 150 L 270 110 Z" fill="#444" stroke="#fff" stroke-width="1"/>
                    <text x="310" y="115" fill="#fff" font-family="sans-serif" font-size="14" text-anchor="middle">ALU</text>
                    
                    <rect x="400" y="70" width="120" height="180" rx="5" fill="#444" stroke="#fff" stroke-width="1"/>
                    <text x="460" y="95" fill="#fff" font-family="sans-serif" font-size="14" text-anchor="middle">Registers</text>
                    <text x="460" y="120" fill="#aaa" font-family="monospace" font-size="10" text-anchor="middle">EAX, EBX, ECX...</text>
                    <text x="460" y="135" fill="#aaa" font-family="monospace" font-size="10" text-anchor="middle">EIP (Ptr)</text>
                    <text x="460" y="150" fill="#aaa" font-family="monospace" font-size="10" text-anchor="middle">EFLAGS</text>
                    
                    <rect x="80" y="200" width="290" height="50" rx="5" fill="#333" stroke="#888" stroke-width="1" stroke-dasharray="5,5"/>
                    <text x="225" y="230" fill="#888" font-family="sans-serif" font-size="14" text-anchor="middle">Internal Bus</text>
                    
                    <line x1="200" y1="110" x2="250" y2="110" stroke="#ff6600" stroke-width="2"/>
                    <line x1="370" y1="110" x2="400" y2="110" stroke="#ff6600" stroke-width="2"/>
                </svg>
            </div>

            <ul>
                <li><strong>Control Unit (CU):</strong> Directs operations by fetching instructions from memory and decoding them.</li>
                <li><strong>ALU (Arithmetic Logic Unit):</strong> Performs mathematical (Add, Sub) and logical (AND, XOR) operations.</li>
                <li><strong>Registers:</strong> Extremely fast, small storage locations directly inside the CPU.</li>
            </ul>
        </section>

        <section id="registers" class="guide-section">
            <h2>General Purpose Registers</h2>
            <p>In the 32-bit x86 architecture, registers are 32 bits wide (prefixed with 'E'). They serve specific roles but are generally flexible.</p>
            <ul>
                <li><strong>EAX (Accumulator):</strong> Used for arithmetic logic and data transfer; holds return values from function calls.</li>
                <li><strong>EBX (Base):</strong> Often used as a pointer to data.</li>
                <li><strong>ECX (Counter):</strong> Used as a loop counter.</li>
                <li><strong>EDX (Data):</strong> Used for I/O operations and arithmetic (multiplying/dividing).</li>
                <li><strong>ESP (Stack Pointer):</strong> Points to the top of the stack.</li>
                <li><strong>EBP (Base Pointer):</strong> Points to the base of the current stack frame.</li>
                <li><strong>EIP (Instruction Pointer):</strong> Holds the address of the <em>next</em> instruction to be executed.</li>
            </ul>
            <div class="important">
                <strong>Note:</strong> The <strong>EFLAGS</strong> register contains status bits (Zero Flag, Overflow Flag, Sign Flag) used for conditional jumps.
            </div>
        </section>
        
        <section id="memory-stack" class="guide-section">
            <h2>Memory & The Stack</h2>
            <p>x86 uses specific conventions for memory management and the Stack:</p>
            <ul>
                <li><strong>Little Endian:</strong> The least significant byte is stored at the lowest memory address.</li>
                <li><strong>The Stack:</strong> A LIFO (Last-In, First-Out) structure used for local variables and function parameters. It grows <em>downwards</em> in memory (from high addresses to low).</li>
                <li><strong>The Heap:</strong> Used for dynamic memory allocation, growing upwards.</li>
            </ul>
            
            <h3>Example: Basic x86 Assembly</h3>
            <p>Below is a standard Linux x86 assembly routine illustrating the anatomy of a system call (sys_write):</p>
            <pre><code class="language-asm">
section .data
    msg db 'Hello, x86!', 0xA  ; Define string
    len equ $ - msg            ; Calculate length

section .text
    global _start

_start:
    ; Write to stdout
    mov eax, 4       ; System call number (sys_write)
    mov ebx, 1       ; File descriptor (stdout)
    mov ecx, msg     ; Pointer to message
    mov edx, len     ; Message length
    int 0x80         ; Interrupt kernel

    ; Exit program
    mov eax, 1       ; System call number (sys_exit)
    xor ebx, ebx     ; Return status 0
    int 0x80         ; Interrupt kernel
            </code></pre>
            <p>This snippet demonstrates direct interaction with the registers <code>EAX</code>, <code>EBX</code>, <code>ECX</code>, and <code>EDX</code>.</p>
        </section>

        <section id="best-practices" class="guide-section">
            <h2>Anatomy Considerations</h2>
            <p>When working at this level, keep the following architectural constraints in mind:</p>
            <div class="warning">
                <strong>Alignment:</strong> Accessing memory that is not aligned to the word size (4 bytes on 32-bit, 8 bytes on 64-bit) can significantly degrade performance or cause faults.
            </div>
            <ul>
                <li><strong>Calling Conventions:</strong> Understand how parameters are passed (cdecl, stdcall, fastcall) to preserve stack integrity.</li>
                <li><strong>Volatile Registers:</strong> Know which registers usually change after a function call (EAX, ECX, EDX) versus those that are preserved (EBX, ESI, EDI, EBP).</li>
                <li><strong>Pipeline Stalls:</strong> Avoid dependencies between adjacent instructions where possible to keep the CPU pipeline efficient.</li>
            </ul>
        </section>
        
        <footer>
            <a href="https://tiwut.de/cookie-banner-information.html">¬© 2026 Tiwut.de - Legal Notice</a>
        </footer>
    </div>

<script src="../script.js"></script>
</body>
</html>