
*** Running vivado
    with args -log canda_spiso.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source canda_spiso.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source canda_spiso.tcl -notrace
Command: link_design -top canda_spiso -part xc7a35tftg256-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tftg256-2
INFO: [Project 1-454] Reading design checkpoint '/home/master/FPGA_proj/CANDA_SPI_SO/canda_vhdl.gen/sources_1/ip/fifo2_4k/fifo2_4k.dcp' for cell 'FIFO_ETH2_RX_25701'
INFO: [Project 1-454] Reading design checkpoint '/home/master/FPGA_proj/CANDA_SPI_SO/canda_vhdl.gen/sources_1/ip/fifo_4k/fifo_4k.dcp' for cell 'FIFO_PKT2_25701'
INFO: [Project 1-454] Reading design checkpoint '/home/master/FPGA_proj/CANDA_SPI_SO/canda_vhdl.gen/sources_1/ip/fifo_1k/fifo_1k.dcp' for cell 'fifo_1k_eth2'
INFO: [Project 1-454] Reading design checkpoint '/home/master/FPGA_proj/CANDA_SPI_SO/canda_vhdl.gen/sources_1/ip/pll/pll.dcp' for cell 'pll_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2338.273 ; gain = 0.000 ; free physical = 5771 ; free virtual = 11671
INFO: [Netlist 29-17] Analyzing 627 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_SO/canda_vhdl.gen/sources_1/ip/fifo_1k/fifo_1k.xdc] for cell 'fifo_1k_eth2/U0'
Finished Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_SO/canda_vhdl.gen/sources_1/ip/fifo_1k/fifo_1k.xdc] for cell 'fifo_1k_eth2/U0'
Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_SO/canda_vhdl.gen/sources_1/ip/pll/pll_board.xdc] for cell 'pll_inst/inst'
Finished Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_SO/canda_vhdl.gen/sources_1/ip/pll/pll_board.xdc] for cell 'pll_inst/inst'
Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_SO/canda_vhdl.gen/sources_1/ip/pll/pll.xdc] for cell 'pll_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/master/FPGA_proj/CANDA_SPI_SO/canda_vhdl.gen/sources_1/ip/pll/pll.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/master/FPGA_proj/CANDA_SPI_SO/canda_vhdl.gen/sources_1/ip/pll/pll.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2510.000 ; gain = 147.828 ; free physical = 5296 ; free virtual = 11195
Finished Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_SO/canda_vhdl.gen/sources_1/ip/pll/pll.xdc] for cell 'pll_inst/inst'
Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_SO/canda_vhdl.gen/sources_1/ip/fifo2_4k/fifo2_4k.xdc] for cell 'FIFO_ETH2_RX_25701/U0'
Finished Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_SO/canda_vhdl.gen/sources_1/ip/fifo2_4k/fifo2_4k.xdc] for cell 'FIFO_ETH2_RX_25701/U0'
Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_SO/canda_vhdl.gen/sources_1/ip/fifo_4k/fifo_4k.xdc] for cell 'FIFO_PKT2_25701/U0'
Finished Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_SO/canda_vhdl.gen/sources_1/ip/fifo_4k/fifo_4k.xdc] for cell 'FIFO_PKT2_25701/U0'
Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_SO/canda_vhdl.gen/sources_1/ip/fifo_4k/fifo_4k.xdc] for cell 'fifo_arp/U0'
Finished Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_SO/canda_vhdl.gen/sources_1/ip/fifo_4k/fifo_4k.xdc] for cell 'fifo_arp/U0'
Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_SO/canda_vhdl.gen/sources_1/ip/fifo_4k/fifo_4k.xdc] for cell 'fifo_arp2/U0'
Finished Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_SO/canda_vhdl.gen/sources_1/ip/fifo_4k/fifo_4k.xdc] for cell 'fifo_arp2/U0'
Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_SO/canda_vhdl.gen/sources_1/ip/fifo_4k/fifo_4k.xdc] for cell 'fifo_icmp/U0'
Finished Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_SO/canda_vhdl.gen/sources_1/ip/fifo_4k/fifo_4k.xdc] for cell 'fifo_icmp/U0'
Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_SO/canda_vhdl.gen/sources_1/ip/fifo_4k/fifo_4k.xdc] for cell 'fifo_pkt25702/U0'
Finished Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_SO/canda_vhdl.gen/sources_1/ip/fifo_4k/fifo_4k.xdc] for cell 'fifo_pkt25702/U0'
Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_SO/canda_spiso.srcs/constrs_1/new/maket_op.xdc]
Finished Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_SO/canda_spiso.srcs/constrs_1/new/maket_op.xdc]
Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_SO/canda_vhdl.gen/sources_1/ip/fifo_1k/fifo_1k_clocks.xdc] for cell 'fifo_1k_eth2/U0'
Finished Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_SO/canda_vhdl.gen/sources_1/ip/fifo_1k/fifo_1k_clocks.xdc] for cell 'fifo_1k_eth2/U0'
Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_SO/canda_vhdl.gen/sources_1/ip/fifo2_4k/fifo2_4k_clocks.xdc] for cell 'FIFO_ETH2_RX_25701/U0'
Finished Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_SO/canda_vhdl.gen/sources_1/ip/fifo2_4k/fifo2_4k_clocks.xdc] for cell 'FIFO_ETH2_RX_25701/U0'
Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_SO/canda_vhdl.gen/sources_1/ip/fifo_4k/fifo_4k_clocks.xdc] for cell 'FIFO_PKT2_25701/U0'
Finished Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_SO/canda_vhdl.gen/sources_1/ip/fifo_4k/fifo_4k_clocks.xdc] for cell 'FIFO_PKT2_25701/U0'
Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_SO/canda_vhdl.gen/sources_1/ip/fifo_4k/fifo_4k_clocks.xdc] for cell 'fifo_arp/U0'
Finished Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_SO/canda_vhdl.gen/sources_1/ip/fifo_4k/fifo_4k_clocks.xdc] for cell 'fifo_arp/U0'
Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_SO/canda_vhdl.gen/sources_1/ip/fifo_4k/fifo_4k_clocks.xdc] for cell 'fifo_arp2/U0'
Finished Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_SO/canda_vhdl.gen/sources_1/ip/fifo_4k/fifo_4k_clocks.xdc] for cell 'fifo_arp2/U0'
Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_SO/canda_vhdl.gen/sources_1/ip/fifo_4k/fifo_4k_clocks.xdc] for cell 'fifo_icmp/U0'
Finished Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_SO/canda_vhdl.gen/sources_1/ip/fifo_4k/fifo_4k_clocks.xdc] for cell 'fifo_icmp/U0'
Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_SO/canda_vhdl.gen/sources_1/ip/fifo_4k/fifo_4k_clocks.xdc] for cell 'fifo_pkt25702/U0'
Finished Parsing XDC File [/home/master/FPGA_proj/CANDA_SPI_SO/canda_vhdl.gen/sources_1/ip/fifo_4k/fifo_4k_clocks.xdc] for cell 'fifo_pkt25702/U0'
INFO: [Project 1-1715] 3 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2510.000 ; gain = 0.000 ; free physical = 5303 ; free virtual = 11203
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 178 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM64M => RAM64M (RAMD64E(x4)): 88 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 88 instances

14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2510.000 ; gain = 171.840 ; free physical = 5303 ; free virtual = 11203
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2542.016 ; gain = 32.016 ; free physical = 5285 ; free virtual = 11184

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1556b8df4

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2542.016 ; gain = 0.000 ; free physical = 5280 ; free virtual = 11180

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15524cc61

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2669.016 ; gain = 0.000 ; free physical = 5111 ; free virtual = 11011
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 48 cells
INFO: [Opt 31-1021] In phase Retarget, 47 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: c788ce27

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2669.016 ; gain = 0.000 ; free physical = 5111 ; free virtual = 11011
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 36 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 16568d98e

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2669.016 ; gain = 0.000 ; free physical = 5111 ; free virtual = 11011
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 100 cells
INFO: [Opt 31-1021] In phase Sweep, 92 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 16568d98e

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2669.016 ; gain = 0.000 ; free physical = 5111 ; free virtual = 11011
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 16568d98e

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2669.016 ; gain = 0.000 ; free physical = 5111 ; free virtual = 11010
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 16568d98e

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2669.016 ; gain = 0.000 ; free physical = 5111 ; free virtual = 11010
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 50 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              48  |                                             47  |
|  Constant propagation         |               0  |               0  |                                             36  |
|  Sweep                        |               0  |             100  |                                             92  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             50  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2669.016 ; gain = 0.000 ; free physical = 5111 ; free virtual = 11010
Ending Logic Optimization Task | Checksum: 19a90b582

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2669.016 ; gain = 0.000 ; free physical = 5111 ; free virtual = 11010

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 12 BRAM(s) out of a total of 12 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 11 WE to EN ports
Number of BRAM Ports augmented: 13 newly gated: 11 Total Ports: 24
Ending PowerOpt Patch Enables Task | Checksum: 1030028b2

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2915.992 ; gain = 0.000 ; free physical = 5088 ; free virtual = 10987
Ending Power Optimization Task | Checksum: 1030028b2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2915.992 ; gain = 246.977 ; free physical = 5096 ; free virtual = 10996

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1030028b2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2915.992 ; gain = 0.000 ; free physical = 5096 ; free virtual = 10996

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2915.992 ; gain = 0.000 ; free physical = 5096 ; free virtual = 10996
Ending Netlist Obfuscation Task | Checksum: 1b5df8e09

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2915.992 ; gain = 0.000 ; free physical = 5096 ; free virtual = 10996
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2915.992 ; gain = 405.992 ; free physical = 5096 ; free virtual = 10996
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2915.992 ; gain = 0.000 ; free physical = 5094 ; free virtual = 10996
INFO: [Common 17-1381] The checkpoint '/home/master/FPGA_proj/CANDA_SPI_SO/canda_spiso.runs/impl_1/canda_spiso_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file canda_spiso_drc_opted.rpt -pb canda_spiso_drc_opted.pb -rpx canda_spiso_drc_opted.rpx
Command: report_drc -file canda_spiso_drc_opted.rpt -pb canda_spiso_drc_opted.pb -rpx canda_spiso_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/master/FPGA_proj/CANDA_SPI_SO/canda_spiso.runs/impl_1/canda_spiso_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2927.008 ; gain = 0.000 ; free physical = 5037 ; free virtual = 10939
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e0606fdb

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2927.008 ; gain = 0.000 ; free physical = 5037 ; free virtual = 10939
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2927.008 ; gain = 0.000 ; free physical = 5037 ; free virtual = 10939

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 6072e4da

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2927.008 ; gain = 0.000 ; free physical = 5066 ; free virtual = 10967

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: d2cc68d3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2927.008 ; gain = 0.000 ; free physical = 5074 ; free virtual = 10976

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: d2cc68d3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2927.008 ; gain = 0.000 ; free physical = 5074 ; free virtual = 10976
Phase 1 Placer Initialization | Checksum: d2cc68d3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2927.008 ; gain = 0.000 ; free physical = 5074 ; free virtual = 10976

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 147aaf126

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2927.008 ; gain = 0.000 ; free physical = 5067 ; free virtual = 10969

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: ac8bc764

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2927.008 ; gain = 0.000 ; free physical = 5067 ; free virtual = 10968

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 275 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 125 nets or cells. Created 0 new cell, deleted 125 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2927.008 ; gain = 0.000 ; free physical = 5037 ; free virtual = 10939

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            125  |                   125  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            125  |                   125  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: dc9fcdbf

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2927.008 ; gain = 0.000 ; free physical = 5037 ; free virtual = 10939
Phase 2.3 Global Placement Core | Checksum: 12b6a537a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2927.008 ; gain = 0.000 ; free physical = 5037 ; free virtual = 10939
Phase 2 Global Placement | Checksum: 12b6a537a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2927.008 ; gain = 0.000 ; free physical = 5040 ; free virtual = 10942

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11798f224

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2927.008 ; gain = 0.000 ; free physical = 5040 ; free virtual = 10942

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: cc512a9f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2927.008 ; gain = 0.000 ; free physical = 5039 ; free virtual = 10941

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 14ec41987

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2927.008 ; gain = 0.000 ; free physical = 5039 ; free virtual = 10941

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: eedb38f5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2927.008 ; gain = 0.000 ; free physical = 5039 ; free virtual = 10941

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 162f05f94

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2927.008 ; gain = 0.000 ; free physical = 5034 ; free virtual = 10936

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 8429b4ce

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2927.008 ; gain = 0.000 ; free physical = 5034 ; free virtual = 10936

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: e432d47c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2927.008 ; gain = 0.000 ; free physical = 5034 ; free virtual = 10936
Phase 3 Detail Placement | Checksum: e432d47c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2927.008 ; gain = 0.000 ; free physical = 5034 ; free virtual = 10936

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 10329b1ef

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=33.501 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1d12a54e9

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2927.008 ; gain = 0.000 ; free physical = 5028 ; free virtual = 10931
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 19df33f48

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2927.008 ; gain = 0.000 ; free physical = 5038 ; free virtual = 10940
Phase 4.1.1.1 BUFG Insertion | Checksum: 10329b1ef

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2927.008 ; gain = 0.000 ; free physical = 5038 ; free virtual = 10940
INFO: [Place 30-746] Post Placement Timing Summary WNS=33.501. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2927.008 ; gain = 0.000 ; free physical = 5038 ; free virtual = 10940
Phase 4.1 Post Commit Optimization | Checksum: 12951f9ea

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2927.008 ; gain = 0.000 ; free physical = 5038 ; free virtual = 10940

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 12951f9ea

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2927.008 ; gain = 0.000 ; free physical = 5039 ; free virtual = 10941

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 12951f9ea

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2927.008 ; gain = 0.000 ; free physical = 5038 ; free virtual = 10941
Phase 4.3 Placer Reporting | Checksum: 12951f9ea

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2927.008 ; gain = 0.000 ; free physical = 5038 ; free virtual = 10941

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2927.008 ; gain = 0.000 ; free physical = 5038 ; free virtual = 10941

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2927.008 ; gain = 0.000 ; free physical = 5038 ; free virtual = 10941
Phase 4 Post Placement Optimization and Clean-Up | Checksum: f5675ba2

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2927.008 ; gain = 0.000 ; free physical = 5038 ; free virtual = 10941
Ending Placer Task | Checksum: 948982d2

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2927.008 ; gain = 0.000 ; free physical = 5039 ; free virtual = 10941
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2927.008 ; gain = 0.000 ; free physical = 5051 ; free virtual = 10953
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2927.008 ; gain = 0.000 ; free physical = 5030 ; free virtual = 10944
INFO: [Common 17-1381] The checkpoint '/home/master/FPGA_proj/CANDA_SPI_SO/canda_spiso.runs/impl_1/canda_spiso_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file canda_spiso_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2927.008 ; gain = 0.000 ; free physical = 5041 ; free virtual = 10946
INFO: [runtcl-4] Executing : report_utilization -file canda_spiso_utilization_placed.rpt -pb canda_spiso_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file canda_spiso_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2927.008 ; gain = 0.000 ; free physical = 5045 ; free virtual = 10951
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2927.008 ; gain = 0.000 ; free physical = 4994 ; free virtual = 10912
INFO: [Common 17-1381] The checkpoint '/home/master/FPGA_proj/CANDA_SPI_SO/canda_spiso.runs/impl_1/canda_spiso_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 77e7b34 ConstDB: 0 ShapeSum: 8d0b079e RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: aedc1e6b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2927.008 ; gain = 0.000 ; free physical = 4880 ; free virtual = 10805
Post Restoration Checksum: NetGraph: 9a25d88 NumContArr: a539c0e3 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: aedc1e6b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2927.008 ; gain = 0.000 ; free physical = 4882 ; free virtual = 10807

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: aedc1e6b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2927.008 ; gain = 0.000 ; free physical = 4866 ; free virtual = 10791

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: aedc1e6b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2927.008 ; gain = 0.000 ; free physical = 4866 ; free virtual = 10791
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: dc2c90bd

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2927.008 ; gain = 0.000 ; free physical = 4856 ; free virtual = 10781
INFO: [Route 35-416] Intermediate Timing Summary | WNS=33.605 | TNS=0.000  | WHS=-0.209 | THS=-225.817|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1158523ef

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2927.008 ; gain = 0.000 ; free physical = 4856 ; free virtual = 10781
INFO: [Route 35-416] Intermediate Timing Summary | WNS=33.605 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1158523ef

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2927.008 ; gain = 0.000 ; free physical = 4856 ; free virtual = 10781
Phase 2 Router Initialization | Checksum: 9bb7996e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2927.008 ; gain = 0.000 ; free physical = 4856 ; free virtual = 10781

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0457626 %
  Global Horizontal Routing Utilization  = 0.0762624 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 8579
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 8402
  Number of Partially Routed Nets     = 177
  Number of Node Overlaps             = 336


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 9bb7996e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2927.008 ; gain = 0.000 ; free physical = 4854 ; free virtual = 10779
Phase 3 Initial Routing | Checksum: 22d4dc93e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2927.008 ; gain = 0.000 ; free physical = 4854 ; free virtual = 10779

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 594
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=30.946 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 22999ea37

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2927.008 ; gain = 0.000 ; free physical = 4855 ; free virtual = 10779
Phase 4 Rip-up And Reroute | Checksum: 22999ea37

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2927.008 ; gain = 0.000 ; free physical = 4855 ; free virtual = 10779

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 22999ea37

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2927.008 ; gain = 0.000 ; free physical = 4855 ; free virtual = 10779

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 22999ea37

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2927.008 ; gain = 0.000 ; free physical = 4855 ; free virtual = 10779
Phase 5 Delay and Skew Optimization | Checksum: 22999ea37

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2927.008 ; gain = 0.000 ; free physical = 4855 ; free virtual = 10779

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 20148ce1d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 2927.008 ; gain = 0.000 ; free physical = 4855 ; free virtual = 10780
INFO: [Route 35-416] Intermediate Timing Summary | WNS=30.953 | TNS=0.000  | WHS=0.086  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 20148ce1d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 2927.008 ; gain = 0.000 ; free physical = 4855 ; free virtual = 10780
Phase 6 Post Hold Fix | Checksum: 20148ce1d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 2927.008 ; gain = 0.000 ; free physical = 4855 ; free virtual = 10780

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.1117 %
  Global Horizontal Routing Utilization  = 2.75026 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 20148ce1d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 2927.008 ; gain = 0.000 ; free physical = 4854 ; free virtual = 10779

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 20148ce1d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 2927.008 ; gain = 0.000 ; free physical = 4853 ; free virtual = 10778

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 197f2a21d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2927.008 ; gain = 0.000 ; free physical = 4853 ; free virtual = 10778

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=30.953 | TNS=0.000  | WHS=0.086  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 197f2a21d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2927.008 ; gain = 0.000 ; free physical = 4853 ; free virtual = 10778
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2927.008 ; gain = 0.000 ; free physical = 4872 ; free virtual = 10797

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
100 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2927.008 ; gain = 0.000 ; free physical = 4872 ; free virtual = 10797
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2932.918 ; gain = 2.969 ; free physical = 4848 ; free virtual = 10788
INFO: [Common 17-1381] The checkpoint '/home/master/FPGA_proj/CANDA_SPI_SO/canda_spiso.runs/impl_1/canda_spiso_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file canda_spiso_drc_routed.rpt -pb canda_spiso_drc_routed.pb -rpx canda_spiso_drc_routed.rpx
Command: report_drc -file canda_spiso_drc_routed.rpt -pb canda_spiso_drc_routed.pb -rpx canda_spiso_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/master/FPGA_proj/CANDA_SPI_SO/canda_spiso.runs/impl_1/canda_spiso_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file canda_spiso_methodology_drc_routed.rpt -pb canda_spiso_methodology_drc_routed.pb -rpx canda_spiso_methodology_drc_routed.rpx
Command: report_methodology -file canda_spiso_methodology_drc_routed.rpt -pb canda_spiso_methodology_drc_routed.pb -rpx canda_spiso_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/master/FPGA_proj/CANDA_SPI_SO/canda_spiso.runs/impl_1/canda_spiso_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file canda_spiso_power_routed.rpt -pb canda_spiso_power_summary_routed.pb -rpx canda_spiso_power_routed.rpx
Command: report_power -file canda_spiso_power_routed.rpt -pb canda_spiso_power_summary_routed.pb -rpx canda_spiso_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
113 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file canda_spiso_route_status.rpt -pb canda_spiso_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file canda_spiso_timing_summary_routed.rpt -pb canda_spiso_timing_summary_routed.pb -rpx canda_spiso_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file canda_spiso_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file canda_spiso_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file canda_spiso_bus_skew_routed.rpt -pb canda_spiso_bus_skew_routed.pb -rpx canda_spiso_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: write_bitstream -force canda_spiso.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC PDRC-153] Gated clock check: Net ETH2_RX/eth_type_rx__0 is a gated clock net sourced by a combinational pin ETH2_RX/eth_type_rx_reg[15]_i_1__0/O, cell ETH2_RX/eth_type_rx_reg[15]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net ETH2_RX/rx_udp_dlen is a gated clock net sourced by a combinational pin ETH2_RX/rx_udp_dlen_reg[15]_i_1/O, cell ETH2_RX/rx_udp_dlen_reg[15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net ETH2_RX/set_arp_t__0 is a gated clock net sourced by a combinational pin ETH2_RX/set_arp_t_reg_i_2__0/O, cell ETH2_RX/set_arp_t_reg_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net ETH2_RX/set_pkt25701_t__0 is a gated clock net sourced by a combinational pin ETH2_RX/set_pkt25701_t_reg_i_2/O, cell ETH2_RX/set_pkt25701_t_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net rx1_pkt/eth_type_rx__0 is a gated clock net sourced by a combinational pin rx1_pkt/eth_type_rx_reg[15]_i_1/O, cell rx1_pkt/eth_type_rx_reg[15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net rx1_pkt/set_arp_oper__0 is a gated clock net sourced by a combinational pin rx1_pkt/set_arp_oper_reg_i_1/O, cell rx1_pkt/set_arp_oper_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net rx1_pkt/set_arp_t_reg_i_2_n_1 is a gated clock net sourced by a combinational pin rx1_pkt/set_arp_t_reg_i_2/O, cell rx1_pkt/set_arp_t_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net rx1_pkt/set_icmp_t_reg_i_2_n_1 is a gated clock net sourced by a combinational pin rx1_pkt/set_icmp_t_reg_i_2/O, cell rx1_pkt/set_icmp_t_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC RTSTAT-10] No routable loads: 56 net(s) have no routable loads. The problem bus(es) and/or net(s) are FIFO_ETH2_RX_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_dly_D, fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg_n_0, FIFO_PKT2_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg_n_0, fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg_n_0, fifo_icmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg_n_0, fifo_arp2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg_n_0, fifo_1k_eth2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, fifo_icmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, fifo_arp2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, FIFO_ETH2_RX_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, FIFO_PKT2_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, fifo_icmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i... and (the first 15 of 32 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 9 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 10189280 bits.
Writing bitstream ./canda_spiso.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/master/FPGA_proj/CANDA_SPI_SO/canda_spiso.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Oct 19 11:49:46 2021. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3314.742 ; gain = 326.160 ; free physical = 4795 ; free virtual = 10731
INFO: [Common 17-206] Exiting Vivado at Tue Oct 19 11:49:46 2021...
