// Seed: 2780202527
module module_0 (
    input supply0 id_0,
    output supply1 id_1,
    output tri id_2,
    input supply1 id_3,
    output wand id_4
    , id_10,
    input supply1 id_5,
    input supply0 id_6
    , id_11,
    input wor id_7,
    output wor id_8
);
  wire id_12;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input wire id_1,
    input supply1 id_2,
    output uwire id_3,
    output supply1 id_4,
    input wor id_5,
    output tri id_6,
    input tri0 id_7,
    input wor id_8,
    output wor id_9,
    input supply1 id_10
);
  logic id_12;
  ;
  module_0 modCall_1 (
      id_10,
      id_4,
      id_9,
      id_5,
      id_6,
      id_5,
      id_5,
      id_7,
      id_6
  );
endmodule
