{
  "design": {
    "design_info": {
      "boundary_crc": "0xA5E5BECA8F5D8B4A",
      "device": "xck26-sfvc784-2LV-c",
      "gen_directory": "../../../../apex_kria_port.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "None",
      "tool_version": "2022.1",
      "validated": "true"
    },
    "design_tree": {
      "dbg": {
        "debug_bridge_0": "",
        "debug_bridge_1": ""
      },
      "i2c": {
        "axi_iic_0": "",
        "axi_iic_1": "",
        "axi_iic_2": ""
      },
      "bram_loopback": {
        "axi_bram_ctrl_0": "",
        "blk_mem_gen_0": ""
      },
      "cpu": {
        "xlconcat_0": "",
        "proc_sys_reset_0": "",
        "proc_sys_reset_1": "",
        "ps7_0_axi_periph": {
          "xbar": "",
          "s00_couplers": {
            "s00_regslice": "",
            "s00_data_fifo": "",
            "auto_ds": ""
          },
          "m00_couplers": {
            "m00_regslice": "",
            "auto_pc": ""
          },
          "m01_couplers": {
            "m01_regslice": ""
          },
          "m02_couplers": {
            "m02_regslice": "",
            "auto_pc": ""
          },
          "m03_couplers": {
            "m03_regslice": "",
            "auto_cc": "",
            "auto_pc": ""
          },
          "m04_couplers": {
            "auto_cc": "",
            "auto_pc": ""
          },
          "m05_couplers": {},
          "m06_couplers": {},
          "m07_couplers": {},
          "m08_couplers": {},
          "m09_couplers": {},
          "m10_couplers": {
            "auto_pc": ""
          },
          "m11_couplers": {
            "auto_pc": ""
          },
          "m12_couplers": {
            "auto_pc": ""
          },
          "m13_couplers": {
            "auto_pc": ""
          },
          "m14_couplers": {},
          "m15_couplers": {}
        },
        "zynq_ultra_ps_e_0": ""
      },
      "IPMC": {
        "i2cSlave_0": "",
        "i2cSlave_1": "",
        "axi_bram_ctrl_0": "",
        "axi_bram_ctrl_1": "",
        "axi_gpio_1": "",
        "i2c_switch_dual_0": ""
      },
      "C2C": {
        "axisafety_2": "",
        "axisafety_1": "",
        "axi_chip2chip_0": "",
        "axi_chip2chip_1": ""
      },
      "JTAG": {
        "axi_jtag_0": "",
        "axi_jtag_1": ""
      },
      "registers": {
        "reg_bank_0": "",
        "pok_alarm_0": "",
        "axi_gpio_0": ""
      },
      "XG_0": "",
      "ila_0": "",
      "system_ila_0": ""
    },
    "interface_ports": {
      "scf_i2c_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0"
      },
      "scf_i2c_1": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0"
      },
      "scf_i2c_2": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0"
      },
      "gem_mdio": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:mdio:1.0",
        "vlnv": "xilinx.com:interface:mdio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      },
      "uart": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:uart:1.0",
        "vlnv": "xilinx.com:interface:uart_rtl:1.0"
      },
      "jtag_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:jtag:2.0",
        "vlnv": "xilinx.com:interface:jtag_rtl:2.0"
      },
      "jtag_1": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:jtag:2.0",
        "vlnv": "xilinx.com:interface:jtag_rtl:2.0"
      },
      "xg": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gt:1.0",
        "vlnv": "xilinx.com:interface:gt_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      },
      "xg_refclk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "156250000"
          }
        }
      }
    },
    "ports": {
      "ipmc_sda_0": {
        "direction": "IO"
      },
      "ipmc_scl_0": {
        "direction": "IO"
      },
      "ipmc_scl_1": {
        "direction": "IO"
      },
      "ipmc_sda_1": {
        "direction": "IO"
      },
      "en_ipmb_zynq": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "id": {
        "direction": "O",
        "left": "2",
        "right": "0"
      },
      "ready_ipmb_zynq": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "los_10g": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "ha": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "pim_alarm": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "qbv_on_off": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "hot_swap_sw": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "axi_c2c_phy_clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_axi_c2c_phy_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "93750000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0"
          }
        }
      },
      "mgt_unlocked_top": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "mgt_unlocked_bot": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "prbs_sel": {
        "direction": "O",
        "left": "2",
        "right": "0"
      },
      "prbs_err": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "tx_polarity": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "rxdata_top": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "rxvalid_top": {
        "direction": "I"
      },
      "rxdata_bot": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "rxvalid_bot": {
        "direction": "I"
      },
      "axi_clk": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_zynq_ultra_ps_e_0_0_pl_clk0",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "99999001",
            "value_src": "user_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "txdata_top": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "txvalid_top": {
        "direction": "O"
      },
      "txvalid_bot": {
        "direction": "O"
      },
      "txdata_bot": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "gtp_reset": {
        "direction": "O"
      },
      "do_cc_bot": {
        "direction": "O"
      },
      "do_cc_top": {
        "direction": "O"
      },
      "link_up_top": {
        "direction": "O"
      },
      "link_up_bot": {
        "direction": "O"
      },
      "c2c_slave_reset_top": {
        "type": "rst",
        "direction": "O",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "c2c_slave_reset_bot": {
        "type": "rst",
        "direction": "O",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "pok_change": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "pok_payload": {
        "direction": "I"
      }
    },
    "components": {
      "dbg": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "debug_bridge_0": {
            "vlnv": "xilinx.com:ip:debug_bridge:3.0",
            "xci_name": "design_1_debug_bridge_0_0",
            "xci_path": "ip\\design_1_debug_bridge_0_0_1\\design_1_debug_bridge_0_0.xci",
            "inst_hier_path": "dbg/debug_bridge_0",
            "parameters": {
              "C_BSCAN_MUX": {
                "value": "1"
              },
              "C_DEBUG_MODE": {
                "value": "2"
              },
              "C_NUM_BS_MASTER": {
                "value": "1"
              },
              "C_XVC_HW_ID": {
                "value": "0x0001"
              }
            },
            "interface_ports": {
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "ADDR_WIDTH": {
                    "value": "16"
                  },
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  }
                },
                "memory_map_ref": "S_AXI"
              },
              "m0_bscan": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:bscan:1.0",
                "vlnv": "xilinx.com:interface:bscan_rtl:1.0"
              }
            },
            "addressing": {
              "memory_maps": {
                "S_AXI": {
                  "address_blocks": {
                    "Reg0": {
                      "base_address": "0x0000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register",
                      "bank_blocks": {
                        "REG;/axi_jtag/s_axi/reg0;xilinx.com:ip:axi_jtag:1.0;/axi_jtag;s_axi;NONE;NONE": {
                          "base_address": "0x0000",
                          "range": "64K",
                          "width": "16",
                          "usage": "register"
                        }
                      }
                    }
                  }
                }
              }
            }
          },
          "debug_bridge_1": {
            "vlnv": "xilinx.com:ip:debug_bridge:3.0",
            "xci_name": "design_1_debug_bridge_1_0",
            "xci_path": "ip\\design_1_debug_bridge_1_0\\design_1_debug_bridge_1_0.xci",
            "inst_hier_path": "dbg/debug_bridge_1",
            "interface_ports": {
              "S_BSCAN": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:bscan:1.0",
                "vlnv": "xilinx.com:interface:bscan_rtl:1.0"
              }
            }
          }
        },
        "interface_nets": {
          "debug_bridge_0_m0_bscan": {
            "interface_ports": [
              "debug_bridge_0/m0_bscan",
              "debug_bridge_1/S_BSCAN"
            ]
          },
          "ps7_0_axi_periph_M01_AXI": {
            "interface_ports": [
              "S_AXI",
              "debug_bridge_0/S_AXI"
            ]
          }
        },
        "nets": {
          "Net": {
            "ports": [
              "clk",
              "debug_bridge_0/s_axi_aclk",
              "debug_bridge_1/clk"
            ]
          },
          "proc_sys_reset_0_peripheral_aresetn": {
            "ports": [
              "s_axi_aresetn",
              "debug_bridge_0/s_axi_aresetn"
            ]
          }
        }
      },
      "i2c": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "iic_rtl_1": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
            "vlnv": "xilinx.com:interface:iic_rtl:1.0"
          },
          "S_AXI1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "iic_rtl_2": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
            "vlnv": "xilinx.com:interface:iic_rtl:1.0"
          },
          "S_AXI2": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "iic_rtl_0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
            "vlnv": "xilinx.com:interface:iic_rtl:1.0"
          }
        },
        "ports": {
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "iic2intc_irpt": {
            "type": "intr",
            "direction": "O"
          },
          "iic2intc_irpt1": {
            "type": "intr",
            "direction": "O"
          },
          "iic2intc_irpt2": {
            "type": "intr",
            "direction": "O"
          }
        },
        "components": {
          "axi_iic_0": {
            "vlnv": "xilinx.com:ip:axi_iic:2.1",
            "xci_name": "design_1_axi_iic_0_0",
            "xci_path": "ip\\design_1_axi_iic_0_0\\design_1_axi_iic_0_0.xci",
            "inst_hier_path": "i2c/axi_iic_0",
            "parameters": {
              "C_SCL_INERTIAL_DELAY": {
                "value": "10"
              },
              "C_SDA_INERTIAL_DELAY": {
                "value": "10"
              }
            }
          },
          "axi_iic_1": {
            "vlnv": "xilinx.com:ip:axi_iic:2.1",
            "xci_name": "design_1_axi_iic_1_0",
            "xci_path": "ip\\design_1_axi_iic_1_0\\design_1_axi_iic_1_0.xci",
            "inst_hier_path": "i2c/axi_iic_1",
            "parameters": {
              "C_SCL_INERTIAL_DELAY": {
                "value": "10"
              },
              "C_SDA_INERTIAL_DELAY": {
                "value": "10"
              }
            }
          },
          "axi_iic_2": {
            "vlnv": "xilinx.com:ip:axi_iic:2.1",
            "xci_name": "design_1_axi_iic_2_0",
            "xci_path": "ip\\design_1_axi_iic_2_0_1\\design_1_axi_iic_2_0.xci",
            "inst_hier_path": "i2c/axi_iic_2",
            "parameters": {
              "C_SCL_INERTIAL_DELAY": {
                "value": "10"
              },
              "C_SDA_INERTIAL_DELAY": {
                "value": "10"
              }
            }
          }
        },
        "interface_nets": {
          "axi_iic_0_IIC": {
            "interface_ports": [
              "iic_rtl_0",
              "axi_iic_0/IIC"
            ]
          },
          "axi_iic_1_IIC": {
            "interface_ports": [
              "iic_rtl_1",
              "axi_iic_1/IIC"
            ]
          },
          "axi_iic_2_IIC": {
            "interface_ports": [
              "iic_rtl_2",
              "axi_iic_2/IIC"
            ]
          },
          "cpu_M10_AXI": {
            "interface_ports": [
              "S_AXI2",
              "axi_iic_0/S_AXI"
            ]
          },
          "cpu_M11_AXI": {
            "interface_ports": [
              "S_AXI",
              "axi_iic_1/S_AXI"
            ]
          },
          "cpu_M12_AXI": {
            "interface_ports": [
              "S_AXI1",
              "axi_iic_2/S_AXI"
            ]
          }
        },
        "nets": {
          "Net": {
            "ports": [
              "s_axi_aclk",
              "axi_iic_0/s_axi_aclk",
              "axi_iic_1/s_axi_aclk",
              "axi_iic_2/s_axi_aclk"
            ]
          },
          "axi_iic_0_iic2intc_irpt": {
            "ports": [
              "axi_iic_0/iic2intc_irpt",
              "iic2intc_irpt2"
            ]
          },
          "axi_iic_1_iic2intc_irpt": {
            "ports": [
              "axi_iic_1/iic2intc_irpt",
              "iic2intc_irpt"
            ]
          },
          "axi_iic_2_iic2intc_irpt": {
            "ports": [
              "axi_iic_2/iic2intc_irpt",
              "iic2intc_irpt1"
            ]
          },
          "proc_sys_reset_0_peripheral_aresetn": {
            "ports": [
              "s_axi_aresetn",
              "axi_iic_0/s_axi_aresetn",
              "axi_iic_1/s_axi_aresetn",
              "axi_iic_2/s_axi_aresetn"
            ]
          }
        }
      },
      "bram_loopback": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "S_AXI_ACLK": {
            "type": "clk",
            "direction": "I"
          },
          "S_AXI_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "axi_bram_ctrl_0": {
            "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
            "xci_name": "design_1_axi_bram_ctrl_0_0",
            "xci_path": "ip\\design_1_axi_bram_ctrl_0_0_1\\design_1_axi_bram_ctrl_0_0.xci",
            "inst_hier_path": "bram_loopback/axi_bram_ctrl_0",
            "parameters": {
              "SINGLE_PORT_BRAM": {
                "value": "1"
              }
            },
            "hdl_attributes": {
              "BMM_INFO_ADDRESS_SPACE": {
                "value": "byte  0x44000000 32 > design_1 bram_loopback/blk_mem_gen_0",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "blk_mem_gen_0": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "design_1_blk_mem_gen_0_0",
            "xci_path": "ip\\design_1_blk_mem_gen_0_0_1\\design_1_blk_mem_gen_0_0.xci",
            "inst_hier_path": "bram_loopback/blk_mem_gen_0"
          }
        },
        "interface_nets": {
          "S_AXI_1": {
            "interface_ports": [
              "S_AXI",
              "axi_bram_ctrl_0/S_AXI"
            ]
          },
          "axi_bram_ctrl_0_BRAM_PORTA": {
            "interface_ports": [
              "blk_mem_gen_0/BRAM_PORTA",
              "axi_bram_ctrl_0/BRAM_PORTA"
            ]
          }
        },
        "nets": {
          "Net": {
            "ports": [
              "S_AXI_ACLK",
              "axi_bram_ctrl_0/s_axi_aclk"
            ]
          },
          "S_AXI_ARESETN_1": {
            "ports": [
              "S_AXI_ARESETN",
              "axi_bram_ctrl_0/s_axi_aresetn"
            ]
          }
        }
      },
      "cpu": {
        "interface_ports": {
          "gem_mdio": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:mdio:1.0",
            "vlnv": "xilinx.com:interface:mdio_rtl:1.0"
          },
          "IIC_0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
            "vlnv": "xilinx.com:interface:iic_rtl:1.0"
          },
          "uart": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:uart:1.0",
            "vlnv": "xilinx.com:interface:uart_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M08_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M09_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M10_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M11_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M12_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M13_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M14_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI_HPM0_LPD": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_HP0_FPD": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "axi_clk": {
            "type": "clk",
            "direction": "O"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "O"
          },
          "In0": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "In1": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "In2": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "In3": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "In4": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "peripheral_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "peripheral_aresetn1": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "peripheral_reset": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "pl_clk2": {
            "type": "clk",
            "direction": "O"
          },
          "pl_resetn0": {
            "type": "rst",
            "direction": "O"
          },
          "In7": {
            "direction": "I",
            "left": "1",
            "right": "0"
          }
        },
        "components": {
          "xlconcat_0": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "design_1_xlconcat_0_0",
            "xci_path": "ip\\design_1_xlconcat_0_0_1\\design_1_xlconcat_0_0.xci",
            "inst_hier_path": "cpu/xlconcat_0",
            "parameters": {
              "NUM_PORTS": {
                "value": "5"
              },
              "dout_width": {
                "value": "5"
              }
            }
          },
          "proc_sys_reset_0": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_1_proc_sys_reset_0_0",
            "xci_path": "ip\\design_1_proc_sys_reset_0_0_1\\design_1_proc_sys_reset_0_0.xci",
            "inst_hier_path": "cpu/proc_sys_reset_0"
          },
          "proc_sys_reset_1": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_1_proc_sys_reset_1_0",
            "xci_path": "ip\\design_1_proc_sys_reset_1_0\\design_1_proc_sys_reset_1_0.xci",
            "inst_hier_path": "cpu/proc_sys_reset_1"
          },
          "ps7_0_axi_periph": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_path": "ip\\design_1_ps7_0_axi_periph_0_1\\design_1_ps7_0_axi_periph_0.xci",
            "inst_hier_path": "cpu/ps7_0_axi_periph",
            "xci_name": "design_1_ps7_0_axi_periph_0",
            "parameters": {
              "ENABLE_ADVANCED_OPTIONS": {
                "value": "1"
              },
              "M00_HAS_REGSLICE": {
                "value": "4"
              },
              "M01_HAS_REGSLICE": {
                "value": "4"
              },
              "M02_HAS_REGSLICE": {
                "value": "4"
              },
              "M03_HAS_REGSLICE": {
                "value": "4"
              },
              "NUM_MI": {
                "value": "16"
              },
              "S00_HAS_DATA_FIFO": {
                "value": "2"
              },
              "S00_HAS_REGSLICE": {
                "value": "4"
              },
              "STRATEGY": {
                "value": "2"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M04_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M05_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M06_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M07_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M08_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M09_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M10_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M11_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M12_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M13_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M14_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M15_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M03_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M03_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M03_ARESETN"
                  }
                }
              },
              "M03_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M04_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M04_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M04_ARESETN"
                  }
                }
              },
              "M04_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M05_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M05_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M05_ARESETN"
                  }
                }
              },
              "M05_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M06_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M06_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M06_ARESETN"
                  }
                }
              },
              "M06_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M07_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M07_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M07_ARESETN"
                  }
                }
              },
              "M07_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M08_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M08_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M08_ARESETN"
                  }
                }
              },
              "M08_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M09_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M09_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M09_ARESETN"
                  }
                }
              },
              "M09_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M10_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M10_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M10_ARESETN"
                  }
                }
              },
              "M10_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M11_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M11_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M11_ARESETN"
                  }
                }
              },
              "M11_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M12_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M12_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M12_ARESETN"
                  }
                }
              },
              "M12_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M13_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M13_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M13_ARESETN"
                  }
                }
              },
              "M13_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M14_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M14_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M14_ARESETN"
                  }
                }
              },
              "M14_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M15_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M15_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M15_ARESETN"
                  }
                }
              },
              "M15_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "design_1_xbar_0",
                "xci_path": "ip\\design_1_xbar_0\\design_1_xbar_0.xci",
                "inst_hier_path": "cpu/ps7_0_axi_periph/xbar",
                "parameters": {
                  "NUM_MI": {
                    "value": "16"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "2"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI",
                      "M01_AXI",
                      "M02_AXI",
                      "M03_AXI",
                      "M04_AXI",
                      "M05_AXI",
                      "M06_AXI",
                      "M07_AXI",
                      "M08_AXI",
                      "M09_AXI",
                      "M10_AXI",
                      "M11_AXI",
                      "M12_AXI",
                      "M13_AXI",
                      "M14_AXI",
                      "M15_AXI"
                    ]
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "s00_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "design_1_s00_regslice_0",
                    "xci_path": "ip\\design_1_s00_regslice_0_1\\design_1_s00_regslice_0.xci",
                    "inst_hier_path": "cpu/ps7_0_axi_periph/s00_couplers/s00_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "s00_data_fifo": {
                    "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                    "xci_name": "design_1_s00_data_fifo_0",
                    "xci_path": "ip\\design_1_s00_data_fifo_0_1\\design_1_s00_data_fifo_0.xci",
                    "inst_hier_path": "cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "auto_ds": {
                    "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                    "xci_name": "design_1_auto_ds_0",
                    "xci_path": "ip\\design_1_auto_ds_0_1\\design_1_auto_ds_0.xci",
                    "inst_hier_path": "cpu/ps7_0_axi_periph/s00_couplers/auto_ds",
                    "parameters": {
                      "MI_DATA_WIDTH": {
                        "value": "32"
                      },
                      "SI_DATA_WIDTH": {
                        "value": "128"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_ds_to_s00_data_fifo": {
                    "interface_ports": [
                      "s00_data_fifo/S_AXI",
                      "auto_ds/M_AXI"
                    ]
                  },
                  "s00_couplers_to_s00_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "s00_regslice/S_AXI"
                    ]
                  },
                  "s00_data_fifo_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "s00_data_fifo/M_AXI"
                    ]
                  },
                  "s00_regslice_to_auto_ds": {
                    "interface_ports": [
                      "s00_regslice/M_AXI",
                      "auto_ds/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "s00_data_fifo/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "s00_data_fifo/aresetn"
                    ]
                  },
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "s00_regslice/aclk",
                      "auto_ds/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "s00_regslice/aresetn",
                      "auto_ds/s_axi_aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m00_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "design_1_m00_regslice_0",
                    "xci_path": "ip\\design_1_m00_regslice_0_1\\design_1_m00_regslice_0.xci",
                    "inst_hier_path": "cpu/ps7_0_axi_periph/m00_couplers/m00_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "design_1_auto_pc_0",
                    "xci_path": "ip\\design_1_auto_pc_0_1\\design_1_auto_pc_0.xci",
                    "inst_hier_path": "cpu/ps7_0_axi_periph/m00_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_m00_regslice": {
                    "interface_ports": [
                      "m00_regslice/S_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "m00_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  },
                  "m00_regslice_to_m00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "m00_regslice/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m00_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m00_regslice/aresetn"
                    ]
                  },
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m01_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "design_1_m01_regslice_0",
                    "xci_path": "ip\\design_1_m01_regslice_0_1\\design_1_m01_regslice_0.xci",
                    "inst_hier_path": "cpu/ps7_0_axi_periph/m01_couplers/m01_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m01_regslice/S_AXI"
                    ]
                  },
                  "m01_regslice_to_m01_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "m01_regslice/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m01_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m01_regslice/aresetn"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m02_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "design_1_m02_regslice_0",
                    "xci_path": "ip\\design_1_m02_regslice_0_1\\design_1_m02_regslice_0.xci",
                    "inst_hier_path": "cpu/ps7_0_axi_periph/m02_couplers/m02_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "design_1_auto_pc_1",
                    "xci_path": "ip\\design_1_auto_pc_1_1\\design_1_auto_pc_1.xci",
                    "inst_hier_path": "cpu/ps7_0_axi_periph/m02_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_m02_regslice": {
                    "interface_ports": [
                      "m02_regslice/S_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "m02_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  },
                  "m02_regslice_to_m02_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "m02_regslice/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m02_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m02_regslice/aresetn"
                    ]
                  },
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m03_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m03_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "design_1_m03_regslice_0",
                    "xci_path": "ip\\design_1_m03_regslice_0_1\\design_1_m03_regslice_0.xci",
                    "inst_hier_path": "cpu/ps7_0_axi_periph/m03_couplers/m03_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "auto_cc": {
                    "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                    "xci_name": "design_1_auto_cc_0",
                    "xci_path": "ip\\design_1_auto_cc_0_1\\design_1_auto_cc_0.xci",
                    "inst_hier_path": "cpu/ps7_0_axi_periph/m03_couplers/auto_cc",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "design_1_auto_pc_2",
                    "xci_path": "ip\\design_1_auto_pc_2_1\\design_1_auto_pc_2.xci",
                    "inst_hier_path": "cpu/ps7_0_axi_periph/m03_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_cc_to_auto_pc": {
                    "interface_ports": [
                      "auto_cc/M_AXI",
                      "auto_pc/S_AXI"
                    ]
                  },
                  "auto_pc_to_m03_regslice": {
                    "interface_ports": [
                      "m03_regslice/S_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "m03_couplers_to_auto_cc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_cc/S_AXI"
                    ]
                  },
                  "m03_regslice_to_m03_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "m03_regslice/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m03_regslice/aclk",
                      "auto_cc/m_axi_aclk",
                      "auto_pc/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m03_regslice/aresetn",
                      "auto_cc/m_axi_aresetn",
                      "auto_pc/aresetn"
                    ]
                  },
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_cc/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_cc/s_axi_aresetn"
                    ]
                  }
                }
              },
              "m04_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_cc": {
                    "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                    "xci_name": "design_1_auto_cc_1",
                    "xci_path": "ip\\design_1_auto_cc_1_1\\design_1_auto_cc_1.xci",
                    "inst_hier_path": "cpu/ps7_0_axi_periph/m04_couplers/auto_cc",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "design_1_auto_pc_3",
                    "xci_path": "ip\\design_1_auto_pc_3_1\\design_1_auto_pc_3.xci",
                    "inst_hier_path": "cpu/ps7_0_axi_periph/m04_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_cc_to_auto_pc": {
                    "interface_ports": [
                      "auto_cc/M_AXI",
                      "auto_pc/S_AXI"
                    ]
                  },
                  "auto_pc_to_m04_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "m04_couplers_to_auto_cc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_cc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "auto_cc/m_axi_aclk",
                      "auto_pc/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "auto_cc/m_axi_aresetn",
                      "auto_pc/aresetn"
                    ]
                  },
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_cc/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_cc/s_axi_aresetn"
                    ]
                  }
                }
              },
              "m05_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m05_couplers_to_m05_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m06_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m06_couplers_to_m06_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m07_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m07_couplers_to_m07_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m08_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m08_couplers_to_m08_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m09_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m09_couplers_to_m09_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m10_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "design_1_auto_pc_4",
                    "xci_path": "ip\\design_1_auto_pc_4_1\\design_1_auto_pc_4.xci",
                    "inst_hier_path": "cpu/ps7_0_axi_periph/m10_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_m10_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "m10_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m11_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "design_1_auto_pc_5",
                    "xci_path": "ip\\design_1_auto_pc_5_1\\design_1_auto_pc_5.xci",
                    "inst_hier_path": "cpu/ps7_0_axi_periph/m11_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_m11_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "m11_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m12_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "design_1_auto_pc_6",
                    "xci_path": "ip\\design_1_auto_pc_6_1\\design_1_auto_pc_6.xci",
                    "inst_hier_path": "cpu/ps7_0_axi_periph/m12_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_m12_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "m12_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m13_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "design_1_auto_pc_7",
                    "xci_path": "ip\\design_1_auto_pc_7_1\\design_1_auto_pc_7.xci",
                    "inst_hier_path": "cpu/ps7_0_axi_periph/m13_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_m13_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "m13_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m14_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m14_couplers_to_m14_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m15_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m15_couplers_to_m15_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "m00_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "m01_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              },
              "m02_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M02_AXI",
                  "m02_couplers/M_AXI"
                ]
              },
              "m03_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M03_AXI",
                  "m03_couplers/M_AXI"
                ]
              },
              "m04_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M04_AXI",
                  "m04_couplers/M_AXI"
                ]
              },
              "m05_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M05_AXI",
                  "m05_couplers/M_AXI"
                ]
              },
              "m06_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M06_AXI",
                  "m06_couplers/M_AXI"
                ]
              },
              "m07_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M07_AXI",
                  "m07_couplers/M_AXI"
                ]
              },
              "m08_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M08_AXI",
                  "m08_couplers/M_AXI"
                ]
              },
              "m09_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M09_AXI",
                  "m09_couplers/M_AXI"
                ]
              },
              "m10_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M10_AXI",
                  "m10_couplers/M_AXI"
                ]
              },
              "m11_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M11_AXI",
                  "m11_couplers/M_AXI"
                ]
              },
              "m12_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M12_AXI",
                  "m12_couplers/M_AXI"
                ]
              },
              "m13_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M13_AXI",
                  "m13_couplers/M_AXI"
                ]
              },
              "m14_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M14_AXI",
                  "m14_couplers/M_AXI"
                ]
              },
              "m15_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M15_AXI",
                  "m15_couplers/M_AXI"
                ]
              },
              "ps7_0_axi_periph_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "xbar_to_m02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              },
              "xbar_to_m03_couplers": {
                "interface_ports": [
                  "xbar/M03_AXI",
                  "m03_couplers/S_AXI"
                ]
              },
              "xbar_to_m04_couplers": {
                "interface_ports": [
                  "xbar/M04_AXI",
                  "m04_couplers/S_AXI"
                ]
              },
              "xbar_to_m05_couplers": {
                "interface_ports": [
                  "xbar/M05_AXI",
                  "m05_couplers/S_AXI"
                ]
              },
              "xbar_to_m06_couplers": {
                "interface_ports": [
                  "xbar/M06_AXI",
                  "m06_couplers/S_AXI"
                ]
              },
              "xbar_to_m07_couplers": {
                "interface_ports": [
                  "xbar/M07_AXI",
                  "m07_couplers/S_AXI"
                ]
              },
              "xbar_to_m08_couplers": {
                "interface_ports": [
                  "xbar/M08_AXI",
                  "m08_couplers/S_AXI"
                ]
              },
              "xbar_to_m09_couplers": {
                "interface_ports": [
                  "xbar/M09_AXI",
                  "m09_couplers/S_AXI"
                ]
              },
              "xbar_to_m10_couplers": {
                "interface_ports": [
                  "xbar/M10_AXI",
                  "m10_couplers/S_AXI"
                ]
              },
              "xbar_to_m11_couplers": {
                "interface_ports": [
                  "xbar/M11_AXI",
                  "m11_couplers/S_AXI"
                ]
              },
              "xbar_to_m12_couplers": {
                "interface_ports": [
                  "xbar/M12_AXI",
                  "m12_couplers/S_AXI"
                ]
              },
              "xbar_to_m13_couplers": {
                "interface_ports": [
                  "xbar/M13_AXI",
                  "m13_couplers/S_AXI"
                ]
              },
              "xbar_to_m14_couplers": {
                "interface_ports": [
                  "xbar/M14_AXI",
                  "m14_couplers/S_AXI"
                ]
              },
              "xbar_to_m15_couplers": {
                "interface_ports": [
                  "xbar/M15_AXI",
                  "m15_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "M00_ACLK_1": {
                "ports": [
                  "M00_ACLK",
                  "m00_couplers/M_ACLK"
                ]
              },
              "M00_ARESETN_1": {
                "ports": [
                  "M00_ARESETN",
                  "m00_couplers/M_ARESETN"
                ]
              },
              "M01_ACLK_1": {
                "ports": [
                  "M01_ACLK",
                  "m01_couplers/M_ACLK"
                ]
              },
              "M01_ARESETN_1": {
                "ports": [
                  "M01_ARESETN",
                  "m01_couplers/M_ARESETN"
                ]
              },
              "M02_ACLK_1": {
                "ports": [
                  "M02_ACLK",
                  "m02_couplers/M_ACLK"
                ]
              },
              "M02_ARESETN_1": {
                "ports": [
                  "M02_ARESETN",
                  "m02_couplers/M_ARESETN"
                ]
              },
              "M03_ACLK_1": {
                "ports": [
                  "M03_ACLK",
                  "m03_couplers/M_ACLK"
                ]
              },
              "M03_ARESETN_1": {
                "ports": [
                  "M03_ARESETN",
                  "m03_couplers/M_ARESETN"
                ]
              },
              "M04_ACLK_1": {
                "ports": [
                  "M04_ACLK",
                  "m04_couplers/M_ACLK"
                ]
              },
              "M04_ARESETN_1": {
                "ports": [
                  "M04_ARESETN",
                  "m04_couplers/M_ARESETN"
                ]
              },
              "M05_ACLK_1": {
                "ports": [
                  "M05_ACLK",
                  "m05_couplers/M_ACLK"
                ]
              },
              "M05_ARESETN_1": {
                "ports": [
                  "M05_ARESETN",
                  "m05_couplers/M_ARESETN"
                ]
              },
              "M06_ACLK_1": {
                "ports": [
                  "M06_ACLK",
                  "m06_couplers/M_ACLK"
                ]
              },
              "M06_ARESETN_1": {
                "ports": [
                  "M06_ARESETN",
                  "m06_couplers/M_ARESETN"
                ]
              },
              "M07_ACLK_1": {
                "ports": [
                  "M07_ACLK",
                  "m07_couplers/M_ACLK"
                ]
              },
              "M07_ARESETN_1": {
                "ports": [
                  "M07_ARESETN",
                  "m07_couplers/M_ARESETN"
                ]
              },
              "M08_ACLK_1": {
                "ports": [
                  "M08_ACLK",
                  "m08_couplers/M_ACLK"
                ]
              },
              "M08_ARESETN_1": {
                "ports": [
                  "M08_ARESETN",
                  "m08_couplers/M_ARESETN"
                ]
              },
              "M09_ACLK_1": {
                "ports": [
                  "M09_ACLK",
                  "m09_couplers/M_ACLK"
                ]
              },
              "M09_ARESETN_1": {
                "ports": [
                  "M09_ARESETN",
                  "m09_couplers/M_ARESETN"
                ]
              },
              "M10_ACLK_1": {
                "ports": [
                  "M10_ACLK",
                  "m10_couplers/M_ACLK"
                ]
              },
              "M10_ARESETN_1": {
                "ports": [
                  "M10_ARESETN",
                  "m10_couplers/M_ARESETN"
                ]
              },
              "M11_ACLK_1": {
                "ports": [
                  "M11_ACLK",
                  "m11_couplers/M_ACLK"
                ]
              },
              "M11_ARESETN_1": {
                "ports": [
                  "M11_ARESETN",
                  "m11_couplers/M_ARESETN"
                ]
              },
              "M12_ACLK_1": {
                "ports": [
                  "M12_ACLK",
                  "m12_couplers/M_ACLK"
                ]
              },
              "M12_ARESETN_1": {
                "ports": [
                  "M12_ARESETN",
                  "m12_couplers/M_ARESETN"
                ]
              },
              "M13_ACLK_1": {
                "ports": [
                  "M13_ACLK",
                  "m13_couplers/M_ACLK"
                ]
              },
              "M13_ARESETN_1": {
                "ports": [
                  "M13_ARESETN",
                  "m13_couplers/M_ARESETN"
                ]
              },
              "M14_ACLK_1": {
                "ports": [
                  "M14_ACLK",
                  "m14_couplers/M_ACLK"
                ]
              },
              "M14_ARESETN_1": {
                "ports": [
                  "M14_ARESETN",
                  "m14_couplers/M_ARESETN"
                ]
              },
              "M15_ACLK_1": {
                "ports": [
                  "M15_ACLK",
                  "m15_couplers/M_ACLK"
                ]
              },
              "M15_ARESETN_1": {
                "ports": [
                  "M15_ARESETN",
                  "m15_couplers/M_ARESETN"
                ]
              },
              "S00_ACLK_1": {
                "ports": [
                  "S00_ACLK",
                  "s00_couplers/S_ACLK"
                ]
              },
              "S00_ARESETN_1": {
                "ports": [
                  "S00_ARESETN",
                  "s00_couplers/S_ARESETN"
                ]
              },
              "ps7_0_axi_periph_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK",
                  "m03_couplers/S_ACLK",
                  "m04_couplers/S_ACLK",
                  "m05_couplers/S_ACLK",
                  "m06_couplers/S_ACLK",
                  "m07_couplers/S_ACLK",
                  "m08_couplers/S_ACLK",
                  "m09_couplers/S_ACLK",
                  "m10_couplers/S_ACLK",
                  "m11_couplers/S_ACLK",
                  "m12_couplers/S_ACLK",
                  "m13_couplers/S_ACLK",
                  "m14_couplers/S_ACLK",
                  "m15_couplers/S_ACLK"
                ]
              },
              "ps7_0_axi_periph_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN",
                  "m03_couplers/S_ARESETN",
                  "m04_couplers/S_ARESETN",
                  "m05_couplers/S_ARESETN",
                  "m06_couplers/S_ARESETN",
                  "m07_couplers/S_ARESETN",
                  "m08_couplers/S_ARESETN",
                  "m09_couplers/S_ARESETN",
                  "m10_couplers/S_ARESETN",
                  "m11_couplers/S_ARESETN",
                  "m12_couplers/S_ARESETN",
                  "m13_couplers/S_ARESETN",
                  "m14_couplers/S_ARESETN",
                  "m15_couplers/S_ARESETN"
                ]
              }
            }
          },
          "zynq_ultra_ps_e_0": {
            "vlnv": "xilinx.com:ip:zynq_ultra_ps_e:3.4",
            "xci_name": "design_1_zynq_ultra_ps_e_0_0",
            "xci_path": "ip\\design_1_zynq_ultra_ps_e_0_0_1\\design_1_zynq_ultra_ps_e_0_0.xci",
            "inst_hier_path": "cpu/zynq_ultra_ps_e_0",
            "parameters": {
              "CAN0_BOARD_INTERFACE": {
                "value": "custom"
              },
              "CAN1_BOARD_INTERFACE": {
                "value": "custom"
              },
              "CSU_BOARD_INTERFACE": {
                "value": "custom"
              },
              "DP_BOARD_INTERFACE": {
                "value": "custom"
              },
              "GEM0_BOARD_INTERFACE": {
                "value": "custom"
              },
              "GEM1_BOARD_INTERFACE": {
                "value": "custom"
              },
              "GEM2_BOARD_INTERFACE": {
                "value": "custom"
              },
              "GEM3_BOARD_INTERFACE": {
                "value": "custom"
              },
              "GPIO_BOARD_INTERFACE": {
                "value": "custom"
              },
              "IIC0_BOARD_INTERFACE": {
                "value": "custom"
              },
              "IIC1_BOARD_INTERFACE": {
                "value": "custom"
              },
              "NAND_BOARD_INTERFACE": {
                "value": "custom"
              },
              "PCIE_BOARD_INTERFACE": {
                "value": "custom"
              },
              "PJTAG_BOARD_INTERFACE": {
                "value": "custom"
              },
              "PMU_BOARD_INTERFACE": {
                "value": "custom"
              },
              "PSU_BANK_0_IO_STANDARD": {
                "value": "LVCMOS18"
              },
              "PSU_BANK_1_IO_STANDARD": {
                "value": "LVCMOS18"
              },
              "PSU_BANK_2_IO_STANDARD": {
                "value": "LVCMOS18"
              },
              "PSU_BANK_3_IO_STANDARD": {
                "value": "LVCMOS18"
              },
              "PSU_DDR_RAM_HIGHADDR": {
                "value": "0xFFFFFFFF"
              },
              "PSU_DDR_RAM_HIGHADDR_OFFSET": {
                "value": "0x800000000"
              },
              "PSU_DDR_RAM_LOWADDR_OFFSET": {
                "value": "0x80000000"
              },
              "PSU_MIO_0_DRIVE_STRENGTH": {
                "value": "4"
              },
              "PSU_MIO_0_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_0_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_10_DRIVE_STRENGTH": {
                "value": "4"
              },
              "PSU_MIO_10_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_10_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_10_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_11_DRIVE_STRENGTH": {
                "value": "4"
              },
              "PSU_MIO_11_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_11_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_11_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_12_DRIVE_STRENGTH": {
                "value": "4"
              },
              "PSU_MIO_12_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_12_POLARITY": {
                "value": "Default"
              },
              "PSU_MIO_12_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_12_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_13_DRIVE_STRENGTH": {
                "value": "4"
              },
              "PSU_MIO_13_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_13_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_13_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_14_DRIVE_STRENGTH": {
                "value": "4"
              },
              "PSU_MIO_14_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_14_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_14_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_15_DRIVE_STRENGTH": {
                "value": "4"
              },
              "PSU_MIO_15_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_15_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_15_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_16_DRIVE_STRENGTH": {
                "value": "4"
              },
              "PSU_MIO_16_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_16_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_16_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_17_DRIVE_STRENGTH": {
                "value": "4"
              },
              "PSU_MIO_17_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_17_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_17_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_18_DRIVE_STRENGTH": {
                "value": "4"
              },
              "PSU_MIO_18_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_18_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_18_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_19_DRIVE_STRENGTH": {
                "value": "4"
              },
              "PSU_MIO_19_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_19_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_19_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_1_DRIVE_STRENGTH": {
                "value": "4"
              },
              "PSU_MIO_1_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_1_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_1_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_20_DRIVE_STRENGTH": {
                "value": "4"
              },
              "PSU_MIO_20_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_20_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_20_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_21_DRIVE_STRENGTH": {
                "value": "4"
              },
              "PSU_MIO_21_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_21_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_21_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_22_DRIVE_STRENGTH": {
                "value": "4"
              },
              "PSU_MIO_22_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_22_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_23_DRIVE_STRENGTH": {
                "value": "4"
              },
              "PSU_MIO_23_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_23_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_24_DRIVE_STRENGTH": {
                "value": "4"
              },
              "PSU_MIO_24_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_24_POLARITY": {
                "value": "Default"
              },
              "PSU_MIO_24_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_24_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_25_DRIVE_STRENGTH": {
                "value": "4"
              },
              "PSU_MIO_25_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_25_POLARITY": {
                "value": "Default"
              },
              "PSU_MIO_25_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_25_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_26_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_26_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_27_DRIVE_STRENGTH": {
                "value": "4"
              },
              "PSU_MIO_27_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_27_POLARITY": {
                "value": "Default"
              },
              "PSU_MIO_27_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_27_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_28_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_28_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_28_POLARITY": {
                "value": "Default"
              },
              "PSU_MIO_28_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_28_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_29_DRIVE_STRENGTH": {
                "value": "4"
              },
              "PSU_MIO_29_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_29_POLARITY": {
                "value": "Default"
              },
              "PSU_MIO_29_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_29_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_2_DRIVE_STRENGTH": {
                "value": "4"
              },
              "PSU_MIO_2_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_2_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_2_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_30_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_30_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_30_POLARITY": {
                "value": "Default"
              },
              "PSU_MIO_30_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_30_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_31_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_31_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_32_DRIVE_STRENGTH": {
                "value": "4"
              },
              "PSU_MIO_32_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_32_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_33_DRIVE_STRENGTH": {
                "value": "4"
              },
              "PSU_MIO_33_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_33_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_34_DRIVE_STRENGTH": {
                "value": "4"
              },
              "PSU_MIO_34_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_34_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_35_DRIVE_STRENGTH": {
                "value": "4"
              },
              "PSU_MIO_35_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_35_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_36_DRIVE_STRENGTH": {
                "value": "4"
              },
              "PSU_MIO_36_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_36_POLARITY": {
                "value": "Default"
              },
              "PSU_MIO_36_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_36_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_37_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_37_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_37_POLARITY": {
                "value": "Default"
              },
              "PSU_MIO_37_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_37_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_38_DRIVE_STRENGTH": {
                "value": "4"
              },
              "PSU_MIO_38_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_38_POLARITY": {
                "value": "Default"
              },
              "PSU_MIO_38_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_38_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_39_DRIVE_STRENGTH": {
                "value": "4"
              },
              "PSU_MIO_39_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_39_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_39_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_3_DRIVE_STRENGTH": {
                "value": "4"
              },
              "PSU_MIO_3_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_3_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_3_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_40_DRIVE_STRENGTH": {
                "value": "4"
              },
              "PSU_MIO_40_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_40_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_40_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_41_DRIVE_STRENGTH": {
                "value": "4"
              },
              "PSU_MIO_41_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_41_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_41_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_42_DRIVE_STRENGTH": {
                "value": "4"
              },
              "PSU_MIO_42_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_42_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_42_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_43_DRIVE_STRENGTH": {
                "value": "4"
              },
              "PSU_MIO_43_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_43_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_44_DRIVE_STRENGTH": {
                "value": "4"
              },
              "PSU_MIO_44_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_44_POLARITY": {
                "value": "Default"
              },
              "PSU_MIO_44_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_44_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_45_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_45_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_46_DRIVE_STRENGTH": {
                "value": "4"
              },
              "PSU_MIO_46_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_46_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_46_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_47_DRIVE_STRENGTH": {
                "value": "4"
              },
              "PSU_MIO_47_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_47_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_47_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_48_DRIVE_STRENGTH": {
                "value": "4"
              },
              "PSU_MIO_48_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_48_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_48_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_49_DRIVE_STRENGTH": {
                "value": "4"
              },
              "PSU_MIO_49_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_49_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_49_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_4_DRIVE_STRENGTH": {
                "value": "4"
              },
              "PSU_MIO_4_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_4_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_4_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_50_DRIVE_STRENGTH": {
                "value": "4"
              },
              "PSU_MIO_50_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_50_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_50_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_51_DRIVE_STRENGTH": {
                "value": "4"
              },
              "PSU_MIO_51_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_51_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_52_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_52_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_52_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_52_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_53_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_53_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_53_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_53_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_54_DRIVE_STRENGTH": {
                "value": "4"
              },
              "PSU_MIO_54_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_54_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_54_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_55_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_55_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_55_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_55_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_56_DRIVE_STRENGTH": {
                "value": "4"
              },
              "PSU_MIO_56_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_56_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_56_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_57_DRIVE_STRENGTH": {
                "value": "4"
              },
              "PSU_MIO_57_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_57_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_57_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_58_DRIVE_STRENGTH": {
                "value": "4"
              },
              "PSU_MIO_58_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_58_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_58_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_59_DRIVE_STRENGTH": {
                "value": "4"
              },
              "PSU_MIO_59_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_59_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_59_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_5_DRIVE_STRENGTH": {
                "value": "4"
              },
              "PSU_MIO_5_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_5_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_60_DRIVE_STRENGTH": {
                "value": "4"
              },
              "PSU_MIO_60_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_60_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_60_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_61_DRIVE_STRENGTH": {
                "value": "4"
              },
              "PSU_MIO_61_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_61_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_61_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_62_DRIVE_STRENGTH": {
                "value": "4"
              },
              "PSU_MIO_62_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_62_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_62_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_63_DRIVE_STRENGTH": {
                "value": "4"
              },
              "PSU_MIO_63_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_63_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_63_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_64_DRIVE_STRENGTH": {
                "value": "4"
              },
              "PSU_MIO_64_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_64_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_64_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_65_DRIVE_STRENGTH": {
                "value": "4"
              },
              "PSU_MIO_65_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_65_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_65_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_66_DRIVE_STRENGTH": {
                "value": "4"
              },
              "PSU_MIO_66_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_66_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_66_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_67_DRIVE_STRENGTH": {
                "value": "4"
              },
              "PSU_MIO_67_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_67_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_67_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_68_DRIVE_STRENGTH": {
                "value": "4"
              },
              "PSU_MIO_68_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_68_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_68_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_69_DRIVE_STRENGTH": {
                "value": "4"
              },
              "PSU_MIO_69_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_69_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_69_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_6_DRIVE_STRENGTH": {
                "value": "4"
              },
              "PSU_MIO_6_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_6_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_6_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_70_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_70_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_70_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_70_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_71_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_71_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_71_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_71_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_72_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_72_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_72_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_72_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_73_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_73_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_73_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_73_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_74_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_74_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_74_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_74_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_75_DRIVE_STRENGTH": {
                "value": "12"
              },
              "PSU_MIO_75_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_75_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_75_SLEW": {
                "value": "fast"
              },
              "PSU_MIO_76_DRIVE_STRENGTH": {
                "value": "4"
              },
              "PSU_MIO_76_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_76_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_76_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_77_DRIVE_STRENGTH": {
                "value": "4"
              },
              "PSU_MIO_77_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_77_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_77_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_7_DRIVE_STRENGTH": {
                "value": "4"
              },
              "PSU_MIO_7_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_7_POLARITY": {
                "value": "Default"
              },
              "PSU_MIO_7_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_7_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_8_DRIVE_STRENGTH": {
                "value": "4"
              },
              "PSU_MIO_8_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_8_POLARITY": {
                "value": "Default"
              },
              "PSU_MIO_8_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_8_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_9_DRIVE_STRENGTH": {
                "value": "4"
              },
              "PSU_MIO_9_INPUT_TYPE": {
                "value": "cmos"
              },
              "PSU_MIO_9_PULLUPDOWN": {
                "value": "pullup"
              },
              "PSU_MIO_9_SLEW": {
                "value": "slow"
              },
              "PSU_MIO_TREE_PERIPHERALS": {
                "value": "Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#SPI 1#GPIO0 MIO#GPIO0 MIO#SPI 1#SPI 1#SPI 1#GPIO0 MIO#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#GPIO0 MIO#GPIO0 MIO#PMU GPI 0#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#PMU GPI 5#PMU GPO 0#PMU GPO 1#PMU GPO 2#PMU GPO 3#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#SD 1#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1##########################"
              },
              "PSU_MIO_TREE_SIGNALS": {
                "value": "sclk_out#miso_mo1#mo2#mo3#mosi_mi0#n_ss_out#sclk_out#gpio0[7]#gpio0[8]#n_ss_out[0]#miso#mosi#gpio0[12]#sdio0_data_out[0]#sdio0_data_out[1]#sdio0_data_out[2]#sdio0_data_out[3]#sdio0_data_out[4]#sdio0_data_out[5]#sdio0_data_out[6]#sdio0_data_out[7]#sdio0_cmd_out#sdio0_clk_out#sdio0_bus_pow#gpio0[24]#gpio0[25]#gpi[0]#gpio1[27]#gpio1[28]#gpio1[29]#gpio1[30]#gpi[5]#gpo[0]#gpo[1]#gpo[2]#gpo[3]#gpio1[36]#gpio1[37]#gpio1[38]#gpio1[39]#gpio1[40]#gpio1[41]#gpio1[42]#sdio1_bus_pow#gpio1[44]#sdio1_cd_n#sdio1_data_out[0]#sdio1_data_out[1]#sdio1_data_out[2]#sdio1_data_out[3]#sdio1_cmd_out#sdio1_clk_out##########################"
              },
              "PSU_SD0_INTERNAL_BUS_WIDTH": {
                "value": "8"
              },
              "PSU_SD1_INTERNAL_BUS_WIDTH": {
                "value": "4"
              },
              "PSU_SMC_CYCLE_T0": {
                "value": "NA"
              },
              "PSU_SMC_CYCLE_T1": {
                "value": "NA"
              },
              "PSU_SMC_CYCLE_T2": {
                "value": "NA"
              },
              "PSU_SMC_CYCLE_T3": {
                "value": "NA"
              },
              "PSU_SMC_CYCLE_T4": {
                "value": "NA"
              },
              "PSU_SMC_CYCLE_T5": {
                "value": "NA"
              },
              "PSU_SMC_CYCLE_T6": {
                "value": "NA"
              },
              "PSU_USB3__DUAL_CLOCK_ENABLE": {
                "value": "0"
              },
              "PSU_VALUE_SILVERSION": {
                "value": "3"
              },
              "PSU__ACPU0__POWER__ON": {
                "value": "1"
              },
              "PSU__ACPU1__POWER__ON": {
                "value": "1"
              },
              "PSU__ACPU2__POWER__ON": {
                "value": "1"
              },
              "PSU__ACPU3__POWER__ON": {
                "value": "1"
              },
              "PSU__ACTUAL__IP": {
                "value": "1"
              },
              "PSU__ACT_DDR_FREQ_MHZ": {
                "value": "1066.656006"
              },
              "PSU__AUX_REF_CLK__FREQMHZ": {
                "value": "33.333"
              },
              "PSU__CAN0_LOOP_CAN1__ENABLE": {
                "value": "0"
              },
              "PSU__CAN0__PERIPHERAL__ENABLE": {
                "value": "0"
              },
              "PSU__CAN1__PERIPHERAL__ENABLE": {
                "value": "0"
              },
              "PSU__CRF_APB__ACPU_CTRL__ACT_FREQMHZ": {
                "value": "1333.333008"
              },
              "PSU__CRF_APB__ACPU_CTRL__FREQMHZ": {
                "value": "1333.333"
              },
              "PSU__CRF_APB__ACPU_CTRL__SRCSEL": {
                "value": "APLL"
              },
              "PSU__CRF_APB__ACPU__FRAC_ENABLED": {
                "value": "1"
              },
              "PSU__CRF_APB__AFI0_REF_CTRL__ACT_FREQMHZ": {
                "value": "667"
              },
              "PSU__CRF_APB__AFI0_REF_CTRL__DIVISOR0": {
                "value": "2"
              },
              "PSU__CRF_APB__AFI0_REF_CTRL__FREQMHZ": {
                "value": "667"
              },
              "PSU__CRF_APB__AFI0_REF_CTRL__SRCSEL": {
                "value": "DPLL"
              },
              "PSU__CRF_APB__AFI0_REF__ENABLE": {
                "value": "0"
              },
              "PSU__CRF_APB__AFI1_REF_CTRL__ACT_FREQMHZ": {
                "value": "667"
              },
              "PSU__CRF_APB__AFI1_REF_CTRL__DIVISOR0": {
                "value": "2"
              },
              "PSU__CRF_APB__AFI1_REF_CTRL__FREQMHZ": {
                "value": "667"
              },
              "PSU__CRF_APB__AFI1_REF_CTRL__SRCSEL": {
                "value": "DPLL"
              },
              "PSU__CRF_APB__AFI1_REF__ENABLE": {
                "value": "0"
              },
              "PSU__CRF_APB__AFI2_REF_CTRL__ACT_FREQMHZ": {
                "value": "667"
              },
              "PSU__CRF_APB__AFI2_REF_CTRL__DIVISOR0": {
                "value": "2"
              },
              "PSU__CRF_APB__AFI2_REF_CTRL__FREQMHZ": {
                "value": "667"
              },
              "PSU__CRF_APB__AFI2_REF_CTRL__SRCSEL": {
                "value": "DPLL"
              },
              "PSU__CRF_APB__AFI2_REF__ENABLE": {
                "value": "0"
              },
              "PSU__CRF_APB__AFI3_REF_CTRL__ACT_FREQMHZ": {
                "value": "667"
              },
              "PSU__CRF_APB__AFI3_REF_CTRL__DIVISOR0": {
                "value": "2"
              },
              "PSU__CRF_APB__AFI3_REF_CTRL__FREQMHZ": {
                "value": "667"
              },
              "PSU__CRF_APB__AFI3_REF_CTRL__SRCSEL": {
                "value": "DPLL"
              },
              "PSU__CRF_APB__AFI3_REF__ENABLE": {
                "value": "0"
              },
              "PSU__CRF_APB__AFI4_REF_CTRL__ACT_FREQMHZ": {
                "value": "667"
              },
              "PSU__CRF_APB__AFI4_REF_CTRL__DIVISOR0": {
                "value": "2"
              },
              "PSU__CRF_APB__AFI4_REF_CTRL__FREQMHZ": {
                "value": "667"
              },
              "PSU__CRF_APB__AFI4_REF_CTRL__SRCSEL": {
                "value": "DPLL"
              },
              "PSU__CRF_APB__AFI4_REF__ENABLE": {
                "value": "0"
              },
              "PSU__CRF_APB__AFI5_REF_CTRL__ACT_FREQMHZ": {
                "value": "667"
              },
              "PSU__CRF_APB__AFI5_REF_CTRL__DIVISOR0": {
                "value": "2"
              },
              "PSU__CRF_APB__AFI5_REF_CTRL__FREQMHZ": {
                "value": "667"
              },
              "PSU__CRF_APB__AFI5_REF_CTRL__SRCSEL": {
                "value": "DPLL"
              },
              "PSU__CRF_APB__AFI5_REF__ENABLE": {
                "value": "0"
              },
              "PSU__CRF_APB__APLL_CTRL__FRACFREQ": {
                "value": "1333.333"
              },
              "PSU__CRF_APB__APLL_CTRL__SRCSEL": {
                "value": "PSS_REF_CLK"
              },
              "PSU__CRF_APB__APLL_FRAC_CFG__ENABLED": {
                "value": "1"
              },
              "PSU__CRF_APB__APM_CTRL__ACT_FREQMHZ": {
                "value": "1"
              },
              "PSU__CRF_APB__APM_CTRL__DIVISOR0": {
                "value": "1"
              },
              "PSU__CRF_APB__APM_CTRL__FREQMHZ": {
                "value": "1"
              },
              "PSU__CRF_APB__DBG_FPD_CTRL__ACT_FREQMHZ": {
                "value": "249.997498"
              },
              "PSU__CRF_APB__DBG_FPD_CTRL__FREQMHZ": {
                "value": "250"
              },
              "PSU__CRF_APB__DBG_FPD_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRF_APB__DBG_TRACE_CTRL__ACT_FREQMHZ": {
                "value": "250"
              },
              "PSU__CRF_APB__DBG_TRACE_CTRL__FREQMHZ": {
                "value": "250"
              },
              "PSU__CRF_APB__DBG_TRACE_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ": {
                "value": "249.997498"
              },
              "PSU__CRF_APB__DBG_TSTMP_CTRL__FREQMHZ": {
                "value": "250"
              },
              "PSU__CRF_APB__DBG_TSTMP_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRF_APB__DDR_CTRL__ACT_FREQMHZ": {
                "value": "533.328003"
              },
              "PSU__CRF_APB__DDR_CTRL__FREQMHZ": {
                "value": "1200"
              },
              "PSU__CRF_APB__DDR_CTRL__SRCSEL": {
                "value": "DPLL"
              },
              "PSU__CRF_APB__DPDMA_REF_CTRL__ACT_FREQMHZ": {
                "value": "444.444336"
              },
              "PSU__CRF_APB__DPDMA_REF_CTRL__FREQMHZ": {
                "value": "600"
              },
              "PSU__CRF_APB__DPDMA_REF_CTRL__SRCSEL": {
                "value": "APLL"
              },
              "PSU__CRF_APB__DPLL_CTRL__FRACFREQ": {
                "value": "27.138"
              },
              "PSU__CRF_APB__DPLL_CTRL__SRCSEL": {
                "value": "PSS_REF_CLK"
              },
              "PSU__CRF_APB__DP_AUDIO_REF_CTRL__ACT_FREQMHZ": {
                "value": "25"
              },
              "PSU__CRF_APB__DP_AUDIO_REF_CTRL__FREQMHZ": {
                "value": "25"
              },
              "PSU__CRF_APB__DP_AUDIO_REF_CTRL__SRCSEL": {
                "value": "RPLL"
              },
              "PSU__CRF_APB__DP_STC_REF_CTRL__ACT_FREQMHZ": {
                "value": "27"
              },
              "PSU__CRF_APB__DP_STC_REF_CTRL__FREQMHZ": {
                "value": "27"
              },
              "PSU__CRF_APB__DP_STC_REF_CTRL__SRCSEL": {
                "value": "RPLL"
              },
              "PSU__CRF_APB__DP_VIDEO_REF_CTRL__ACT_FREQMHZ": {
                "value": "320"
              },
              "PSU__CRF_APB__DP_VIDEO_REF_CTRL__FREQMHZ": {
                "value": "300"
              },
              "PSU__CRF_APB__DP_VIDEO_REF_CTRL__SRCSEL": {
                "value": "VPLL"
              },
              "PSU__CRF_APB__GDMA_REF_CTRL__ACT_FREQMHZ": {
                "value": "533.328003"
              },
              "PSU__CRF_APB__GDMA_REF_CTRL__FREQMHZ": {
                "value": "600"
              },
              "PSU__CRF_APB__GDMA_REF_CTRL__SRCSEL": {
                "value": "DPLL"
              },
              "PSU__CRF_APB__GPU_REF_CTRL__ACT_FREQMHZ": {
                "value": "499.994995"
              },
              "PSU__CRF_APB__GPU_REF_CTRL__FREQMHZ": {
                "value": "600"
              },
              "PSU__CRF_APB__GPU_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRF_APB__GTGREF0_REF_CTRL__ACT_FREQMHZ": {
                "value": "-1"
              },
              "PSU__CRF_APB__GTGREF0_REF_CTRL__DIVISOR0": {
                "value": "-1"
              },
              "PSU__CRF_APB__GTGREF0_REF_CTRL__FREQMHZ": {
                "value": "-1"
              },
              "PSU__CRF_APB__GTGREF0_REF_CTRL__SRCSEL": {
                "value": "NA"
              },
              "PSU__CRF_APB__GTGREF0__ENABLE": {
                "value": "NA"
              },
              "PSU__CRF_APB__PCIE_REF_CTRL__ACT_FREQMHZ": {
                "value": "250"
              },
              "PSU__CRF_APB__SATA_REF_CTRL__ACT_FREQMHZ": {
                "value": "250"
              },
              "PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ": {
                "value": "99.999001"
              },
              "PSU__CRF_APB__TOPSW_LSBUS_CTRL__FREQMHZ": {
                "value": "100"
              },
              "PSU__CRF_APB__TOPSW_LSBUS_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRF_APB__TOPSW_MAIN_CTRL__ACT_FREQMHZ": {
                "value": "533.328003"
              },
              "PSU__CRF_APB__TOPSW_MAIN_CTRL__FREQMHZ": {
                "value": "533.33"
              },
              "PSU__CRF_APB__TOPSW_MAIN_CTRL__SRCSEL": {
                "value": "DPLL"
              },
              "PSU__CRF_APB__VPLL_CTRL__FRACFREQ": {
                "value": "27.138"
              },
              "PSU__CRF_APB__VPLL_CTRL__SRCSEL": {
                "value": "PSS_REF_CLK"
              },
              "PSU__CRL_APB__ADMA_REF_CTRL__ACT_FREQMHZ": {
                "value": "499.994995"
              },
              "PSU__CRL_APB__ADMA_REF_CTRL__FREQMHZ": {
                "value": "500"
              },
              "PSU__CRL_APB__ADMA_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__AFI6_REF_CTRL__ACT_FREQMHZ": {
                "value": "500"
              },
              "PSU__CRL_APB__AFI6_REF_CTRL__FREQMHZ": {
                "value": "500"
              },
              "PSU__CRL_APB__AFI6_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__AFI6__ENABLE": {
                "value": "0"
              },
              "PSU__CRL_APB__AMS_REF_CTRL__ACT_FREQMHZ": {
                "value": "49.999500"
              },
              "PSU__CRL_APB__AMS_REF_CTRL__FREQMHZ": {
                "value": "50"
              },
              "PSU__CRL_APB__AMS_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__CAN0_REF_CTRL__ACT_FREQMHZ": {
                "value": "100"
              },
              "PSU__CRL_APB__CAN0_REF_CTRL__FREQMHZ": {
                "value": "100"
              },
              "PSU__CRL_APB__CAN0_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__CAN1_REF_CTRL__ACT_FREQMHZ": {
                "value": "100"
              },
              "PSU__CRL_APB__CAN1_REF_CTRL__FREQMHZ": {
                "value": "100"
              },
              "PSU__CRL_APB__CAN1_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__CPU_R5_CTRL__ACT_FREQMHZ": {
                "value": "499.994995"
              },
              "PSU__CRL_APB__CPU_R5_CTRL__FREQMHZ": {
                "value": "533.333"
              },
              "PSU__CRL_APB__CPU_R5_CTRL__SRCSEL": {
                "value": "RPLL"
              },
              "PSU__CRL_APB__CSU_PLL_CTRL__ACT_FREQMHZ": {
                "value": "180"
              },
              "PSU__CRL_APB__CSU_PLL_CTRL__DIVISOR0": {
                "value": "3"
              },
              "PSU__CRL_APB__CSU_PLL_CTRL__SRCSEL": {
                "value": "SysOsc"
              },
              "PSU__CRL_APB__DBG_LPD_CTRL__ACT_FREQMHZ": {
                "value": "249.997498"
              },
              "PSU__CRL_APB__DBG_LPD_CTRL__FREQMHZ": {
                "value": "250"
              },
              "PSU__CRL_APB__DBG_LPD_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__ACT_FREQMHZ": {
                "value": "1000"
              },
              "PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__DIVISOR0": {
                "value": "6"
              },
              "PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__FREQMHZ": {
                "value": "1000"
              },
              "PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__SRCSEL": {
                "value": "RPLL"
              },
              "PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ": {
                "value": "1499.984985"
              },
              "PSU__CRL_APB__DLL_REF_CTRL__FREQMHZ": {
                "value": "1500"
              },
              "PSU__CRL_APB__DLL_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__GEM0_REF_CTRL__ACT_FREQMHZ": {
                "value": "124.998749"
              },
              "PSU__CRL_APB__GEM0_REF_CTRL__FREQMHZ": {
                "value": "125"
              },
              "PSU__CRL_APB__GEM0_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__GEM1_REF_CTRL__ACT_FREQMHZ": {
                "value": "124.998749"
              },
              "PSU__CRL_APB__GEM1_REF_CTRL__FREQMHZ": {
                "value": "125"
              },
              "PSU__CRL_APB__GEM1_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__GEM2_REF_CTRL__ACT_FREQMHZ": {
                "value": "125"
              },
              "PSU__CRL_APB__GEM2_REF_CTRL__FREQMHZ": {
                "value": "125"
              },
              "PSU__CRL_APB__GEM2_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__GEM3_REF_CTRL__ACT_FREQMHZ": {
                "value": "125"
              },
              "PSU__CRL_APB__GEM3_REF_CTRL__FREQMHZ": {
                "value": "125"
              },
              "PSU__CRL_APB__GEM3_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__GEM_TSU_REF_CTRL__ACT_FREQMHZ": {
                "value": "249.997498"
              },
              "PSU__CRL_APB__GEM_TSU_REF_CTRL__FREQMHZ": {
                "value": "250"
              },
              "PSU__CRL_APB__GEM_TSU_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__I2C0_REF_CTRL__ACT_FREQMHZ": {
                "value": "99.999001"
              },
              "PSU__CRL_APB__I2C0_REF_CTRL__FREQMHZ": {
                "value": "100"
              },
              "PSU__CRL_APB__I2C0_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__I2C1_REF_CTRL__ACT_FREQMHZ": {
                "value": "99.999001"
              },
              "PSU__CRL_APB__I2C1_REF_CTRL__FREQMHZ": {
                "value": "100"
              },
              "PSU__CRL_APB__I2C1_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__IOPLL_CTRL__FRACFREQ": {
                "value": "27.138"
              },
              "PSU__CRL_APB__IOPLL_CTRL__SRCSEL": {
                "value": "PSS_REF_CLK"
              },
              "PSU__CRL_APB__IOU_SWITCH_CTRL__ACT_FREQMHZ": {
                "value": "249.997498"
              },
              "PSU__CRL_APB__IOU_SWITCH_CTRL__FREQMHZ": {
                "value": "250"
              },
              "PSU__CRL_APB__IOU_SWITCH_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ": {
                "value": "99.999001"
              },
              "PSU__CRL_APB__LPD_LSBUS_CTRL__FREQMHZ": {
                "value": "100"
              },
              "PSU__CRL_APB__LPD_LSBUS_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__LPD_SWITCH_CTRL__ACT_FREQMHZ": {
                "value": "499.994995"
              },
              "PSU__CRL_APB__LPD_SWITCH_CTRL__FREQMHZ": {
                "value": "500"
              },
              "PSU__CRL_APB__LPD_SWITCH_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__NAND_REF_CTRL__ACT_FREQMHZ": {
                "value": "100"
              },
              "PSU__CRL_APB__NAND_REF_CTRL__FREQMHZ": {
                "value": "100"
              },
              "PSU__CRL_APB__NAND_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__OCM_MAIN_CTRL__ACT_FREQMHZ": {
                "value": "500"
              },
              "PSU__CRL_APB__OCM_MAIN_CTRL__DIVISOR0": {
                "value": "3"
              },
              "PSU__CRL_APB__OCM_MAIN_CTRL__FREQMHZ": {
                "value": "500"
              },
              "PSU__CRL_APB__OCM_MAIN_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ": {
                "value": "187.498123"
              },
              "PSU__CRL_APB__PCAP_CTRL__FREQMHZ": {
                "value": "200"
              },
              "PSU__CRL_APB__PCAP_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ": {
                "value": "99.999001"
              },
              "PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ": {
                "value": "100"
              },
              "PSU__CRL_APB__PL0_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__PL1_REF_CTRL__ACT_FREQMHZ": {
                "value": "199.998001"
              },
              "PSU__CRL_APB__PL1_REF_CTRL__FREQMHZ": {
                "value": "200"
              },
              "PSU__CRL_APB__PL1_REF_CTRL__SRCSEL": {
                "value": "RPLL"
              },
              "PSU__CRL_APB__PL2_REF_CTRL__ACT_FREQMHZ": {
                "value": "124.998749"
              },
              "PSU__CRL_APB__PL2_REF_CTRL__FREQMHZ": {
                "value": "125"
              },
              "PSU__CRL_APB__PL2_REF_CTRL__SRCSEL": {
                "value": "RPLL"
              },
              "PSU__CRL_APB__PL3_REF_CTRL__ACT_FREQMHZ": {
                "value": "100"
              },
              "PSU__CRL_APB__QSPI_REF_CTRL__ACT_FREQMHZ": {
                "value": "124.998749"
              },
              "PSU__CRL_APB__QSPI_REF_CTRL__FREQMHZ": {
                "value": "125"
              },
              "PSU__CRL_APB__QSPI_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__RPLL_CTRL__FRACFREQ": {
                "value": "27.138"
              },
              "PSU__CRL_APB__RPLL_CTRL__SRCSEL": {
                "value": "PSS_REF_CLK"
              },
              "PSU__CRL_APB__SDIO0_REF_CTRL__ACT_FREQMHZ": {
                "value": "199.998001"
              },
              "PSU__CRL_APB__SDIO0_REF_CTRL__FREQMHZ": {
                "value": "200"
              },
              "PSU__CRL_APB__SDIO0_REF_CTRL__SRCSEL": {
                "value": "RPLL"
              },
              "PSU__CRL_APB__SDIO1_REF_CTRL__ACT_FREQMHZ": {
                "value": "187.498123"
              },
              "PSU__CRL_APB__SDIO1_REF_CTRL__FREQMHZ": {
                "value": "200"
              },
              "PSU__CRL_APB__SDIO1_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__SPI0_REF_CTRL__ACT_FREQMHZ": {
                "value": "214"
              },
              "PSU__CRL_APB__SPI0_REF_CTRL__FREQMHZ": {
                "value": "200"
              },
              "PSU__CRL_APB__SPI0_REF_CTRL__SRCSEL": {
                "value": "RPLL"
              },
              "PSU__CRL_APB__SPI1_REF_CTRL__ACT_FREQMHZ": {
                "value": "187.498123"
              },
              "PSU__CRL_APB__SPI1_REF_CTRL__FREQMHZ": {
                "value": "200"
              },
              "PSU__CRL_APB__SPI1_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__TIMESTAMP_REF_CTRL__ACT_FREQMHZ": {
                "value": "99.999001"
              },
              "PSU__CRL_APB__TIMESTAMP_REF_CTRL__FREQMHZ": {
                "value": "100"
              },
              "PSU__CRL_APB__TIMESTAMP_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__UART0_REF_CTRL__ACT_FREQMHZ": {
                "value": "99.999001"
              },
              "PSU__CRL_APB__UART0_REF_CTRL__FREQMHZ": {
                "value": "100"
              },
              "PSU__CRL_APB__UART0_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__UART1_REF_CTRL__ACT_FREQMHZ": {
                "value": "100"
              },
              "PSU__CRL_APB__UART1_REF_CTRL__FREQMHZ": {
                "value": "100"
              },
              "PSU__CRL_APB__UART1_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__USB0_BUS_REF_CTRL__ACT_FREQMHZ": {
                "value": "250"
              },
              "PSU__CRL_APB__USB0_BUS_REF_CTRL__FREQMHZ": {
                "value": "250"
              },
              "PSU__CRL_APB__USB0_BUS_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__USB1_BUS_REF_CTRL__ACT_FREQMHZ": {
                "value": "250"
              },
              "PSU__CRL_APB__USB1_BUS_REF_CTRL__FREQMHZ": {
                "value": "250"
              },
              "PSU__CRL_APB__USB1_BUS_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__USB3_DUAL_REF_CTRL__ACT_FREQMHZ": {
                "value": "20"
              },
              "PSU__CRL_APB__USB3_DUAL_REF_CTRL__FREQMHZ": {
                "value": "20"
              },
              "PSU__CRL_APB__USB3_DUAL_REF_CTRL__SRCSEL": {
                "value": "IOPLL"
              },
              "PSU__CRL_APB__USB3__ENABLE": {
                "value": "0"
              },
              "PSU__CSUPMU__PERIPHERAL__VALID": {
                "value": "1"
              },
              "PSU__CSU__CSU_TAMPER_0__ENABLE": {
                "value": "0"
              },
              "PSU__CSU__CSU_TAMPER_10__ENABLE": {
                "value": "0"
              },
              "PSU__CSU__CSU_TAMPER_11__ENABLE": {
                "value": "0"
              },
              "PSU__CSU__CSU_TAMPER_12__ENABLE": {
                "value": "0"
              },
              "PSU__CSU__CSU_TAMPER_1__ENABLE": {
                "value": "0"
              },
              "PSU__CSU__CSU_TAMPER_2__ENABLE": {
                "value": "0"
              },
              "PSU__CSU__CSU_TAMPER_3__ENABLE": {
                "value": "0"
              },
              "PSU__CSU__CSU_TAMPER_4__ENABLE": {
                "value": "0"
              },
              "PSU__CSU__CSU_TAMPER_5__ENABLE": {
                "value": "0"
              },
              "PSU__CSU__CSU_TAMPER_6__ENABLE": {
                "value": "0"
              },
              "PSU__CSU__CSU_TAMPER_7__ENABLE": {
                "value": "0"
              },
              "PSU__CSU__CSU_TAMPER_8__ENABLE": {
                "value": "0"
              },
              "PSU__CSU__CSU_TAMPER_9__ENABLE": {
                "value": "0"
              },
              "PSU__CSU__PERIPHERAL__ENABLE": {
                "value": "0"
              },
              "PSU__DDRC__AL": {
                "value": "0"
              },
              "PSU__DDRC__BG_ADDR_COUNT": {
                "value": "1"
              },
              "PSU__DDRC__BRC_MAPPING": {
                "value": "ROW_BANK_COL"
              },
              "PSU__DDRC__BUS_WIDTH": {
                "value": "64 Bit"
              },
              "PSU__DDRC__CL": {
                "value": "16"
              },
              "PSU__DDRC__CLOCK_STOP_EN": {
                "value": "0"
              },
              "PSU__DDRC__COMPONENTS": {
                "value": "Components"
              },
              "PSU__DDRC__CWL": {
                "value": "14"
              },
              "PSU__DDRC__DDR4_ADDR_MAPPING": {
                "value": "0"
              },
              "PSU__DDRC__DDR4_CAL_MODE_ENABLE": {
                "value": "0"
              },
              "PSU__DDRC__DDR4_CRC_CONTROL": {
                "value": "0"
              },
              "PSU__DDRC__DDR4_MAXPWR_SAVING_EN": {
                "value": "0"
              },
              "PSU__DDRC__DDR4_T_REF_MODE": {
                "value": "0"
              },
              "PSU__DDRC__DDR4_T_REF_RANGE": {
                "value": "Normal (0-85)"
              },
              "PSU__DDRC__DEVICE_CAPACITY": {
                "value": "8192 MBits"
              },
              "PSU__DDRC__DM_DBI": {
                "value": "DM_NO_DBI"
              },
              "PSU__DDRC__DRAM_WIDTH": {
                "value": "16 Bits"
              },
              "PSU__DDRC__ECC": {
                "value": "Disabled"
              },
              "PSU__DDRC__ECC_SCRUB": {
                "value": "0"
              },
              "PSU__DDRC__ENABLE": {
                "value": "1"
              },
              "PSU__DDRC__ENABLE_2T_TIMING": {
                "value": "0"
              },
              "PSU__DDRC__ENABLE_DP_SWITCH": {
                "value": "0"
              },
              "PSU__DDRC__EN_2ND_CLK": {
                "value": "0"
              },
              "PSU__DDRC__FGRM": {
                "value": "1X"
              },
              "PSU__DDRC__FREQ_MHZ": {
                "value": "1"
              },
              "PSU__DDRC__LPDDR3_DUALRANK_SDP": {
                "value": "0"
              },
              "PSU__DDRC__LP_ASR": {
                "value": "manual normal"
              },
              "PSU__DDRC__MEMORY_TYPE": {
                "value": "DDR 4"
              },
              "PSU__DDRC__PARITY_ENABLE": {
                "value": "0"
              },
              "PSU__DDRC__PER_BANK_REFRESH": {
                "value": "0"
              },
              "PSU__DDRC__PHY_DBI_MODE": {
                "value": "0"
              },
              "PSU__DDRC__PLL_BYPASS": {
                "value": "0"
              },
              "PSU__DDRC__PWR_DOWN_EN": {
                "value": "0"
              },
              "PSU__DDRC__RANK_ADDR_COUNT": {
                "value": "0"
              },
              "PSU__DDRC__RD_DQS_CENTER": {
                "value": "0"
              },
              "PSU__DDRC__ROW_ADDR_COUNT": {
                "value": "16"
              },
              "PSU__DDRC__SELF_REF_ABORT": {
                "value": "0"
              },
              "PSU__DDRC__SPEED_BIN": {
                "value": "DDR4_2400R"
              },
              "PSU__DDRC__STATIC_RD_MODE": {
                "value": "0"
              },
              "PSU__DDRC__TRAIN_DATA_EYE": {
                "value": "1"
              },
              "PSU__DDRC__TRAIN_READ_GATE": {
                "value": "1"
              },
              "PSU__DDRC__TRAIN_WRITE_LEVEL": {
                "value": "1"
              },
              "PSU__DDRC__T_FAW": {
                "value": "30.0"
              },
              "PSU__DDRC__T_RAS_MIN": {
                "value": "33"
              },
              "PSU__DDRC__T_RC": {
                "value": "47.06"
              },
              "PSU__DDRC__T_RCD": {
                "value": "16"
              },
              "PSU__DDRC__T_RP": {
                "value": "16"
              },
              "PSU__DDRC__VIDEO_BUFFER_SIZE": {
                "value": "0"
              },
              "PSU__DDRC__VREF": {
                "value": "1"
              },
              "PSU__DDR_HIGH_ADDRESS_GUI_ENABLE": {
                "value": "1"
              },
              "PSU__DDR_QOS_ENABLE": {
                "value": "0"
              },
              "PSU__DDR_SW_REFRESH_ENABLED": {
                "value": "1"
              },
              "PSU__DDR__INTERFACE__FREQMHZ": {
                "value": "600.000"
              },
              "PSU__DEVICE_TYPE": {
                "value": "EV"
              },
              "PSU__DISPLAYPORT__PERIPHERAL__ENABLE": {
                "value": "0"
              },
              "PSU__DLL__ISUSED": {
                "value": "1"
              },
              "PSU__ENABLE__DDR__REFRESH__SIGNALS": {
                "value": "0"
              },
              "PSU__ENET0__FIFO__ENABLE": {
                "value": "0"
              },
              "PSU__ENET0__GRP_MDIO__ENABLE": {
                "value": "1"
              },
              "PSU__ENET0__GRP_MDIO__IO": {
                "value": "EMIO"
              },
              "PSU__ENET0__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__ENET0__PERIPHERAL__IO": {
                "value": "GT Lane0"
              },
              "PSU__ENET0__PTP__ENABLE": {
                "value": "0"
              },
              "PSU__ENET0__TSU__ENABLE": {
                "value": "0"
              },
              "PSU__ENET1__FIFO__ENABLE": {
                "value": "0"
              },
              "PSU__ENET1__GRP_MDIO__ENABLE": {
                "value": "0"
              },
              "PSU__ENET1__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__ENET1__PERIPHERAL__IO": {
                "value": "GT Lane1"
              },
              "PSU__ENET1__PTP__ENABLE": {
                "value": "0"
              },
              "PSU__ENET1__TSU__ENABLE": {
                "value": "0"
              },
              "PSU__ENET2__PERIPHERAL__ENABLE": {
                "value": "0"
              },
              "PSU__ENET3__PERIPHERAL__ENABLE": {
                "value": "0"
              },
              "PSU__EN_AXI_STATUS_PORTS": {
                "value": "0"
              },
              "PSU__EN_EMIO_TRACE": {
                "value": "0"
              },
              "PSU__EP__IP": {
                "value": "0"
              },
              "PSU__EXPAND__CORESIGHT": {
                "value": "0"
              },
              "PSU__EXPAND__FPD_SLAVES": {
                "value": "0"
              },
              "PSU__EXPAND__GIC": {
                "value": "0"
              },
              "PSU__EXPAND__LOWER_LPS_SLAVES": {
                "value": "0"
              },
              "PSU__EXPAND__UPPER_LPS_SLAVES": {
                "value": "0"
              },
              "PSU__FPD_SLCR__WDT1__ACT_FREQMHZ": {
                "value": "99.999001"
              },
              "PSU__FPGA_PL0_ENABLE": {
                "value": "1"
              },
              "PSU__FPGA_PL1_ENABLE": {
                "value": "1"
              },
              "PSU__FPGA_PL2_ENABLE": {
                "value": "1"
              },
              "PSU__FPGA_PL3_ENABLE": {
                "value": "0"
              },
              "PSU__FP__POWER__ON": {
                "value": "1"
              },
              "PSU__FTM__CTI_IN_0": {
                "value": "0"
              },
              "PSU__FTM__CTI_IN_1": {
                "value": "0"
              },
              "PSU__FTM__CTI_IN_2": {
                "value": "0"
              },
              "PSU__FTM__CTI_IN_3": {
                "value": "0"
              },
              "PSU__FTM__CTI_OUT_0": {
                "value": "0"
              },
              "PSU__FTM__CTI_OUT_1": {
                "value": "0"
              },
              "PSU__FTM__CTI_OUT_2": {
                "value": "0"
              },
              "PSU__FTM__CTI_OUT_3": {
                "value": "0"
              },
              "PSU__FTM__GPI": {
                "value": "0"
              },
              "PSU__FTM__GPO": {
                "value": "0"
              },
              "PSU__GEM0_COHERENCY": {
                "value": "0"
              },
              "PSU__GEM0_ROUTE_THROUGH_FPD": {
                "value": "0"
              },
              "PSU__GEM0__REF_CLK_FREQ": {
                "value": "125"
              },
              "PSU__GEM0__REF_CLK_SEL": {
                "value": "Ref Clk0"
              },
              "PSU__GEM1_COHERENCY": {
                "value": "0"
              },
              "PSU__GEM1_ROUTE_THROUGH_FPD": {
                "value": "0"
              },
              "PSU__GEM1__REF_CLK_FREQ": {
                "value": "125"
              },
              "PSU__GEM1__REF_CLK_SEL": {
                "value": "Ref Clk0"
              },
              "PSU__GEM__TSU__ENABLE": {
                "value": "0"
              },
              "PSU__GEN_IPI_0__MASTER": {
                "value": "APU"
              },
              "PSU__GEN_IPI_10__MASTER": {
                "value": "NONE"
              },
              "PSU__GEN_IPI_1__MASTER": {
                "value": "RPU0"
              },
              "PSU__GEN_IPI_2__MASTER": {
                "value": "RPU1"
              },
              "PSU__GEN_IPI_3__MASTER": {
                "value": "PMU"
              },
              "PSU__GEN_IPI_4__MASTER": {
                "value": "PMU"
              },
              "PSU__GEN_IPI_5__MASTER": {
                "value": "PMU"
              },
              "PSU__GEN_IPI_6__MASTER": {
                "value": "PMU"
              },
              "PSU__GEN_IPI_7__MASTER": {
                "value": "NONE"
              },
              "PSU__GEN_IPI_8__MASTER": {
                "value": "NONE"
              },
              "PSU__GEN_IPI_9__MASTER": {
                "value": "NONE"
              },
              "PSU__GPIO0_MIO__IO": {
                "value": "MIO 0 .. 25"
              },
              "PSU__GPIO0_MIO__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__GPIO1_MIO__IO": {
                "value": "MIO 26 .. 51"
              },
              "PSU__GPIO1_MIO__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__GPIO2_MIO__PERIPHERAL__ENABLE": {
                "value": "0"
              },
              "PSU__GPIO_EMIO_WIDTH": {
                "value": "1"
              },
              "PSU__GPIO_EMIO__PERIPHERAL__ENABLE": {
                "value": "0"
              },
              "PSU__GPIO_EMIO__WIDTH": {
                "value": "[94:0]"
              },
              "PSU__GPU_PP0__POWER__ON": {
                "value": "1"
              },
              "PSU__GPU_PP1__POWER__ON": {
                "value": "1"
              },
              "PSU__GT_REF_CLK__FREQMHZ": {
                "value": "33.333"
              },
              "PSU__HPM0_FPD__NUM_READ_THREADS": {
                "value": "4"
              },
              "PSU__HPM0_FPD__NUM_WRITE_THREADS": {
                "value": "4"
              },
              "PSU__HPM0_LPD__NUM_READ_THREADS": {
                "value": "4"
              },
              "PSU__HPM0_LPD__NUM_WRITE_THREADS": {
                "value": "4"
              },
              "PSU__HPM1_FPD__NUM_READ_THREADS": {
                "value": "4"
              },
              "PSU__HPM1_FPD__NUM_WRITE_THREADS": {
                "value": "4"
              },
              "PSU__I2C0_LOOP_I2C1__ENABLE": {
                "value": "0"
              },
              "PSU__I2C0__GRP_INT__ENABLE": {
                "value": "0"
              },
              "PSU__I2C0__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__I2C0__PERIPHERAL__IO": {
                "value": "EMIO"
              },
              "PSU__I2C1__GRP_INT__ENABLE": {
                "value": "0"
              },
              "PSU__I2C1__PERIPHERAL__ENABLE": {
                "value": "0"
              },
              "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC0_SEL": {
                "value": "APB"
              },
              "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC1_SEL": {
                "value": "APB"
              },
              "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC2_SEL": {
                "value": "APB"
              },
              "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC3_SEL": {
                "value": "APB"
              },
              "PSU__IOU_SLCR__TTC0__ACT_FREQMHZ": {
                "value": "100.000000"
              },
              "PSU__IOU_SLCR__TTC1__ACT_FREQMHZ": {
                "value": "100.000000"
              },
              "PSU__IOU_SLCR__TTC2__ACT_FREQMHZ": {
                "value": "100.000000"
              },
              "PSU__IOU_SLCR__TTC3__ACT_FREQMHZ": {
                "value": "100.000000"
              },
              "PSU__IOU_SLCR__WDT0__ACT_FREQMHZ": {
                "value": "99.999001"
              },
              "PSU__IRQ_P2F_ADMA_CHAN__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_AIB_AXI__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_AMS__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_APM_FPD__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_APU_COMM__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_APU_CPUMNT__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_APU_CTI__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_APU_EXTERR__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_APU_IPI__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_APU_L2ERR__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_APU_PMU__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_APU_REGS__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_ATB_LPD__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_CLKMON__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_CSUPMU_WDT__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_DDR_SS__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_DPDMA__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_EFUSE__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_ENT0_WAKEUP__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_ENT0__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_ENT1_WAKEUP__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_ENT1__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_FPD_APB__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_FPD_ATB_ERR__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_FP_WDT__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_GDMA_CHAN__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_GPIO__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_GPU__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_I2C0__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_LPD_APB__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_LPD_APM__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_LP_WDT__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_OCM_ERR__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_PCIE_DMA__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_PCIE_LEGACY__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_PCIE_MSC__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_PCIE_MSI__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_PL_IPI__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_QSPI__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_R5_CORE0_ECC_ERR__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_R5_CORE1_ECC_ERR__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_RPU_IPI__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_RPU_PERMON__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_RTC_ALARM__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_RTC_SECONDS__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_SATA__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_SDIO0_WAKE__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_SDIO0__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_SDIO1_WAKE__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_SDIO1__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_SPI1__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_TTC0__INT0": {
                "value": "0"
              },
              "PSU__IRQ_P2F_TTC0__INT1": {
                "value": "0"
              },
              "PSU__IRQ_P2F_TTC0__INT2": {
                "value": "0"
              },
              "PSU__IRQ_P2F_TTC1__INT0": {
                "value": "0"
              },
              "PSU__IRQ_P2F_TTC1__INT1": {
                "value": "0"
              },
              "PSU__IRQ_P2F_TTC1__INT2": {
                "value": "0"
              },
              "PSU__IRQ_P2F_TTC2__INT0": {
                "value": "0"
              },
              "PSU__IRQ_P2F_TTC2__INT1": {
                "value": "0"
              },
              "PSU__IRQ_P2F_TTC2__INT2": {
                "value": "0"
              },
              "PSU__IRQ_P2F_TTC3__INT0": {
                "value": "0"
              },
              "PSU__IRQ_P2F_TTC3__INT1": {
                "value": "0"
              },
              "PSU__IRQ_P2F_TTC3__INT2": {
                "value": "0"
              },
              "PSU__IRQ_P2F_UART0__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_USB3_ENDPOINT__INT0": {
                "value": "0"
              },
              "PSU__IRQ_P2F_USB3_ENDPOINT__INT1": {
                "value": "0"
              },
              "PSU__IRQ_P2F_USB3_OTG__INT0": {
                "value": "0"
              },
              "PSU__IRQ_P2F_USB3_OTG__INT1": {
                "value": "0"
              },
              "PSU__IRQ_P2F_USB3_PMU_WAKEUP__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_XMPU_FPD__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F_XMPU_LPD__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F__INTF_FPD_SMMU__INT": {
                "value": "0"
              },
              "PSU__IRQ_P2F__INTF_PPD_CCI__INT": {
                "value": "0"
              },
              "PSU__L2_BANK0__POWER__ON": {
                "value": "1"
              },
              "PSU__LPDMA0_COHERENCY": {
                "value": "0"
              },
              "PSU__LPDMA1_COHERENCY": {
                "value": "0"
              },
              "PSU__LPDMA2_COHERENCY": {
                "value": "0"
              },
              "PSU__LPDMA3_COHERENCY": {
                "value": "0"
              },
              "PSU__LPDMA4_COHERENCY": {
                "value": "0"
              },
              "PSU__LPDMA5_COHERENCY": {
                "value": "0"
              },
              "PSU__LPDMA6_COHERENCY": {
                "value": "0"
              },
              "PSU__LPDMA7_COHERENCY": {
                "value": "0"
              },
              "PSU__LPD_SLCR__CSUPMU_WDT_CLK_SEL__SELECT": {
                "value": "APB"
              },
              "PSU__LPD_SLCR__CSUPMU__ACT_FREQMHZ": {
                "value": "100.000000"
              },
              "PSU__MAXIGP0__DATA_WIDTH": {
                "value": "128"
              },
              "PSU__MAXIGP2__DATA_WIDTH": {
                "value": "32"
              },
              "PSU__M_AXI_GP0_SUPPORTS_NARROW_BURST": {
                "value": "1"
              },
              "PSU__M_AXI_GP1_SUPPORTS_NARROW_BURST": {
                "value": "1"
              },
              "PSU__M_AXI_GP2_SUPPORTS_NARROW_BURST": {
                "value": "1"
              },
              "PSU__NAND__PERIPHERAL__ENABLE": {
                "value": "0"
              },
              "PSU__NAND__READY_BUSY__ENABLE": {
                "value": "0"
              },
              "PSU__NUM_FABRIC_RESETS": {
                "value": "1"
              },
              "PSU__OCM_BANK0__POWER__ON": {
                "value": "1"
              },
              "PSU__OCM_BANK1__POWER__ON": {
                "value": "1"
              },
              "PSU__OCM_BANK2__POWER__ON": {
                "value": "1"
              },
              "PSU__OCM_BANK3__POWER__ON": {
                "value": "1"
              },
              "PSU__OVERRIDE_HPX_QOS": {
                "value": "0"
              },
              "PSU__OVERRIDE__BASIC_CLOCK": {
                "value": "0"
              },
              "PSU__PCIE__ACS_VIOLAION": {
                "value": "0"
              },
              "PSU__PCIE__AER_CAPABILITY": {
                "value": "0"
              },
              "PSU__PCIE__INTX_GENERATION": {
                "value": "0"
              },
              "PSU__PCIE__MSIX_CAPABILITY": {
                "value": "0"
              },
              "PSU__PCIE__MSI_CAPABILITY": {
                "value": "0"
              },
              "PSU__PCIE__PERIPHERAL__ENABLE": {
                "value": "0"
              },
              "PSU__PCIE__PERIPHERAL__ENDPOINT_ENABLE": {
                "value": "1"
              },
              "PSU__PCIE__PERIPHERAL__ROOTPORT_ENABLE": {
                "value": "0"
              },
              "PSU__PCIE__RESET__POLARITY": {
                "value": "Active Low"
              },
              "PSU__PJTAG__PERIPHERAL__ENABLE": {
                "value": "0"
              },
              "PSU__PL_CLK0_BUF": {
                "value": "TRUE"
              },
              "PSU__PL_CLK1_BUF": {
                "value": "TRUE"
              },
              "PSU__PL_CLK2_BUF": {
                "value": "TRUE"
              },
              "PSU__PL__POWER__ON": {
                "value": "1"
              },
              "PSU__PMU_COHERENCY": {
                "value": "0"
              },
              "PSU__PMU__AIBACK__ENABLE": {
                "value": "0"
              },
              "PSU__PMU__EMIO_GPI__ENABLE": {
                "value": "0"
              },
              "PSU__PMU__EMIO_GPO__ENABLE": {
                "value": "0"
              },
              "PSU__PMU__GPI0__ENABLE": {
                "value": "1"
              },
              "PSU__PMU__GPI0__IO": {
                "value": "MIO 26"
              },
              "PSU__PMU__GPI1__ENABLE": {
                "value": "0"
              },
              "PSU__PMU__GPI2__ENABLE": {
                "value": "0"
              },
              "PSU__PMU__GPI3__ENABLE": {
                "value": "0"
              },
              "PSU__PMU__GPI4__ENABLE": {
                "value": "0"
              },
              "PSU__PMU__GPI5__ENABLE": {
                "value": "1"
              },
              "PSU__PMU__GPI5__IO": {
                "value": "MIO 31"
              },
              "PSU__PMU__GPO0__ENABLE": {
                "value": "1"
              },
              "PSU__PMU__GPO0__IO": {
                "value": "MIO 32"
              },
              "PSU__PMU__GPO1__ENABLE": {
                "value": "1"
              },
              "PSU__PMU__GPO1__IO": {
                "value": "MIO 33"
              },
              "PSU__PMU__GPO2__ENABLE": {
                "value": "1"
              },
              "PSU__PMU__GPO2__IO": {
                "value": "MIO 34"
              },
              "PSU__PMU__GPO2__POLARITY": {
                "value": "high"
              },
              "PSU__PMU__GPO3__ENABLE": {
                "value": "1"
              },
              "PSU__PMU__GPO3__IO": {
                "value": "MIO 35"
              },
              "PSU__PMU__GPO3__POLARITY": {
                "value": "low"
              },
              "PSU__PMU__GPO4__ENABLE": {
                "value": "0"
              },
              "PSU__PMU__GPO5__ENABLE": {
                "value": "0"
              },
              "PSU__PMU__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__PMU__PLERROR__ENABLE": {
                "value": "0"
              },
              "PSU__PRESET_APPLIED": {
                "value": "1"
              },
              "PSU__PROTECTION__DDR_SEGMENTS": {
                "value": "NONE"
              },
              "PSU__PROTECTION__ENABLE": {
                "value": "0"
              },
              "PSU__PROTECTION__FPD_SEGMENTS": {
                "value": "SA:0xFD1A0000; SIZE:1280; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware  |   SA:0xFD000000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware  |   SA:0xFD010000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware  |   SA:0xFD020000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware  |   SA:0xFD030000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware  |   SA:0xFD040000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware  |   SA:0xFD050000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware  |   SA:0xFD610000; SIZE:512; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware  |   SA:0xFD5D0000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware  |  SA:0xFD1A0000 ; SIZE:1280; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem"
              },
              "PSU__PROTECTION__LPD_SEGMENTS": {
                "value": "SA:0xFF980000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFF5E0000; SIZE:2560; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFFCC0000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFF180000; SIZE:768; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFF410000; SIZE:640; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFFA70000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFF9A0000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware|SA:0xFF5E0000 ; SIZE:2560; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem|SA:0xFFCC0000 ; SIZE:64; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem|SA:0xFF180000 ; SIZE:768; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem|SA:0xFF9A0000 ; SIZE:64; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem"
              },
              "PSU__PROTECTION__MASTERS": {
                "value": "USB1:NonSecure;0|USB0:NonSecure;0|S_AXI_LPD:NA;0|S_AXI_HPC1_FPD:NA;0|S_AXI_HPC0_FPD:NA;0|S_AXI_HP3_FPD:NA;0|S_AXI_HP2_FPD:NA;0|S_AXI_HP1_FPD:NA;0|S_AXI_HP0_FPD:NA;1|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;1|SD0:NonSecure;1|SATA1:NonSecure;0|SATA0:NonSecure;0|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;1|PMU:NA;1|PCIe:NonSecure;0|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;0|GEM2:NonSecure;0|GEM1:NonSecure;1|GEM0:NonSecure;1|FDMA:NonSecure;1|DP:NonSecure;0|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1"
              },
              "PSU__PROTECTION__MASTERS_TZ": {
                "value": "GEM0:NonSecure|SD1:NonSecure|GEM2:NonSecure|GEM1:NonSecure|GEM3:NonSecure|PCIe:NonSecure|DP:NonSecure|NAND:NonSecure|GPU:NonSecure|USB1:NonSecure|USB0:NonSecure|LDMA:NonSecure|FDMA:NonSecure|QSPI:NonSecure|SD0:NonSecure"
              },
              "PSU__PROTECTION__OCM_SEGMENTS": {
                "value": "NONE"
              },
              "PSU__PROTECTION__PRESUBSYSTEMS": {
                "value": "NONE"
              },
              "PSU__PROTECTION__SLAVES": {
                "value": "LPD;USB3_1_XHCI;FE300000;FE3FFFFF;0|LPD;USB3_1;FF9E0000;FF9EFFFF;0|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;0|LPD;USB3_0;FF9D0000;FF9DFFFF;0|LPD;UART1;FF010000;FF01FFFF;0|LPD;UART0;FF000000;FF00FFFF;1|LPD;TTC3;FF140000;FF14FFFF;1|LPD;TTC2;FF130000;FF13FFFF;1|LPD;TTC1;FF120000;FF12FFFF;1|LPD;TTC0;FF110000;FF11FFFF;1|FPD;SWDT1;FD4D0000;FD4DFFFF;1|LPD;SWDT0;FF150000;FF15FFFF;1|LPD;SPI1;FF050000;FF05FFFF;1|LPD;SPI0;FF040000;FF04FFFF;0|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;1|LPD;SD0;FF160000;FF16FFFF;1|FPD;SATA;FD0C0000;FD0CFFFF;0|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;1|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;0|FPD;PCIE_LOW;E0000000;EFFFFFFF;0|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;0|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;0|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;0|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;0|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;0|LPD;I2C0;FF020000;FF02FFFF;1|FPD;GPU;FD4B0000;FD4BFFFF;1|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;0|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;1|LPD;GEM0;FF0B0000;FF0BFFFF;1|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display Port;FD4A0000;FD4AFFFF;0|FPD;DPDMA;FD4C0000;FD4CFFFF;0|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;87FFFFFFF;1|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;1|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;0|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1"
              },
              "PSU__PROTECTION__SUBSYSTEMS": {
                "value": "PMU Firmware:PMU|Secure Subsystem:"
              },
              "PSU__PSS_ALT_REF_CLK__ENABLE": {
                "value": "0"
              },
              "PSU__PSS_ALT_REF_CLK__FREQMHZ": {
                "value": "33.333"
              },
              "PSU__PSS_REF_CLK__FREQMHZ": {
                "value": "33.333"
              },
              "PSU__QSPI_COHERENCY": {
                "value": "0"
              },
              "PSU__QSPI_ROUTE_THROUGH_FPD": {
                "value": "0"
              },
              "PSU__QSPI__GRP_FBCLK__ENABLE": {
                "value": "0"
              },
              "PSU__QSPI__PERIPHERAL__DATA_MODE": {
                "value": "x4"
              },
              "PSU__QSPI__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__QSPI__PERIPHERAL__IO": {
                "value": "MIO 0 .. 5"
              },
              "PSU__QSPI__PERIPHERAL__MODE": {
                "value": "Single"
              },
              "PSU__REPORT__DBGLOG": {
                "value": "0"
              },
              "PSU__RPU_COHERENCY": {
                "value": "0"
              },
              "PSU__RPU__POWER__ON": {
                "value": "1"
              },
              "PSU__SATA__PERIPHERAL__ENABLE": {
                "value": "0"
              },
              "PSU__SAXIGP2__DATA_WIDTH": {
                "value": "128"
              },
              "PSU__SD0_COHERENCY": {
                "value": "0"
              },
              "PSU__SD0_ROUTE_THROUGH_FPD": {
                "value": "0"
              },
              "PSU__SD0__CLK_200_SDR_OTAP_DLY": {
                "value": "0x00"
              },
              "PSU__SD0__CLK_50_DDR_ITAP_DLY": {
                "value": "0x00"
              },
              "PSU__SD0__CLK_50_DDR_OTAP_DLY": {
                "value": "0x00"
              },
              "PSU__SD0__CLK_50_SDR_ITAP_DLY": {
                "value": "0x00"
              },
              "PSU__SD0__CLK_50_SDR_OTAP_DLY": {
                "value": "0x00"
              },
              "PSU__SD0__DATA_TRANSFER_MODE": {
                "value": "8Bit"
              },
              "PSU__SD0__GRP_POW__ENABLE": {
                "value": "1"
              },
              "PSU__SD0__GRP_POW__IO": {
                "value": "MIO 23"
              },
              "PSU__SD0__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__SD0__PERIPHERAL__IO": {
                "value": "MIO 13 .. 22"
              },
              "PSU__SD0__RESET__ENABLE": {
                "value": "1"
              },
              "PSU__SD0__SLOT_TYPE": {
                "value": "eMMC"
              },
              "PSU__SD1_COHERENCY": {
                "value": "0"
              },
              "PSU__SD1_ROUTE_THROUGH_FPD": {
                "value": "0"
              },
              "PSU__SD1__CLK_50_SDR_ITAP_DLY": {
                "value": "0x15"
              },
              "PSU__SD1__CLK_50_SDR_OTAP_DLY": {
                "value": "0x5"
              },
              "PSU__SD1__DATA_TRANSFER_MODE": {
                "value": "4Bit"
              },
              "PSU__SD1__GRP_CD__ENABLE": {
                "value": "1"
              },
              "PSU__SD1__GRP_CD__IO": {
                "value": "MIO 45"
              },
              "PSU__SD1__GRP_POW__ENABLE": {
                "value": "1"
              },
              "PSU__SD1__GRP_POW__IO": {
                "value": "MIO 43"
              },
              "PSU__SD1__GRP_WP__ENABLE": {
                "value": "0"
              },
              "PSU__SD1__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__SD1__PERIPHERAL__IO": {
                "value": "MIO 46 .. 51"
              },
              "PSU__SD1__SLOT_TYPE": {
                "value": "SD 2.0"
              },
              "PSU__SPI0_LOOP_SPI1__ENABLE": {
                "value": "0"
              },
              "PSU__SPI0__PERIPHERAL__ENABLE": {
                "value": "0"
              },
              "PSU__SPI1__GRP_SS0__IO": {
                "value": "MIO 9"
              },
              "PSU__SPI1__GRP_SS1__ENABLE": {
                "value": "0"
              },
              "PSU__SPI1__GRP_SS2__ENABLE": {
                "value": "0"
              },
              "PSU__SPI1__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__SPI1__PERIPHERAL__IO": {
                "value": "MIO 6 .. 11"
              },
              "PSU__SWDT0__CLOCK__ENABLE": {
                "value": "0"
              },
              "PSU__SWDT0__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__SWDT0__PERIPHERAL__IO": {
                "value": "NA"
              },
              "PSU__SWDT0__RESET__ENABLE": {
                "value": "0"
              },
              "PSU__SWDT1__CLOCK__ENABLE": {
                "value": "0"
              },
              "PSU__SWDT1__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__SWDT1__PERIPHERAL__IO": {
                "value": "NA"
              },
              "PSU__SWDT1__RESET__ENABLE": {
                "value": "0"
              },
              "PSU__TCM0A__POWER__ON": {
                "value": "1"
              },
              "PSU__TCM0B__POWER__ON": {
                "value": "1"
              },
              "PSU__TCM1A__POWER__ON": {
                "value": "1"
              },
              "PSU__TCM1B__POWER__ON": {
                "value": "1"
              },
              "PSU__TESTSCAN__PERIPHERAL__ENABLE": {
                "value": "0"
              },
              "PSU__TRACE__INTERNAL_WIDTH": {
                "value": "32"
              },
              "PSU__TRACE__PERIPHERAL__ENABLE": {
                "value": "0"
              },
              "PSU__TRISTATE__INVERTED": {
                "value": "1"
              },
              "PSU__TSU__BUFG_PORT_PAIR": {
                "value": "0"
              },
              "PSU__TTC0__CLOCK__ENABLE": {
                "value": "0"
              },
              "PSU__TTC0__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__TTC0__PERIPHERAL__IO": {
                "value": "NA"
              },
              "PSU__TTC0__WAVEOUT__ENABLE": {
                "value": "0"
              },
              "PSU__TTC1__CLOCK__ENABLE": {
                "value": "0"
              },
              "PSU__TTC1__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__TTC1__PERIPHERAL__IO": {
                "value": "NA"
              },
              "PSU__TTC1__WAVEOUT__ENABLE": {
                "value": "0"
              },
              "PSU__TTC2__CLOCK__ENABLE": {
                "value": "0"
              },
              "PSU__TTC2__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__TTC2__PERIPHERAL__IO": {
                "value": "NA"
              },
              "PSU__TTC2__WAVEOUT__ENABLE": {
                "value": "0"
              },
              "PSU__TTC3__CLOCK__ENABLE": {
                "value": "0"
              },
              "PSU__TTC3__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__TTC3__PERIPHERAL__IO": {
                "value": "NA"
              },
              "PSU__TTC3__WAVEOUT__ENABLE": {
                "value": "0"
              },
              "PSU__UART0_LOOP_UART1__ENABLE": {
                "value": "0"
              },
              "PSU__UART0__BAUD_RATE": {
                "value": "115200"
              },
              "PSU__UART0__MODEM__ENABLE": {
                "value": "0"
              },
              "PSU__UART0__PERIPHERAL__ENABLE": {
                "value": "1"
              },
              "PSU__UART0__PERIPHERAL__IO": {
                "value": "EMIO"
              },
              "PSU__UART1__PERIPHERAL__ENABLE": {
                "value": "0"
              },
              "PSU__USB0__PERIPHERAL__ENABLE": {
                "value": "0"
              },
              "PSU__USB0__RESET__ENABLE": {
                "value": "0"
              },
              "PSU__USB1__PERIPHERAL__ENABLE": {
                "value": "0"
              },
              "PSU__USB1__RESET__ENABLE": {
                "value": "0"
              },
              "PSU__USE_DIFF_RW_CLK_GP2": {
                "value": "0"
              },
              "PSU__USE__ADMA": {
                "value": "0"
              },
              "PSU__USE__APU_LEGACY_INTERRUPT": {
                "value": "0"
              },
              "PSU__USE__AUDIO": {
                "value": "0"
              },
              "PSU__USE__CLK": {
                "value": "0"
              },
              "PSU__USE__CLK0": {
                "value": "0"
              },
              "PSU__USE__CLK1": {
                "value": "0"
              },
              "PSU__USE__CLK2": {
                "value": "0"
              },
              "PSU__USE__CLK3": {
                "value": "0"
              },
              "PSU__USE__CROSS_TRIGGER": {
                "value": "0"
              },
              "PSU__USE__DDR_INTF_REQUESTED": {
                "value": "0"
              },
              "PSU__USE__DEBUG__TEST": {
                "value": "0"
              },
              "PSU__USE__EVENT_RPU": {
                "value": "0"
              },
              "PSU__USE__FABRIC__RST": {
                "value": "1"
              },
              "PSU__USE__FTM": {
                "value": "0"
              },
              "PSU__USE__GDMA": {
                "value": "0"
              },
              "PSU__USE__IRQ": {
                "value": "0"
              },
              "PSU__USE__IRQ0": {
                "value": "1"
              },
              "PSU__USE__IRQ1": {
                "value": "1"
              },
              "PSU__USE__M_AXI_GP0": {
                "value": "1"
              },
              "PSU__USE__M_AXI_GP1": {
                "value": "0"
              },
              "PSU__USE__M_AXI_GP2": {
                "value": "1"
              },
              "PSU__USE__PROC_EVENT_BUS": {
                "value": "0"
              },
              "PSU__USE__RPU_LEGACY_INTERRUPT": {
                "value": "0"
              },
              "PSU__USE__RST0": {
                "value": "0"
              },
              "PSU__USE__RST1": {
                "value": "0"
              },
              "PSU__USE__RST2": {
                "value": "0"
              },
              "PSU__USE__RST3": {
                "value": "0"
              },
              "PSU__USE__RTC": {
                "value": "0"
              },
              "PSU__USE__STM": {
                "value": "0"
              },
              "PSU__USE__S_AXI_ACE": {
                "value": "0"
              },
              "PSU__USE__S_AXI_ACP": {
                "value": "0"
              },
              "PSU__USE__S_AXI_GP0": {
                "value": "0"
              },
              "PSU__USE__S_AXI_GP1": {
                "value": "0"
              },
              "PSU__USE__S_AXI_GP2": {
                "value": "1"
              },
              "PSU__USE__S_AXI_GP3": {
                "value": "0"
              },
              "PSU__USE__S_AXI_GP4": {
                "value": "0"
              },
              "PSU__USE__S_AXI_GP5": {
                "value": "0"
              },
              "PSU__USE__S_AXI_GP6": {
                "value": "0"
              },
              "PSU__USE__USB3_0_HUB": {
                "value": "0"
              },
              "PSU__USE__USB3_1_HUB": {
                "value": "0"
              },
              "PSU__USE__VIDEO": {
                "value": "0"
              },
              "PSU__VIDEO_REF_CLK__ENABLE": {
                "value": "0"
              },
              "PSU__VIDEO_REF_CLK__FREQMHZ": {
                "value": "33.333"
              },
              "QSPI_BOARD_INTERFACE": {
                "value": "custom"
              },
              "SATA_BOARD_INTERFACE": {
                "value": "custom"
              },
              "SD0_BOARD_INTERFACE": {
                "value": "custom"
              },
              "SD1_BOARD_INTERFACE": {
                "value": "custom"
              },
              "SPI0_BOARD_INTERFACE": {
                "value": "custom"
              },
              "SPI1_BOARD_INTERFACE": {
                "value": "custom"
              },
              "SUBPRESET1": {
                "value": "Custom"
              },
              "SUBPRESET2": {
                "value": "Custom"
              },
              "SWDT0_BOARD_INTERFACE": {
                "value": "custom"
              },
              "SWDT1_BOARD_INTERFACE": {
                "value": "custom"
              },
              "TRACE_BOARD_INTERFACE": {
                "value": "custom"
              },
              "TTC0_BOARD_INTERFACE": {
                "value": "custom"
              },
              "TTC1_BOARD_INTERFACE": {
                "value": "custom"
              },
              "TTC2_BOARD_INTERFACE": {
                "value": "custom"
              },
              "TTC3_BOARD_INTERFACE": {
                "value": "custom"
              },
              "UART0_BOARD_INTERFACE": {
                "value": "custom"
              },
              "UART1_BOARD_INTERFACE": {
                "value": "custom"
              },
              "USB0_BOARD_INTERFACE": {
                "value": "custom"
              },
              "USB1_BOARD_INTERFACE": {
                "value": "custom"
              }
            },
            "interface_ports": {
              "M_AXI_HPM0_FPD": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data",
                "base_address": {
                  "minimum": "0xA0000000",
                  "maximum": "0x0047FFFFFFFF",
                  "width": "40"
                }
              },
              "M_AXI_HPM0_LPD": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data",
                "base_address": {
                  "minimum": "0x80000000",
                  "maximum": "0x9FFFFFFF",
                  "width": "40"
                }
              },
              "S_AXI_HP0_FPD": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "SAXIGP2"
              }
            },
            "addressing": {
              "address_spaces": {
                "Data": {
                  "range": "1T",
                  "width": "40",
                  "local_memory_map": {
                    "name": "Data",
                    "description": "Address Space Segments",
                    "address_blocks": {
                      "M_AXI_HPM0_LPD:LPD_AFI_FS": {
                        "name": "M_AXI_HPM0_LPD:LPD_AFI_FS",
                        "display_name": "M_AXI_HPM0_LPD/LPD_AFI_FS",
                        "base_address": "0x80000000",
                        "range": "512M",
                        "width": "32",
                        "usage": "register"
                      },
                      "M_AXI_HPM1_FPD:FPD_AFI_FS0_00": {
                        "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_00",
                        "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_00",
                        "base_address": "0xB0000000",
                        "range": "256M",
                        "width": "32",
                        "usage": "register"
                      },
                      "M_AXI_HPM1_FPD:FPD_AFI_FS0_01": {
                        "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_01",
                        "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_01",
                        "base_address": "0x000500000000",
                        "range": "4G",
                        "width": "35",
                        "usage": "register"
                      },
                      "M_AXI_HPM1_FPD:FPD_AFI_FS0_10": {
                        "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_10",
                        "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_10",
                        "base_address": "0x004800000000",
                        "range": "224G",
                        "width": "39",
                        "usage": "register"
                      },
                      "M_AXI_HPM0_FPD:FPD_AFI_FS1_00": {
                        "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_00",
                        "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_00",
                        "base_address": "0xA0000000",
                        "range": "256M",
                        "width": "32",
                        "usage": "register"
                      },
                      "M_AXI_HPM0_FPD:FPD_AFI_FS1_01": {
                        "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_01",
                        "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_01",
                        "base_address": "0x000400000000",
                        "range": "4G",
                        "width": "35",
                        "usage": "register"
                      },
                      "M_AXI_HPM0_FPD:FPD_AFI_FS1_10": {
                        "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_10",
                        "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_10",
                        "base_address": "0x001000000000",
                        "range": "224G",
                        "width": "39",
                        "usage": "register"
                      }
                    }
                  }
                }
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "M_AXI_HPM0_LPD",
              "zynq_ultra_ps_e_0/M_AXI_HPM0_LPD"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "S_AXI_HP0_FPD",
              "zynq_ultra_ps_e_0/S_AXI_HP0_FPD"
            ]
          },
          "S_AXI2_1": {
            "interface_ports": [
              "M01_AXI",
              "ps7_0_axi_periph/M01_AXI"
            ]
          },
          "S_AXI3_1": {
            "interface_ports": [
              "M02_AXI",
              "ps7_0_axi_periph/M02_AXI"
            ]
          },
          "S_AXI4_1": {
            "interface_ports": [
              "M07_AXI",
              "ps7_0_axi_periph/M07_AXI"
            ]
          },
          "cpu_IIC_0": {
            "interface_ports": [
              "IIC_0",
              "zynq_ultra_ps_e_0/IIC_0"
            ]
          },
          "cpu_M03_AXI": {
            "interface_ports": [
              "M03_AXI",
              "ps7_0_axi_periph/M03_AXI"
            ]
          },
          "cpu_M04_AXI": {
            "interface_ports": [
              "M04_AXI",
              "ps7_0_axi_periph/M04_AXI"
            ]
          },
          "cpu_M10_AXI": {
            "interface_ports": [
              "M10_AXI",
              "ps7_0_axi_periph/M10_AXI"
            ]
          },
          "cpu_M11_AXI": {
            "interface_ports": [
              "M11_AXI",
              "ps7_0_axi_periph/M11_AXI"
            ]
          },
          "cpu_M12_AXI": {
            "interface_ports": [
              "M12_AXI",
              "ps7_0_axi_periph/M12_AXI"
            ]
          },
          "cpu_M13_AXI": {
            "interface_ports": [
              "M13_AXI",
              "ps7_0_axi_periph/M13_AXI"
            ]
          },
          "cpu_M14_AXI": {
            "interface_ports": [
              "M14_AXI",
              "ps7_0_axi_periph/M14_AXI"
            ]
          },
          "cpu_M16_AXI": {
            "interface_ports": [
              "M08_AXI",
              "ps7_0_axi_periph/M08_AXI"
            ]
          },
          "cpu_M17_AXI": {
            "interface_ports": [
              "M06_AXI",
              "ps7_0_axi_periph/M06_AXI"
            ]
          },
          "cpu_M18_AXI": {
            "interface_ports": [
              "M05_AXI",
              "ps7_0_axi_periph/M05_AXI"
            ]
          },
          "cpu_MDIO_ENET0_0": {
            "interface_ports": [
              "gem_mdio",
              "zynq_ultra_ps_e_0/MDIO_ENET0"
            ]
          },
          "cpu_UART_0_0": {
            "interface_ports": [
              "uart",
              "zynq_ultra_ps_e_0/UART_0"
            ]
          },
          "ps7_0_axi_periph_M01_AXI": {
            "interface_ports": [
              "M00_AXI",
              "ps7_0_axi_periph/M00_AXI"
            ]
          },
          "s_axi_2": {
            "interface_ports": [
              "M09_AXI",
              "ps7_0_axi_periph/M09_AXI"
            ]
          },
          "zynq_ultra_ps_e_0_M_AXI_HPM0_FPD": {
            "interface_ports": [
              "zynq_ultra_ps_e_0/M_AXI_HPM0_FPD",
              "ps7_0_axi_periph/S00_AXI"
            ]
          }
        },
        "nets": {
          "In7_1": {
            "ports": [
              "In7",
              "zynq_ultra_ps_e_0/pl_ps_irq1"
            ]
          },
          "Net": {
            "ports": [
              "zynq_ultra_ps_e_0/pl_clk0",
              "axi_clk",
              "proc_sys_reset_0/slowest_sync_clk",
              "ps7_0_axi_periph/ACLK",
              "ps7_0_axi_periph/S00_ACLK",
              "ps7_0_axi_periph/M00_ACLK",
              "ps7_0_axi_periph/M01_ACLK",
              "ps7_0_axi_periph/M02_ACLK",
              "ps7_0_axi_periph/M05_ACLK",
              "ps7_0_axi_periph/M06_ACLK",
              "ps7_0_axi_periph/M07_ACLK",
              "ps7_0_axi_periph/M08_ACLK",
              "ps7_0_axi_periph/M09_ACLK",
              "ps7_0_axi_periph/M10_ACLK",
              "ps7_0_axi_periph/M11_ACLK",
              "ps7_0_axi_periph/M12_ACLK",
              "ps7_0_axi_periph/M13_ACLK",
              "ps7_0_axi_periph/M14_ACLK",
              "ps7_0_axi_periph/M15_ACLK",
              "zynq_ultra_ps_e_0/maxihpm0_fpd_aclk"
            ]
          },
          "i2c_iic2intc_irpt": {
            "ports": [
              "In2",
              "xlconcat_0/In2"
            ]
          },
          "i2c_iic2intc_irpt1": {
            "ports": [
              "In3",
              "xlconcat_0/In3"
            ]
          },
          "i2c_iic2intc_irpt2": {
            "ports": [
              "In4",
              "xlconcat_0/In4"
            ]
          },
          "ipmc_jtag_irq": {
            "ports": [
              "In0",
              "xlconcat_0/In0"
            ]
          },
          "ipmc_jtag_irq1": {
            "ports": [
              "In1",
              "xlconcat_0/In1"
            ]
          },
          "proc_sys_reset_0_peripheral_aresetn": {
            "ports": [
              "proc_sys_reset_0/peripheral_aresetn",
              "peripheral_aresetn",
              "ps7_0_axi_periph/ARESETN",
              "ps7_0_axi_periph/S00_ARESETN",
              "ps7_0_axi_periph/M00_ARESETN",
              "ps7_0_axi_periph/M01_ARESETN",
              "ps7_0_axi_periph/M02_ARESETN",
              "ps7_0_axi_periph/M05_ARESETN",
              "ps7_0_axi_periph/M06_ARESETN",
              "ps7_0_axi_periph/M07_ARESETN",
              "ps7_0_axi_periph/M08_ARESETN",
              "ps7_0_axi_periph/M09_ARESETN",
              "ps7_0_axi_periph/M10_ARESETN",
              "ps7_0_axi_periph/M11_ARESETN",
              "ps7_0_axi_periph/M12_ARESETN",
              "ps7_0_axi_periph/M13_ARESETN",
              "ps7_0_axi_periph/M14_ARESETN",
              "ps7_0_axi_periph/M15_ARESETN"
            ]
          },
          "proc_sys_reset_0_peripheral_reset": {
            "ports": [
              "proc_sys_reset_0/peripheral_reset",
              "peripheral_reset"
            ]
          },
          "proc_sys_reset_1_peripheral_aresetn": {
            "ports": [
              "proc_sys_reset_1/peripheral_aresetn",
              "peripheral_aresetn1",
              "ps7_0_axi_periph/M03_ARESETN",
              "ps7_0_axi_periph/M04_ARESETN"
            ]
          },
          "processing_system7_0_FCLK_CLK1": {
            "ports": [
              "zynq_ultra_ps_e_0/pl_clk1",
              "M03_ACLK",
              "proc_sys_reset_1/slowest_sync_clk",
              "ps7_0_axi_periph/M03_ACLK",
              "ps7_0_axi_periph/M04_ACLK"
            ]
          },
          "xlconcat_0_dout": {
            "ports": [
              "xlconcat_0/dout",
              "zynq_ultra_ps_e_0/pl_ps_irq0"
            ]
          },
          "zynq_ultra_ps_e_0_pl_clk2": {
            "ports": [
              "zynq_ultra_ps_e_0/pl_clk2",
              "pl_clk2",
              "zynq_ultra_ps_e_0/maxihpm0_lpd_aclk",
              "zynq_ultra_ps_e_0/saxihp0_fpd_aclk"
            ]
          },
          "zynq_ultra_ps_e_0_pl_resetn0": {
            "ports": [
              "zynq_ultra_ps_e_0/pl_resetn0",
              "pl_resetn0",
              "proc_sys_reset_0/ext_reset_in",
              "proc_sys_reset_1/ext_reset_in"
            ]
          }
        }
      },
      "IPMC": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "TX_MASTER": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
            "vlnv": "xilinx.com:interface:iic_rtl:1.0"
          },
          "S_AXI1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI2": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "axi_clk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "irq": {
            "type": "intr",
            "direction": "O"
          },
          "ha": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "ipmc_scl_0": {
            "direction": "IO"
          },
          "ipmc_sda_0": {
            "direction": "IO"
          },
          "ipmc_scl_1": {
            "direction": "IO"
          },
          "ipmc_sda_1": {
            "direction": "IO"
          },
          "irq1": {
            "type": "intr",
            "direction": "O"
          }
        },
        "components": {
          "i2cSlave_0": {
            "vlnv": "xilinx.com:module_ref:i2cSlave:1.0",
            "xci_name": "design_1_i2cSlave_0_0",
            "xci_path": "ip\\design_1_i2cSlave_0_0_1\\design_1_i2cSlave_0_0.xci",
            "inst_hier_path": "IPMC/i2cSlave_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "i2cSlave",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "RX": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
                "vlnv": "xilinx.com:interface:iic_rtl:1.0",
                "port_maps": {
                  "SCL_I": {
                    "physical_name": "scl",
                    "direction": "I"
                  },
                  "SCL_O": {
                    "physical_name": "rx_scl_o",
                    "direction": "O"
                  },
                  "SCL_T": {
                    "physical_name": "rx_scl_t",
                    "direction": "O"
                  },
                  "SDA_I": {
                    "physical_name": "sda_in",
                    "direction": "I"
                  },
                  "SDA_O": {
                    "physical_name": "sda_out",
                    "direction": "O"
                  },
                  "SDA_T": {
                    "physical_name": "sda_t",
                    "direction": "O"
                  }
                }
              },
              "CONTROL": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                "parameters": {
                  "MASTER_TYPE": {
                    "value": "BRAM_CTRL",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "MEM_SIZE": {
                    "value": "8192",
                    "value_src": "ip_prop"
                  },
                  "MEM_WIDTH": {
                    "value": "32",
                    "value_src": "ip_prop"
                  },
                  "MEM_ECC": {
                    "value": "NONE",
                    "value_src": "user_prop"
                  },
                  "READ_LATENCY": {
                    "value": "1",
                    "value_src": "user_prop"
                  }
                },
                "port_maps": {
                  "EN": {
                    "physical_name": "bram_en",
                    "direction": "I"
                  },
                  "DOUT": {
                    "physical_name": "bram_rddata",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "DIN": {
                    "physical_name": "bram_wrdata",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "WE": {
                    "physical_name": "bram_we",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "ADDR": {
                    "physical_name": "bram_addr",
                    "direction": "I",
                    "left": "12",
                    "right": "0"
                  },
                  "CLK": {
                    "physical_name": "bram_clk",
                    "direction": "I"
                  },
                  "RST": {
                    "physical_name": "bram_rst",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rst",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "99999001",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_zynq_ultra_ps_e_0_0_pl_clk0",
                    "value_src": "default_prop"
                  }
                }
              },
              "rst": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "const_prop"
                  }
                }
              },
              "irq": {
                "type": "intr",
                "direction": "O",
                "parameters": {
                  "SENSITIVITY": {
                    "value": "LEVEL_HIGH",
                    "value_src": "constant"
                  },
                  "PortWidth": {
                    "value": "1",
                    "value_src": "default_prop"
                  }
                }
              },
              "i2c_addr_received": {
                "direction": "O",
                "left": "6",
                "right": "0"
              },
              "hardware_address": {
                "direction": "I",
                "left": "7",
                "right": "0"
              }
            }
          },
          "i2cSlave_1": {
            "vlnv": "xilinx.com:module_ref:i2cSlave:1.0",
            "xci_name": "design_1_i2cSlave_1_0",
            "xci_path": "ip\\design_1_i2cSlave_1_0\\design_1_i2cSlave_1_0.xci",
            "inst_hier_path": "IPMC/i2cSlave_1",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "i2cSlave",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "RX": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
                "vlnv": "xilinx.com:interface:iic_rtl:1.0",
                "port_maps": {
                  "SCL_I": {
                    "physical_name": "scl",
                    "direction": "I"
                  },
                  "SCL_O": {
                    "physical_name": "rx_scl_o",
                    "direction": "O"
                  },
                  "SCL_T": {
                    "physical_name": "rx_scl_t",
                    "direction": "O"
                  },
                  "SDA_I": {
                    "physical_name": "sda_in",
                    "direction": "I"
                  },
                  "SDA_O": {
                    "physical_name": "sda_out",
                    "direction": "O"
                  },
                  "SDA_T": {
                    "physical_name": "sda_t",
                    "direction": "O"
                  }
                }
              },
              "CONTROL": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
                "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                "parameters": {
                  "MASTER_TYPE": {
                    "value": "BRAM_CTRL",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "MEM_SIZE": {
                    "value": "8192",
                    "value_src": "ip_prop"
                  },
                  "MEM_WIDTH": {
                    "value": "32",
                    "value_src": "ip_prop"
                  },
                  "MEM_ECC": {
                    "value": "NONE",
                    "value_src": "user_prop"
                  },
                  "READ_LATENCY": {
                    "value": "1",
                    "value_src": "user_prop"
                  }
                },
                "port_maps": {
                  "EN": {
                    "physical_name": "bram_en",
                    "direction": "I"
                  },
                  "DOUT": {
                    "physical_name": "bram_rddata",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "DIN": {
                    "physical_name": "bram_wrdata",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "WE": {
                    "physical_name": "bram_we",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "ADDR": {
                    "physical_name": "bram_addr",
                    "direction": "I",
                    "left": "12",
                    "right": "0"
                  },
                  "CLK": {
                    "physical_name": "bram_clk",
                    "direction": "I"
                  },
                  "RST": {
                    "physical_name": "bram_rst",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rst",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "99999001",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_zynq_ultra_ps_e_0_0_pl_clk0",
                    "value_src": "default_prop"
                  }
                }
              },
              "rst": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "const_prop"
                  }
                }
              },
              "irq": {
                "type": "intr",
                "direction": "O",
                "parameters": {
                  "SENSITIVITY": {
                    "value": "LEVEL_HIGH",
                    "value_src": "constant"
                  },
                  "PortWidth": {
                    "value": "1",
                    "value_src": "default_prop"
                  }
                }
              },
              "i2c_addr_received": {
                "direction": "O",
                "left": "6",
                "right": "0"
              },
              "hardware_address": {
                "direction": "I",
                "left": "7",
                "right": "0"
              }
            }
          },
          "axi_bram_ctrl_0": {
            "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
            "xci_name": "design_1_axi_bram_ctrl_0_1",
            "xci_path": "ip\\design_1_axi_bram_ctrl_0_1_1\\design_1_axi_bram_ctrl_0_1.xci",
            "inst_hier_path": "IPMC/axi_bram_ctrl_0",
            "parameters": {
              "SINGLE_PORT_BRAM": {
                "value": "1"
              }
            }
          },
          "axi_bram_ctrl_1": {
            "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
            "xci_name": "design_1_axi_bram_ctrl_1_0",
            "xci_path": "ip\\design_1_axi_bram_ctrl_1_0\\design_1_axi_bram_ctrl_1_0.xci",
            "inst_hier_path": "IPMC/axi_bram_ctrl_1",
            "parameters": {
              "SINGLE_PORT_BRAM": {
                "value": "1"
              }
            }
          },
          "axi_gpio_1": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "design_1_axi_gpio_1_0",
            "xci_path": "ip\\design_1_axi_gpio_1_0\\design_1_axi_gpio_1_0.xci",
            "inst_hier_path": "IPMC/axi_gpio_1",
            "parameters": {
              "C_ALL_OUTPUTS": {
                "value": "1"
              },
              "C_GPIO_WIDTH": {
                "value": "2"
              }
            }
          },
          "i2c_switch_dual_0": {
            "vlnv": "xilinx.com:module_ref:i2c_switch_dual:1.0",
            "xci_name": "design_1_i2c_switch_dual_0_0",
            "xci_path": "ip\\design_1_i2c_switch_dual_0_0_1\\design_1_i2c_switch_dual_0_0.xci",
            "inst_hier_path": "IPMC/i2c_switch_dual_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "i2c_switch_dual",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "TX_MASTER": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
                "vlnv": "xilinx.com:interface:iic_rtl:1.0",
                "port_maps": {
                  "SCL_I": {
                    "physical_name": "tx_scl_i",
                    "direction": "O"
                  },
                  "SCL_O": {
                    "physical_name": "tx_scl_o",
                    "direction": "I"
                  },
                  "SCL_T": {
                    "physical_name": "tx_scl_t",
                    "direction": "I"
                  },
                  "SDA_I": {
                    "physical_name": "tx_sda_i",
                    "direction": "O"
                  },
                  "SDA_O": {
                    "physical_name": "tx_sda_o",
                    "direction": "I"
                  },
                  "SDA_T": {
                    "physical_name": "tx_sda_t",
                    "direction": "I"
                  }
                }
              },
              "RX0_SLAVE": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
                "vlnv": "xilinx.com:interface:iic_rtl:1.0",
                "port_maps": {
                  "SCL_I": {
                    "physical_name": "rx0_scl_i",
                    "direction": "O"
                  },
                  "SCL_O": {
                    "physical_name": "rx0_scl_o",
                    "direction": "I"
                  },
                  "SCL_T": {
                    "physical_name": "rx0_scl_t",
                    "direction": "I"
                  },
                  "SDA_I": {
                    "physical_name": "rx0_sda_i",
                    "direction": "O"
                  },
                  "SDA_O": {
                    "physical_name": "rx0_sda_o",
                    "direction": "I"
                  },
                  "SDA_T": {
                    "physical_name": "rx0_sda_t",
                    "direction": "I"
                  }
                }
              },
              "RX1_SLAVE": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
                "vlnv": "xilinx.com:interface:iic_rtl:1.0",
                "port_maps": {
                  "SCL_I": {
                    "physical_name": "rx1_scl_i",
                    "direction": "O"
                  },
                  "SCL_O": {
                    "physical_name": "rx1_scl_o",
                    "direction": "I"
                  },
                  "SCL_T": {
                    "physical_name": "rx1_scl_t",
                    "direction": "I"
                  },
                  "SDA_I": {
                    "physical_name": "rx1_sda_i",
                    "direction": "O"
                  },
                  "SDA_O": {
                    "physical_name": "rx1_sda_o",
                    "direction": "I"
                  },
                  "SDA_T": {
                    "physical_name": "rx1_sda_t",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "99999001",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_zynq_ultra_ps_e_0_0_pl_clk0",
                    "value_src": "default_prop"
                  }
                }
              },
              "tx_en": {
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "scl0": {
                "direction": "IO"
              },
              "sda0": {
                "direction": "IO"
              },
              "scl1": {
                "direction": "IO"
              },
              "sda1": {
                "direction": "IO"
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "S_AXI2",
              "axi_gpio_1/S_AXI"
            ]
          },
          "S_AXI2_1": {
            "interface_ports": [
              "S_AXI1",
              "axi_bram_ctrl_0/S_AXI"
            ]
          },
          "S_AXI4_1": {
            "interface_ports": [
              "S_AXI",
              "axi_bram_ctrl_1/S_AXI"
            ]
          },
          "axi_bram_ctrl_0_BRAM_PORTA": {
            "interface_ports": [
              "axi_bram_ctrl_0/BRAM_PORTA",
              "i2cSlave_0/CONTROL"
            ]
          },
          "axi_bram_ctrl_0_BRAM_PORTA_1": {
            "interface_ports": [
              "axi_bram_ctrl_1/BRAM_PORTA",
              "i2cSlave_1/CONTROL"
            ]
          },
          "cpu_IIC_0": {
            "interface_ports": [
              "TX_MASTER",
              "i2c_switch_dual_0/TX_MASTER"
            ]
          },
          "ipmc_RX": {
            "interface_ports": [
              "i2c_switch_dual_0/RX0_SLAVE",
              "i2cSlave_0/RX"
            ]
          },
          "ipmc_RX1": {
            "interface_ports": [
              "i2c_switch_dual_0/RX1_SLAVE",
              "i2cSlave_1/RX"
            ]
          }
        },
        "nets": {
          "In2_0_1": {
            "ports": [
              "ha",
              "i2cSlave_0/hardware_address",
              "i2cSlave_1/hardware_address"
            ]
          },
          "Net": {
            "ports": [
              "axi_clk",
              "i2cSlave_0/clk",
              "i2cSlave_1/clk",
              "axi_bram_ctrl_0/s_axi_aclk",
              "axi_bram_ctrl_1/s_axi_aclk",
              "axi_gpio_1/s_axi_aclk",
              "i2c_switch_dual_0/clk"
            ]
          },
          "Net1": {
            "ports": [
              "ipmc_scl_0",
              "i2c_switch_dual_0/scl0"
            ]
          },
          "Net2": {
            "ports": [
              "ipmc_sda_0",
              "i2c_switch_dual_0/sda0"
            ]
          },
          "Net3": {
            "ports": [
              "ipmc_scl_1",
              "i2c_switch_dual_0/scl1"
            ]
          },
          "Net4": {
            "ports": [
              "ipmc_sda_1",
              "i2c_switch_dual_0/sda1"
            ]
          },
          "axi_gpio_1_gpio_io_o": {
            "ports": [
              "axi_gpio_1/gpio_io_o",
              "i2c_switch_dual_0/tx_en"
            ]
          },
          "ipmc_jtag_irq": {
            "ports": [
              "i2cSlave_0/irq",
              "irq1"
            ]
          },
          "ipmc_jtag_irq1": {
            "ports": [
              "i2cSlave_1/irq",
              "irq"
            ]
          },
          "proc_sys_reset_0_peripheral_aresetn": {
            "ports": [
              "s_axi_aresetn",
              "i2cSlave_0/rst",
              "i2cSlave_1/rst",
              "axi_bram_ctrl_0/s_axi_aresetn",
              "axi_bram_ctrl_1/s_axi_aresetn",
              "axi_gpio_1/s_axi_aresetn"
            ]
          }
        }
      },
      "C2C": {
        "interface_ports": {
          "M_AXI": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "axi_clk": {
            "type": "clk",
            "direction": "I"
          },
          "comb_aresetn": {
            "type": "rst",
            "direction": "O"
          },
          "axi_c2c_phy_clk": {
            "type": "clk",
            "direction": "I"
          },
          "ext_resetn": {
            "type": "rst",
            "direction": "I"
          },
          "txdata_bot": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "txvalid_bot": {
            "direction": "O"
          },
          "rxdata_bot": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "rxvalid_bot": {
            "direction": "I"
          },
          "do_cc_bot": {
            "direction": "O"
          },
          "aurora_pma_init_in": {
            "type": "rst",
            "direction": "I"
          },
          "mgt_unlocked_bot": {
            "type": "rst",
            "direction": "I"
          },
          "link_up_bot": {
            "direction": "O"
          },
          "o_read_fault": {
            "direction": "O"
          },
          "o_write_fault": {
            "direction": "O"
          },
          "S_AXI_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "o_read_fault1": {
            "direction": "O"
          },
          "o_write_fault1": {
            "direction": "O"
          },
          "s_aresetn": {
            "type": "rst",
            "direction": "O"
          },
          "axi_c2c_aurora_tx_tready": {
            "direction": "I"
          },
          "txdata_top": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "txvalid_top": {
            "direction": "O"
          },
          "rxdata_top": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "rxvalid_top": {
            "direction": "I"
          },
          "do_cc_top": {
            "direction": "O"
          },
          "mgt_unlocked_top": {
            "type": "rst",
            "direction": "I"
          },
          "link_up_top": {
            "direction": "O"
          }
        },
        "components": {
          "axisafety_2": {
            "vlnv": "xilinx.com:module_ref:axisafety:1.0",
            "xci_name": "design_1_axisafety_2_0",
            "xci_path": "ip\\design_1_axisafety_2_0\\design_1_axisafety_2_0.xci",
            "inst_hier_path": "C2C/axisafety_2",
            "parameters": {
              "C_S_AXI_ADDR_WIDTH": {
                "value": "28"
              },
              "C_S_AXI_ID_WIDTH": {
                "value": "6"
              },
              "OPT_SELF_RESET": {
                "value": "1"
              },
              "OPT_TIMEOUT": {
                "value": "100000"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "axisafety",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "32",
                    "value_src": "auto"
                  },
                  "PROTOCOL": {
                    "value": "AXI4",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "99999001",
                    "value_src": "user_prop"
                  },
                  "ID_WIDTH": {
                    "value": "6",
                    "value_src": "auto"
                  },
                  "ADDR_WIDTH": {
                    "value": "28",
                    "value_src": "auto"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "256",
                    "value_src": "auto"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_zynq_ultra_ps_e_0_0_pl_clk0",
                    "value_src": "default_prop"
                  }
                },
                "address_space_ref": "M_AXI",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0x0FFFFFFF",
                  "width": "28"
                },
                "port_maps": {
                  "AWID": {
                    "physical_name": "M_AXI_AWID",
                    "direction": "O",
                    "left": "5",
                    "right": "0"
                  },
                  "AWADDR": {
                    "physical_name": "M_AXI_AWADDR",
                    "direction": "O",
                    "left": "27",
                    "right": "0"
                  },
                  "AWLEN": {
                    "physical_name": "M_AXI_AWLEN",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "AWSIZE": {
                    "physical_name": "M_AXI_AWSIZE",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "AWBURST": {
                    "physical_name": "M_AXI_AWBURST",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "AWLOCK": {
                    "physical_name": "M_AXI_AWLOCK",
                    "direction": "O"
                  },
                  "AWCACHE": {
                    "physical_name": "M_AXI_AWCACHE",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "M_AXI_AWPROT",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "AWQOS": {
                    "physical_name": "M_AXI_AWQOS",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "M_AXI_AWVALID",
                    "direction": "O"
                  },
                  "AWREADY": {
                    "physical_name": "M_AXI_AWREADY",
                    "direction": "I"
                  },
                  "WDATA": {
                    "physical_name": "M_AXI_WDATA",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "M_AXI_WSTRB",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "WLAST": {
                    "physical_name": "M_AXI_WLAST",
                    "direction": "O"
                  },
                  "WVALID": {
                    "physical_name": "M_AXI_WVALID",
                    "direction": "O"
                  },
                  "WREADY": {
                    "physical_name": "M_AXI_WREADY",
                    "direction": "I"
                  },
                  "BID": {
                    "physical_name": "M_AXI_BID",
                    "direction": "I",
                    "left": "5",
                    "right": "0"
                  },
                  "BRESP": {
                    "physical_name": "M_AXI_BRESP",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "M_AXI_BVALID",
                    "direction": "I"
                  },
                  "BREADY": {
                    "physical_name": "M_AXI_BREADY",
                    "direction": "O"
                  },
                  "ARID": {
                    "physical_name": "M_AXI_ARID",
                    "direction": "O",
                    "left": "5",
                    "right": "0"
                  },
                  "ARADDR": {
                    "physical_name": "M_AXI_ARADDR",
                    "direction": "O",
                    "left": "27",
                    "right": "0"
                  },
                  "ARLEN": {
                    "physical_name": "M_AXI_ARLEN",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "ARSIZE": {
                    "physical_name": "M_AXI_ARSIZE",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "ARBURST": {
                    "physical_name": "M_AXI_ARBURST",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "ARLOCK": {
                    "physical_name": "M_AXI_ARLOCK",
                    "direction": "O"
                  },
                  "ARCACHE": {
                    "physical_name": "M_AXI_ARCACHE",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "M_AXI_ARPROT",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "ARQOS": {
                    "physical_name": "M_AXI_ARQOS",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "M_AXI_ARVALID",
                    "direction": "O"
                  },
                  "ARREADY": {
                    "physical_name": "M_AXI_ARREADY",
                    "direction": "I"
                  },
                  "RID": {
                    "physical_name": "M_AXI_RID",
                    "direction": "I",
                    "left": "5",
                    "right": "0"
                  },
                  "RDATA": {
                    "physical_name": "M_AXI_RDATA",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "M_AXI_RRESP",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "RLAST": {
                    "physical_name": "M_AXI_RLAST",
                    "direction": "I"
                  },
                  "RVALID": {
                    "physical_name": "M_AXI_RVALID",
                    "direction": "I"
                  },
                  "RREADY": {
                    "physical_name": "M_AXI_RREADY",
                    "direction": "O"
                  }
                }
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "32",
                    "value_src": "auto"
                  },
                  "PROTOCOL": {
                    "value": "AXI4",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "99999001",
                    "value_src": "user_prop"
                  },
                  "ID_WIDTH": {
                    "value": "6",
                    "value_src": "auto"
                  },
                  "ADDR_WIDTH": {
                    "value": "28",
                    "value_src": "auto"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "256",
                    "value_src": "auto"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_zynq_ultra_ps_e_0_0_pl_clk0",
                    "value_src": "default_prop"
                  }
                },
                "memory_map_ref": "S_AXI",
                "port_maps": {
                  "AWID": {
                    "physical_name": "S_AXI_AWID",
                    "direction": "I",
                    "left": "5",
                    "right": "0"
                  },
                  "AWADDR": {
                    "physical_name": "S_AXI_AWADDR",
                    "direction": "I",
                    "left": "27",
                    "right": "0"
                  },
                  "AWLEN": {
                    "physical_name": "S_AXI_AWLEN",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "AWSIZE": {
                    "physical_name": "S_AXI_AWSIZE",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "AWBURST": {
                    "physical_name": "S_AXI_AWBURST",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "AWLOCK": {
                    "physical_name": "S_AXI_AWLOCK",
                    "direction": "I"
                  },
                  "AWCACHE": {
                    "physical_name": "S_AXI_AWCACHE",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "S_AXI_AWPROT",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "AWQOS": {
                    "physical_name": "S_AXI_AWQOS",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "S_AXI_AWVALID",
                    "direction": "I"
                  },
                  "AWREADY": {
                    "physical_name": "S_AXI_AWREADY",
                    "direction": "O"
                  },
                  "WDATA": {
                    "physical_name": "S_AXI_WDATA",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "S_AXI_WSTRB",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "WLAST": {
                    "physical_name": "S_AXI_WLAST",
                    "direction": "I"
                  },
                  "WVALID": {
                    "physical_name": "S_AXI_WVALID",
                    "direction": "I"
                  },
                  "WREADY": {
                    "physical_name": "S_AXI_WREADY",
                    "direction": "O"
                  },
                  "BID": {
                    "physical_name": "S_AXI_BID",
                    "direction": "O",
                    "left": "5",
                    "right": "0"
                  },
                  "BRESP": {
                    "physical_name": "S_AXI_BRESP",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "S_AXI_BVALID",
                    "direction": "O"
                  },
                  "BREADY": {
                    "physical_name": "S_AXI_BREADY",
                    "direction": "I"
                  },
                  "ARID": {
                    "physical_name": "S_AXI_ARID",
                    "direction": "I",
                    "left": "5",
                    "right": "0"
                  },
                  "ARADDR": {
                    "physical_name": "S_AXI_ARADDR",
                    "direction": "I",
                    "left": "27",
                    "right": "0"
                  },
                  "ARLEN": {
                    "physical_name": "S_AXI_ARLEN",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "ARSIZE": {
                    "physical_name": "S_AXI_ARSIZE",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "ARBURST": {
                    "physical_name": "S_AXI_ARBURST",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "ARLOCK": {
                    "physical_name": "S_AXI_ARLOCK",
                    "direction": "I"
                  },
                  "ARCACHE": {
                    "physical_name": "S_AXI_ARCACHE",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "S_AXI_ARPROT",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "ARQOS": {
                    "physical_name": "S_AXI_ARQOS",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "S_AXI_ARVALID",
                    "direction": "I"
                  },
                  "ARREADY": {
                    "physical_name": "S_AXI_ARREADY",
                    "direction": "O"
                  },
                  "RID": {
                    "physical_name": "S_AXI_RID",
                    "direction": "O",
                    "left": "5",
                    "right": "0"
                  },
                  "RDATA": {
                    "physical_name": "S_AXI_RDATA",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "S_AXI_RRESP",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "RLAST": {
                    "physical_name": "S_AXI_RLAST",
                    "direction": "O"
                  },
                  "RVALID": {
                    "physical_name": "S_AXI_RVALID",
                    "direction": "O"
                  },
                  "RREADY": {
                    "physical_name": "S_AXI_RREADY",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "o_read_fault": {
                "direction": "O"
              },
              "o_write_fault": {
                "direction": "O"
              },
              "S_AXI_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_AXI_ARESETN",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "99999001",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_zynq_ultra_ps_e_0_0_pl_clk0",
                    "value_src": "default_prop"
                  }
                }
              },
              "S_AXI_ARESETN": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "M_AXI_ARESETN": {
                "type": "rst",
                "direction": "O",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "comb_aresetn": {
                "type": "rst",
                "direction": "O",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "ext_resetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "channel_up": {
                "direction": "O"
              },
              "M_AXI_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_AXI_ARESETN",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "99999001",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_zynq_ultra_ps_e_0_0_pl_clk0",
                    "value_src": "default_prop"
                  }
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "M_AXI": {
                  "range": "256M",
                  "width": "28"
                }
              }
            }
          },
          "axisafety_1": {
            "vlnv": "xilinx.com:module_ref:axisafety:1.0",
            "xci_name": "design_1_axisafety_1_0",
            "xci_path": "ip\\design_1_axisafety_1_0_1\\design_1_axisafety_1_0.xci",
            "inst_hier_path": "C2C/axisafety_1",
            "parameters": {
              "C_S_AXI_ADDR_WIDTH": {
                "value": "28"
              },
              "C_S_AXI_ID_WIDTH": {
                "value": "6"
              },
              "OPT_SELF_RESET": {
                "value": "1"
              },
              "OPT_TIMEOUT": {
                "value": "100000"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "axisafety",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "32",
                    "value_src": "auto"
                  },
                  "PROTOCOL": {
                    "value": "AXI4",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "99999001",
                    "value_src": "user_prop"
                  },
                  "ID_WIDTH": {
                    "value": "6",
                    "value_src": "auto"
                  },
                  "ADDR_WIDTH": {
                    "value": "28",
                    "value_src": "auto"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "256",
                    "value_src": "auto"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_zynq_ultra_ps_e_0_0_pl_clk0",
                    "value_src": "default_prop"
                  }
                },
                "address_space_ref": "M_AXI",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0x0FFFFFFF",
                  "width": "28"
                },
                "port_maps": {
                  "AWID": {
                    "physical_name": "M_AXI_AWID",
                    "direction": "O",
                    "left": "5",
                    "right": "0"
                  },
                  "AWADDR": {
                    "physical_name": "M_AXI_AWADDR",
                    "direction": "O",
                    "left": "27",
                    "right": "0"
                  },
                  "AWLEN": {
                    "physical_name": "M_AXI_AWLEN",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "AWSIZE": {
                    "physical_name": "M_AXI_AWSIZE",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "AWBURST": {
                    "physical_name": "M_AXI_AWBURST",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "AWLOCK": {
                    "physical_name": "M_AXI_AWLOCK",
                    "direction": "O"
                  },
                  "AWCACHE": {
                    "physical_name": "M_AXI_AWCACHE",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "M_AXI_AWPROT",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "AWQOS": {
                    "physical_name": "M_AXI_AWQOS",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "M_AXI_AWVALID",
                    "direction": "O"
                  },
                  "AWREADY": {
                    "physical_name": "M_AXI_AWREADY",
                    "direction": "I"
                  },
                  "WDATA": {
                    "physical_name": "M_AXI_WDATA",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "M_AXI_WSTRB",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "WLAST": {
                    "physical_name": "M_AXI_WLAST",
                    "direction": "O"
                  },
                  "WVALID": {
                    "physical_name": "M_AXI_WVALID",
                    "direction": "O"
                  },
                  "WREADY": {
                    "physical_name": "M_AXI_WREADY",
                    "direction": "I"
                  },
                  "BID": {
                    "physical_name": "M_AXI_BID",
                    "direction": "I",
                    "left": "5",
                    "right": "0"
                  },
                  "BRESP": {
                    "physical_name": "M_AXI_BRESP",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "M_AXI_BVALID",
                    "direction": "I"
                  },
                  "BREADY": {
                    "physical_name": "M_AXI_BREADY",
                    "direction": "O"
                  },
                  "ARID": {
                    "physical_name": "M_AXI_ARID",
                    "direction": "O",
                    "left": "5",
                    "right": "0"
                  },
                  "ARADDR": {
                    "physical_name": "M_AXI_ARADDR",
                    "direction": "O",
                    "left": "27",
                    "right": "0"
                  },
                  "ARLEN": {
                    "physical_name": "M_AXI_ARLEN",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "ARSIZE": {
                    "physical_name": "M_AXI_ARSIZE",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "ARBURST": {
                    "physical_name": "M_AXI_ARBURST",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "ARLOCK": {
                    "physical_name": "M_AXI_ARLOCK",
                    "direction": "O"
                  },
                  "ARCACHE": {
                    "physical_name": "M_AXI_ARCACHE",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "M_AXI_ARPROT",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "ARQOS": {
                    "physical_name": "M_AXI_ARQOS",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "M_AXI_ARVALID",
                    "direction": "O"
                  },
                  "ARREADY": {
                    "physical_name": "M_AXI_ARREADY",
                    "direction": "I"
                  },
                  "RID": {
                    "physical_name": "M_AXI_RID",
                    "direction": "I",
                    "left": "5",
                    "right": "0"
                  },
                  "RDATA": {
                    "physical_name": "M_AXI_RDATA",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "M_AXI_RRESP",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "RLAST": {
                    "physical_name": "M_AXI_RLAST",
                    "direction": "I"
                  },
                  "RVALID": {
                    "physical_name": "M_AXI_RVALID",
                    "direction": "I"
                  },
                  "RREADY": {
                    "physical_name": "M_AXI_RREADY",
                    "direction": "O"
                  }
                }
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "32",
                    "value_src": "auto"
                  },
                  "PROTOCOL": {
                    "value": "AXI4",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "99999001",
                    "value_src": "user_prop"
                  },
                  "ID_WIDTH": {
                    "value": "6",
                    "value_src": "auto"
                  },
                  "ADDR_WIDTH": {
                    "value": "28",
                    "value_src": "auto"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "256",
                    "value_src": "auto"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_zynq_ultra_ps_e_0_0_pl_clk0",
                    "value_src": "default_prop"
                  }
                },
                "memory_map_ref": "S_AXI",
                "port_maps": {
                  "AWID": {
                    "physical_name": "S_AXI_AWID",
                    "direction": "I",
                    "left": "5",
                    "right": "0"
                  },
                  "AWADDR": {
                    "physical_name": "S_AXI_AWADDR",
                    "direction": "I",
                    "left": "27",
                    "right": "0"
                  },
                  "AWLEN": {
                    "physical_name": "S_AXI_AWLEN",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "AWSIZE": {
                    "physical_name": "S_AXI_AWSIZE",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "AWBURST": {
                    "physical_name": "S_AXI_AWBURST",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "AWLOCK": {
                    "physical_name": "S_AXI_AWLOCK",
                    "direction": "I"
                  },
                  "AWCACHE": {
                    "physical_name": "S_AXI_AWCACHE",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "S_AXI_AWPROT",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "AWQOS": {
                    "physical_name": "S_AXI_AWQOS",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "S_AXI_AWVALID",
                    "direction": "I"
                  },
                  "AWREADY": {
                    "physical_name": "S_AXI_AWREADY",
                    "direction": "O"
                  },
                  "WDATA": {
                    "physical_name": "S_AXI_WDATA",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "S_AXI_WSTRB",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "WLAST": {
                    "physical_name": "S_AXI_WLAST",
                    "direction": "I"
                  },
                  "WVALID": {
                    "physical_name": "S_AXI_WVALID",
                    "direction": "I"
                  },
                  "WREADY": {
                    "physical_name": "S_AXI_WREADY",
                    "direction": "O"
                  },
                  "BID": {
                    "physical_name": "S_AXI_BID",
                    "direction": "O",
                    "left": "5",
                    "right": "0"
                  },
                  "BRESP": {
                    "physical_name": "S_AXI_BRESP",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "S_AXI_BVALID",
                    "direction": "O"
                  },
                  "BREADY": {
                    "physical_name": "S_AXI_BREADY",
                    "direction": "I"
                  },
                  "ARID": {
                    "physical_name": "S_AXI_ARID",
                    "direction": "I",
                    "left": "5",
                    "right": "0"
                  },
                  "ARADDR": {
                    "physical_name": "S_AXI_ARADDR",
                    "direction": "I",
                    "left": "27",
                    "right": "0"
                  },
                  "ARLEN": {
                    "physical_name": "S_AXI_ARLEN",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "ARSIZE": {
                    "physical_name": "S_AXI_ARSIZE",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "ARBURST": {
                    "physical_name": "S_AXI_ARBURST",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "ARLOCK": {
                    "physical_name": "S_AXI_ARLOCK",
                    "direction": "I"
                  },
                  "ARCACHE": {
                    "physical_name": "S_AXI_ARCACHE",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "S_AXI_ARPROT",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "ARQOS": {
                    "physical_name": "S_AXI_ARQOS",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "S_AXI_ARVALID",
                    "direction": "I"
                  },
                  "ARREADY": {
                    "physical_name": "S_AXI_ARREADY",
                    "direction": "O"
                  },
                  "RID": {
                    "physical_name": "S_AXI_RID",
                    "direction": "O",
                    "left": "5",
                    "right": "0"
                  },
                  "RDATA": {
                    "physical_name": "S_AXI_RDATA",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "S_AXI_RRESP",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "RLAST": {
                    "physical_name": "S_AXI_RLAST",
                    "direction": "O"
                  },
                  "RVALID": {
                    "physical_name": "S_AXI_RVALID",
                    "direction": "O"
                  },
                  "RREADY": {
                    "physical_name": "S_AXI_RREADY",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "o_read_fault": {
                "direction": "O"
              },
              "o_write_fault": {
                "direction": "O"
              },
              "S_AXI_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_AXI_ARESETN",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "99999001",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_zynq_ultra_ps_e_0_0_pl_clk0",
                    "value_src": "default_prop"
                  }
                }
              },
              "S_AXI_ARESETN": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "M_AXI_ARESETN": {
                "type": "rst",
                "direction": "O",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "comb_aresetn": {
                "type": "rst",
                "direction": "O",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "ext_resetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "channel_up": {
                "direction": "O"
              },
              "M_AXI_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_AXI_ARESETN",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "99999001",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_zynq_ultra_ps_e_0_0_pl_clk0",
                    "value_src": "default_prop"
                  }
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "M_AXI": {
                  "range": "256M",
                  "width": "28"
                }
              }
            }
          },
          "axi_chip2chip_0": {
            "vlnv": "xilinx.com:ip:axi_chip2chip:5.0",
            "xci_name": "design_1_axi_chip2chip_0_0",
            "xci_path": "ip\\design_1_axi_chip2chip_0_0_1\\design_1_axi_chip2chip_0_0.xci",
            "inst_hier_path": "C2C/axi_chip2chip_0",
            "parameters": {
              "C_ECC_ENABLE": {
                "value": "false"
              },
              "C_INCLUDE_AXILITE": {
                "value": "0"
              },
              "C_INTERFACE_MODE": {
                "value": "1"
              },
              "C_INTERFACE_TYPE": {
                "value": "3"
              }
            }
          },
          "axi_chip2chip_1": {
            "vlnv": "xilinx.com:ip:axi_chip2chip:5.0",
            "xci_name": "design_1_axi_chip2chip_1_0",
            "xci_path": "ip\\design_1_axi_chip2chip_1_0\\design_1_axi_chip2chip_1_0.xci",
            "inst_hier_path": "C2C/axi_chip2chip_1",
            "parameters": {
              "C_ECC_ENABLE": {
                "value": "false"
              },
              "C_INCLUDE_AXILITE": {
                "value": "0"
              },
              "C_INTERFACE_MODE": {
                "value": "1"
              },
              "C_INTERFACE_TYPE": {
                "value": "3"
              }
            }
          }
        },
        "interface_nets": {
          "axisafety_1_M_AXI": {
            "interface_ports": [
              "axisafety_1/M_AXI",
              "axi_chip2chip_0/s_axi",
              "M_AXI"
            ]
          },
          "axisafety_1_M_AXI_1": {
            "interface_ports": [
              "axisafety_2/M_AXI",
              "axi_chip2chip_1/s_axi"
            ]
          },
          "cpu_M14_AXI": {
            "interface_ports": [
              "S_AXI1",
              "axisafety_2/S_AXI"
            ]
          },
          "s_axi_2": {
            "interface_ports": [
              "S_AXI",
              "axisafety_1/S_AXI"
            ]
          }
        },
        "nets": {
          "AXIS_RX_0_tvalid_0_1": {
            "ports": [
              "rxvalid_top",
              "axi_chip2chip_1/axi_c2c_aurora_rx_tvalid"
            ]
          },
          "AXIS_RX_0_tvalid_1_1": {
            "ports": [
              "rxvalid_bot",
              "axi_chip2chip_0/axi_c2c_aurora_rx_tvalid"
            ]
          },
          "Net": {
            "ports": [
              "axi_clk",
              "axisafety_2/S_AXI_ACLK",
              "axisafety_2/M_AXI_ACLK",
              "axisafety_1/S_AXI_ACLK",
              "axisafety_1/M_AXI_ACLK",
              "axi_chip2chip_0/s_aclk",
              "axi_chip2chip_0/aurora_init_clk",
              "axi_chip2chip_1/s_aclk",
              "axi_chip2chip_1/aurora_init_clk"
            ]
          },
          "aresetn_bot": {
            "ports": [
              "axisafety_1/comb_aresetn",
              "comb_aresetn",
              "axi_chip2chip_0/s_aresetn"
            ]
          },
          "aresetn_top": {
            "ports": [
              "axisafety_2/comb_aresetn",
              "s_aresetn",
              "axi_chip2chip_1/s_aresetn"
            ]
          },
          "aurora_mmcm_not_locked_0_1": {
            "ports": [
              "mgt_unlocked_top",
              "axi_chip2chip_1/aurora_mmcm_not_locked"
            ]
          },
          "aurora_mmcm_not_locked_1_1": {
            "ports": [
              "mgt_unlocked_bot",
              "axi_chip2chip_0/aurora_mmcm_not_locked"
            ]
          },
          "axi_c2c_phy_clk_0_1": {
            "ports": [
              "axi_c2c_phy_clk",
              "axi_chip2chip_0/axi_c2c_phy_clk",
              "axi_chip2chip_1/axi_c2c_phy_clk"
            ]
          },
          "axi_chip2chip_0_axi_c2c_aurora_tx_tvalid": {
            "ports": [
              "axi_chip2chip_0/axi_c2c_aurora_tx_tvalid",
              "txvalid_bot"
            ]
          },
          "axi_chip2chip_1_axi_c2c_aurora_tx_tvalid": {
            "ports": [
              "axi_chip2chip_1/axi_c2c_aurora_tx_tvalid",
              "txvalid_top"
            ]
          },
          "axisafety_1_channel_up": {
            "ports": [
              "axisafety_1/channel_up",
              "axi_chip2chip_0/axi_c2c_aurora_channel_up"
            ]
          },
          "axisafety_2_channel_up": {
            "ports": [
              "axisafety_2/channel_up",
              "axi_chip2chip_1/axi_c2c_aurora_channel_up"
            ]
          },
          "chip2chip_bot_ff_aurora_do_cc": {
            "ports": [
              "axi_chip2chip_0/aurora_do_cc",
              "do_cc_bot"
            ]
          },
          "chip2chip_top_ff_aurora_do_cc": {
            "ports": [
              "axi_chip2chip_1/aurora_do_cc",
              "do_cc_top"
            ]
          },
          "cpu_peripheral_reset": {
            "ports": [
              "aurora_pma_init_in",
              "axi_chip2chip_0/aurora_pma_init_in",
              "axi_chip2chip_1/aurora_pma_init_in"
            ]
          },
          "link_stat_bot": {
            "ports": [
              "axi_chip2chip_0/axi_c2c_link_status_out",
              "link_up_bot"
            ]
          },
          "link_stat_top": {
            "ports": [
              "axi_chip2chip_1/axi_c2c_link_status_out",
              "link_up_top"
            ]
          },
          "proc_sys_reset_0_peripheral_aresetn": {
            "ports": [
              "S_AXI_ARESETN",
              "axisafety_2/S_AXI_ARESETN",
              "axisafety_1/S_AXI_ARESETN"
            ]
          },
          "read_fault_bot": {
            "ports": [
              "axisafety_1/o_read_fault",
              "o_read_fault"
            ]
          },
          "read_fault_top": {
            "ports": [
              "axisafety_2/o_read_fault",
              "o_read_fault1"
            ]
          },
          "reg_bank_0_channel_up_bot_17": {
            "ports": [
              "ext_resetn",
              "axisafety_1/ext_resetn",
              "axi_chip2chip_0/axi_c2c_aurora_tx_tready"
            ]
          },
          "reg_bank_0_channel_up_top_15": {
            "ports": [
              "axi_c2c_aurora_tx_tready",
              "axisafety_2/ext_resetn",
              "axi_chip2chip_1/axi_c2c_aurora_tx_tready"
            ]
          },
          "rxdata_bot": {
            "ports": [
              "rxdata_bot",
              "axi_chip2chip_0/axi_c2c_aurora_rx_tdata"
            ]
          },
          "rxdata_top": {
            "ports": [
              "rxdata_top",
              "axi_chip2chip_1/axi_c2c_aurora_rx_tdata"
            ]
          },
          "txdata_bot": {
            "ports": [
              "axi_chip2chip_0/axi_c2c_aurora_tx_tdata",
              "txdata_bot"
            ]
          },
          "txdata_top": {
            "ports": [
              "axi_chip2chip_1/axi_c2c_aurora_tx_tdata",
              "txdata_top"
            ]
          },
          "write_fault_bot": {
            "ports": [
              "axisafety_1/o_write_fault",
              "o_write_fault"
            ]
          },
          "write_fault_top": {
            "ports": [
              "axisafety_2/o_write_fault",
              "o_write_fault1"
            ]
          }
        }
      },
      "JTAG": {
        "interface_ports": {
          "JTAG_0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:jtag:2.0",
            "vlnv": "xilinx.com:interface:jtag_rtl:2.0"
          },
          "s_axi": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "JTAG_1": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:jtag:2.0",
            "vlnv": "xilinx.com:interface:jtag_rtl:2.0"
          },
          "s_axi1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "axi_jtag_0": {
            "vlnv": "xilinx.com:module_ref:axi_jtag_v1_0:1.0",
            "xci_name": "design_1_axi_jtag_0_0",
            "xci_path": "ip\\design_1_axi_jtag_0_0\\design_1_axi_jtag_0_0.xci",
            "inst_hier_path": "JTAG/axi_jtag_0",
            "parameters": {
              "C_TCK_CLOCK_RATIO": {
                "value": "20"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "axi_jtag_v1_0",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "JTAG": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:jtag:2.0",
                "vlnv": "xilinx.com:interface:jtag_rtl:2.0",
                "port_maps": {
                  "TCK": {
                    "physical_name": "TCK",
                    "direction": "O"
                  },
                  "TMS": {
                    "physical_name": "TMS",
                    "direction": "O"
                  },
                  "TDI": {
                    "physical_name": "TDI",
                    "direction": "O"
                  },
                  "TDO": {
                    "physical_name": "TDO",
                    "direction": "I"
                  }
                }
              },
              "s_axi": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "32",
                    "value_src": "auto"
                  },
                  "PROTOCOL": {
                    "value": "AXI4LITE",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "199998001",
                    "value_src": "user_prop"
                  },
                  "ID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "5",
                    "value_src": "auto"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_zynq_ultra_ps_e_0_0_pl_clk1",
                    "value_src": "default_prop"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1",
                    "value_src": "ip_prop"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1",
                    "value_src": "ip_prop"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0",
                    "value_src": "ip_prop"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0",
                    "value_src": "ip_prop"
                  }
                },
                "memory_map_ref": "s_axi",
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "s_axi_awaddr",
                    "direction": "I",
                    "left": "4",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "s_axi_awprot",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "s_axi_awvalid",
                    "direction": "I"
                  },
                  "AWREADY": {
                    "physical_name": "s_axi_awready",
                    "direction": "O"
                  },
                  "WDATA": {
                    "physical_name": "s_axi_wdata",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "s_axi_wstrb",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "s_axi_wvalid",
                    "direction": "I"
                  },
                  "WREADY": {
                    "physical_name": "s_axi_wready",
                    "direction": "O"
                  },
                  "BRESP": {
                    "physical_name": "s_axi_bresp",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "s_axi_bvalid",
                    "direction": "O"
                  },
                  "BREADY": {
                    "physical_name": "s_axi_bready",
                    "direction": "I"
                  },
                  "ARADDR": {
                    "physical_name": "s_axi_araddr",
                    "direction": "I",
                    "left": "4",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "s_axi_arprot",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "s_axi_arvalid",
                    "direction": "I"
                  },
                  "ARREADY": {
                    "physical_name": "s_axi_arready",
                    "direction": "O"
                  },
                  "RDATA": {
                    "physical_name": "s_axi_rdata",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "s_axi_rresp",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "s_axi_rvalid",
                    "direction": "O"
                  },
                  "RREADY": {
                    "physical_name": "s_axi_rready",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "s_axi_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "s_axi",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "s_axi_aresetn",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "199998001",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_zynq_ultra_ps_e_0_0_pl_clk1",
                    "value_src": "default_prop"
                  }
                }
              },
              "s_axi_aresetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              }
            }
          },
          "axi_jtag_1": {
            "vlnv": "xilinx.com:module_ref:axi_jtag_v1_0:1.0",
            "xci_name": "design_1_axi_jtag_1_0",
            "xci_path": "ip\\design_1_axi_jtag_1_0\\design_1_axi_jtag_1_0.xci",
            "inst_hier_path": "JTAG/axi_jtag_1",
            "parameters": {
              "C_TCK_CLOCK_RATIO": {
                "value": "20"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "axi_jtag_v1_0",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "JTAG": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:jtag:2.0",
                "vlnv": "xilinx.com:interface:jtag_rtl:2.0",
                "port_maps": {
                  "TCK": {
                    "physical_name": "TCK",
                    "direction": "O"
                  },
                  "TMS": {
                    "physical_name": "TMS",
                    "direction": "O"
                  },
                  "TDI": {
                    "physical_name": "TDI",
                    "direction": "O"
                  },
                  "TDO": {
                    "physical_name": "TDO",
                    "direction": "I"
                  }
                }
              },
              "s_axi": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "32",
                    "value_src": "auto"
                  },
                  "PROTOCOL": {
                    "value": "AXI4LITE",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "199998001",
                    "value_src": "user_prop"
                  },
                  "ID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "5",
                    "value_src": "auto"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_zynq_ultra_ps_e_0_0_pl_clk1",
                    "value_src": "default_prop"
                  }
                },
                "memory_map_ref": "s_axi",
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "s_axi_awaddr",
                    "direction": "I",
                    "left": "4",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "s_axi_awprot",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "s_axi_awvalid",
                    "direction": "I"
                  },
                  "AWREADY": {
                    "physical_name": "s_axi_awready",
                    "direction": "O"
                  },
                  "WDATA": {
                    "physical_name": "s_axi_wdata",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "s_axi_wstrb",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "s_axi_wvalid",
                    "direction": "I"
                  },
                  "WREADY": {
                    "physical_name": "s_axi_wready",
                    "direction": "O"
                  },
                  "BRESP": {
                    "physical_name": "s_axi_bresp",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "s_axi_bvalid",
                    "direction": "O"
                  },
                  "BREADY": {
                    "physical_name": "s_axi_bready",
                    "direction": "I"
                  },
                  "ARADDR": {
                    "physical_name": "s_axi_araddr",
                    "direction": "I",
                    "left": "4",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "s_axi_arprot",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "s_axi_arvalid",
                    "direction": "I"
                  },
                  "ARREADY": {
                    "physical_name": "s_axi_arready",
                    "direction": "O"
                  },
                  "RDATA": {
                    "physical_name": "s_axi_rdata",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "s_axi_rresp",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "s_axi_rvalid",
                    "direction": "O"
                  },
                  "RREADY": {
                    "physical_name": "s_axi_rready",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "s_axi_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "s_axi",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "s_axi_aresetn",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "199998001",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_zynq_ultra_ps_e_0_0_pl_clk1",
                    "value_src": "default_prop"
                  }
                }
              },
              "s_axi_aresetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              }
            }
          }
        },
        "interface_nets": {
          "axi_jtag_v1_0_0_JTAG": {
            "interface_ports": [
              "JTAG_0",
              "axi_jtag_0/JTAG"
            ]
          },
          "axi_jtag_v1_0_1_JTAG": {
            "interface_ports": [
              "JTAG_1",
              "axi_jtag_1/JTAG"
            ]
          },
          "cpu_M03_AXI": {
            "interface_ports": [
              "s_axi",
              "axi_jtag_0/s_axi"
            ]
          },
          "cpu_M04_AXI": {
            "interface_ports": [
              "s_axi1",
              "axi_jtag_1/s_axi"
            ]
          }
        },
        "nets": {
          "proc_sys_reset_0_peripheral_aresetn": {
            "ports": [
              "s_axi_aresetn",
              "axi_jtag_1/s_axi_aresetn",
              "axi_jtag_0/s_axi_aresetn"
            ]
          },
          "processing_system7_0_FCLK_CLK1": {
            "ports": [
              "s_axi_aclk",
              "axi_jtag_1/s_axi_aclk",
              "axi_jtag_0/s_axi_aclk"
            ]
          }
        }
      },
      "registers": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "axi_c2c_phy_clk": {
            "type": "clk",
            "direction": "I"
          },
          "en_ipmb_zynq": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "id": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "prbs_sel": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "aurora_pma_init_9": {
            "direction": "O"
          },
          "tx_polarity": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "gtp_reset": {
            "direction": "O"
          },
          "channel_up_top_13": {
            "direction": "O"
          },
          "c2c_slave_reset_top": {
            "direction": "O"
          },
          "channel_up_bot_15": {
            "direction": "O"
          },
          "c2c_slave_reset_bot": {
            "direction": "O"
          },
          "ha": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "ready_ipmb_zynq": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "los_10g": {
            "direction": "I"
          },
          "pim_alarm": {
            "direction": "I"
          },
          "link_up_top": {
            "direction": "I"
          },
          "link_up_bot": {
            "direction": "I"
          },
          "hot_swap_sw": {
            "direction": "I"
          },
          "prbs_err": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "pok_payload": {
            "direction": "I"
          },
          "pok_change": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "axi_clk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "qbv_on_off": {
            "direction": "O"
          }
        },
        "components": {
          "reg_bank_0": {
            "vlnv": "xilinx.com:module_ref:reg_bank:1.0",
            "xci_name": "design_1_reg_bank_0_0",
            "xci_path": "ip\\design_1_reg_bank_0_0_1\\design_1_reg_bank_0_0.xci",
            "inst_hier_path": "registers/reg_bank_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "reg_bank",
              "boundary_crc": "0x0"
            },
            "ports": {
              "prbs_clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "93750000",
                    "value_src": "user_prop"
                  },
                  "PHASE": {
                    "value": "0",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_axi_c2c_phy_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "reg_rw": {
                "direction": "I",
                "left": "25",
                "right": "0"
              },
              "ipmb_en_1_0": {
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "id_4_2": {
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "payload_on_5": {
                "direction": "O"
              },
              "prbs_sel_8_6": {
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "aurora_pma_init_9": {
                "direction": "O"
              },
              "tx_polarity_13_10": {
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "gtp_reset_14": {
                "direction": "O"
              },
              "channel_up_top_15": {
                "direction": "O"
              },
              "c2c_slave_reset_top_16": {
                "direction": "O"
              },
              "channel_up_bot_17": {
                "direction": "O"
              },
              "c2c_slave_reset_bot_18": {
                "direction": "O"
              },
              "pok_change_polarity_22_20": {
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "pok_change_enable_25_23": {
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ha_7_0": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "ready_ipmb_zynq_9_8": {
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "los_10g_10": {
                "direction": "I"
              },
              "pim_alarm_11": {
                "direction": "I"
              },
              "link_stat_top_12": {
                "direction": "I"
              },
              "channel_up_top_13": {
                "direction": "I"
              },
              "link_stat_bot_14": {
                "direction": "I"
              },
              "channel_up_bot_15": {
                "direction": "I"
              },
              "hot_swap_handle_16": {
                "direction": "I"
              },
              "prbs_err_20_17": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "payload_off_alarm_27_25": {
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "pok_payload_28": {
                "direction": "I"
              },
              "pok_change_31_29": {
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "reg_ro": {
                "direction": "O",
                "left": "31",
                "right": "0"
              }
            }
          },
          "pok_alarm_0": {
            "vlnv": "xilinx.com:module_ref:pok_alarm:1.0",
            "xci_name": "design_1_pok_alarm_0_0",
            "xci_path": "ip\\design_1_pok_alarm_0_0_1\\design_1_pok_alarm_0_0.xci",
            "inst_hier_path": "registers/pok_alarm_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "pok_alarm",
              "boundary_crc": "0x0"
            },
            "ports": {
              "pok_change_polarity": {
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "pok_change_enable": {
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "payload_off_alarm": {
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "payload_on_in": {
                "direction": "I"
              },
              "payload_on_out": {
                "direction": "O"
              },
              "pok_change": {
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "99999001",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_1_zynq_ultra_ps_e_0_0_pl_clk0",
                    "value_src": "default_prop"
                  }
                }
              }
            }
          },
          "axi_gpio_0": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "design_1_axi_gpio_0_0",
            "xci_path": "ip\\design_1_axi_gpio_0_0_1\\design_1_axi_gpio_0_0.xci",
            "inst_hier_path": "registers/axi_gpio_0",
            "parameters": {
              "C_ALL_INPUTS_2": {
                "value": "1"
              },
              "C_ALL_OUTPUTS": {
                "value": "1"
              },
              "C_DOUT_DEFAULT": {
                "value": "0x00000000"
              },
              "C_GPIO2_WIDTH": {
                "value": "32"
              },
              "C_GPIO_WIDTH": {
                "value": "26"
              },
              "C_IS_DUAL": {
                "value": "1"
              }
            }
          }
        },
        "interface_nets": {
          "cpu_M13_AXI": {
            "interface_ports": [
              "S_AXI",
              "axi_gpio_0/S_AXI"
            ]
          }
        },
        "nets": {
          "In1_0_1": {
            "ports": [
              "los_10g",
              "reg_bank_0/los_10g_10"
            ]
          },
          "In2_0_1": {
            "ports": [
              "ha",
              "reg_bank_0/ha_7_0"
            ]
          },
          "In3_0_1": {
            "ports": [
              "pim_alarm",
              "reg_bank_0/pim_alarm_11"
            ]
          },
          "In8_0_1": {
            "ports": [
              "hot_swap_sw",
              "reg_bank_0/hot_swap_handle_16"
            ]
          },
          "Net": {
            "ports": [
              "axi_clk",
              "pok_alarm_0/clk",
              "axi_gpio_0/s_axi_aclk"
            ]
          },
          "axi_c2c_phy_clk_0_1": {
            "ports": [
              "axi_c2c_phy_clk",
              "reg_bank_0/prbs_clk"
            ]
          },
          "axi_gpio_0_gpio_io_o": {
            "ports": [
              "axi_gpio_0/gpio_io_o",
              "reg_bank_0/reg_rw"
            ]
          },
          "cpu_peripheral_reset": {
            "ports": [
              "reg_bank_0/aurora_pma_init_9",
              "aurora_pma_init_9"
            ]
          },
          "ipmb_rdy": {
            "ports": [
              "ready_ipmb_zynq",
              "reg_bank_0/ready_ipmb_zynq_9_8"
            ]
          },
          "link_stat_bot": {
            "ports": [
              "link_up_bot",
              "reg_bank_0/link_stat_bot_14"
            ]
          },
          "link_stat_top": {
            "ports": [
              "link_up_top",
              "reg_bank_0/link_stat_top_12"
            ]
          },
          "pok_alarm_0_payload_off_alarm": {
            "ports": [
              "pok_alarm_0/payload_off_alarm",
              "reg_bank_0/payload_off_alarm_27_25"
            ]
          },
          "pok_alarm_0_payload_on_out": {
            "ports": [
              "pok_alarm_0/payload_on_out",
              "qbv_on_off"
            ]
          },
          "pok_change_0_1": {
            "ports": [
              "pok_change",
              "pok_alarm_0/pok_change",
              "reg_bank_0/pok_change_31_29"
            ]
          },
          "pok_payload_28_0_1": {
            "ports": [
              "pok_payload",
              "reg_bank_0/pok_payload_28"
            ]
          },
          "prbs_sel": {
            "ports": [
              "reg_bank_0/prbs_sel_8_6",
              "prbs_sel"
            ]
          },
          "probe0_0_1": {
            "ports": [
              "prbs_err",
              "reg_bank_0/prbs_err_20_17"
            ]
          },
          "proc_sys_reset_0_peripheral_aresetn": {
            "ports": [
              "s_axi_aresetn",
              "axi_gpio_0/s_axi_aresetn"
            ]
          },
          "reg_bank_0_c2c_slave_reset": {
            "ports": [
              "reg_bank_0/c2c_slave_reset_top_16",
              "c2c_slave_reset_top"
            ]
          },
          "reg_bank_0_c2c_slave_reset_bot_18": {
            "ports": [
              "reg_bank_0/c2c_slave_reset_bot_18",
              "c2c_slave_reset_bot"
            ]
          },
          "reg_bank_0_channel_up_bot_17": {
            "ports": [
              "reg_bank_0/channel_up_bot_17",
              "channel_up_bot_15",
              "reg_bank_0/channel_up_bot_15"
            ]
          },
          "reg_bank_0_channel_up_top_15": {
            "ports": [
              "reg_bank_0/channel_up_top_15",
              "channel_up_top_13",
              "reg_bank_0/channel_up_top_13"
            ]
          },
          "reg_bank_0_payload_on_5": {
            "ports": [
              "reg_bank_0/payload_on_5",
              "pok_alarm_0/payload_on_in"
            ]
          },
          "reg_bank_0_pok_change_enable_25_23": {
            "ports": [
              "reg_bank_0/pok_change_enable_25_23",
              "pok_alarm_0/pok_change_enable"
            ]
          },
          "reg_bank_0_pok_change_polarity_22_20": {
            "ports": [
              "reg_bank_0/pok_change_polarity_22_20",
              "pok_alarm_0/pok_change_polarity"
            ]
          },
          "reg_bank_0_reg_ro": {
            "ports": [
              "reg_bank_0/reg_ro",
              "axi_gpio_0/gpio2_io_i"
            ]
          },
          "reg_bank_Dout2": {
            "ports": [
              "reg_bank_0/tx_polarity_13_10",
              "tx_polarity"
            ]
          },
          "reg_bank_en_ipmb_zynq": {
            "ports": [
              "reg_bank_0/ipmb_en_1_0",
              "en_ipmb_zynq"
            ]
          },
          "reg_bank_gtp_reset_14_0": {
            "ports": [
              "reg_bank_0/gtp_reset_14",
              "gtp_reset"
            ]
          },
          "xlslice_0_Dout": {
            "ports": [
              "reg_bank_0/id_4_2",
              "id"
            ]
          }
        }
      },
      "XG_0": {
        "parameters": {
          "ACTIVE_SIM_BD": {
            "value": "XG.bd"
          },
          "ACTIVE_SYNTH_BD": {
            "value": "XG.bd"
          },
          "ENABLE_DFX": {
            "value": "0"
          },
          "LIST_SIM_BD": {
            "value": "XG.bd"
          },
          "LIST_SYNTH_BD": {
            "value": "XG.bd"
          },
          "LOCK_PROPAGATE": {
            "value": "0"
          }
        },
        "interface_ports": {
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "32",
                "value_src": "default"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "const_prop"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "const_prop"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_zynq_ultra_ps_e_0_0_pl_clk2",
                "value_src": "default_prop"
              },
              "DATA_WIDTH": {
                "value": "128",
                "value_src": "user_prop"
              },
              "FREQ_HZ": {
                "value": "124998749",
                "value_src": "user_prop"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "const_prop"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "const_prop"
              },
              "HAS_CACHE": {
                "value": "1",
                "value_src": "const_prop"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "const_prop"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "const_prop"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "const_prop"
              },
              "HAS_REGION": {
                "value": "1",
                "value_src": "default"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "const_prop"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "const_prop"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "const_prop"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "default"
              },
              "MAX_BURST_LENGTH": {
                "value": "32",
                "value_src": "ip_prop"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "16",
                "value_src": "ip_prop"
              },
              "NUM_READ_THREADS": {
                "value": "1",
                "value_src": "default"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16",
                "value_src": "ip_prop"
              },
              "NUM_WRITE_THREADS": {
                "value": "1",
                "value_src": "default"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "PROTOCOL": {
                "value": "AXI4",
                "value_src": "default"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "default"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "default"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "const_prop"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "ip_prop"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "default"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "const_prop"
              }
            }
          },
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "40",
                "value_src": "auto_prop"
              },
              "ARUSER_WIDTH": {
                "value": "16",
                "value_src": "auto_prop"
              },
              "AWUSER_WIDTH": {
                "value": "16",
                "value_src": "auto_prop"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_zynq_ultra_ps_e_0_0_pl_clk2",
                "value_src": "default_prop"
              },
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "auto_prop"
              },
              "FREQ_HZ": {
                "value": "124998749",
                "value_src": "user_prop"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "auto_prop"
              },
              "HAS_BURST": {
                "value": "1",
                "value_src": "auto_prop"
              },
              "HAS_CACHE": {
                "value": "1",
                "value_src": "auto_prop"
              },
              "HAS_LOCK": {
                "value": "1",
                "value_src": "auto_prop"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "auto_prop"
              },
              "HAS_QOS": {
                "value": "1",
                "value_src": "auto_prop"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "const_prop"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "auto_prop"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "auto_prop"
              },
              "ID_WIDTH": {
                "value": "16",
                "value_src": "auto_prop"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "strong"
              },
              "MAX_BURST_LENGTH": {
                "value": "256",
                "value_src": "default_prop"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8",
                "value_src": "const_prop"
              },
              "NUM_READ_THREADS": {
                "value": "4",
                "value_src": "const_prop"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8",
                "value_src": "const_prop"
              },
              "NUM_WRITE_THREADS": {
                "value": "4",
                "value_src": "const_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "PROTOCOL": {
                "value": "AXI4",
                "value_src": "auto_prop"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "auto_prop"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "default_prop"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "const_prop"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "1",
                "value_src": "const_prop"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "default_prop"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "const_prop"
              }
            }
          },
          "gt_ref_clk": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
            "parameters": {
              "CAN_DEBUG": {
                "value": "false",
                "value_src": "strong"
              },
              "FREQ_HZ": {
                "value": "156250000",
                "value_src": "user_prop"
              }
            }
          },
          "gt_serial_port_0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:gt:1.0",
            "vlnv": "xilinx.com:interface:gt_rtl:1.0",
            "parameters": {
              "CAN_DEBUG": {
                "value": "false",
                "value_src": "default"
              }
            }
          }
        },
        "ports": {
          "Op1": {
            "direction": "I",
            "left": "0",
            "right": "0",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "default_prop"
              },
              "PortType": {
                "value": "undef",
                "value_src": "ip_prop"
              },
              "PortType.PROP_SRC": {
                "value": "false",
                "value_src": "ip_prop"
              }
            }
          },
          "dout": {
            "direction": "O",
            "left": "1",
            "right": "0",
            "parameters": {
              "PortType": {
                "value": "intr",
                "value_src": "ip_prop"
              },
              "PortWidth": {
                "value": "2",
                "value_src": "ip_prop"
              },
              "SENSITIVITY": {
                "value": "LEVEL_HIGH:LEVEL_HIGH",
                "value_src": "ip_prop"
              }
            }
          },
          "s_axi_lite_aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI:S00_AXI",
                "value_src": "strong"
              },
              "CLK_DOMAIN": {
                "value": "design_1_zynq_ultra_ps_e_0_0_pl_clk2",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "124998749",
                "value_src": "user_prop"
              },
              "FREQ_TOLERANCE_HZ": {
                "value": "0",
                "value_src": "strong"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "strong"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              }
            }
          },
          "sfp_tx_dis": {
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        },
        "post_compiled_compname": "XG_inst_0",
        "architecture": "zynquplus",
        "variant_info": {
          "XG.bd": {
            "scoped_diagram": "XG_inst_0.bd",
            "design_checksum": "0xA612A03B",
            "ref_name": "XG",
            "ref_subinst_path": "design_1_XG_0",
            "ref_type": "Block Design",
            "source_type": "all",
            "active": "all"
          }
        }
      },
      "ila_0": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "xci_name": "design_1_ila_0_0",
        "xci_path": "ip\\design_1_ila_0_0_1\\design_1_ila_0_0.xci",
        "inst_hier_path": "ila_0",
        "parameters": {
          "C_DATA_DEPTH": {
            "value": "1024"
          },
          "C_ENABLE_ILA_AXI_MON": {
            "value": "false"
          },
          "C_INPUT_PIPE_STAGES": {
            "value": "6"
          },
          "C_MONITOR_TYPE": {
            "value": "Native"
          },
          "C_NUM_OF_PROBES": {
            "value": "12"
          },
          "C_PROBE0_WIDTH": {
            "value": "32"
          },
          "C_PROBE10_WIDTH": {
            "value": "32"
          },
          "C_PROBE11_WIDTH": {
            "value": "32"
          },
          "C_PROBE1_WIDTH": {
            "value": "32"
          }
        }
      },
      "system_ila_0": {
        "vlnv": "xilinx.com:ip:system_ila:1.1",
        "xci_name": "design_1_system_ila_0_0",
        "xci_path": "ip\\design_1_system_ila_0_0_1\\design_1_system_ila_0_0.xci",
        "inst_hier_path": "system_ila_0",
        "parameters": {
          "C_DATA_DEPTH": {
            "value": "2048"
          },
          "C_MON_TYPE": {
            "value": "MIX"
          },
          "C_NUM_MONITOR_SLOTS": {
            "value": "2"
          },
          "C_NUM_OF_PROBES": {
            "value": "2"
          }
        },
        "interface_ports": {
          "SLOT_0_AXI": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "SLOT_1_AXI": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        }
      }
    },
    "interface_nets": {
      "S00_AXI_1": {
        "interface_ports": [
          "XG_0/S00_AXI",
          "cpu/M_AXI_HPM0_LPD"
        ]
      },
      "S_AXI2_1": {
        "interface_ports": [
          "IPMC/S_AXI1",
          "cpu/M01_AXI"
        ]
      },
      "S_AXI4_1": {
        "interface_ports": [
          "IPMC/S_AXI",
          "cpu/M07_AXI"
        ]
      },
      "XG_0_M00_AXI": {
        "interface_ports": [
          "XG_0/M00_AXI",
          "cpu/S_AXI_HP0_FPD"
        ]
      },
      "XG_0_gt_serial_port_0": {
        "interface_ports": [
          "xg",
          "XG_0/gt_serial_port_0"
        ]
      },
      "axi_iic_0_IIC": {
        "interface_ports": [
          "scf_i2c_0",
          "i2c/iic_rtl_0"
        ]
      },
      "axi_iic_1_IIC": {
        "interface_ports": [
          "scf_i2c_1",
          "i2c/iic_rtl_1"
        ]
      },
      "axi_iic_2_IIC": {
        "interface_ports": [
          "scf_i2c_2",
          "i2c/iic_rtl_2"
        ]
      },
      "axi_jtag_v1_0_0_JTAG": {
        "interface_ports": [
          "jtag_0",
          "JTAG/JTAG_0"
        ]
      },
      "axi_jtag_v1_0_1_JTAG": {
        "interface_ports": [
          "jtag_1",
          "JTAG/JTAG_1"
        ]
      },
      "axisafety_1_M_AXI": {
        "interface_ports": [
          "C2C/M_AXI",
          "system_ila_0/SLOT_1_AXI"
        ]
      },
      "cpu_IIC_0": {
        "interface_ports": [
          "cpu/IIC_0",
          "IPMC/TX_MASTER"
        ]
      },
      "cpu_M02_AXI": {
        "interface_ports": [
          "cpu/M02_AXI",
          "IPMC/S_AXI2"
        ]
      },
      "cpu_M03_AXI": {
        "interface_ports": [
          "cpu/M03_AXI",
          "JTAG/s_axi"
        ]
      },
      "cpu_M04_AXI": {
        "interface_ports": [
          "cpu/M04_AXI",
          "JTAG/s_axi1"
        ]
      },
      "cpu_M10_AXI": {
        "interface_ports": [
          "i2c/S_AXI2",
          "cpu/M10_AXI"
        ]
      },
      "cpu_M11_AXI": {
        "interface_ports": [
          "i2c/S_AXI",
          "cpu/M11_AXI"
        ]
      },
      "cpu_M12_AXI": {
        "interface_ports": [
          "i2c/S_AXI1",
          "cpu/M12_AXI"
        ]
      },
      "cpu_M13_AXI": {
        "interface_ports": [
          "registers/S_AXI",
          "cpu/M13_AXI"
        ]
      },
      "cpu_M14_AXI": {
        "interface_ports": [
          "cpu/M14_AXI",
          "C2C/S_AXI1"
        ]
      },
      "cpu_M18_AXI": {
        "interface_ports": [
          "bram_loopback/S_AXI",
          "cpu/M05_AXI"
        ]
      },
      "cpu_MDIO_ENET0_0": {
        "interface_ports": [
          "gem_mdio",
          "cpu/gem_mdio"
        ]
      },
      "cpu_UART_0_0": {
        "interface_ports": [
          "uart",
          "cpu/uart"
        ]
      },
      "gt_ref_clk_0_1": {
        "interface_ports": [
          "xg_refclk",
          "XG_0/gt_ref_clk"
        ]
      },
      "ps7_0_axi_periph_M01_AXI": {
        "interface_ports": [
          "cpu/M00_AXI",
          "dbg/S_AXI"
        ]
      },
      "s_axi_2": {
        "interface_ports": [
          "C2C/S_AXI",
          "cpu/M09_AXI",
          "system_ila_0/SLOT_0_AXI"
        ]
      }
    },
    "nets": {
      "AXIS_RX_0_tvalid_0_1": {
        "ports": [
          "rxvalid_top",
          "C2C/rxvalid_top"
        ]
      },
      "AXIS_RX_0_tvalid_1_1": {
        "ports": [
          "rxvalid_bot",
          "C2C/rxvalid_bot"
        ]
      },
      "In1_0_1": {
        "ports": [
          "los_10g",
          "registers/los_10g"
        ]
      },
      "In2_0_1": {
        "ports": [
          "ha",
          "IPMC/ha",
          "registers/ha"
        ]
      },
      "In3_0_1": {
        "ports": [
          "pim_alarm",
          "registers/pim_alarm"
        ]
      },
      "In8_0_1": {
        "ports": [
          "hot_swap_sw",
          "registers/hot_swap_sw"
        ]
      },
      "Net": {
        "ports": [
          "cpu/axi_clk",
          "dbg/clk",
          "i2c/s_axi_aclk",
          "bram_loopback/S_AXI_ACLK",
          "axi_clk",
          "IPMC/axi_clk",
          "C2C/axi_clk",
          "registers/axi_clk",
          "system_ila_0/clk"
        ]
      },
      "Net1": {
        "ports": [
          "ipmc_scl_0",
          "IPMC/ipmc_scl_0"
        ]
      },
      "Net2": {
        "ports": [
          "ipmc_sda_0",
          "IPMC/ipmc_sda_0"
        ]
      },
      "Net3": {
        "ports": [
          "ipmc_scl_1",
          "IPMC/ipmc_scl_1"
        ]
      },
      "Net4": {
        "ports": [
          "ipmc_sda_1",
          "IPMC/ipmc_sda_1"
        ]
      },
      "Op1_1": {
        "ports": [
          "cpu/pl_resetn0",
          "XG_0/Op1"
        ]
      },
      "XG_0_dout": {
        "ports": [
          "XG_0/dout",
          "cpu/In7"
        ]
      },
      "aresetn_bot": {
        "ports": [
          "C2C/comb_aresetn",
          "ila_0/probe9",
          "system_ila_0/probe1"
        ]
      },
      "aresetn_top": {
        "ports": [
          "C2C/s_aresetn",
          "ila_0/probe8",
          "system_ila_0/probe0"
        ]
      },
      "aurora_mmcm_not_locked_0_1": {
        "ports": [
          "mgt_unlocked_top",
          "C2C/mgt_unlocked_top"
        ]
      },
      "aurora_mmcm_not_locked_1_1": {
        "ports": [
          "mgt_unlocked_bot",
          "C2C/mgt_unlocked_bot"
        ]
      },
      "axi_c2c_phy_clk_0_1": {
        "ports": [
          "axi_c2c_phy_clk",
          "C2C/axi_c2c_phy_clk",
          "registers/axi_c2c_phy_clk",
          "ila_0/clk"
        ]
      },
      "axi_chip2chip_0_axi_c2c_aurora_tx_tvalid": {
        "ports": [
          "C2C/txvalid_bot",
          "txvalid_bot"
        ]
      },
      "axi_chip2chip_1_axi_c2c_aurora_tx_tvalid": {
        "ports": [
          "C2C/txvalid_top",
          "txvalid_top"
        ]
      },
      "chip2chip_bot_ff_aurora_do_cc": {
        "ports": [
          "C2C/do_cc_bot",
          "do_cc_bot"
        ]
      },
      "chip2chip_top_ff_aurora_do_cc": {
        "ports": [
          "C2C/do_cc_top",
          "do_cc_top"
        ]
      },
      "cpu_peripheral_reset": {
        "ports": [
          "registers/aurora_pma_init_9",
          "C2C/aurora_pma_init_in"
        ]
      },
      "i2c_iic2intc_irpt": {
        "ports": [
          "i2c/iic2intc_irpt",
          "cpu/In2"
        ]
      },
      "i2c_iic2intc_irpt1": {
        "ports": [
          "i2c/iic2intc_irpt1",
          "cpu/In3"
        ]
      },
      "i2c_iic2intc_irpt2": {
        "ports": [
          "i2c/iic2intc_irpt2",
          "cpu/In4"
        ]
      },
      "ipmb_rdy": {
        "ports": [
          "ready_ipmb_zynq",
          "registers/ready_ipmb_zynq"
        ]
      },
      "ipmc_jtag_irq": {
        "ports": [
          "IPMC/irq1",
          "cpu/In0"
        ]
      },
      "ipmc_jtag_irq1": {
        "ports": [
          "IPMC/irq",
          "cpu/In1"
        ]
      },
      "link_stat_bot": {
        "ports": [
          "C2C/link_up_bot",
          "link_up_bot",
          "registers/link_up_bot",
          "ila_0/probe3"
        ]
      },
      "link_stat_top": {
        "ports": [
          "C2C/link_up_top",
          "link_up_top",
          "registers/link_up_top",
          "ila_0/probe2"
        ]
      },
      "pok_alarm_0_payload_on_out": {
        "ports": [
          "registers/qbv_on_off",
          "qbv_on_off"
        ]
      },
      "pok_change_0_1": {
        "ports": [
          "pok_change",
          "registers/pok_change"
        ]
      },
      "pok_payload_28_0_1": {
        "ports": [
          "pok_payload",
          "registers/pok_payload"
        ]
      },
      "prbs_sel": {
        "ports": [
          "registers/prbs_sel",
          "prbs_sel"
        ]
      },
      "probe0_0_1": {
        "ports": [
          "prbs_err",
          "registers/prbs_err"
        ]
      },
      "proc_sys_reset_0_peripheral_aresetn": {
        "ports": [
          "cpu/peripheral_aresetn",
          "dbg/s_axi_aresetn",
          "i2c/s_axi_aresetn",
          "bram_loopback/S_AXI_ARESETN",
          "IPMC/s_axi_aresetn",
          "C2C/S_AXI_ARESETN",
          "registers/s_axi_aresetn",
          "system_ila_0/resetn"
        ]
      },
      "processing_system7_0_FCLK_CLK1": {
        "ports": [
          "cpu/M03_ACLK",
          "JTAG/s_axi_aclk"
        ]
      },
      "read_fault_bot": {
        "ports": [
          "C2C/o_read_fault",
          "ila_0/probe6"
        ]
      },
      "read_fault_top": {
        "ports": [
          "C2C/o_read_fault1",
          "ila_0/probe4"
        ]
      },
      "reg_bank_0_c2c_slave_reset": {
        "ports": [
          "registers/c2c_slave_reset_top",
          "c2c_slave_reset_top"
        ]
      },
      "reg_bank_0_c2c_slave_reset_bot_18": {
        "ports": [
          "registers/c2c_slave_reset_bot",
          "c2c_slave_reset_bot"
        ]
      },
      "reg_bank_0_channel_up_bot_17": {
        "ports": [
          "registers/channel_up_bot_15",
          "C2C/ext_resetn"
        ]
      },
      "reg_bank_0_channel_up_top_15": {
        "ports": [
          "registers/channel_up_top_13",
          "C2C/axi_c2c_aurora_tx_tready"
        ]
      },
      "reg_bank_Dout2": {
        "ports": [
          "registers/tx_polarity",
          "tx_polarity"
        ]
      },
      "reg_bank_en_ipmb_zynq": {
        "ports": [
          "registers/en_ipmb_zynq",
          "en_ipmb_zynq"
        ]
      },
      "reg_bank_gtp_reset_14_0": {
        "ports": [
          "registers/gtp_reset",
          "gtp_reset"
        ]
      },
      "rxdata_bot": {
        "ports": [
          "rxdata_bot",
          "C2C/rxdata_bot",
          "ila_0/probe1"
        ]
      },
      "rxdata_top": {
        "ports": [
          "rxdata_top",
          "C2C/rxdata_top",
          "ila_0/probe0"
        ]
      },
      "s_axi_aresetn_1": {
        "ports": [
          "cpu/peripheral_aresetn1",
          "JTAG/s_axi_aresetn"
        ]
      },
      "s_axi_lite_aclk_1": {
        "ports": [
          "cpu/pl_clk2",
          "XG_0/s_axi_lite_aclk"
        ]
      },
      "txdata_bot": {
        "ports": [
          "C2C/txdata_bot",
          "txdata_bot",
          "ila_0/probe11"
        ]
      },
      "txdata_top": {
        "ports": [
          "C2C/txdata_top",
          "txdata_top",
          "ila_0/probe10"
        ]
      },
      "write_fault_bot": {
        "ports": [
          "C2C/o_write_fault",
          "ila_0/probe7"
        ]
      },
      "write_fault_top": {
        "ports": [
          "C2C/o_write_fault1",
          "ila_0/probe5"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "registers/id",
          "id"
        ]
      }
    },
    "addressing": {
      "/cpu/zynq_ultra_ps_e_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/bram_loopback/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x0443C20000",
                "range": "8K"
              },
              "SEG_axi_bram_ctrl_0_Mem0_1": {
                "address_block": "/IPMC/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x0440000000",
                "range": "8K"
              },
              "SEG_axi_bram_ctrl_1_Mem0": {
                "address_block": "/IPMC/axi_bram_ctrl_1/S_AXI/Mem0",
                "offset": "0x0442000000",
                "range": "8K"
              },
              "SEG_axi_dma_0_Reg": {
                "address_block": "/XG_0/axi_dma_0/S_AXI_LITE/Reg",
                "offset": "0x0080000000",
                "range": "64K"
              },
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/registers/axi_gpio_0/S_AXI/Reg",
                "offset": "0x0441220000",
                "range": "64K"
              },
              "SEG_axi_gpio_1_Reg": {
                "address_block": "/IPMC/axi_gpio_1/S_AXI/Reg",
                "offset": "0x0441200000",
                "range": "64K"
              },
              "SEG_axi_iic_0_Reg": {
                "address_block": "/i2c/axi_iic_0/S_AXI/Reg",
                "offset": "0x0441610000",
                "range": "64K"
              },
              "SEG_axi_iic_1_Reg": {
                "address_block": "/i2c/axi_iic_1/S_AXI/Reg",
                "offset": "0x0441620000",
                "range": "64K"
              },
              "SEG_axi_iic_2_Reg": {
                "address_block": "/i2c/axi_iic_2/S_AXI/Reg",
                "offset": "0x0441630000",
                "range": "64K"
              },
              "SEG_axi_jtag_0_reg0": {
                "address_block": "/JTAG/axi_jtag_0/s_axi/reg0",
                "offset": "0x0443C00000",
                "range": "64K"
              },
              "SEG_axi_jtag_1_reg0": {
                "address_block": "/JTAG/axi_jtag_1/s_axi/reg0",
                "offset": "0x0443C10000",
                "range": "64K"
              },
              "SEG_axisafety_1_reg0": {
                "address_block": "/C2C/axisafety_1/S_AXI/reg0",
                "offset": "0x0460000000",
                "range": "256M"
              },
              "SEG_axisafety_2_reg0": {
                "address_block": "/C2C/axisafety_2/S_AXI/reg0",
                "offset": "0x0450000000",
                "range": "256M"
              },
              "SEG_debug_bridge_0_Reg0": {
                "address_block": "/dbg/debug_bridge_0/S_AXI/Reg0",
                "offset": "0x00A0010000",
                "range": "64K"
              },
              "SEG_xxv_ethernet_0_Reg": {
                "address_block": "/XG_0/xxv_ethernet_0/s_axi_0/Reg",
                "offset": "0x0080010000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/C2C/axisafety_2": {
        "address_spaces": {
          "M_AXI": {
            "segments": {
              "SEG_axi_chip2chip_0_Mem0": {
                "address_block": "/C2C/axi_chip2chip_1/s_axi/Mem0",
                "offset": "0x0000000",
                "range": "256M"
              }
            }
          }
        }
      },
      "/C2C/axisafety_1": {
        "address_spaces": {
          "M_AXI": {
            "segments": {
              "SEG_axi_chip2chip_0_Mem0": {
                "address_block": "/C2C/axi_chip2chip_0/s_axi/Mem0",
                "offset": "0x0000000",
                "range": "256M"
              }
            }
          }
        }
      },
      "/XG_0/axi_dma_0": {
        "address_spaces": {
          "Data_SG": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP0_DDR_LOW": {
                "address_block": "/cpu/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP0_LPS_OCM": {
                "address_block": "/cpu/zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M"
              },
              "SEG_zynq_ultra_ps_e_0_HP0_QSPI": {
                "address_block": "/cpu/zynq_ultra_ps_e_0/SAXIGP2/HP0_QSPI",
                "offset": "0xC0000000",
                "range": "512M"
              }
            }
          },
          "Data_MM2S": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP0_DDR_LOW": {
                "address_block": "/cpu/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP0_LPS_OCM": {
                "address_block": "/cpu/zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M"
              },
              "SEG_zynq_ultra_ps_e_0_HP0_QSPI": {
                "address_block": "/cpu/zynq_ultra_ps_e_0/SAXIGP2/HP0_QSPI",
                "offset": "0xC0000000",
                "range": "512M"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HP0_DDR_LOW": {
                "address_block": "/cpu/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HP0_LPS_OCM": {
                "address_block": "/cpu/zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M"
              },
              "SEG_zynq_ultra_ps_e_0_HP0_QSPI": {
                "address_block": "/cpu/zynq_ultra_ps_e_0/SAXIGP2/HP0_QSPI",
                "offset": "0xC0000000",
                "range": "512M"
              }
            }
          }
        }
      }
    }
  }
}