.device LFE5U-25F

.comment Part: LFE5U-25F-6CABGA256

.tile CIB_R11C71:CIB_LR
arc: S3_V06S0103 H06E0103

.tile CIB_R13C13:CIB_DSP
arc: E3_H06E0003 W3_H06E0003

.tile CIB_R13C19:CIB_DSP
arc: E3_H06E0003 W3_H06E0003

.tile CIB_R13C1:CIB_LR_S
arc: E3_H06E0303 JQ5
arc: N3_V06N0303 JQ5

.tile CIB_R13C25:CIB_DSP
arc: E3_H06E0003 W3_H06E0003

.tile CIB_R13C31:CIB_DSP
arc: E3_H06E0103 S3_V06N0103
arc: N1_V02N0001 S3_V06N0003
arc: E3_H06E0003 W3_H06E0003

.tile CIB_R13C33:CIB_DSP
arc: E3_H06E0303 S3_V06N0303
arc: S3_V06S0103 N3_V06S0003

.tile CIB_R13C34:CIB_DSP
arc: N3_V06N0103 S1_V02N0201
arc: S1_V02S0301 H06E0003
arc: S3_V06S0303 N3_V06S0203

.tile CIB_R13C35:CIB_DSP
arc: N1_V02N0101 S1_V02N0101
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0601 H02W0601

.tile CIB_R13C36:CIB_DSP
arc: N1_V02N0301 H02W0301
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 V01N0101
arc: S1_V02S0001 V01N0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 N3_V06S0003
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0601 S3_V06N0303

.tile CIB_R13C37:CIB_DSP
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0601 V01N0001
arc: N3_V06N0103 S1_V02N0201
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0301 S3_V06N0003
arc: W1_H02W0301 V06N0003
arc: N1_V02N0201 W3_H06E0103
arc: S3_V06S0003 W3_H06E0003
arc: W1_H02W0201 W3_H06E0103
arc: E3_H06E0003 W3_H06E0003

.tile CIB_R13C38:CIB_DSP
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 V01N0001
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0103
arc: W1_H02W0101 V06S0103

.tile CIB_R13C39:CIB_DSP
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0401 V06N0203
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0601 S1_V02N0601
arc: N3_V06N0003 S3_V06N0003
arc: E3_H06E0003 W3_H06E0303

.tile CIB_R13C40:CIB_DSP
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0001 H06E0003

.tile CIB_R13C41:CIB_DSP
arc: E1_H02E0201 V06N0103
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 N1_V01S0000
arc: N1_V02N0101 H06W0103
arc: N1_V02N0501 S1_V02N0501

.tile CIB_R13C42:CIB_DSP
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 H02E0601
arc: N3_V06N0003 S3_V06N0003
arc: S1_V02S0401 S3_V06N0203
arc: V01S0000 S3_V06N0103

.tile CIB_R13C43:CIB_DSP
arc: E1_H02E0101 S3_V06N0103
arc: E3_H06E0103 S3_V06N0103
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 H06W0203
arc: N3_V06N0203 S3_V06N0103
arc: V01S0000 S3_V06N0103
arc: S1_V02S0301 W3_H06E0003
arc: E3_H06E0003 W3_H06E0003

.tile CIB_R13C44:CIB_DSP
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 H02E0101
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0501 N3_V06S0303
arc: S3_V06S0003 N3_V06S0303
arc: W3_H06W0103 V06N0103

.tile CIB_R13C45:CIB_DSP
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0303 S1_V02N0601
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0401 E1_H02W0401
arc: E1_H01E0001 W3_H06E0003

.tile CIB_R13C46:CIB_DSP
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 V06S0003
arc: E3_H06E0103 S3_V06N0103
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0101 S3_V06N0103
arc: V01S0000 S3_V06N0103
arc: W3_H06W0203 V01N0001

.tile CIB_R13C47:CIB_DSP
arc: N1_V02N0101 V01N0101
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0001 H06W0003
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0601 N1_V01S0000
arc: W1_H02W0201 V01N0001
arc: W1_H02W0401 S1_V02N0401

.tile CIB_R13C48:CIB_DSP
arc: E1_H02E0601 N3_V06S0303
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0401 V01N0001
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 V01N0101
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0303 N3_V06S0303

.tile CIB_R13C49:CIB_DSP
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0601 V02N0601
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 V01N0001
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 V01N0101
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0701 S3_V06N0203
arc: E1_H02E0201 W3_H06E0103
arc: S3_V06S0003 W3_H06E0003

.tile CIB_R13C50:CIB_DSP
arc: E1_H02E0301 V01N0101
arc: E1_H02E0501 V02N0501
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0601 H02E0601
arc: S1_V02S0001 N1_V02S0001
arc: S3_V06S0203 N1_V02S0701
arc: V01S0000 S3_V06N0103
arc: W1_H02W0301 S3_V06N0003
arc: W3_H06W0003 S3_V06N0003

.tile CIB_R13C51:CIB_DSP
arc: E1_H01E0001 JF7
arc: E1_H01E0101 JF6
arc: H00L0000 S1_V02N0001
arc: H00R0000 V02S0601
arc: H00R0100 H02E0501
arc: JB0 V02N0301
arc: JB1 S1_V02N0301
arc: JB2 W1_H02E0101
arc: JB3 H00L0000
arc: JB5 E1_H02W0101
arc: JB7 N1_V02S0701
arc: JCE0 H00R0100
arc: JD0 N1_V02S0001
arc: JD1 H00R0000
arc: JD2 V02S0001
arc: JD3 V02N0201
arc: JD4 H02W0001
arc: JD6 V00B0000
arc: JLSR0 H02E0501
arc: JLSR1 H02E0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 H06W0103
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0001 JF0
arc: S1_V02S0101 JF3
arc: S1_V02S0301 JF1
arc: S1_V02S0501 JF5
arc: V00B0000 S1_V02N0201
arc: V01S0000 JF2
arc: V01S0100 JF4
enum: CIB.JA3MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0

.tile CIB_R13C52:CIB_DSP
arc: E1_H01E0001 JF6
arc: E1_H01E0101 JF7
arc: H00R0000 E1_H02W0601
arc: H00R0100 S1_V02N0701
arc: JB1 H02W0301
arc: JB3 H00R0100
arc: JB5 H00R0000
arc: JB7 E1_H02W0101
arc: JD0 N1_V01S0000
arc: JD2 H02W0201
arc: JD4 H02W0001
arc: JD6 V00B0000
arc: JLSR1 W1_H02E0501
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0601 V01N0001
arc: S1_V02S0101 JF1
arc: S1_V02S0201 JF0
arc: S1_V02S0301 JF3
arc: S1_V02S0501 H01E0101
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 JF5
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 E1_H02W0401
arc: V01S0000 JF2
arc: V01S0100 JF4
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0301 N3_V06S0003
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0

.tile CIB_R13C53:CIB_DSP
arc: N1_V01N0101 JF0
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 V01N0101
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0101 JF1
arc: S1_V02S0301 JF3
arc: S1_V02S0401 H01E0001
arc: S1_V02S0501 H01E0101
arc: S1_V02S0701 N1_V02S0701
arc: V01S0000 JF2
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 N1_V01S0100
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0

.tile CIB_R13C54:CIB_DSP
arc: N1_V02N0401 N1_V01S0000
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0601 S3_V06N0303
arc: W3_H06W0103 V01N0101

.tile CIB_R13C55:CIB_DSP
arc: S1_V02S0601 S3_V06N0303

.tile CIB_R13C70:CIB_DSP
arc: E1_H02E0701 S1_V02N0701

.tile CIB_R13C71:CIB_LR_S
arc: JA3 H02E0701
enum: CIB.JB3MUX 0

.tile CIB_R13C7:CIB_DSP
arc: E3_H06E0003 W3_H06E0303

.tile CIB_R14C1:CIB_LR
arc: E3_H06E0303 JF5

.tile CIB_R14C71:CIB_LR
arc: JA0 H02E0501
enum: CIB.JB0MUX 0

.tile CIB_R17C71:CIB_LR
arc: S3_V06S0203 N3_V06S0103

.tile CIB_R18C71:CIB_LR
arc: S1_V02S0701 H02E0701

.tile CIB_R1C34:CIB
arc: S1_V02S0101 S3_V06N0103

.tile CIB_R1C42:CIB
arc: S1_V02S0601 S3_V06N0303
arc: V01S0100 S3_V06N0303

.tile CIB_R1C50:CIB
arc: S1_V02S0501 H02W0501

.tile CIB_R1C51:CIB
arc: W1_H02W0501 V06N0303

.tile CIB_R1C52:CIB
arc: S1_V02S0001 V01N0001

.tile CIB_R20C71:CIB_LR
arc: JA0 N1_V02S0701
enum: CIB.JB0MUX 0

.tile CIB_R23C71:CIB_LR
arc: JA0 H02E0701
arc: S1_V02S0701 N3_V06S0203
enum: CIB.JB0MUX 0

.tile CIB_R24C71:CIB_LR
arc: S1_V02S0501 W1_H02E0501

.tile CIB_R25C2:ECLK_L
arc: S1W2_JINCK S1W2_JPADDI

.tile CIB_R25C32:CIB_EBR
arc: N1_V02N0101 V01N0101
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0701 N1_V02S0701

.tile CIB_R25C36:CIB_EBR
arc: N1_V02N0101 V01N0101
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203

.tile CIB_R25C37:CIB_EBR
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0401 N3_V06S0203
arc: N1_V02N0701 N3_V06S0203

.tile CIB_R25C38:CIB_EBR
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 N3_V06S0303

.tile CIB_R25C39:CIB_EBR
arc: E1_H02E0101 V01N0101
arc: E1_H02E0301 V01N0101
arc: E3_H06E0103 V01N0101
arc: E3_H06E0303 V01N0101
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0303 S3_V06N0303

.tile CIB_R25C40:CIB_EBR
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0601 H06W0303
arc: S1_V02S0101 H02W0101
arc: S1_V02S0601 H06W0303

.tile CIB_R25C41:CIB_EBR
arc: E1_H02E0001 N1_V01S0000
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 W1_H02E0101
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 V01N0101
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0601 N1_V02S0301
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 V02N0601

.tile CIB_R25C42:CIB_EBR
arc: N1_V02N0001 H02E0001
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 H02W0701

.tile CIB_R25C43:CIB_EBR
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 N3_V06S0203
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0401 N3_V06S0203
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0701 N3_V06S0203
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 V06S0303
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0303 V06S0303

.tile CIB_R25C44:CIB_EBR
arc: N1_V02N0001 H06E0003
arc: N1_V02N0201 H06E0103
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 N3_V06S0203
arc: W1_H02W0001 E1_H01W0000

.tile CIB_R25C45:CIB_EBR
arc: E1_H02E0001 N3_V06S0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0701 W1_H02E0701
arc: H01W0000 W3_H06E0103

.tile CIB_R25C46:CIB_EBR
arc: N1_V02N0001 H02E0001
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 N1_V02S0701

.tile CIB_R25C47:CIB_EBR
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0301 N3_V06S0003

.tile CIB_R25C48:CIB_EBR
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 V01N0001
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 V01N0101
arc: S1_V02S0301 V01N0101
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0701 N1_V02S0601
arc: V01S0000 N3_V06S0103
arc: W1_H02W0601 N1_V02S0601

.tile CIB_R25C49:CIB_EBR
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 H02W0201
arc: N1_V02N0601 N3_V06S0303
arc: W1_H02W0401 N3_V06S0203

.tile CIB_R25C50:CIB_EBR
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0301 N3_V06S0003
arc: W1_H02W0201 N3_V06S0103

.tile CIB_R25C51:CIB_EBR
arc: S1_V02S0201 N1_V01S0000

.tile CIB_R25C52:CIB_EBR
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 H02W0701

.tile CIB_R25C53:CIB_EBR
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 V01N0101
arc: S1_V02S0601 N1_V02S0301
arc: W1_H02W0701 V06S0203

.tile CIB_R25C54:CIB_EBR
arc: S1_V02S0401 N1_V02S0401

.tile CIB_R25C55:CIB_EBR
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 N1_V01S0100

.tile CIB_R25C71:CIB_LR_S
arc: JA0 N1_V02S0701
enum: CIB.JB0MUX 0

.tile CIB_R26C1:CIB_LR
arc: S3_V06S0303 H06W0303

.tile CIB_R26C71:CIB_LR
arc: JA0 W1_H02E0701
arc: S1_V02S0501 N1_V02S0501
enum: CIB.JB0MUX 0

.tile CIB_R28C1:CIB_LR
arc: E3_H06E0003 S3_V06N0003

.tile CIB_R28C71:CIB_LR
arc: JA0 N1_V02S0501
enum: CIB.JB0MUX 0

.tile CIB_R29C1:CIB_LR
arc: E3_H06E0303 S3_V06N0303

.tile CIB_R2C1:CIB_LR
arc: E3_H06E0303 JF5
arc: V01S0100 S3_V06N0303

.tile CIB_R30C71:CIB_LR
arc: S3_V06S0103 W3_H06E0103

.tile CIB_R32C1:CIB_LR
arc: S3_V06S0303 N3_V06S0303

.tile CIB_R32C71:CIB_LR
arc: H00L0000 W1_H02E0201
arc: JA0 H00L0000
arc: JB0 V00T0000
arc: V00T0000 H02E0201

.tile CIB_R33C71:CIB_LR
arc: S1_V02S0501 H02E0501

.tile CIB_R34C1:CIB_LR
arc: N3_V06N0003 S3_V06N0303

.tile CIB_R35C1:CIB_LR
arc: E1_H02E0701 JF5
arc: E3_H06E0303 JF5
arc: JA3 H02W0501
arc: JB3 E1_H01W0100
arc: N3_V06N0303 JF5

.tile CIB_R35C71:CIB_LR
arc: JA0 N1_V02S0501
arc: JA3 W1_H02E0701
arc: JB0 V00T0000
arc: JB3 H02E0101
arc: V00T0000 H02E0201
arc: W3_H06W0303 JQ5

.tile CIB_R36C1:CIB_LR
arc: S1_V02S0201 H02W0201

.tile CIB_R36C71:CIB_LR
arc: S3_V06S0203 N3_V06S0103

.tile CIB_R37C23:CIB_EBR
arc: E3_H06E0203 S3_V06N0203

.tile CIB_R37C29:CIB_EBR
arc: E3_H06E0303 W3_H06E0203

.tile CIB_R37C32:CIB_EBR
arc: S1_V02S0601 H06E0303

.tile CIB_R37C36:CIB_EBR
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203

.tile CIB_R37C39:CIB_EBR
arc: N3_V06N0303 S3_V06N0303

.tile CIB_R37C42:CIB_EBR
arc: N3_V06N0303 S3_V06N0203

.tile CIB_R38C1:CIB_LR
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0501 N3_V06S0303

.tile CIB_R38C71:CIB_LR
arc: S1_V02S0101 H01E0101

.tile CIB_R3C1:CIB_LR
arc: E3_H06E0103 N1_V01S0100

.tile CIB_R40C1:CIB_LR
arc: JA3 N1_V02S0501
arc: JB3 N1_V02S0301
arc: N3_V06N0303 JQ5

.tile CIB_R40C71:CIB_LR
arc: JA3 S1_V02N0701
arc: JB3 N1_V02S0101
arc: S1_V02S0301 H01E0101
arc: W3_H06W0303 JQ5

.tile CIB_R41C71:CIB_LR
arc: S1_V02S0301 H01E0101
arc: S1_V02S0701 W1_H02E0701

.tile CIB_R42C71:CIB_LR
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0301 N1_V02S0301

.tile CIB_R43C71:CIB_LR
arc: JA3 N1_V02S0701
arc: JB3 N1_V02S0301

.tile CIB_R44C71:CIB_LR
arc: JA3 W1_H02E0701
arc: JB3 N1_V02S0301
arc: W3_H06W0303 JQ5

.tile CIB_R49C11:CIB
arc: JA0 N1_V02S0501
enum: CIB.JB0MUX 0

.tile CIB_R49C12:CIB
arc: N3_V06N0003 JQ0

.tile CIB_R49C13:CIB
arc: N3_V06N0003 JQ0

.tile CIB_R49C3:CIB_PLL3
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R49C42:VCIB_DCU0
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R49C43:VCIB_DCUA
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R49C44:VCIB_DCUB
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R49C45:VCIB_DCUC
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R49C46:VCIB_DCUD
enum: CIB.JA1MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R49C47:VCIB_DCUF
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R49C48:VCIB_DCU3
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R49C49:VCIB_DCU2
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R49C50:VCIB_DCUG
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R49C51:VCIB_DCUH
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R49C52:VCIB_DCUI
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R49C53:VCIB_DCU1
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0

.tile CIB_R49C69:CIB_PLL3
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R49C6:CIB_EFB0
arc: N3_V06N0003 JQ0
enum: CIB.JB3MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R49C7:CIB_EFB1
enum: CIB.JA3MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD5MUX 0

.tile CIB_R5C1:CIB_LR
arc: E3_H06E0303 JF5

.tile CIB_R7C1:CIB_LR
arc: E3_H06E0303 S3_V06N0303

.tile CIB_R8C1:CIB_LR
arc: N3_V06N0303 JF5

.tile MIB_R12C0:PICL1
enum: PIOD.BASE_TYPE INPUT_LVCMOS33
enum: PIOD.HYSTERESIS ON

.tile MIB_R12C72:PICR1
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R13C0:MIB_CIB_LR
enum: PIOD.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R13C21:DSP_SPINE_UL0
arc: G_VPTX0000 G_HPRX0000

.tile MIB_R13C31:CMUX_UL_0
arc: G_DCS0CLK0 G_VPFN0000
arc: G_ULPCLK0 G_HPFE0000

.tile MIB_R13C32:CMUX_UR_0
arc: G_DCS0CLK1 G_VPFN0000
arc: G_URPCLK0 G_HPFE0000

.tile MIB_R13C3:DSP_SPINE_UL1
unknown: F2B0
unknown: F3B0
unknown: F5B0
unknown: F11B0
unknown: F13B0

.tile MIB_R13C41:DSP_SPINE_UR0
arc: G_VPTX0000 G_HPRX0000

.tile MIB_R13C51:MIB_DSP0
arc: JMULTA0 JMUIA0
arc: JMULTA1 JMUIA1
arc: JMULTA10 JMUIA10
arc: JMULTA11 JMUIA11
arc: JMULTA12 JMUIA12
arc: JMULTA13 JMUIA13
arc: JMULTA14 JMUIA14
arc: JMULTA15 JMUIA15
arc: JMULTA2 JMUIA2
arc: JMULTA3 JMUIA3
arc: JMULTA4 JMUIA4
arc: JMULTA5 JMUIA5
arc: JMULTA6 JMUIA6
arc: JMULTA7 JMUIA7
arc: JMULTA8 JMUIA8
arc: JMULTA9 JMUIA9

.tile MIB_R13C59:DSP_SPINE_UR1
arc: G_VPTX0000 G_HPRX0000

.tile MIB_R13C72:MIB_CIB_LR_A
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R14C0:PICL0
arc: JDIA JPADDIA_PIO
enum: PIOA.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R14C72:PICR0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R15C0:PICL1
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON

.tile MIB_R15C72:PICR1
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C72:BANKREF2A
enum: BANK.VCCIO 3V3

.tile MIB_R20C72:PICR0_DQS2
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R21C72:PICR1_DQS3
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R23C72:PICR0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R24C72:PICR1
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R25C3:LMID_0
arc: G_LDCC0CLKI G_JPCLKT60

.tile MIB_R25C72:MIB_CIB_LR_A
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R26C72:PICR0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R27C0:PICL1
enum: PIOC.BASE_TYPE INPUT_LVCMOS33
enum: PIOC.HYSTERESIS ON

.tile MIB_R27C72:PICR1
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R28C0:PICL2
enum: PIOC.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R28C72:PICR2
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R2C0:PICL0
arc: JDIA JPADDIA_PIO
enum: PIOA.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R32C72:PICR0_DQS2
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R33C72:PICR1_DQS3
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.HYSTERESIS ON

.tile MIB_R35C0:PICL0
arc: JDIA JPADDIA_PIO
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R35C72:PICR0
arc: JDIB JPADDIB_PIO
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R36C0:PICL1
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.HYSTERESIS ON

.tile MIB_R36C72:PICR1
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.HYSTERESIS ON

.tile MIB_R37C21:EBR_SPINE_LL0
arc: G_VPTX0000 G_HPRX0000

.tile MIB_R37C31:CMUX_LL_0
arc: G_DCS1CLK0 G_VPFN0000
arc: G_LLPCLK0 G_HPFE0000

.tile MIB_R37C32:CMUX_LR_0
arc: G_DCS1CLK1 G_VPFN0000
arc: G_LRPCLK0 G_HPFE0000

.tile MIB_R37C41:EBR_SPINE_LR0
arc: G_VPTX0000 G_HPRX0000

.tile MIB_R37C59:EBR_SPINE_LR1
arc: G_VPTX0000 G_HPRX0000

.tile MIB_R39C0:PICL1
enum: PIOD.BASE_TYPE BIDIR_LVCMOS33
enum: PIOD.HYSTERESIS ON

.tile MIB_R39C72:PICR1
enum: PIOD.BASE_TYPE BIDIR_LVCMOS33
enum: PIOD.HYSTERESIS ON

.tile MIB_R3C0:PICL1
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON

.tile MIB_R40C0:PICL2
enum: PIOD.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R40C72:PICR2
enum: PIOD.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R42C72:PICR1_DQS0
enum: PIOD.BASE_TYPE BIDIR_LVCMOS33
enum: PIOD.HYSTERESIS ON

.tile MIB_R43C72:PICR2_DQS1
enum: PIOD.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R44C72:PICR0_DQS2
arc: JDIB JPADDIB_PIO
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R45C72:PICR1_DQS3
enum: PIOB.BASE_TYPE BIDIR_LVCMOS33
enum: PIOB.HYSTERESIS ON

.tile MIB_R50C11:PICB0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R50C12:PICB1
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.HYSTERESIS ON

.tile MIB_R50C13:PICB0
arc: JDIA JPADDIA_PIO
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON

.tile MIB_R50C1:BANKREF6
enum: BANK.VCCIO 3V3

.tile MIB_R50C3:BANKREF8
enum: BANK.VCCIO 3V3

.tile MIB_R50C4:EFB0_PICB0
unknown: F54B1
unknown: F56B1
unknown: F82B1
unknown: F94B1

.tile MIB_R50C6:EFB2_PICB0
arc: JDIA JPADDIA_PIO
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON

.tile MIB_R50C71:BANKREF3
enum: BANK.VCCIO 3V3

.tile MIB_R5C0:PICL0
arc: JDIA JPADDIA_PIO
enum: PIOA.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R6C0:PICL1_DQS0
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON

.tile MIB_R8C0:PICL0_DQS2
arc: JDIA JPADDIA_PIO
enum: PIOA.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R9C0:PICL1_DQS3
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON

.tile R10C31:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0301 V02N0301
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0203 N1_V01S0000

.tile R10C32:PLC2
arc: E3_H06E0203 V01N0001
arc: N1_V02N0101 S1_V02N0101
arc: S1_V02S0501 N1_V02S0401
arc: V00T0000 N1_V02S0401
arc: A2 N1_V02S0501
arc: A3 N1_V02S0701
arc: A4 H02E0701
arc: A5 N1_V02S0301
arc: A6 V02N0101
arc: A7 H02W0501
arc: B0 H02E0301
arc: B2 N1_V02S0101
arc: B3 H02E0101
arc: B4 V02S0501
arc: B5 S1_V02N0501
arc: B6 V00T0000
arc: B7 S1_V02N0701
arc: E1_H01E0101 F2
arc: F2 F2_SLICE
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 1001100110011100
word: SLICEC.K0.INIT 1001100110011100
word: SLICEC.K1.INIT 1001100110011100
word: SLICED.K0.INIT 1001100110011100
word: SLICED.K1.INIT 1001100110011100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R10C33:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: H00L0000 N1_V02S0201
arc: H00L0100 N1_V02S0301
arc: H00R0000 V02S0401
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H06W0003
arc: N1_V02N0601 N1_V01S0000
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0501 H01E0101
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 N1_V02S0001
arc: V00T0000 N1_V02S0401
arc: W1_H02W0501 N1_V02S0501
arc: A0 H00L0000
arc: A1 H00L0100
arc: A2 V02S0501
arc: A3 S1_V02N0701
arc: A4 V00T0000
arc: A5 S1_V02N0301
arc: B0 E1_H02W0301
arc: B1 V00B0000
arc: B2 S1_V02N0101
arc: B3 H00R0000
arc: B4 V02N0701
arc: B5 N1_V02S0701
arc: F6 F6_SLICE
arc: S1_V02S0601 F6
word: SLICEA.K0.INIT 1001100110011010
word: SLICEA.K1.INIT 1001100110011010
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 1001100110011100
word: SLICEC.K0.INIT 1001100110011010
word: SLICEC.K1.INIT 1001100110011100
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000001110
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R10C34:PLC2
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0601 N1_V01S0000
arc: H00R0100 N1_V02S0501
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 E3_H06W0303
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0203 N1_V02S0401
arc: V00T0000 N1_V02S0401
arc: A5 Q5
arc: A7 Q7
arc: B0 V00T0000
arc: B2 V02N0301
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: E1_H01E0001 Q6
arc: E1_H01E0101 Q3
arc: E1_H02E0301 Q3
arc: E1_H02E0401 Q6
arc: E1_H02E0501 Q5
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: H01W0100 Q4
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q7
arc: N1_V02N0701 Q7
arc: V00B0000 Q6
arc: V01S0000 Q6
arc: V01S0100 Q4
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R10C35:PLC2
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 S1_V02N0601
arc: H00R0100 N1_V02S0501
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H01E0101
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 N1_V02S0301
arc: W1_H02W0301 E1_H01W0100
arc: A2 E1_H01E0001
arc: A5 Q5
arc: B0 V00T0000
arc: B1 Q1
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: E1_H01E0001 Q2
arc: E1_H01E0101 Q0
arc: E1_H02E0001 Q2
arc: E1_H02E0101 Q1
arc: E1_H02E0201 Q2
arc: E1_H02E0301 Q3
arc: E1_H02E0701 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00R0000 Q4
arc: H01W0000 Q6
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q5
arc: N1_V02N0301 Q1
arc: V00B0000 Q6
arc: V00T0000 Q0
arc: V01S0000 Q0
arc: V01S0100 Q4
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1010101010100000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R10C36:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: H00L0100 N1_V02S0101
arc: H00R0000 S1_V02N0401
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 H01E0101
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0001 H02E0001
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 N1_V02S0101
arc: S3_V06S0303 H06W0303
arc: V00B0100 H02E0701
arc: V00T0100 W1_H02E0301
arc: W1_H02W0301 V02N0301
arc: A2 H02E0701
arc: A3 F5
arc: A4 S1_V02N0101
arc: A7 H00R0000
arc: B2 S1_V02N0101
arc: B3 V02S0301
arc: B4 V00B0100
arc: B5 H02E0101
arc: B7 H02E0301
arc: C2 H02E0601
arc: C3 F4
arc: C4 W1_H02E0401
arc: C5 V02N0201
arc: C7 V00T0100
arc: CE1 S1_V02N0201
arc: CLK0 G_HPBX0000
arc: D2 H02E0201
arc: D3 V02S0201
arc: D4 H00L0100
arc: D5 F2
arc: D7 H00R0100
arc: E1_H01E0001 Q3
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q3
arc: LSR0 E1_H02W0501
arc: M3 H02W0201
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q3
arc: S1_V02S0101 F3
arc: V01S0000 F7
arc: V01S0100 Q3
arc: W3_H06W0003 Q3
word: SLICEB.K0.INIT 1011101100001011
word: SLICEC.K1.INIT 1100001100000000
word: SLICEC.K0.INIT 1011000010111011
word: SLICEB.K1.INIT 1000000000100000
word: SLICED.K1.INIT 1001000000001001
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R10C37:PLC2
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0501 S1_V02N0501
arc: H00R0000 V02S0601
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0001 V01N0001
arc: V00B0000 V02S0201
arc: V00B0100 V02S0301
arc: W1_H02W0201 V02N0201
arc: CE1 H00R0000
arc: CLK0 G_HPBX0000
arc: LSR1 V00B0100
arc: M2 V00B0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R10C38:PLC2
arc: E1_H02E0701 V02N0701
arc: H00L0100 N1_V02S0101
arc: H00R0000 V02N0601
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 N1_V01S0000
arc: V00B0000 E1_H02W0401
arc: V00B0100 N1_V02S0301
arc: V00T0000 E1_H02W0201
arc: W1_H02W0501 V02N0501
arc: A0 V02S0701
arc: A1 V02S0701
arc: A2 H02W0701
arc: A3 H02W0701
arc: B1 V00T0000
arc: B2 V02S0301
arc: B3 V02S0101
arc: C0 E1_H02W0401
arc: C1 E1_H02W0401
arc: C2 H00L0100
arc: C3 F4
arc: C4 N1_V02S0001
arc: C5 E1_H02W0601
arc: CE1 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0201
arc: D1 W1_H02E0001
arc: D2 V01S0100
arc: D3 H02W0001
arc: D4 V00B0000
arc: D5 V02N0601
arc: E1_H01E0101 F5
arc: E1_H02E0001 F0
arc: E1_H02E0201 Q2
arc: E1_H02E0501 F5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: LSR1 H02W0301
arc: M0 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V01N0101 F5
arc: S1_V02S0301 Q3
arc: S1_V02S0501 F5
arc: S1_V02S0701 F5
arc: V01S0100 F4
word: SLICEC.K0.INIT 1111000000000000
word: SLICEA.K0.INIT 0101111111111111
word: SLICEA.K1.INIT 0000000001111111
word: SLICEB.K0.INIT 1011001110100000
word: SLICEB.K1.INIT 1000100011111000
word: SLICEC.K1.INIT 1111000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R10C39:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0701 N1_V01S0100
arc: H00R0100 V02N0501
arc: N1_V02N0401 H02W0401
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0401 H02W0401
arc: S1_V02S0601 E1_H01W0000
arc: V00T0100 V02S0701
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0301 H01E0101
arc: W1_H02W0701 V02S0701
arc: W3_H06W0303 E3_H06W0203
arc: A0 V02S0501
arc: A1 V02S0701
arc: B3 V02S0301
arc: C0 N1_V02S0401
arc: C2 V02S0401
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 H02E0001
arc: D1 N1_V02S0201
arc: D2 V00T0100
arc: D3 V00T0100
arc: E1_H01E0001 Q0
arc: E1_H01E0101 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: S1_V02S0301 Q3
arc: V01S0000 Q2
word: SLICEA.K1.INIT 1010101000000000
word: SLICEA.K0.INIT 1010000011111111
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1100110000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R10C40:PLC2
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0601 H01E0001
arc: H00L0000 V02N0001
arc: N1_V02N0001 E1_H01W0000
arc: V00B0000 V02S0001
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 V06S0203
arc: W1_H02W0701 V06S0203
arc: A0 S1_V02N0701
arc: A4 E1_H02W0701
arc: A5 W1_H02E0701
arc: A6 V02N0301
arc: B0 S1_V02N0101
arc: B1 S1_V02N0101
arc: B3 H02E0301
arc: B4 H02E0101
arc: B5 E1_H02W0101
arc: C0 F4
arc: C1 F4
arc: C3 H00L0000
arc: C4 V02N0201
arc: C5 E1_H01E0101
arc: C6 E1_H02W0601
arc: D0 H02E0001
arc: D1 H02E0001
arc: D3 H02W0001
arc: D4 E1_H02W0201
arc: D5 V02S0401
arc: E1_H01E0101 F3
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F3
arc: M0 V00B0000
arc: N1_V01N0001 F6
arc: N1_V01N0101 F5
arc: N1_V02N0101 F3
arc: N1_V02N0401 F6
arc: N1_V02N0601 F6
arc: N3_V06N0003 F0
arc: N3_V06N0303 F6
arc: W1_H02W0601 F6
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 0000010000001100
word: SLICEA.K1.INIT 0000000000001100
word: SLICED.K0.INIT 0000101000001010
word: SLICEB.K1.INIT 0011111100000000
word: SLICEC.K1.INIT 1100110000001000
word: SLICEC.K0.INIT 1100000001000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R10C41:PLC2
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 N1_V02S0701
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0501 E1_H02W0501
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 N1_V02S0001
arc: V00B0000 N1_V02S0001
arc: V00T0000 V02N0401
arc: W1_H02W0001 E1_H02W0001
arc: A0 W1_H02E0701
arc: A3 S1_V02N0701
arc: A4 E1_H02W0701
arc: A7 S1_V02N0301
arc: B0 H00R0100
arc: B3 H02E0101
arc: B4 W1_H02E0101
arc: B7 E1_H02W0301
arc: C0 N1_V01N0001
arc: C1 S1_V02N0401
arc: C2 H02W0401
arc: C3 H02W0401
arc: C4 E1_H01E0101
arc: C5 H02E0601
arc: C7 V02N0001
arc: D0 N1_V02S0201
arc: D1 N1_V02S0201
arc: D3 V00B0100
arc: D4 F0
arc: D5 V02N0601
arc: E1_H01E0001 F4
arc: E1_H01E0101 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: M0 V00B0000
arc: M2 V00T0000
arc: N1_V01N0001 F7
arc: N1_V02N0701 F7
arc: S1_V02S0501 F5
arc: S1_V02S0701 F7
arc: V00B0100 F7
arc: V01S0000 F7
word: SLICEA.K1.INIT 0000000011110000
word: SLICEC.K1.INIT 0000000011110000
word: SLICEC.K0.INIT 0000110000000100
word: SLICEB.K0.INIT 1111000011110000
word: SLICED.K1.INIT 0001001100010011
word: SLICEB.K1.INIT 0000000001000000
word: SLICEA.K0.INIT 0011000111111101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R10C42:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0201 S3_V06N0103
arc: E3_H06E0003 S3_V06N0003
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 E1_H01W0100
arc: N3_V06N0003 S1_V02N0001
arc: S1_V02S0401 H01E0001
arc: V00T0100 S1_V02N0701
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 N1_V01S0100
arc: A0 H02E0701
arc: A2 S1_V02N0701
arc: A7 E1_H02W0701
arc: B0 E1_H02W0101
arc: B2 W1_H02E0301
arc: B7 V02S0501
arc: C0 H00R0100
arc: C2 H02W0601
arc: C7 V00T0100
arc: D0 H02E0201
arc: D2 V02N0201
arc: D7 S1_V02N0401
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0100
arc: M2 H02E0601
arc: S1_V02S0001 F0
arc: V00B0100 F7
arc: W1_H02W0201 F2
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0011101111111011
word: SLICED.K1.INIT 1010001000000010
word: SLICEB.K0.INIT 0101111100011011
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R10C43:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 V06N0203
arc: H00R0000 S1_V02N0601
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0103
arc: V00B0100 N1_V02S0101
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 V02N0701
arc: A1 E1_H02W0501
arc: A2 F5
arc: A3 E1_H02W0501
arc: A4 S1_V02N0301
arc: A6 E1_H02W0501
arc: B1 S1_V02N0301
arc: B4 E1_H02W0301
arc: C1 V02N0401
arc: C2 E1_H02W0401
arc: C3 F4
arc: C4 V02N0001
arc: C5 V02N0201
arc: C6 E1_H01E0101
arc: D1 F2
arc: D2 H00R0000
arc: D3 N1_V02S0201
arc: D4 F2
arc: D5 H02E0201
arc: D6 S1_V02N0401
arc: E1_H01E0001 F6
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F0
arc: H01W0100 F0
arc: M0 V00B0100
arc: N1_V01N0001 F3
arc: N1_V02N0401 F4
arc: N3_V06N0303 F5
arc: S1_V02S0401 F4
arc: W1_H02W0001 F0
arc: W1_H02W0101 F3
arc: W1_H02W0301 F3
arc: W1_H02W0501 F5
arc: W3_H06W0303 F5
word: SLICEC.K1.INIT 0000000000001111
word: SLICEC.K0.INIT 0010000000000000
word: SLICEB.K0.INIT 0000000000001010
word: SLICED.K0.INIT 0000101000000000
word: SLICEB.K1.INIT 0000101000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000100000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R10C44:PLC2
arc: E1_H02E0401 V02N0401
arc: N1_V02N0201 H01E0001
arc: N1_V02N0601 S3_V06N0303
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0201 E1_H01W0000
arc: V00B0100 N1_V02S0301
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0701 V02N0701
arc: A1 N1_V02S0701
arc: A3 S1_V02N0501
arc: A7 V02N0101
arc: B1 N1_V02S0101
arc: B3 S1_V02N0301
arc: B4 S1_V02N0701
arc: B6 H02E0101
arc: C1 E1_H02W0601
arc: C3 F4
arc: C6 S1_V02N0001
arc: C7 V02N0001
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D1 V00B0100
arc: D3 S1_V02N0201
arc: D4 W1_H02E0001
arc: D6 V02N0401
arc: D7 H02E0001
arc: E1_H01E0001 F7
arc: E1_H01E0101 F6
arc: E1_H02E0501 F7
arc: E1_H02E0601 F6
arc: E1_H02E0701 F7
arc: E3_H06E0103 F1
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F2
arc: LSR1 H02E0501
arc: M2 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F7
arc: N1_V01N0101 F6
arc: N1_V02N0401 F6
arc: N1_V02N0501 F7
arc: S3_V06S0003 Q0
arc: V00T0000 Q0
arc: V01S0000 F7
arc: V01S0100 F7
arc: W3_H06W0103 F1
word: SLICEB.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 0011001111001100
word: SLICEB.K1.INIT 0000100000000100
word: SLICEA.K1.INIT 0100000000000000
word: SLICED.K0.INIT 0011111111110000
word: SLICEA.K0.INIT 0000000011111111
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1

.tile R10C45:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0301 H01E0101
arc: E1_H02E0501 H01E0101
arc: E1_H02E0601 V06N0303
arc: E1_H02E0701 H01E0101
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0303 H01E0101
arc: H00L0100 V02S0101
arc: N1_V02N0001 H06E0003
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 H01E0001
arc: S1_V02S0601 H06W0303
arc: V00B0000 S1_V02N0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 V02N0501
arc: A0 W1_H02E0701
arc: A4 V02S0301
arc: B0 S1_V02N0101
arc: B2 W1_H02E0101
arc: B3 S1_V02N0301
arc: B5 N1_V01S0000
arc: C0 S1_V02N0401
arc: C2 H02E0401
arc: C3 H02E0401
arc: C4 V02N0001
arc: C5 S1_V02N0201
arc: D0 S1_V02N0001
arc: D2 S1_V02N0001
arc: D3 W1_H02E0201
arc: D4 S1_V02N0601
arc: D5 S1_V02N0401
arc: E1_H01E0001 F4
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0000 F1
arc: M0 V00B0000
arc: M1 H00L0100
arc: M2 V00B0000
arc: S1_V02S0101 F1
arc: S1_V02S0301 F1
arc: S1_V02S0501 F5
arc: V01S0000 F1
arc: V01S0100 F1
arc: W3_H06W0203 F4
word: SLICEC.K0.INIT 0000010100000000
word: SLICEA.K0.INIT 0010000010100000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0011000011110000
word: SLICEB.K1.INIT 0011000011110000
word: SLICEC.K1.INIT 0000001100000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1

.tile R10C46:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0601 W1_H02E0601
arc: H00L0100 H02W0101
arc: H00R0100 V02S0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 H02E0601
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 V01N0001
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 H01E0001
arc: V00B0000 S1_V02N0201
arc: V00B0100 S1_V02N0301
arc: V00T0000 S1_V02N0601
arc: V00T0100 V02S0701
arc: W1_H02W0601 V02N0601
arc: A0 W1_H02E0501
arc: A1 W1_H02E0701
arc: A4 V02N0301
arc: A5 V02N0101
arc: A6 W1_H02E0501
arc: B0 V02S0301
arc: B1 V02S0301
arc: B5 V02S0501
arc: B6 H02W0101
arc: C0 W1_H02E0601
arc: C1 W1_H02E0601
arc: C2 W1_H02E0601
arc: C3 W1_H02E0601
arc: C4 S1_V02N0201
arc: C5 V00B0100
arc: C6 V02S0001
arc: D0 E1_H02W0001
arc: D1 E1_H02W0001
arc: D2 H02E0001
arc: D4 H00R0100
arc: D5 V00B0000
arc: D6 E1_H02W0001
arc: E1_H02E0301 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: M0 V00T0000
arc: M1 H00L0100
arc: M2 V00T0000
arc: M4 V00T0100
arc: S1_V02S0401 F6
arc: S1_V02S0601 F4
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1111111111100100
word: SLICED.K0.INIT 0010101010101010
word: SLICEA.K0.INIT 1101001001011010
word: SLICEA.K1.INIT 1000011100001111
word: SLICEB.K0.INIT 0000111111110000
word: SLICEB.K1.INIT 0000111100001111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1

.tile R10C47:PLC2
arc: H00R0000 V02N0601
arc: H00R0100 V02S0501
arc: N1_V02N0201 N1_V01S0000
arc: S1_V02S0001 H06W0003
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0701 H06E0203
arc: V00B0100 V02S0301
arc: W1_H02W0101 V06S0103
arc: A0 W1_H02E0501
arc: A1 W1_H02E0701
arc: A4 W1_H02E0701
arc: A6 W1_H02E0701
arc: A7 W1_H02E0501
arc: B0 H02W0301
arc: B4 H02W0301
arc: B5 W1_H02E0301
arc: C0 E1_H02W0401
arc: C2 H02E0601
arc: C3 H02E0601
arc: C4 E1_H02W0601
arc: D0 W1_H02E0001
arc: D4 W1_H02E0001
arc: D5 H02E0001
arc: D6 W1_H02E0001
arc: D7 H02E0201
arc: E1_H01E0001 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0100
arc: M1 H00R0100
arc: M2 V00B0100
arc: M3 H00R0000
arc: M4 V00B0100
arc: M5 H00R0100
arc: M6 V00B0100
word: SLICEA.K0.INIT 0101011001010101
word: SLICEA.K1.INIT 0101010101010101
word: SLICEB.K0.INIT 0000111100001111
word: SLICEB.K1.INIT 0000111100001111
word: SLICEC.K0.INIT 0101011010101010
word: SLICEC.K1.INIT 0011001111001100
word: SLICED.K0.INIT 0101010110101010
word: SLICED.K1.INIT 0101010110101010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1

.tile R10C48:PLC2
arc: E1_H02E0401 N1_V01S0000
arc: N1_V02N0101 H06E0103
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 H06W0303
arc: N3_V06N0003 S3_V06N0003
arc: V00T0000 V02S0401
arc: W1_H02W0001 V06S0003
arc: W1_H02W0301 N1_V02S0301
arc: N1_V02N0001 W3_H06E0003
arc: A2 V02S0501
arc: A3 H01E0001
arc: A4 V02N0301
arc: A5 V02S0301
arc: B0 V00T0000
arc: B2 S1_V02N0101
arc: B3 V02N0101
arc: B4 W1_H02E0301
arc: B5 V02S0701
arc: CLK0 G_HPBX0000
arc: E1_H02E0101 F3
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q6
arc: S1_V02S0001 F2
arc: S1_V02S0401 F4
arc: S1_V02S0701 F5
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 0110011001101100
word: SLICEC.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101010
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R10C49:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0201 V02N0201
arc: E3_H06E0203 N3_V06S0203
arc: E3_H06E0303 N3_V06S0303
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0501 H06W0303
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0301 N1_V02S0301
arc: V00B0100 S1_V02N0301
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0601 E1_H01W0000
arc: A2 V02S0501
arc: A4 S1_V02N0101
arc: B2 V02S0101
arc: B4 V02S0701
arc: C2 N1_V02S0601
arc: C4 S1_V02N0201
arc: D2 V02S0001
arc: D4 E1_H02W0201
arc: E1_H01E0101 F2
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: M2 V00B0100
arc: M4 H02E0401
arc: S1_V02S0601 F4
arc: V01S0100 F2
word: SLICEB.K0.INIT 1000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000011101110111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R10C50:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V02S0601
arc: H00L0100 N1_V02S0301
arc: H00R0100 H02W0701
arc: N1_V02N0501 H02W0501
arc: N3_V06N0003 S3_V06N0303
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 H01E0101
arc: S1_V02S0701 N3_V06S0203
arc: V00T0000 H02W0001
arc: S1_V02S0201 W3_H06E0103
arc: S3_V06S0103 W3_H06E0103
arc: B1 E1_H01W0100
arc: C1 E1_H01W0000
arc: C3 E1_H02W0401
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0000
arc: D1 H02E0001
arc: D3 H02E0001
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F3
arc: H01W0100 Q7
arc: M0 V00T0000
arc: M1 H00R0100
arc: M2 V00T0000
arc: M3 H00L0100
arc: M4 V00T0000
arc: M5 H00R0100
arc: M6 V00T0000
arc: M7 H02E0201
arc: MUXCLK3 CLK0
arc: W3_H06W0003 F3
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1100110011110000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000011110000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R10C51:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0501 V02S0501
arc: H00L0100 H02W0101
arc: H00R0000 N1_V02S0601
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0701 N1_V01S0100
arc: V00B0100 S1_V02N0101
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0303 E1_H01W0100
arc: A0 V02N0501
arc: A1 V02N0501
arc: A2 H02E0501
arc: A4 V00T0000
arc: A5 V00T0000
arc: A7 H02E0501
arc: B0 H02W0301
arc: B5 S1_V02N0501
arc: B7 S1_V02N0701
arc: C0 N1_V02S0401
arc: C1 F4
arc: C2 H02E0601
arc: C4 V01N0101
arc: C5 V01N0101
arc: C7 V02N0001
arc: CE0 H00R0000
arc: CE1 N1_V02S0201
arc: CE2 N1_V02S0601
arc: CE3 N1_V02S0601
arc: CLK0 G_HPBX0000
arc: D0 V02S0001
arc: D1 H02E0001
arc: D2 V02S0201
arc: D4 H00R0100
arc: D5 H00R0100
arc: D7 S1_V02N0601
arc: E1_H01E0001 F4
arc: E1_H01E0101 F4
arc: E1_H02E0201 Q2
arc: E1_H02E0601 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 Q5
arc: H01W0100 Q2
arc: M2 V00T0100
arc: M3 H00L0100
arc: M4 V00B0100
arc: M5 H02W0001
arc: M7 E1_H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: N1_V02N0501 Q7
arc: N1_V02N0601 F4
arc: N3_V06N0203 F4
arc: S1_V02S0001 Q0
arc: V00T0000 F2
arc: V00T0100 Q3
arc: V01S0000 F4
arc: V01S0100 Q1
arc: W1_H02W0201 Q2
arc: W1_H02W0501 Q5
word: SLICED.K1.INIT 0000010000000101
word: SLICEA.K0.INIT 0101011100000010
word: SLICEA.K1.INIT 1111010110100000
word: SLICEB.K0.INIT 1010101010100000
word: SLICEC.K0.INIT 1111111100001010
word: SLICEC.K1.INIT 1111111100101010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R10C52:PLC2
arc: E1_H02E0201 E1_H01W0000
arc: E3_H06E0103 N1_V01S0100
arc: H00L0000 N1_V02S0201
arc: H00L0100 V02N0301
arc: H00R0000 H02W0601
arc: H00R0100 H02E0501
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H02E0301
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0201 N1_V02S0201
arc: V00B0100 H02W0501
arc: V00T0000 V02N0401
arc: W1_H02W0001 V01N0001
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 S1_V02N0401
arc: A0 E1_H01E0001
arc: B0 S1_V02N0301
arc: B1 H01W0100
arc: C0 H02W0401
arc: C1 H02W0401
arc: CE0 H00R0000
arc: CE1 H00R0100
arc: CE2 H00L0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 H02E0001
arc: D1 H01E0101
arc: E1_H01E0001 Q6
arc: E1_H02E0601 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H01W0100 Q7
arc: M3 E1_H02W0201
arc: M4 V00T0000
arc: M5 H02W0001
arc: M6 V00B0100
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: N1_V02N0401 Q6
arc: S1_V02S0501 Q5
arc: V01S0000 Q0
arc: V01S0100 Q1
arc: W1_H02W0101 Q3
arc: W3_H06W0303 Q6
word: SLICEA.K0.INIT 0000101000111010
word: SLICEA.K1.INIT 1111110000001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R10C53:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0401 N3_V06S0203
arc: H00L0100 N1_V02S0101
arc: H00R0000 H02E0601
arc: H00R0100 W1_H02E0501
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 N3_V06S0303
arc: V00T0000 S1_V02N0401
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 N3_V06S0303
arc: B0 W1_H02E0301
arc: C0 W1_H02E0601
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00L0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 W1_H02E0201
arc: E1_H01E0001 Q6
arc: E1_H02E0501 Q5
arc: F0 F0_SLICE
arc: H00L0000 Q2
arc: H01W0000 Q3
arc: H01W0100 Q4
arc: M2 N1_V01N0001
arc: M3 H00L0000
arc: M4 V00T0000
arc: M5 H00R0000
arc: M6 V00B0100
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q0
arc: V00B0100 Q7
word: SLICEA.K0.INIT 1111001111000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R10C54:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: H00L0000 V02S0001
arc: N1_V02N0401 H02E0401
arc: V00B0100 H02E0501
arc: W1_H02W0201 H01E0001
arc: CE0 V02S0201
arc: CE1 V02S0201
arc: CE2 H00L0000
arc: CE3 H02E0101
arc: CLK0 G_HPBX0000
arc: H00R0000 Q6
arc: H00R0100 Q5
arc: H01W0000 Q7
arc: H01W0100 Q0
arc: M0 V00T0000
arc: M1 H00R0100
arc: M2 V00T0100
arc: M3 H01W0100
arc: M4 E1_H02W0401
arc: M5 V01S0000
arc: M6 V00B0100
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q3
arc: V00T0000 Q2
arc: V00T0100 Q1
arc: V01S0000 Q4
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R10C55:PLC2
arc: H00R0100 V02S0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 W3_H06E0203
arc: CE0 H02E0101
arc: CLK0 G_HPBX0000
arc: M1 H00R0100
arc: MUXCLK0 CLK0
arc: N1_V02N0101 Q1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R10C56:PLC2
arc: W1_H02W0401 E1_H02W0101

.tile R10C58:PLC2
arc: W1_H02W0101 W3_H06E0103

.tile R10C61:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303

.tile R10C67:PLC2
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303

.tile R10C69:PLC2
arc: S3_V06S0103 N3_V06S0003

.tile R10C70:PLC2
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 H06E0303

.tile R11C31:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 V06S0103
arc: E1_H02E0601 E1_H01W0000
arc: E3_H06E0103 V06N0103
arc: H00L0000 V02N0201
arc: N1_V02N0301 S3_V06N0003
arc: A0 H00L0100
arc: A1 F7
arc: A3 V00T0000
arc: A4 F5
arc: A5 Q5
arc: B0 E1_H01W0100
arc: B1 E1_H01W0100
arc: B3 H00R0100
arc: B4 V01S0000
arc: B7 V00B0100
arc: C0 N1_V01N0001
arc: C1 H00L0100
arc: C3 E1_H01W0000
arc: C4 H02W0401
arc: C5 V00T0000
arc: C7 V00T0000
arc: CE0 H00R0000
arc: CE2 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D1 V02N0001
arc: D3 V01S0100
arc: D4 H02W0201
arc: D5 H01W0000
arc: D7 H01W0000
arc: E1_H01E0001 F7
arc: E1_H01E0101 F7
arc: E1_H02E0401 F4
arc: E1_H02E0501 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H00R0000 F4
arc: H00R0100 Q5
arc: H01W0000 Q1
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M5 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 Q5
arc: N1_V02N0101 F3
arc: S1_V02S0201 Q0
arc: S1_V02S0701 Q5
arc: V00B0100 Q5
arc: V00T0000 Q0
arc: V01S0000 F7
arc: V01S0100 Q1
word: SLICEC.K1.INIT 0000000000000101
word: SLICEB.K1.INIT 0000001100000110
word: SLICEA.K0.INIT 0111011100001000
word: SLICEA.K1.INIT 1111111100010100
word: SLICEC.K0.INIT 1100111111101111
word: SLICED.K1.INIT 0000110000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1

.tile R11C32:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 V06S0103
arc: E1_H02E0401 V06S0203
arc: E1_H02E0601 V06S0303
arc: H00R0000 H02E0401
arc: H00R0100 H02W0701
arc: N1_V02N0101 E1_H02W0101
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 H06W0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 E3_H06W0203
arc: V00B0000 N1_V02S0201
arc: A1 H02E0501
arc: A2 F5
arc: A3 V02S0501
arc: A4 V00T0000
arc: A5 V00T0000
arc: A7 H02E0501
arc: B1 V00T0000
arc: B2 H02W0101
arc: B3 N1_V02S0301
arc: B4 H01E0101
arc: B7 V00T0000
arc: C1 V02N0401
arc: C2 F4
arc: C3 E1_H02W0401
arc: C4 N1_V02S0201
arc: C5 H01E0001
arc: C6 H02W0601
arc: C7 H01E0001
arc: CE1 H00R0000
arc: CLK0 G_HPBX0000
arc: D1 H02E0001
arc: D2 V00B0100
arc: D3 E1_H02W0001
arc: D4 H00R0100
arc: D6 E1_H01W0100
arc: D7 V00B0000
arc: E1_H01E0001 F3
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 Q2
arc: LSR0 E1_H02W0501
arc: M0 H02E0601
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F5
arc: N1_V02N0201 F0
arc: S1_V02S0001 Q2
arc: V00B0100 F7
arc: V00T0000 Q2
arc: V01S0000 Q2
arc: W1_H02W0201 Q2
arc: W1_H02W0401 F6
word: SLICEA.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1000001001000001
word: SLICED.K0.INIT 0000111100000000
word: SLICEA.K1.INIT 1110001011111111
word: SLICEC.K0.INIT 0000000001000000
word: SLICED.K1.INIT 0000000100100011
word: SLICEC.K1.INIT 1010000010100000
word: SLICEB.K0.INIT 1111111111111000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R11C33:PLC2
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 V06S0203
arc: H00R0100 H02W0701
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H06W0203
arc: V00B0000 V02S0201
arc: V00T0100 V02N0701
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0701 N1_V02S0701
arc: A0 N1_V02S0501
arc: A1 H02W0701
arc: A2 H01E0001
arc: A3 V02S0701
arc: A4 F5
arc: A5 V02S0101
arc: A6 H02W0701
arc: A7 V00T0100
arc: B0 V02N0101
arc: B1 H02W0301
arc: B2 F3
arc: B3 H00R0100
arc: B4 V02S0501
arc: B5 H02E0101
arc: B6 V02S0701
arc: B7 V00B0000
arc: C0 H02E0601
arc: C1 N1_V02S0601
arc: C2 E1_H01W0000
arc: C3 E1_H02W0401
arc: C4 E1_H01E0101
arc: C5 V02S0001
arc: C6 F4
arc: C7 V02N0001
arc: D0 H02E0001
arc: D1 V02S0201
arc: D2 F0
arc: D3 W1_H02E0201
arc: D4 F2
arc: D5 V02N0601
arc: D6 V02S0601
arc: D7 N1_V02S0601
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F6
arc: N1_V02N0301 F1
arc: W1_H02W0601 F4
word: SLICEC.K0.INIT 0010000000000000
word: SLICEB.K1.INIT 1001000000001001
word: SLICEA.K0.INIT 1001000000001001
word: SLICEB.K0.INIT 1000000000000000
word: SLICEC.K1.INIT 1001000000001001
word: SLICED.K1.INIT 1000001001000001
word: SLICED.K0.INIT 1111001011111011
word: SLICEA.K1.INIT 1000001001000001
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R11C34:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 N1_V01S0100
arc: H01W0100 E3_H06W0303
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0501 N3_V06S0303
arc: S1_V02S0501 N3_V06S0303
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0701 V01N0101
arc: A5 H02E0701
arc: B5 V02S0701
arc: C5 W1_H02E0401
arc: D5 E1_H02W0201
arc: F5 F5_SLICE
arc: H01W0000 F5
word: SLICEC.K1.INIT 1000001001000001
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R11C35:PLC2
arc: E1_H02E0201 V06S0103
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0701 N1_V01S0100
arc: H00R0100 H02W0501
arc: N1_V02N0101 H02W0101
arc: N1_V02N0501 W1_H02E0501
arc: S3_V06S0003 E3_H06W0003
arc: W1_H02W0001 V06S0003
arc: W1_H02W0401 V06S0203
arc: W3_H06W0003 V06S0003
arc: A5 H02E0501
arc: B5 V02S0501
arc: C3 E1_H01W0000
arc: C5 H02E0401
arc: CE0 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D3 E1_H02W0001
arc: D5 V02S0601
arc: E1_H01E0101 F3
arc: E1_H02E0501 F5
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: H01W0100 Q0
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V02N0201 Q0
arc: V00T0100 F3
word: SLICEC.K1.INIT 1000010000100001
word: SLICEB.K1.INIT 0000111111111111
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C36:PLC2
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 V02N0601
arc: H00R0100 H02E0701
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 V01N0101
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 S3_V06N0303
arc: V00T0000 V02S0401
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 V01N0001
arc: W1_H02W0501 V06S0303
arc: W3_H06W0203 V01N0001
arc: A1 E1_H01E0001
arc: A2 H02E0501
arc: A3 V00T0000
arc: A4 V02S0101
arc: A5 N1_V01S0100
arc: A7 F5
arc: B1 W1_H02E0301
arc: B2 V02N0301
arc: B3 V02S0301
arc: B4 N1_V02S0701
arc: B7 N1_V01S0000
arc: C0 V02N0601
arc: C1 N1_V02S0601
arc: C2 H00L0100
arc: C3 N1_V01S0100
arc: C4 E1_H01E0101
arc: C5 H02E0401
arc: C7 V02N0001
arc: D0 V02S0201
arc: D1 V02S0201
arc: D2 V02S0001
arc: D3 W1_H02E0001
arc: D4 F2
arc: D5 F0
arc: D7 H00R0100
arc: E1_H01E0001 F4
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: H01W0000 F1
arc: N3_V06N0103 F1
word: SLICEC.K0.INIT 0010000000000000
word: SLICEB.K1.INIT 1000101011001111
word: SLICEA.K0.INIT 1111000000001111
word: SLICEC.K1.INIT 1010111100000000
word: SLICED.K1.INIT 1000000000001000
word: SLICEB.K0.INIT 1000000010100000
word: SLICEA.K1.INIT 0000010001000101
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R11C37:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 V02N0701
arc: H00R0000 H02W0401
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0401 S1_V02N0101
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0401 H06W0203
arc: S3_V06S0303 H06W0303
arc: V00B0100 E1_H02W0701
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 S1_V02N0001
arc: N1_V02N0201 W3_H06E0103
arc: A3 N1_V02S0701
arc: B0 N1_V02S0101
arc: C1 H02E0601
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D1 H02W0201
arc: D3 V00B0100
arc: E1_H01E0101 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q0
arc: S1_V02S0301 Q3
word: SLICEA.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1100110000000000
word: SLICEB.K1.INIT 1010101000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C38:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 V06N0103
arc: E1_H02E0201 V06S0103
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 V01N0001
arc: H00R0100 S1_V02N0501
arc: N1_V02N0101 V01N0101
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0701 H01E0101
arc: S1_V02S0201 H06W0103
arc: V00B0000 W1_H02E0401
arc: V00B0100 H02W0701
arc: V00T0100 V02S0701
arc: W1_H02W0201 V06S0103
arc: W1_H02W0501 V02S0501
arc: W3_H06W0203 E3_H06W0103
arc: A2 N1_V02S0501
arc: A3 V02N0701
arc: A6 V02S0301
arc: B1 V00B0000
arc: B5 F3
arc: B6 F3
arc: B7 V02N0701
arc: C0 N1_V02S0601
arc: C1 V02S0601
arc: C3 S1_V02N0401
arc: C4 V02N0001
arc: C6 V00T0000
arc: C7 V02N0201
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D1 N1_V02S0201
arc: D2 V00B0100
arc: D3 E1_H02W0201
arc: D4 H00R0100
arc: D5 H01W0000
arc: D6 H01W0000
arc: D7 V01N0001
arc: E1_H01E0001 F6
arc: E1_H01E0101 F4
arc: E1_H02E0301 Q1
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0000 F7
arc: H01W0100 F4
arc: LSR0 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: N1_V02N0601 F4
arc: N3_V06N0203 F4
arc: V00T0000 Q2
arc: V01S0000 Q0
arc: W1_H02W0401 F4
word: SLICEA.K0.INIT 1111000000000000
word: SLICEB.K0.INIT 1010101000000000
word: SLICEA.K1.INIT 1111111111000000
word: SLICEC.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1111010100000000
word: SLICED.K1.INIT 1111001100000000
word: SLICEC.K1.INIT 0000000000110011
word: SLICED.K0.INIT 0001010100111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R11C39:PLC2
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 S1_V02N0601
arc: H00L0000 H02E0201
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 H02E0201
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0203 V01N0001
arc: V00B0000 V02S0201
arc: V01S0000 S3_V06N0103
arc: W1_H02W0701 N1_V02S0701
arc: A0 N1_V02S0701
arc: A1 H00L0000
arc: A2 N1_V02S0701
arc: A4 H02E0701
arc: A5 H02E0701
arc: A7 V02S0301
arc: B1 N1_V02S0101
arc: B3 V02N0101
arc: B4 F3
arc: B5 F3
arc: B7 V02N0701
arc: C1 V02S0401
arc: C3 W1_H02E0601
arc: C4 H01E0001
arc: C7 V02N0201
arc: CE0 W1_H02E0101
arc: CE1 W1_H02E0101
arc: CLK0 G_HPBX0000
arc: D0 H02E0001
arc: D1 W1_H02E0001
arc: D2 N1_V02S0201
arc: D3 V02N0001
arc: D4 N1_V02S0601
arc: D5 N1_V02S0601
arc: D7 V02S0601
arc: E1_H01E0001 F4
arc: E1_H01E0101 Q2
arc: E1_H02E0001 Q0
arc: E1_H02E0301 Q1
arc: E1_H02E0701 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M4 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
word: SLICEA.K0.INIT 1010101000000000
word: SLICEA.K1.INIT 1011101000110000
word: SLICEB.K0.INIT 1010101000000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICED.K1.INIT 0000111100001101
word: SLICEC.K0.INIT 0010000000110000
word: SLICEC.K1.INIT 0010001000110011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1

.tile R11C40:PLC2
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 H02E0001
arc: H00L0100 W1_H02E0101
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0601 W1_H02E0601
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0301 H02E0301
arc: S3_V06S0303 N3_V06S0303
arc: V00T0000 H02E0201
arc: V01S0100 N3_V06S0303
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0501 N3_V06S0303
arc: W3_H06W0303 N3_V06S0303
arc: W3_H06W0203 E3_H06W0103
arc: A0 H00L0000
arc: A2 H02W0701
arc: A3 V02N0501
arc: A5 F7
arc: A6 F5
arc: B0 V00T0000
arc: B2 V02N0301
arc: B4 S1_V02N0501
arc: B5 H01E0101
arc: B6 V00B0000
arc: B7 V02N0701
arc: C0 W1_H02E0601
arc: C1 W1_H02E0601
arc: C2 H02E0401
arc: C3 V02N0401
arc: C4 E1_H01E0101
arc: C5 H02W0601
arc: C6 V02N0001
arc: C7 W1_H02E0401
arc: D0 E1_H02W0201
arc: D1 H02E0201
arc: D2 H02W0001
arc: D3 H02W0001
arc: D4 V02N0601
arc: D5 H02W0201
arc: D6 F0
arc: D7 H00L0100
arc: E1_H01E0101 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00T0100
arc: S1_V02S0601 F6
arc: V00B0000 F4
arc: V00T0100 F3
word: SLICEA.K0.INIT 1100110001001100
word: SLICEA.K1.INIT 0000111100000000
word: SLICED.K1.INIT 1111000000110000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010000000
word: SLICED.K0.INIT 0000000100000000
word: SLICEB.K1.INIT 1111010110100000
word: SLICEB.K0.INIT 0011001100010000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R11C41:PLC2
arc: E1_H02E0601 S3_V06N0303
arc: H00R0100 W1_H02E0501
arc: N1_V02N0001 H02W0001
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0601 N1_V02S0601
arc: V00B0000 V02S0001
arc: V00T0100 V02S0501
arc: W1_H02W0001 V06S0003
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0003 E3_H06W0303
arc: A0 V02N0501
arc: A1 V02N0501
arc: A2 F7
arc: A3 W1_H02E0701
arc: A5 H02W0701
arc: A6 V02S0101
arc: B0 W1_H02E0101
arc: B2 V02N0101
arc: B4 V02N0701
arc: B5 V02N0701
arc: B6 N1_V01S0000
arc: B7 V02N0701
arc: C0 H00R0100
arc: C3 W1_H02E0601
arc: C4 E1_H01E0101
arc: C5 V01N0101
arc: C6 H02E0601
arc: D0 V00B0100
arc: D1 W1_H02E0201
arc: D2 V02N0201
arc: D3 V00B0100
arc: D4 V02N0601
arc: D5 N1_V02S0401
arc: D6 V02N0401
arc: D7 V00B0000
arc: E1_H01E0001 F0
arc: E1_H01E0101 F7
arc: E1_H02E0001 F0
arc: E1_H02E0101 F3
arc: E1_H02E0201 F2
arc: E1_H02E0301 F3
arc: E1_H02E0501 F5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00T0100
arc: N1_V01N0001 F7
arc: N1_V02N0401 F4
arc: S1_V02S0401 F6
arc: V00B0100 F7
arc: V01S0000 F7
word: SLICEC.K1.INIT 1000000010100010
word: SLICED.K0.INIT 0000000010111010
word: SLICED.K1.INIT 0011001100000000
word: SLICEA.K0.INIT 0001000100010011
word: SLICEA.K1.INIT 0000000001010101
word: SLICEB.K1.INIT 1111000001010000
word: SLICEB.K0.INIT 1100110010001000
word: SLICEC.K0.INIT 0000001100001111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1

.tile R11C42:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 S3_V06N0103
arc: H00L0000 H02E0201
arc: H00R0000 V02S0401
arc: H00R0100 V02N0501
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 E1_H01W0000
arc: S3_V06S0003 H06W0003
arc: V00B0100 H02E0501
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0701 E1_H02W0701
arc: A0 H01E0001
arc: B0 H02E0301
arc: B1 H02E0101
arc: B2 H02E0101
arc: B3 H02E0101
arc: C0 H00L0000
arc: C1 S1_V02N0401
arc: C2 H00L0000
arc: C3 S1_V02N0601
arc: C4 V02N0201
arc: C5 V02N0201
arc: C6 V02N0201
arc: C7 V02N0201
arc: D0 V02N0201
arc: D1 H02E0201
arc: D2 V02N0201
arc: D3 H02E0201
arc: D4 H02E0001
arc: E1_H01E0001 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0100
arc: M1 H00R0100
arc: M2 V00B0100
arc: M3 H00R0000
arc: M4 V00B0100
arc: M5 H00R0100
arc: M6 V00B0100
word: SLICEA.K0.INIT 0101010000000000
word: SLICEA.K1.INIT 1111000011000000
word: SLICEB.K0.INIT 1111110000000000
word: SLICEB.K1.INIT 1111000011000000
word: SLICEC.K0.INIT 0000000011110000
word: SLICEC.K1.INIT 1111000011110000
word: SLICED.K0.INIT 1111000011110000
word: SLICED.K1.INIT 1111000011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.D1MUX 1

.tile R11C43:PLC2
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0401 V06S0203
arc: E3_H06E0003 H01E0001
arc: E3_H06E0203 V01N0001
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 S1_V02N0001
arc: S1_V02S0401 H06W0203
arc: S1_V02S0601 W1_H02E0601
arc: V00B0000 E1_H02W0601
arc: V00T0000 V02S0401
arc: A1 F5
arc: A6 F7
arc: A7 E1_H02W0701
arc: B4 V02N0701
arc: B6 H02W0301
arc: B7 V02N0701
arc: C1 E1_H02W0601
arc: C4 V00T0000
arc: C5 S1_V02N0001
arc: C6 F4
arc: C7 F4
arc: D0 S1_V02N0201
arc: D1 H02W0001
arc: D4 H02W0201
arc: D5 S1_V02N0601
arc: D6 V00B0000
arc: D7 H02W0201
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F4
arc: M0 V00T0000
arc: M1 H00R0100
arc: M2 V00T0000
arc: N1_V02N0601 F4
arc: N3_V06N0303 F5
arc: S3_V06S0103 F1
arc: W1_H02W0101 F1
arc: W1_H02W0301 F1
arc: W1_H02W0501 F5
arc: W1_H02W0601 F6
arc: W3_H06W0103 F1
arc: W3_H06W0303 F5
word: SLICEC.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1010000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 1100000000000000
word: SLICED.K1.INIT 0000100000000000
word: SLICED.K0.INIT 0001010101010101
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R11C44:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 V01N0001
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S3_V06N0203
arc: V00B0100 V02N0101
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0103 E3_H06W0003
arc: A0 F5
arc: A1 F5
arc: A5 Q5
arc: B0 H02W0101
arc: B1 H02W0101
arc: C0 V02N0601
arc: C6 N1_V02S0201
arc: CLK0 G_HPBX0000
arc: D0 V02S0001
arc: D1 V02S0201
arc: D5 V02N0401
arc: D6 H02E0201
arc: E1_H01E0101 F0
arc: E1_H02E0001 F0
arc: E1_H02E0201 F0
arc: E3_H06E0303 Q5
arc: F0 F5A_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0100 F6
arc: M0 V00B0100
arc: M5 E1_H02W0001
arc: MUXCLK2 CLK0
arc: S1_V02S0401 F6
arc: V01S0100 F6
word: SLICED.K0.INIT 1111000011111111
word: SLICEA.K1.INIT 0000000000010001
word: SLICEA.K0.INIT 0000000001000001
word: SLICEC.K1.INIT 0101010100000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1

.tile R11C45:PLC2
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 S1_V02N0601
arc: H00R0000 V02S0601
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 E1_H02W0501
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0501 S3_V06N0303
arc: S3_V06S0303 N3_V06S0203
arc: V00T0100 V02S0501
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 V02N0701
arc: W3_H06W0203 V01N0001
arc: A0 V01N0101
arc: A1 V01N0101
arc: A3 V01N0101
arc: A4 N1_V01S0100
arc: A5 V02S0301
arc: A7 V02S0101
arc: B0 E1_H02W0101
arc: B1 E1_H02W0101
arc: B4 E1_H02W0301
arc: B5 E1_H02W0301
arc: B6 N1_V01S0000
arc: C1 N1_V01S0100
arc: C4 V01N0101
arc: C5 V01N0101
arc: C6 V01N0101
arc: C7 V01N0101
arc: D0 H01E0101
arc: D1 H01E0101
arc: D3 N1_V01S0000
arc: D4 H02E0201
arc: D5 H02E0001
arc: E1_H01E0001 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00T0100
arc: M1 E1_H02W0001
arc: M2 V00T0100
arc: M3 H00R0000
arc: M4 V00T0100
arc: M5 E1_H02W0001
arc: M6 V00T0100
arc: S3_V06S0003 F3
arc: W3_H06W0003 F3
word: SLICEA.K0.INIT 0100010000000000
word: SLICEA.K1.INIT 0101010001010000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0101010100000000
word: SLICEC.K0.INIT 1111111011111010
word: SLICEC.K1.INIT 1111111011111010
word: SLICED.K0.INIT 1111110011111100
word: SLICED.K1.INIT 1111101011111010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.D1MUX 1

.tile R11C46:PLC2
arc: E1_H02E0201 V06S0103
arc: E1_H02E0401 V02N0401
arc: H00L0100 E1_H02W0101
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0601 N3_V06S0303
arc: S1_V02S0301 H06E0003
arc: S1_V02S0501 H06W0303
arc: V00T0000 V02S0401
arc: W1_H02W0001 H01E0001
arc: W1_H02W0701 V01N0101
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 S3_V06N0203
arc: E3_H06E0303 W3_H06E0303
arc: A0 V02N0701
arc: A1 V02S0501
arc: A2 V02N0501
arc: A4 W1_H02E0501
arc: A6 W1_H02E0501
arc: B0 W1_H02E0101
arc: B2 W1_H02E0101
arc: B4 V02N0701
arc: B5 V02S0701
arc: B6 V02N0501
arc: C0 W1_H02E0401
arc: C1 W1_H02E0601
arc: C2 W1_H02E0601
arc: C4 V02N0001
arc: C5 V02N0001
arc: C6 V02N0001
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0201
arc: D1 S1_V02N0201
arc: D2 S1_V02N0201
arc: D4 S1_V02N0601
arc: D5 S1_V02N0601
arc: D6 S1_V02N0601
arc: E1_H01E0001 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00T0000
arc: M1 H00L0100
arc: M2 V00T0000
arc: M3 E1_H02W0201
arc: M4 V00T0000
arc: M5 H00L0100
arc: M6 V00T0000
arc: M7 H02W0201
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
word: SLICEA.K0.INIT 0010001000100000
word: SLICEA.K1.INIT 1111111101010000
word: SLICEB.K0.INIT 1101110100010000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000100
word: SLICEC.K1.INIT 0000000011001111
word: SLICED.K0.INIT 0000000010101011
word: SLICED.K1.INIT 0000000000000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R11C47:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: N1_V02N0601 W1_H02E0601
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 W1_H02E0401
arc: V00B0000 V02S0001
arc: V00B0100 N1_V02S0301
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 H01E0001
arc: W1_H02W0201 V06N0103
arc: W1_H02W0501 V06N0303
arc: A0 V02S0701
arc: A1 V02S0701
arc: A2 V02S0701
arc: A4 W1_H02E0501
arc: A6 F5
arc: A7 H02W0701
arc: B0 E1_H02W0301
arc: B1 E1_H02W0101
arc: B2 E1_H02W0101
arc: B3 E1_H02W0301
arc: B6 N1_V02S0501
arc: C0 H02W0601
arc: C1 H02W0601
arc: C4 E1_H02W0401
arc: C5 E1_H02W0601
arc: C6 V00B0100
arc: C7 H02E0401
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D1 V00B0100
arc: D4 V02S0401
arc: D5 V00B0000
arc: D7 H02E0201
arc: E1_H01E0001 Q6
arc: E1_H01E0101 F7
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F5
arc: M0 W1_H02E0601
arc: M1 H00R0100
arc: M2 W1_H02E0601
arc: M6 V00T0100
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0401 Q6
arc: S3_V06S0203 Q4
arc: V01S0000 F1
arc: V01S0100 F7
arc: W1_H02W0101 F1
arc: W1_H02W0301 F1
arc: W3_H06W0303 F6
word: SLICEC.K0.INIT 1111000010101010
word: SLICED.K1.INIT 0000000001011111
word: SLICEA.K0.INIT 1001100100111001
word: SLICEA.K1.INIT 1100110001101100
word: SLICEB.K0.INIT 1001100110011001
word: SLICEB.K1.INIT 1100110011001100
word: SLICED.K0.INIT 0000100000001000
word: SLICEC.K1.INIT 0000000000001111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C48:PLC2
arc: E1_H02E0401 H01E0001
arc: E3_H06E0103 H01E0101
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 H01E0001
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 H02E0001
arc: S1_V02S0701 S3_V06N0203
arc: V00B0000 N1_V02S0001
arc: W1_H02W0201 V01N0001
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 V02S0701
arc: A0 V01N0101
arc: A1 V01N0101
arc: A2 V01N0101
arc: A3 V01N0101
arc: A4 V02N0301
arc: B0 S1_V02N0101
arc: B6 S1_V02N0701
arc: C0 V02N0601
arc: C1 V02N0601
arc: C2 S1_V02N0401
arc: C4 V01N0101
arc: C5 V01N0101
arc: C6 V01N0101
arc: C7 V01N0101
arc: D0 E1_H02W0201
arc: D1 E1_H02W0201
arc: D2 V02N0001
arc: D4 S1_V02N0601
arc: D6 V02N0601
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0000
arc: M1 E1_H02W0001
arc: M2 V00B0000
arc: M3 H02W0201
arc: M4 V00B0000
arc: M5 E1_H02W0001
arc: M6 V00B0000
arc: N1_V02N0301 F3
arc: W1_H02W0101 F3
arc: W1_H02W0301 F3
word: SLICEA.K0.INIT 0100000001000101
word: SLICEA.K1.INIT 0101000001010101
word: SLICEB.K0.INIT 0101000001010101
word: SLICEC.K0.INIT 0000111100000101
word: SLICED.K0.INIT 0000110000001111
word: SLICEB.K1.INIT 0101010101010101
word: SLICEC.K1.INIT 0000111100001111
word: SLICED.K1.INIT 0000111100001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.D1MUX 1

.tile R11C49:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0601 V02S0601
arc: H00R0000 V02S0601
arc: H00R0100 S1_V02N0701
arc: N1_V02N0201 E1_H01W0000
arc: S1_V02S0201 V01N0001
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0701 E1_H02W0701
arc: V00B0100 V02S0301
arc: W1_H02W0201 V06S0103
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0601 V06S0303
arc: E1_H02E0701 W3_H06E0203
arc: W3_H06W0303 E1_H02W0501
arc: A0 V02N0501
arc: B0 H02W0301
arc: C0 N1_V01S0100
arc: D0 E1_H02W0201
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 F3
arc: M0 V00B0100
arc: M1 H00R0000
arc: M2 V00B0100
arc: M3 H00R0100
arc: M4 V00B0100
arc: M5 H00R0000
arc: M6 V00B0100
arc: V01S0000 F3
arc: W1_H02W0101 F3
arc: W1_H02W0301 F3
word: SLICEA.K0.INIT 1111111011111111
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1111111111111111
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R11C50:PLC2
arc: E1_H02E0501 V02N0501
arc: E3_H06E0303 N3_V06S0303
arc: H00R0000 N1_V02S0401
arc: N1_V02N0101 N3_V06S0103
arc: S1_V02S0501 H06E0303
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0303 H06E0303
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 V06S0003
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 N1_V02S0301
arc: S1_V02S0601 W3_H06E0303
arc: A1 V02S0501
arc: A2 V02S0701
arc: A3 V02S0701
arc: B1 N1_V02S0301
arc: B2 S1_V02N0301
arc: C1 V02S0401
arc: C2 V02N0401
arc: C3 W1_H02E0401
arc: CE0 V02N0201
arc: CE3 V02N0601
arc: CLK0 G_HPBX0000
arc: D1 H02E0001
arc: D2 S1_V02N0001
arc: D3 H02W0001
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H00L0100 Q1
arc: H01W0000 Q7
arc: M0 H02E0601
arc: M1 H00R0000
arc: M4 V00T0100
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0001 F0
arc: S3_V06S0003 F0
arc: S3_V06S0103 Q2
arc: S3_V06S0203 Q4
arc: V00T0100 Q3
arc: W3_H06W0003 F0
word: SLICEB.K1.INIT 1111101001010000
word: SLICEB.K0.INIT 0100010001001110
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000010000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R11C51:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 N1_V01S0100
arc: H00R0000 V02N0401
arc: H00R0100 H02E0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0501 N3_V06S0303
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0201 H06E0103
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02N0201
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0201 V06S0103
arc: W1_H02W0701 N3_V06S0203
arc: A0 F5
arc: A1 F5
arc: A2 F5
arc: A3 F5
arc: A5 W1_H02E0701
arc: B0 H00R0100
arc: B1 H00R0100
arc: C0 H02W0601
arc: C1 H02W0601
arc: C2 H00R0100
arc: C3 H00R0100
arc: C5 H02W0601
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 V02N0001
arc: D3 V02N0001
arc: D5 S1_V02N0401
arc: E1_H01E0001 F1
arc: E1_H01E0101 F1
arc: E3_H06E0103 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: M0 V00B0000
arc: M1 H00R0000
arc: M2 V00B0000
arc: N1_V01N0101 F5
arc: N1_V02N0101 F1
arc: N1_V02N0301 F1
arc: N3_V06N0103 F1
arc: N3_V06N0303 F5
arc: W1_H02W0101 F1
arc: W1_H02W0501 F5
word: SLICEC.K1.INIT 0101111100000000
word: SLICEA.K0.INIT 0000000001001100
word: SLICEA.K1.INIT 0011001101111111
word: SLICEB.K0.INIT 0000000001010000
word: SLICEB.K1.INIT 0000111101011111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1

.tile R11C52:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0701 N1_V01S0100
arc: H00L0000 V02S0001
arc: H00R0100 H02E0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 E1_H01W0100
arc: S1_V02S0201 V01N0001
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0003 N3_V06S0003
arc: V00T0100 V02S0501
arc: W1_H02W0601 V02N0601
arc: S3_V06S0303 W3_H06E0303
arc: A0 H02E0501
arc: C0 H02E0601
arc: CE0 V02S0201
arc: CE1 V02S0201
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0000
arc: D0 H01E0101
arc: E1_H01E0001 Q1
arc: F0 F0_SLICE
arc: H00L0100 Q3
arc: H01W0100 Q2
arc: M1 V01S0100
arc: M2 H02W0601
arc: M3 H01W0100
arc: M4 V00T0100
arc: M5 H00R0100
arc: M6 V00B0100
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q6
arc: N1_V02N0401 Q4
arc: S1_V02S0001 Q0
arc: V00B0100 Q7
arc: V01S0100 Q5
word: SLICEA.K0.INIT 1111101000001010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C53:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: H00R0100 V02S0501
arc: N1_V02N0001 W1_H02E0001
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0701 S3_V06N0203
arc: V00B0100 H02E0701
arc: V00T0100 H02W0101
arc: W1_H02W0001 V01N0001
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 S3_V06N0203
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 V02S0601
arc: CE3 V02S0601
arc: CLK0 G_HPBX0000
arc: E1_H02E0201 Q2
arc: E1_H02E0501 Q7
arc: H00R0000 Q6
arc: H01W0000 Q5
arc: H01W0100 Q1
arc: M0 V00T0100
arc: M1 E1_H02W0001
arc: M2 N1_V01N0001
arc: M3 H00R0000
arc: M4 V00B0100
arc: M5 H02E0001
arc: M6 V00B0000
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q0
arc: V00B0000 Q4
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C54:PLC2
arc: N1_V02N0201 H06E0103
arc: V00B0100 H02E0501
arc: CE0 H02E0101
arc: CE2 H02E0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0000
arc: E1_H01E0001 Q7
arc: H00R0000 Q6
arc: H00R0100 Q5
arc: M1 H00R0100
arc: M5 H00R0000
arc: M6 V00B0100
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: W1_H02W0101 Q1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R11C55:PLC2
arc: W1_H02W0001 H01E0001

.tile R11C56:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R11C62:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R11C68:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R11C70:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R12C31:PLC2
arc: E1_H02E0401 N1_V01S0000
arc: N1_V02N0001 E1_H01W0000
arc: V00B0000 H02W0601
arc: V00T0000 H02W0201
arc: A0 V02S0701
arc: B0 V00B0000
arc: C0 N1_V01S0100
arc: D0 V02S0201
arc: F0 F5A_SLICE
arc: M0 V00T0000
arc: N1_V02N0201 F0
word: SLICEA.K0.INIT 0110101000001010
word: SLICEA.K1.INIT 1111111111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R12C32:PLC2
arc: H00L0000 V02S0201
arc: N1_V02N0101 H06W0103
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0701 S1_V02N0701
arc: W1_H02W0601 N1_V01S0000
arc: A0 H00L0000
arc: B0 V02S0301
arc: B1 V02S0301
arc: C0 H02E0401
arc: C1 H02E0401
arc: D0 V02S0001
arc: D1 N1_V01S0000
arc: F0 F5A_SLICE
arc: H01W0000 F0
arc: M0 H02W0601
arc: W1_H02W0201 F0
word: SLICEA.K1.INIT 1100000011110000
word: SLICEA.K0.INIT 1100000010100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R12C33:PLC2
arc: E1_H02E0401 S1_V02N0401
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 H06W0103
arc: N1_V02N0301 H06W0003
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0501 E3_H06W0303
arc: S3_V06S0003 N3_V06S0003
arc: W1_H02W0601 V06S0303
arc: A0 E1_H02W0701
arc: C0 S1_V02N0601
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: LSR0 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N3_V06N0003 Q0
word: SLICEA.K0.INIT 1111101001010000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C34:PLC2
arc: V00B0000 S1_V02N0001
arc: V00T0100 V02S0501
arc: CE2 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0000
arc: E1_H02E0401 Q4
arc: E1_H02E0601 Q6
arc: H01W0100 Q4
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M4 V00B0000
arc: M6 H02E0401
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q6
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C35:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 S1_V02N0101
arc: N1_V02N0601 E1_H01W0000
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0103 E1_H01W0100

.tile R12C36:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0301 E1_H01W0100
arc: H00R0000 V02N0601
arc: H00R0100 V02N0701
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0601 W1_H02E0601
arc: N3_V06N0003 H06E0003
arc: S1_V02S0501 H06W0303
arc: S3_V06S0003 H06E0003
arc: S3_V06S0303 E1_H01W0100
arc: V00B0100 S1_V02N0101
arc: A1 S1_V02N0501
arc: B1 V02N0301
arc: CE0 H00L0100
arc: CE1 H00L0100
arc: CLK0 G_HPBX0000
arc: D1 S1_V02N0201
arc: E1_H01E0001 Q3
arc: E1_H01E0101 Q1
arc: F1 F1_SLICE
arc: H00L0100 F1
arc: H01W0000 Q1
arc: H01W0100 Q1
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M1 H00R0000
arc: M2 V00B0100
arc: M3 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q3
arc: N1_V02N0001 Q2
arc: N1_V02N0101 Q3
arc: N1_V02N0301 Q1
arc: W1_H02W0101 F1
arc: W3_H06W0003 Q3
arc: W3_H06W0103 Q1
word: SLICEA.K1.INIT 1110111000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C37:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 N1_V01S0000
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 H01E0101
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 V02N0201
arc: V00B0100 V02S0301
arc: W1_H02W0301 N1_V01S0100
arc: A2 E1_H02W0701
arc: A4 V00B0000
arc: A5 E1_H02W0701
arc: A6 E1_H02W0701
arc: A7 F5
arc: B2 H02W0301
arc: B3 S1_V02N0301
arc: B4 W1_H02E0101
arc: B6 N1_V01S0000
arc: B7 V00B0100
arc: C3 E1_H02W0401
arc: C4 V02S0001
arc: C5 H02W0601
arc: C6 V01N0101
arc: C7 N1_V02S0001
arc: CE3 H02E0101
arc: CLK0 G_HPBX0000
arc: D2 H02E0001
arc: D3 V02S0201
arc: D4 H00R0100
arc: D5 V02S0401
arc: D6 W1_H02E0001
arc: D7 F2
arc: E1_H01E0001 F2
arc: E1_H01E0101 F4
arc: E1_H02E0301 F3
arc: E1_H02E0501 F5
arc: E1_H02E0701 F7
arc: E3_H06E0303 F6
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q7
arc: M7 H02W0201
arc: MUXCLK3 CLK0
arc: S3_V06S0203 Q7
word: SLICED.K0.INIT 1010100000100000
word: SLICED.K1.INIT 0000011101110111
word: SLICEB.K0.INIT 1100110001000100
word: SLICEC.K1.INIT 1111010100000000
word: SLICEC.K0.INIT 1100101000000000
word: SLICEB.K1.INIT 0000111100110011
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R12C38:PLC2
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 E3_H06W0203
arc: E3_H06E0103 H01E0101
arc: H00L0000 H02W0201
arc: H00R0000 H02E0401
arc: H00R0100 H02W0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 H02E0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0701 H02W0701
arc: N3_V06N0103 S1_V02N0101
arc: V00T0100 H02W0301
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 S1_V02N0601
arc: A0 F5
arc: A2 H02W0701
arc: A3 H02E0701
arc: A4 H02W0701
arc: A6 H02W0701
arc: A7 H02E0501
arc: B0 H00R0100
arc: B2 S1_V02N0301
arc: B4 W1_H02E0301
arc: B5 N1_V01S0000
arc: B6 S1_V02N0501
arc: B7 F3
arc: C0 V02N0601
arc: C2 S1_V02N0401
arc: C3 H02W0601
arc: C4 H02E0601
arc: C5 V02S0201
arc: C6 S1_V02N0001
arc: C7 H01E0001
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D2 S1_V02N0001
arc: D3 V02S0201
arc: D4 S1_V02N0401
arc: D5 E1_H02W0201
arc: D6 H02E0201
arc: D7 E1_H02W0201
arc: E1_H01E0001 F2
arc: E1_H01E0101 F4
arc: E1_H02E0001 F0
arc: E1_H02E0201 F0
arc: E1_H02E0601 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00T0100
arc: M1 H00L0000
arc: M5 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0101 Q1
arc: N3_V06N0303 Q5
arc: V00B0100 F7
word: SLICEB.K1.INIT 1010000011110000
word: SLICED.K1.INIT 0000010011001100
word: SLICEC.K1.INIT 0000000000111111
word: SLICEA.K0.INIT 1111101100000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1000101010000000
word: SLICEC.K0.INIT 1010100000001000
word: SLICEB.K0.INIT 1010000010001000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R12C39:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 V06N0303
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 E3_H06W0203
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0701 H06W0203
arc: S3_V06S0203 E3_H06W0203
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 E3_H06W0203
arc: E3_H06E0003 W3_H06E0003
arc: W3_H06W0303 E3_H06W0303
arc: B3 S1_V02N0301
arc: B6 H02W0101
arc: C0 H02E0401
arc: C3 H02W0401
arc: C6 S1_V02N0001
arc: D0 E1_H02W0001
arc: D3 F0
arc: D6 F0
arc: E1_H01E0001 F6
arc: E1_H02E0201 F0
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: N1_V02N0001 F0
arc: S1_V02S0001 F0
arc: W1_H02W0301 F3
word: SLICEA.K0.INIT 0000111100000000
word: SLICED.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1111000011000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R12C40:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V02S0601
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0303 S3_V06N0303
arc: H00L0100 V02N0101
arc: H00R0100 H02W0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 H01E0101
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 V06S0103
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 N1_V01S0100
arc: A0 F7
arc: A1 F7
arc: A4 V02S0301
arc: A5 H02E0701
arc: A6 F5
arc: B0 W1_H02E0301
arc: B4 H01E0101
arc: B5 V02N0701
arc: B7 V02N0501
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 V02N0401
arc: C3 V02N0401
arc: C4 H02E0601
arc: C5 H02E0401
arc: C6 S1_V02N0001
arc: C7 F4
arc: D0 W1_H02E0201
arc: D1 W1_H02E0201
arc: D2 W1_H02E0001
arc: D3 W1_H02E0201
arc: D4 H00R0100
arc: D5 S1_V02N0401
arc: D6 H02E0201
arc: D7 H02W0201
arc: E1_H01E0001 F1
arc: E3_H06E0103 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0000
arc: M1 H00L0100
arc: M2 V00B0000
arc: V00B0000 F6
word: SLICEA.K0.INIT 0000000000001110
word: SLICEA.K1.INIT 0000000000001010
word: SLICEB.K0.INIT 0000000000001111
word: SLICEB.K1.INIT 0000000000001111
word: SLICEC.K1.INIT 1010000010001000
word: SLICED.K1.INIT 1100110000001100
word: SLICED.K0.INIT 0000000001010000
word: SLICEC.K0.INIT 1111001111010001
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R12C41:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 H01E0001
arc: H00R0000 S1_V02N0601
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 S3_V06N0303
arc: S3_V06S0303 N3_V06S0203
arc: V00T0000 V02S0601
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 V06S0003
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0203 E1_H02W0401
arc: A0 E1_H02W0501
arc: A2 F5
arc: A3 F5
arc: A7 H02E0501
arc: B0 H02W0101
arc: B1 H02E0301
arc: B2 V02N0101
arc: B3 V02N0101
arc: B4 H00R0000
arc: B5 S1_V02N0501
arc: B7 V02N0501
arc: C1 S1_V02N0401
arc: C2 H02W0401
arc: C3 H02W0401
arc: C4 H02W0601
arc: C5 H02E0401
arc: C7 V02S0201
arc: D0 W1_H02E0201
arc: D1 S1_V02N0001
arc: D2 F0
arc: D3 F0
arc: D4 S1_V02N0401
arc: D5 H00R0100
arc: D7 V02S0401
arc: E1_H01E0001 F1
arc: E1_H01E0101 F2
arc: E1_H02E0701 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: M2 V00T0000
arc: N1_V01N0101 F4
word: SLICEC.K1.INIT 1111110000001100
word: SLICEC.K0.INIT 1100110011110000
word: SLICEA.K1.INIT 1100111111000000
word: SLICED.K1.INIT 0000001100000111
word: SLICEA.K0.INIT 1100110010001000
word: SLICEB.K0.INIT 0000000001110011
word: SLICEB.K1.INIT 0000000001111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R12C42:PLC2
arc: E1_H02E0301 E3_H06W0003
arc: H00L0000 N1_V02S0001
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 H06E0003
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 S3_V06N0303
arc: V00B0100 H02E0701
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A0 E1_H02W0701
arc: B0 S1_V02N0101
arc: B4 V01S0000
arc: C0 F4
arc: C1 E1_H01W0000
arc: C2 E1_H01W0000
arc: C3 E1_H01W0000
arc: C4 H02E0401
arc: D0 V00B0100
arc: D1 V02N0201
arc: D2 V02N0201
arc: D3 V02N0201
arc: D4 S1_V02N0401
arc: E3_H06E0103 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: M0 W1_H02E0601
arc: M1 H00L0000
arc: M2 W1_H02E0601
word: SLICEC.K0.INIT 1100110011000000
word: SLICEA.K0.INIT 0111001001110111
word: SLICEA.K1.INIT 0000000011110000
word: SLICEB.K0.INIT 0000111111111111
word: SLICEB.K1.INIT 0000000011110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R12C43:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0301 S3_V06N0003
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0103 S3_V06N0103
arc: H00R0000 W1_H02E0601
arc: H00R0100 V02N0501
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 H06W0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0201 S3_V06N0103
arc: V00B0000 S1_V02N0001
arc: V00B0100 V02N0301
arc: V00T0100 E1_H02W0301
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0501 W3_H06E0303
arc: A1 F7
arc: A6 E1_H02W0701
arc: B1 F3
arc: B4 W1_H02E0101
arc: B6 H02E0301
arc: C1 S1_V02N0401
arc: C2 H02W0601
arc: C3 V02N0401
arc: C5 F4
arc: C6 S1_V02N0201
arc: C7 E1_H02W0601
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D1 F2
arc: D2 V00T0100
arc: D3 E1_H02W0201
arc: D4 S1_V02N0601
arc: D5 V02S0601
arc: D6 F0
arc: D7 V02S0401
arc: E1_H01E0101 F6
arc: E3_H06E0203 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F2
arc: LSR0 V00B0000
arc: M0 V00B0100
arc: M7 H00R0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q7
arc: N1_V02N0301 F3
arc: N3_V06N0103 F2
arc: S1_V02S0601 F4
arc: S1_V02S0701 F5
arc: S3_V06S0303 F5
arc: W1_H02W0001 F2
arc: W3_H06W0103 F2
arc: W3_H06W0203 F7
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1000000000000000
word: SLICED.K0.INIT 1000000000000000
word: SLICEC.K0.INIT 0000000000110011
word: SLICEC.K1.INIT 0000111100000000
word: SLICED.K1.INIT 1111000000000000
word: SLICEB.K1.INIT 0000000000001111
word: SLICEB.K0.INIT 0000000000001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1

.tile R12C44:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 S1_V02N0601
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 V01N0001
arc: V00T0000 V02S0401
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 H01E0101
arc: W3_H06W0203 E1_H01W0000
arc: A0 S1_V02N0501
arc: A5 Q5
arc: A7 Q7
arc: B2 S1_V02N0101
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CLK0 G_HPBX0000
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: H01W0100 Q6
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q4
arc: N1_V02N0301 Q3
arc: N1_V02N0501 Q7
arc: N3_V06N0303 Q5
arc: V00B0000 Q6
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C45:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0203 S3_V06N0203
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 H06W0203
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 S3_V06N0003
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 E1_H01W0100
arc: A5 V02S0301
arc: B0 H01W0100
arc: B7 V02S0501
arc: C4 S1_V02N0201
arc: C5 S1_V02N0001
arc: C7 V02N0001
arc: CLK0 G_HPBX0000
arc: D4 H02W0201
arc: D5 S1_V02N0401
arc: D7 V02N0401
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 Q0
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0101 F4
arc: N3_V06N0303 F5
arc: W3_H06W0203 F7
arc: W3_H06W0303 F5
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
word: SLICEC.K0.INIT 0000000011110000
word: SLICEC.K1.INIT 0101000000000000
word: SLICED.K1.INIT 0000000000000011
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1

.tile R12C46:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 N1_V02S0601
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0401 H06W0203
arc: S1_V02S0701 S3_V06N0203
arc: V00B0000 V02N0001
arc: V00B0100 V02S0301
arc: V00T0000 W1_H02E0001
arc: V00T0100 V02N0501
arc: W1_H02W0201 E1_H02W0701
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: A0 V02S0501
arc: A1 V02N0501
arc: A3 E1_H02W0501
arc: A4 V02N0101
arc: A5 H02W0701
arc: A7 W1_H02E0501
arc: B0 H02E0301
arc: B1 H02E0301
arc: B3 H02W0301
arc: B4 H02W0301
arc: B5 E1_H02W0101
arc: B6 V00B0000
arc: B7 S1_V02N0701
arc: C0 W1_H02E0601
arc: C1 W1_H02E0401
arc: C2 H02E0601
arc: C3 N1_V01N0001
arc: C4 E1_H01E0101
arc: C5 E1_H02W0601
arc: C6 E1_H02W0601
arc: C7 V00T0000
arc: D0 V00T0100
arc: D2 S1_V02N0001
arc: D3 H02E0201
arc: D4 H02E0001
arc: D5 H02E0201
arc: D6 H02E0201
arc: D7 V02N0401
arc: E1_H01E0001 F0
arc: E1_H01E0101 F2
arc: E3_H06E0003 F0
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F6
arc: M0 V00B0100
arc: N1_V01N0001 F2
arc: N1_V01N0101 F5
arc: N3_V06N0003 F0
arc: V01S0000 F3
arc: W3_H06W0203 F4
word: SLICED.K0.INIT 1100000000000000
word: SLICED.K1.INIT 1111010111100100
word: SLICEA.K0.INIT 1000100011001000
word: SLICEA.K1.INIT 0100000001000000
word: SLICEB.K0.INIT 0000000011110000
word: SLICEB.K1.INIT 0000000000100000
word: SLICEC.K0.INIT 0000000000100000
word: SLICEC.K1.INIT 0000000000000100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R12C47:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0203 H01E0001
arc: H00L0100 N1_V02S0301
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0601 S3_V06N0303
arc: V00T0100 N1_V02S0701
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0303 E1_H01W0100
arc: A0 F7
arc: A1 F7
arc: A2 F7
arc: A3 F7
arc: A6 V02N0101
arc: B1 H02W0301
arc: B2 V02S0301
arc: B3 V02S0301
arc: B5 H02E0101
arc: B6 S1_V02N0701
arc: B7 W1_H02E0101
arc: C0 E1_H01W0000
arc: C1 S1_V02N0601
arc: C3 S1_V02N0401
arc: C5 V00T0100
arc: C6 S1_V02N0001
arc: C7 S1_V02N0201
arc: CLK0 G_HPBX0000
arc: D0 V02S0201
arc: D1 V02S0201
arc: D2 N1_V01S0000
arc: D3 N1_V01S0000
arc: D5 V02S0401
arc: D6 V02N0601
arc: D7 E1_H02W0201
arc: E1_H01E0001 F2
arc: E1_H02E0201 F0
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F7
arc: M0 V00B0100
arc: M2 E1_H02W0601
arc: M5 H00L0100
arc: MUXCLK2 CLK0
arc: N3_V06N0303 F6
arc: S3_V06S0303 Q5
arc: V00B0100 F5
arc: V01S0000 Q5
word: SLICEB.K0.INIT 1111111100010001
word: SLICEB.K1.INIT 0000110101010001
word: SLICEC.K1.INIT 0000110011111100
word: SLICED.K1.INIT 0000110000000000
word: SLICED.K0.INIT 1101110100011101
word: SLICEA.K0.INIT 1111000010100000
word: SLICEA.K1.INIT 1111101111101010
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R12C48:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 H01E0001
arc: E1_H02E0701 E1_H01W0100
arc: H00R0000 W1_H02E0401
arc: H00R0100 H02E0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0301 N3_V06S0003
arc: V00B0000 S1_V02N0201
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 S3_V06N0303
arc: W3_H06W0003 E1_H01W0000
arc: E3_H06E0103 W3_H06E0103
arc: A0 F5
arc: A1 F5
arc: A2 F5
arc: A3 F5
arc: A6 H00R0000
arc: A7 F5
arc: B0 W1_H02E0301
arc: B1 S1_V02N0301
arc: B4 H00R0000
arc: B5 H02W0101
arc: B7 V02S0701
arc: C0 H02W0401
arc: C1 H02W0401
arc: C4 N1_V02S0001
arc: C5 V02N0201
arc: C6 W1_H02E0601
arc: C7 S1_V02N0001
arc: D0 V02S0001
arc: D1 H02E0001
arc: D3 S1_V02N0001
arc: D4 H02E0201
arc: D5 H02W0001
arc: D6 N1_V02S0401
arc: D7 S1_V02N0601
arc: E1_H01E0001 F4
arc: E1_H01E0101 F6
arc: E1_H02E0501 F5
arc: E1_H02E0601 F4
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: H01W0100 F7
arc: M0 V00B0000
arc: M1 H00R0100
arc: M2 V00B0000
arc: N1_V01N0001 F1
arc: N1_V01N0101 F5
arc: N1_V02N0101 F1
arc: N3_V06N0303 F5
arc: S1_V02S0601 F6
arc: S1_V02S0701 F5
arc: S3_V06S0303 F5
arc: W1_H02W0301 F1
arc: W1_H02W0701 F5
arc: W3_H06W0203 F7
word: SLICED.K0.INIT 0000010100001111
word: SLICEC.K1.INIT 1100000000000000
word: SLICED.K1.INIT 0101010101000101
word: SLICEC.K0.INIT 0000000000111111
word: SLICEA.K0.INIT 0101010101000101
word: SLICEA.K1.INIT 0001000100000001
word: SLICEB.K0.INIT 0101010101010101
word: SLICEB.K1.INIT 0000000001010101
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1

.tile R12C49:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0201 H01E0001
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 H01E0101
arc: E1_H02E0701 S1_V02N0701
arc: H00L0000 V02N0201
arc: N1_V01N0001 S3_V06N0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 S1_V02N0501
arc: N3_V06N0003 H06E0003
arc: S3_V06S0203 E1_H01W0000
arc: V00B0100 W1_H02E0701
arc: V00T0000 V02N0601
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 V02S0401
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 S3_V06N0203
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0301 W3_H06E0003
arc: N3_V06N0203 W3_H06E0203
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 W3_H06E0103
arc: W3_H06W0203 S3_V06N0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: A0 H00L0000
arc: A1 H00L0000
arc: A2 V02S0701
arc: A3 V02S0701
arc: A5 N1_V01N0101
arc: B0 V00T0000
arc: B1 V00T0000
arc: B2 H02E0301
arc: B3 H02E0301
arc: B5 V02N0501
arc: C0 S1_V02N0601
arc: C1 S1_V02N0601
arc: C2 S1_V02N0601
arc: C3 S1_V02N0601
arc: C4 V02N0001
arc: C5 V02S0201
arc: C7 V02N0001
arc: D0 H02W0201
arc: D1 H02W0201
arc: D2 H02W0001
arc: D3 V02N0201
arc: D4 H02E0001
arc: D5 V02N0401
arc: D7 V02N0601
arc: E1_H01E0101 F4
arc: E1_H02E0601 F4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F5
arc: H01W0100 F2
arc: M0 V00B0100
arc: M2 H02E0601
arc: S1_V02S0501 F7
arc: S3_V06S0003 F0
arc: V01S0100 F7
word: SLICEC.K1.INIT 1000000000000000
word: SLICEA.K0.INIT 1010001111110011
word: SLICEA.K1.INIT 0000001101010011
word: SLICEB.K0.INIT 1111001101010011
word: SLICEB.K1.INIT 0000001101010011
word: SLICEC.K0.INIT 0000000011110000
word: SLICED.K1.INIT 0000000011110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R12C50:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0401 S1_V02N0401
arc: H00L0000 V02S0001
arc: H00L0100 H02E0301
arc: H00R0100 W1_H02E0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 N1_V01S0000
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 H06E0303
arc: S1_V02S0501 H01E0101
arc: V00B0000 W1_H02E0401
arc: V00T0000 V02S0601
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 N1_V02S0201
arc: A0 V02S0501
arc: A1 V02S0501
arc: A3 H02E0701
arc: A5 V00T0000
arc: A7 W1_H02E0501
arc: B1 N1_V02S0101
arc: B2 H00L0000
arc: B3 N1_V02S0101
arc: B5 H02E0101
arc: B7 S1_V02N0701
arc: C1 H02E0401
arc: C2 V02N0601
arc: C3 W1_H02E0401
arc: C5 V02N0201
arc: CE1 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0001
arc: D1 S1_V02N0201
arc: D2 F0
arc: D3 V00B0100
arc: D5 H00L0100
arc: D7 S1_V02N0601
arc: E1_H01E0001 F3
arc: E1_H01E0101 F4
arc: E1_H02E0201 Q2
arc: E1_H02E0501 Q5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M0 V00B0000
arc: M4 H02W0401
arc: M5 H00R0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: S3_V06S0303 Q5
arc: V00B0100 F7
word: SLICEA.K0.INIT 0000000010101010
word: SLICEA.K1.INIT 0011111110101010
word: SLICEB.K0.INIT 0000001111110011
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000100000
word: SLICEB.K1.INIT 0111000000000000
word: SLICED.K1.INIT 0001000101010101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1

.tile R12C51:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0401 W1_H02E0101
arc: H00L0000 H02E0001
arc: H00R0000 S1_V02N0401
arc: H00R0100 V02N0701
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0601 W1_H02E0601
arc: V00B0000 H02E0401
arc: V00B0100 E1_H02W0501
arc: V00T0000 S1_V02N0401
arc: V00T0100 E1_H02W0101
arc: W1_H02W0401 V06N0203
arc: E1_H01E0101 W3_H06E0203
arc: W3_H06W0003 N1_V01S0000
arc: A0 F5
arc: A1 V02N0701
arc: A2 V00B0000
arc: A4 H02W0501
arc: A6 W1_H02E0501
arc: A7 H02W0701
arc: B0 V02N0101
arc: B1 V02N0101
arc: B2 H00L0000
arc: B4 H01E0101
arc: B5 H00R0000
arc: B6 V00T0000
arc: B7 V02N0701
arc: C0 H00R0100
arc: C2 F4
arc: C3 H02E0401
arc: C4 S1_V02N0001
arc: C5 V02S0201
arc: C6 V02N0201
arc: C7 H02E0401
arc: D0 H02E0001
arc: D1 H02E0001
arc: D2 W1_H02E0201
arc: D4 S1_V02N0401
arc: D5 V02N0601
arc: D6 S1_V02N0601
arc: D7 H02E0001
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00T0100
arc: M2 V00B0100
arc: N1_V02N0201 F0
arc: N3_V06N0103 F2
arc: N3_V06N0203 F7
arc: N3_V06N0303 F6
word: SLICEB.K0.INIT 0100010101010101
word: SLICEB.K1.INIT 0000111100001111
word: SLICEA.K1.INIT 1000100011111111
word: SLICEA.K0.INIT 1100000001010101
word: SLICEC.K1.INIT 0011000011110000
word: SLICED.K1.INIT 0000011100001111
word: SLICED.K0.INIT 0000001000001010
word: SLICEC.K0.INIT 0000101110111011
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R12C52:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 W1_H02E0201
arc: N1_V02N0401 N3_V06S0203
arc: S1_V02S0301 H02W0301
arc: V00B0000 V02S0001
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 H01E0101
arc: W1_H02W0701 E1_H01W0100
arc: E1_H01E0001 W3_H06E0003
arc: H01W0000 W3_H06E0103
arc: H01W0100 W3_H06E0303
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0601 W3_H06E0303
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0203 W3_H06E0203
arc: CE0 V02N0201
arc: CE3 V02N0601
arc: CLK0 G_HPBX0000
arc: H00R0000 Q6
arc: M1 H00R0000
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C53:PLC2
arc: H00L0000 S1_V02N0001
arc: H00R0000 V02N0601
arc: N1_V02N0601 H01E0001
arc: S1_V02S0101 V01N0101
arc: V00B0000 V02S0201
arc: V00B0100 S1_V02N0301
arc: V00T0100 V02N0501
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: A3 S1_V02N0501
arc: A7 S1_V02N0101
arc: B0 V02N0301
arc: B1 V02N0101
arc: B2 H02E0301
arc: B3 E1_H02W0101
arc: B4 H02E0301
arc: B6 S1_V02N0701
arc: B7 W1_H02E0101
arc: C0 H00L0000
arc: C1 H00L0000
arc: C2 W1_H02E0401
arc: C3 S1_V02N0401
arc: C4 V00T0000
arc: C6 W1_H02E0401
arc: C7 E1_H02W0401
arc: CE1 H00R0000
arc: CE2 V02N0601
arc: CE3 H02E0101
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D1 S1_V02N0201
arc: D2 Q2
arc: D3 V02N0201
arc: D4 E1_H02W0201
arc: D6 H02E0001
arc: D7 S1_V02N0601
arc: E1_H01E0001 F2
arc: E1_H01E0101 F6
arc: E1_H02E0201 F2
arc: E1_H02E0401 Q4
arc: E1_H02E0501 Q7
arc: E1_H02E0601 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q2
arc: M2 V00B0000
arc: M4 V00T0100
arc: M6 H02W0401
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q4
arc: N1_V02N0401 Q6
arc: N3_V06N0203 Q4
arc: S1_V02S0001 Q0
arc: S1_V02S0401 F4
arc: S1_V02S0601 Q4
arc: V00T0000 Q2
arc: W1_H02W0001 Q2
arc: W1_H02W0101 F3
arc: W1_H02W0301 Q1
arc: W1_H02W0501 F7
word: SLICEA.K0.INIT 1100111111000000
word: SLICEA.K1.INIT 1100111111000000
word: SLICEB.K1.INIT 1000101000000010
word: SLICED.K0.INIT 1111110000001100
word: SLICEB.K0.INIT 1100111111000000
word: SLICEC.K0.INIT 1111000011001100
word: SLICED.K1.INIT 0010101000001000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R12C54:PLC2
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 H01E0101
arc: S1_V02S0601 H01E0001
arc: V00B0100 H02E0501
arc: W1_H02W0401 V02N0401
arc: CE1 W1_H02E0101
arc: CLK0 G_HPBX0000
arc: M2 V00B0100
arc: MUXCLK1 CLK0
arc: V01S0000 Q2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R12C55:PLC2
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0601 W1_H02E0601
arc: W1_H02W0401 S1_V02N0401
arc: S1_V02S0001 W3_H06E0003
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 W3_H06E0103

.tile R12C69:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R14C13:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R14C19:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R14C25:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R14C30:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 E1_H01W0000
arc: S1_V02S0601 E3_H06W0303
arc: S3_V06S0303 E3_H06W0303

.tile R14C31:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 S3_V06N0003
arc: S3_V06S0203 H06W0203
arc: V00B0000 V02N0001
arc: V00T0100 V02N0701
arc: E1_H02E0201 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: A0 F5
arc: A1 F7
arc: A2 V00B0000
arc: A3 F5
arc: B1 Q1
arc: B4 H00R0000
arc: B5 V02N0501
arc: B7 E1_H02W0301
arc: C0 N1_V01N0001
arc: C2 V02N0601
arc: C3 V02N0401
arc: C4 E1_H01E0101
arc: C5 E1_H02W0601
arc: C7 H02W0401
arc: CE0 E1_H02W0101
arc: CE1 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CLK0 G_HPBX0000
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 Q2
arc: D3 V01S0100
arc: D4 V02N0401
arc: D5 S1_V02N0601
arc: D7 E1_H02W0001
arc: E1_H01E0001 Q4
arc: E1_H01E0101 F7
arc: E1_H02E0001 Q0
arc: E1_H02E0101 Q1
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: H01W0000 Q3
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q0
arc: N3_V06N0003 Q0
arc: N3_V06N0103 Q1
arc: V01S0100 Q3
word: SLICEC.K1.INIT 1100000000000000
word: SLICEA.K0.INIT 1010101011110000
word: SLICED.K1.INIT 1100000000000000
word: SLICEA.K1.INIT 1010101011001100
word: SLICEB.K0.INIT 1111010110100000
word: SLICEB.K1.INIT 1010111110100000
word: SLICEC.K0.INIT 1111000011001100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C32:PLC2
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0103 S3_V06N0103
arc: W1_H02W0401 E1_H02W0401
arc: A0 H01E0001
arc: A1 F5
arc: A5 V02N0101
arc: A7 V02N0301
arc: B5 V01S0000
arc: B7 V00T0000
arc: C0 H02W0401
arc: C1 H02W0401
arc: C5 S1_V02N0201
arc: C7 S1_V02N0201
arc: CE0 W1_H02E0101
arc: CLK0 G_HPBX0000
arc: D0 V01S0100
arc: D1 W1_H02E0201
arc: D5 V02N0401
arc: D7 V02N0601
arc: E1_H02E0101 Q1
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: MUXCLK0 CLK0
arc: V00T0000 Q0
arc: V01S0000 Q1
arc: V01S0100 F7
word: SLICEC.K1.INIT 1101110010001100
word: SLICED.K1.INIT 1100110010101100
word: SLICEA.K0.INIT 1111101000001010
word: SLICEA.K1.INIT 1010111110100000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1

.tile R14C33:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0103 W1_H02E0101
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0601 H06W0303
arc: S1_V02S0601 S3_V06N0303
arc: V00B0100 W1_H02E0701
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 V02N0601
arc: A7 V02N0301
arc: B0 V01N0001
arc: B1 V00B0000
arc: B4 W1_H02E0301
arc: C0 S1_V02N0401
arc: C1 S1_V02N0401
arc: C4 Q4
arc: C7 V02N0001
arc: CE2 E1_H02W0101
arc: CLK0 G_HPBX0000
arc: D0 V01S0100
arc: D1 V02N0201
arc: D4 H00R0100
arc: D7 H02W0001
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: LSR1 V00B0100
arc: M0 E1_H02W0601
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: N1_V02N0401 Q4
arc: S1_V02S0001 F0
arc: V00B0000 Q4
arc: V01S0000 F7
arc: V01S0100 Q4
word: SLICED.K1.INIT 0000101000000000
word: SLICEC.K0.INIT 1111110000110000
word: SLICEA.K0.INIT 1100111111000000
word: SLICEA.K1.INIT 1111110000001100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R14C34:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0301 V02S0301
arc: E3_H06E0103 V01N0101
arc: H00R0000 V02N0401
arc: N3_V06N0103 H06E0103
arc: S1_V02S0101 W1_H02E0101
arc: V00B0100 H02E0501
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0401 E1_H02W0401
arc: W3_H06W0203 E1_H02W0401
arc: A0 H02W0701
arc: A2 V00T0000
arc: A3 F7
arc: A4 V00B0000
arc: A5 Q5
arc: B0 V00T0000
arc: B1 V00T0000
arc: B3 Q3
arc: B7 H02E0301
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 H02E0601
arc: C4 V00B0100
arc: C5 E1_H02W0401
arc: C7 S1_V02N0201
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CLK0 G_HPBX0000
arc: D1 E1_H02W0001
arc: D2 V01S0100
arc: D3 V00B0100
arc: D4 E1_H01W0100
arc: D5 S1_V02N0601
arc: D7 H02E0001
arc: E1_H01E0001 Q4
arc: E1_H02E0201 F0
arc: E3_H06E0303 Q5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M0 H02W0601
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V02N0001 Q2
arc: N3_V06N0303 Q5
arc: V00B0000 Q4
arc: V00T0000 Q2
arc: V01S0000 Q3
arc: V01S0100 F7
word: SLICED.K1.INIT 0011000000000000
word: SLICEB.K0.INIT 1111101000001010
word: SLICEB.K1.INIT 1010101011001100
word: SLICEC.K0.INIT 1111101000001010
word: SLICEC.K1.INIT 1010101011110000
word: SLICEA.K0.INIT 1010110010101100
word: SLICEA.K1.INIT 1111110000001100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R14C35:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 V02N0101
arc: H00R0000 S1_V02N0601
arc: H00R0100 H02W0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0001
arc: S1_V02S0101 H02W0101
arc: S1_V02S0301 H06E0003
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0701 H06W0203
arc: S3_V06S0103 N3_V06S0003
arc: V00T0100 S1_V02N0701
arc: W1_H02W0101 V02N0101
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 V02N0601
arc: A0 H01E0001
arc: A1 V02N0501
arc: A3 E1_H02W0701
arc: A5 N1_V01N0101
arc: B1 H02E0301
arc: B3 H02E0301
arc: B4 W1_H02E0301
arc: B5 F1
arc: B6 E1_H02W0101
arc: B7 E1_H02W0101
arc: C0 V02N0401
arc: C1 E1_H02W0401
arc: C3 E1_H01W0000
arc: C4 H02W0401
arc: C5 H02W0601
arc: C6 S1_V02N0201
arc: C7 S1_V02N0201
arc: CE0 H00R0000
arc: CE2 S1_V02N0601
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0201
arc: D1 W1_H02E0201
arc: D3 H02E0001
arc: D4 W1_H02E0001
arc: D5 V02S0601
arc: D6 E1_H02W0001
arc: D7 V00B0000
arc: E1_H01E0001 F4
arc: E1_H01E0101 F6
arc: E1_H02E0501 Q7
arc: E3_H06E0003 Q0
arc: E3_H06E0203 Q4
arc: E3_H06E0303 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 F4
arc: M2 N1_V01N0001
arc: M3 H00R0100
arc: M4 E1_H01E0101
arc: M6 V00T0100
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 F3
arc: N3_V06N0103 Q2
arc: S1_V02S0601 Q4
arc: V00B0000 Q4
arc: V01S0000 Q7
arc: V01S0100 Q0
arc: W1_H02W0701 Q7
word: SLICEC.K0.INIT 0011000000000000
word: SLICED.K0.INIT 1111110000001100
word: SLICED.K1.INIT 1111110000001100
word: SLICEB.K1.INIT 0000101100001000
word: SLICEC.K1.INIT 1111000011100000
word: SLICEA.K1.INIT 1011100000000000
word: SLICEA.K0.INIT 1111000010101010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1

.tile R14C36:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0701 V02S0701
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0501 S1_V02N0501
arc: S1_V02S0201 H02W0201
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0601 H01E0001
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0303 E3_H06W0303
arc: V00T0000 S1_V02N0601
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0303 E3_H06W0303
arc: A1 F5
arc: A2 F5
arc: A4 V02N0301
arc: A5 V02N0301
arc: B0 V00T0000
arc: B1 Q1
arc: B3 Q3
arc: C0 F4
arc: C2 S1_V02N0601
arc: C3 F4
arc: C4 V02N0001
arc: C5 V02N0001
arc: C6 S1_V02N0001
arc: C7 V02N0201
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D1 V00T0100
arc: D2 Q2
arc: D3 V00T0100
arc: D4 H02E0001
arc: D5 V01N0001
arc: D6 V02N0401
arc: D7 S1_V02N0401
arc: E1_H01E0001 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q2
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q2
arc: N3_V06N0203 F7
arc: V01S0000 Q1
arc: V01S0100 F6
arc: W1_H02W0101 Q3
arc: W1_H02W0401 F6
word: SLICED.K0.INIT 0000000000001111
word: SLICEC.K0.INIT 0101000000000000
word: SLICEA.K0.INIT 1111001111000000
word: SLICEC.K1.INIT 0101000000000000
word: SLICEB.K0.INIT 1010111110100000
word: SLICEB.K1.INIT 1111000011001100
word: SLICEA.K1.INIT 1010101011001100
word: SLICED.K1.INIT 0000000000001111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R14C37:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 V06N0303
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0203 V06N0203
arc: H00R0100 N1_V02S0701
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 S1_V02N0301
arc: N3_V06N0003 H01E0001
arc: S1_V02S0401 H02W0401
arc: S1_V02S0701 E1_H02W0701
arc: V00B0100 H02E0701
arc: V00T0000 E1_H02W0001
arc: V00T0100 E1_H02W0301
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 V06N0303
arc: N3_V06N0103 W3_H06E0103
arc: W1_H02W0101 W3_H06E0103
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: A0 S1_V02N0701
arc: A1 S1_V02N0701
arc: A2 F5
arc: A3 V00T0000
arc: A4 V02N0101
arc: A5 V02S0101
arc: B1 H01W0100
arc: B3 V02S0301
arc: B4 H02W0301
arc: B5 V02N0701
arc: B7 S1_V02N0501
arc: C0 H02W0601
arc: C2 H00R0100
arc: C3 V02N0401
arc: C4 E1_H02W0401
arc: C5 E1_H01E0101
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0000
arc: D0 V00T0100
arc: D1 V00T0100
arc: D3 S1_V02N0201
arc: D4 V02N0601
arc: D5 V02N0601
arc: D7 V01N0001
arc: E1_H01E0001 Q7
arc: E1_H01E0101 F7
arc: E1_H02E0301 F3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H01W0100 Q7
arc: M0 V00B0100
arc: M4 H02E0401
arc: M7 H00L0000
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F4
arc: N1_V02N0401 Q4
arc: S1_V02S0001 F2
arc: S1_V02S0501 Q7
arc: V01S0100 F2
arc: W1_H02W0701 F5
word: SLICEA.K1.INIT 1101110110001000
word: SLICEA.K0.INIT 1111010110100000
word: SLICED.K1.INIT 0000000011001100
word: SLICEC.K1.INIT 1101111100010011
word: SLICEB.K0.INIT 0000101000001010
word: SLICEB.K1.INIT 1010000011000000
word: SLICEC.K0.INIT 1010000011000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R14C38:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0501 S1_V02N0501
arc: E3_H06E0003 H01E0001
arc: E3_H06E0203 S3_V06N0203
arc: H00L0000 V02N0201
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0003 S3_V06N0003
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 H06E0303
arc: S3_V06S0003 H06E0003
arc: S3_V06S0303 H06W0303
arc: V00B0000 H02W0401
arc: V00T0000 H02E0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 E1_H02W0301
arc: N3_V06N0103 W3_H06E0103
arc: W3_H06W0203 S3_V06N0203
arc: E3_H06E0103 W3_H06E0003
arc: A0 H02E0701
arc: A1 H02E0701
arc: A2 H02E0701
arc: A3 H02E0701
arc: A5 H02W0701
arc: A6 H02W0501
arc: A7 S1_V02N0101
arc: B1 H02E0101
arc: B3 H02E0101
arc: B5 W1_H02E0101
arc: B6 V00B0000
arc: B7 V02N0501
arc: C1 H02W0401
arc: C2 H02W0401
arc: C3 H02W0401
arc: C4 Q4
arc: C5 H02W0401
arc: C6 F4
arc: C7 H02W0401
arc: CE2 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 V02N0001
arc: D1 H01E0101
arc: D2 V02N0001
arc: D3 H01E0101
arc: D4 S1_V02N0401
arc: D5 V02N0401
arc: D6 V02N0601
arc: D7 V02N0401
arc: E1_H01E0001 F7
arc: E1_H01E0101 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F6
arc: LSR1 E1_H02W0501
arc: M0 V00T0000
arc: M1 H00L0000
arc: M2 V00T0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F5
arc: N1_V01N0101 F4
arc: V01S0000 F1
word: SLICEA.K0.INIT 0000000010101010
word: SLICEB.K0.INIT 0000000011111010
word: SLICEB.K1.INIT 0011001100110010
word: SLICEA.K1.INIT 0010001100100010
word: SLICED.K0.INIT 1111001011110000
word: SLICEC.K0.INIT 0000111100000000
word: SLICEC.K1.INIT 0101000000110000
word: SLICED.K1.INIT 1010000011000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R14C39:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 V06N0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 N1_V02S0401
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 S3_V06N0203
arc: N3_V06N0003 S3_V06N0003
arc: S1_V02S0201 N1_V02S0701
arc: V00B0000 W1_H02E0601
arc: V00B0100 W1_H02E0501
arc: V00T0000 N1_V02S0401
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 S3_V06N0203
arc: E1_H02E0201 W3_H06E0103
arc: W1_H02W0301 W3_H06E0003
arc: E3_H06E0003 W3_H06E0003
arc: A0 N1_V02S0701
arc: A2 S1_V02N0701
arc: A6 H02E0501
arc: A7 S1_V02N0101
arc: B2 V02N0101
arc: B6 V00B0100
arc: B7 H02W0301
arc: C2 N1_V02S0401
arc: C6 V00T0000
arc: C7 V00T0000
arc: CE0 S1_V02N0201
arc: CLK0 G_HPBX0000
arc: D0 H01E0101
arc: D2 S1_V02N0001
arc: D6 V02N0401
arc: D7 V02N0401
arc: E1_H01E0001 F2
arc: E1_H01E0101 F6
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S1_V02S0001 F0
arc: V01S0100 Q0
word: SLICEA.K0.INIT 1010101011111111
word: SLICED.K0.INIT 1010000011000000
word: SLICED.K1.INIT 1100000010100000
word: SLICEB.K0.INIT 1110000000100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R14C40:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 N3_V06S0203
arc: H00L0000 V02S0001
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 H06E0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 H01E0101
arc: S1_V02S0601 H06E0303
arc: S3_V06S0303 H06E0303
arc: V00B0000 H02W0401
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 V06S0303
arc: E1_H02E0601 W3_H06E0303
arc: N3_V06N0303 W3_H06E0303
arc: A1 H00L0000
arc: A4 H02W0701
arc: A5 F7
arc: A7 V02N0101
arc: B1 E1_H02W0301
arc: B4 H02E0301
arc: B5 H02E0101
arc: C0 E1_H02W0401
arc: C1 E1_H02W0401
arc: C2 E1_H02W0401
arc: C3 E1_H02W0401
arc: C4 H02E0401
arc: C5 F4
arc: C7 H01E0001
arc: D0 V02S0001
arc: D1 E1_H02W0001
arc: D2 V02S0001
arc: D3 V02S0001
arc: D4 V02N0401
arc: D5 V02N0601
arc: D7 H02E0001
arc: E1_H02E0101 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0000
arc: M1 H00R0100
arc: M2 V00B0000
arc: N1_V01N0101 F5
word: SLICEA.K0.INIT 0000000011110000
word: SLICEA.K1.INIT 0111000001010000
word: SLICEB.K0.INIT 0000000011110000
word: SLICEB.K1.INIT 0000000011110000
word: SLICEC.K0.INIT 0011000001010000
word: SLICED.K1.INIT 1010101010100000
word: SLICEC.K1.INIT 0001000000010001
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R14C41:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 S1_V02N0301
arc: E3_H06E0103 S3_V06N0103
arc: H00L0100 H02E0101
arc: H00R0100 H02W0501
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H06E0203
arc: N3_V06N0103 H06E0103
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 H06E0003
arc: V00B0000 H02W0601
arc: V00T0000 H02W0201
arc: W1_H02W0401 V06N0203
arc: S3_V06S0203 W3_H06E0203
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A5 V02N0301
arc: B5 E1_H02W0301
arc: B7 E1_H02W0301
arc: C5 V00T0000
arc: D4 H02W0201
arc: D5 V02N0601
arc: D6 H02W0201
arc: D7 H02W0201
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 H02W0601
arc: M1 H00R0100
arc: M2 H02W0601
arc: M3 H00L0100
arc: M4 V00B0000
arc: M5 H00R0100
arc: M6 V00B0000
arc: V01S0000 F3
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 1111111100000000
word: SLICEC.K1.INIT 0011000000010000
word: SLICED.K0.INIT 1111111100000000
word: SLICED.K1.INIT 0011001100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1

.tile R14C42:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0601 E1_H01W0000
arc: H00R0000 W1_H02E0601
arc: H00R0100 S1_V02N0701
arc: N1_V02N0101 H02E0101
arc: N1_V02N0401 H06E0203
arc: S1_V02S0001 H06W0003
arc: V00B0100 E1_H02W0701
arc: V00T0000 V02S0401
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 V06N0303
arc: W3_H06W0103 E1_H01W0100
arc: A4 H02W0501
arc: B0 H02E0301
arc: B1 V00B0000
arc: B2 H00R0000
arc: B3 Q3
arc: B4 H02W0301
arc: C0 S1_V02N0401
arc: C1 S1_V02N0401
arc: C2 S1_V02N0401
arc: C3 S1_V02N0401
arc: C5 V02N0201
arc: C6 H02W0601
arc: CE1 S1_V02N0201
arc: CE2 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 H02E0201
arc: D1 H02E0201
arc: D2 V00B0100
arc: D3 H00R0000
arc: D4 V02N0401
arc: D5 W1_H02E0001
arc: D6 V02N0601
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0000 F2
arc: H01W0000 F6
arc: H01W0100 Q3
arc: M0 V00T0000
arc: M2 V00T0000
arc: M3 H00L0000
arc: M4 E1_H01E0101
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V02N0601 Q4
arc: N3_V06N0303 F5
arc: S1_V02S0501 F5
arc: S3_V06S0003 Q3
arc: V00B0000 Q4
arc: V01S0000 Q4
arc: W1_H02W0601 F4
arc: W3_H06W0203 Q4
arc: W3_H06W0303 F6
word: SLICEC.K1.INIT 1111000000000000
word: SLICEB.K1.INIT 1100111111000000
word: SLICEB.K0.INIT 1111110000001100
word: SLICED.K0.INIT 0000000000001111
word: SLICEA.K0.INIT 1100111111000000
word: SLICEC.K0.INIT 1010101000100010
word: SLICEA.K1.INIT 1100111111000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C43:PLC2
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 S1_V02N0401
arc: H00L0000 V02N0001
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0401 H06W0203
arc: N1_V02N0601 N1_V01S0000
arc: N3_V06N0103 H06W0103
arc: N3_V06N0203 S3_V06N0103
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 V06N0203
arc: W1_H02W0601 E1_H02W0601
arc: E1_H02E0601 W3_H06E0303
arc: H01W0100 W3_H06E0303
arc: W1_H02W0501 W3_H06E0303
arc: W3_H06W0103 V06S0103
arc: A0 H00L0000
arc: B0 E1_H02W0301
arc: B5 V02N0701
arc: C0 H02E0401
arc: C5 V02N0201
arc: C7 N1_V02S0201
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D5 H00R0100
arc: D7 N1_V02S0601
arc: E1_H01E0001 Q0
arc: E1_H02E0501 F5
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F5
arc: MUXCLK0 CLK0
arc: N3_V06N0003 Q0
arc: S3_V06S0203 F7
word: SLICEC.K1.INIT 0000000000000011
word: SLICED.K1.INIT 0000111100000000
word: SLICEA.K0.INIT 1100101011000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R14C44:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0601 V02N0601
arc: H00R0000 E1_H02W0401
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 V01N0001
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S1_V02N0601
arc: V00B0000 H02W0401
arc: V00B0100 E1_H02W0701
arc: V00T0100 W1_H02E0101
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0203 E1_H01W0000
arc: A0 E1_H02W0501
arc: A1 E1_H01E0001
arc: A2 E1_H02W0701
arc: A3 E1_H02W0501
arc: B0 H02E0301
arc: B1 H02E0301
arc: B2 H02E0301
arc: B3 H02E0301
arc: B4 S1_V02N0501
arc: C0 F4
arc: C1 H02E0601
arc: C2 H02E0601
arc: C3 H02E0601
arc: C4 V02N0001
arc: D0 V00T0100
arc: D1 V00B0100
arc: D2 V01S0100
arc: D3 V01S0100
arc: D4 V00B0000
arc: E1_H01E0001 F4
arc: E1_H01E0101 F4
arc: E3_H06E0203 F4
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: M0 W1_H02E0601
arc: M1 H00R0000
arc: M2 W1_H02E0601
arc: V01S0100 F4
arc: W1_H02W0101 F1
word: SLICEA.K0.INIT 0000000011111101
word: SLICEA.K1.INIT 0000111000001111
word: SLICEB.K0.INIT 0000111100001101
word: SLICEB.K1.INIT 0000110000001101
word: SLICEC.K0.INIT 0000001100001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1

.tile R14C45:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0601 N1_V01S0000
arc: E3_H06E0203 W1_H02E0401
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 E1_H02W0701
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 V06S0303
arc: W1_H02W0301 W3_H06E0003
arc: W3_H06W0003 V06S0003
arc: A1 V02N0501
arc: A3 S1_V02N0501
arc: B1 V02N0301
arc: C1 V02N0601
arc: C3 V02N0401
arc: D1 H02E0001
arc: D3 V02N0201
arc: E1_H01E0101 F3
arc: E3_H06E0003 F3
arc: E3_H06E0103 F1
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: H01W0000 F3
arc: N3_V06N0003 F3
word: SLICEA.K1.INIT 1000000000000000
word: SLICEB.K1.INIT 1111000010100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1

.tile R14C46:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0303 H01E0101
arc: N1_V02N0001 H01E0001
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0203 S3_V06N0103
arc: V00B0000 V02S0001
arc: V00B0100 E1_H02W0501
arc: V01S0100 S3_V06N0303
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0701 E1_H01W0100
arc: A1 F5
arc: A3 F5
arc: A4 V02N0101
arc: A5 S1_V02N0101
arc: A7 S1_V02N0301
arc: B3 V02N0301
arc: B4 V02N0701
arc: B5 V02N0501
arc: B7 W1_H02E0301
arc: C0 H02E0401
arc: C1 E1_H02W0401
arc: C3 N1_V02S0401
arc: C4 H02E0601
arc: C5 V02N0001
arc: C7 W1_H02E0601
arc: D0 N1_V01S0000
arc: D1 V00B0100
arc: D3 S1_V02N0001
arc: D4 S1_V02N0601
arc: D5 S1_V02N0601
arc: D7 V02N0601
arc: E1_H01E0001 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: M2 V00B0000
arc: N1_V01N0001 F1
arc: N1_V01N0101 F5
arc: N1_V02N0201 F0
arc: N1_V02N0701 F7
arc: N3_V06N0103 F1
arc: W3_H06W0103 F2
arc: W3_H06W0203 F4
word: SLICED.K1.INIT 1000000011001100
word: SLICEA.K0.INIT 1111000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000010
word: SLICEC.K1.INIT 0000000000000001
word: SLICEA.K1.INIT 1010000000000000
word: SLICEC.K0.INIT 0100000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R14C47:PLC2
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0401 V06S0203
arc: E1_H02E0601 N1_V02S0601
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 V02N0001
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H06E0203
arc: N3_V06N0203 H01E0001
arc: S1_V02S0501 N3_V06S0303
arc: V00B0000 N1_V02S0001
arc: V00B0100 H02E0701
arc: V00T0000 V02S0601
arc: V00T0100 H02W0301
arc: V01S0100 N3_V06S0303
arc: E3_H06E0103 W3_H06E0103
arc: A0 E1_H02W0701
arc: A1 E1_H02W0701
arc: B0 V02N0101
arc: B1 V02N0101
arc: B7 H02E0101
arc: C0 H00L0000
arc: C1 H00L0000
arc: C4 E1_H01E0101
arc: C5 V02S0001
arc: C7 W1_H02E0401
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D1 V00B0100
arc: D4 E1_H02W0001
arc: D5 H02W0001
arc: D7 V00B0000
arc: E1_H01E0001 F7
arc: E1_H01E0101 F7
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: H00R0100 Q5
arc: H01W0000 Q3
arc: H01W0100 F4
arc: M0 V00T0100
arc: M2 H02E0601
arc: M3 H00R0100
arc: M4 V00T0000
arc: M5 H00R0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F4
arc: N3_V06N0103 Q2
arc: N3_V06N0303 F5
arc: S1_V02S0001 Q2
arc: S1_V02S0201 F0
arc: S1_V02S0601 Q4
arc: S3_V06S0003 Q3
arc: V01S0000 Q5
arc: W1_H02W0701 F5
word: SLICEC.K0.INIT 0000000011110000
word: SLICEA.K0.INIT 1101110111010001
word: SLICEA.K1.INIT 0001110100010001
word: SLICED.K1.INIT 0000110000000000
word: SLICEC.K1.INIT 0000000000001111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R14C48:PLC2
arc: E1_H02E0401 H01E0001
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0203 H01E0001
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0301 H06E0003
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 V01N0001
arc: N3_V06N0103 H06E0103
arc: S1_V02S0201 N1_V02S0701
arc: V00B0100 V02N0101
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 V02N0501
arc: A2 E1_H01E0001
arc: A3 S1_V02N0701
arc: A4 V02N0101
arc: B0 V02N0301
arc: B1 V02N0301
arc: B2 F3
arc: B3 V02N0101
arc: B4 S1_V02N0701
arc: C0 S1_V02N0401
arc: C1 H02W0401
arc: C2 V02N0601
arc: C3 H02E0601
arc: C4 V02N0201
arc: D0 S1_V02N0001
arc: D1 S1_V02N0001
arc: D2 V02N0001
arc: D3 V02N0201
arc: D4 V02N0401
arc: E1_H01E0001 F4
arc: E1_H01E0101 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: M0 V00B0100
arc: N1_V01N0001 F0
arc: N1_V01N0101 F0
arc: N1_V02N0201 F2
arc: V01S0100 F0
word: SLICEA.K0.INIT 0000000011000000
word: SLICEA.K1.INIT 0000000011000000
word: SLICEC.K0.INIT 0001000000000000
word: SLICEB.K1.INIT 0000000000100000
word: SLICEB.K0.INIT 0000000000000001
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R14C49:PLC2
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 N1_V02S0501
arc: H00L0100 V02N0101
arc: H00R0000 W1_H02E0401
arc: N1_V02N0501 H06E0303
arc: W1_H02W0001 V02N0001
arc: W1_H02W0401 V06N0203
arc: W1_H02W0701 H01E0101
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0701 W3_H06E0203
arc: A1 H00L0100
arc: A2 V02S0701
arc: A4 H02E0701
arc: A5 H02E0701
arc: B0 E1_H01W0100
arc: B1 V02S0301
arc: B2 V02S0101
arc: B5 E1_H02W0301
arc: C0 E1_H01W0000
arc: C1 H02W0601
arc: C2 H02W0401
arc: C4 V02S0201
arc: C5 V01N0101
arc: C6 H02E0401
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0201
arc: D1 H02W0001
arc: D2 V02N0201
arc: D4 W1_H02E0201
arc: D5 S1_V02N0601
arc: D6 V01N0001
arc: E1_H01E0001 F6
arc: E1_H01E0101 F6
arc: E1_H02E0201 Q0
arc: E1_H02E0601 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F2
arc: H01W0100 F2
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F6
arc: N1_V01N0101 F5
arc: N1_V02N0601 F4
arc: S1_V02S0501 Q7
arc: W3_H06W0103 F1
word: SLICEC.K1.INIT 0101010101010001
word: SLICEA.K1.INIT 1000000000000000
word: SLICEC.K0.INIT 0101000001010101
word: SLICEA.K0.INIT 1100111111000000
word: SLICED.K0.INIT 0000111100000000
word: SLICEB.K0.INIT 0000000000000001
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R14C50:PLC2
arc: E1_H02E0301 V02N0301
arc: E3_H06E0003 V01N0001
arc: E3_H06E0103 V01N0101
arc: E3_H06E0303 V01N0101
arc: H00R0000 H02E0401
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 H06E0203
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 H06E0103
arc: V00B0000 V02N0001
arc: V00B0100 E1_H02W0501
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0601 N1_V01S0000
arc: N1_V02N0401 W3_H06E0203
arc: A0 F5
arc: A1 F5
arc: A2 V02N0701
arc: A3 V02N0701
arc: A5 H02E0501
arc: B0 H02W0101
arc: B1 V02N0101
arc: B2 H00R0000
arc: B3 H00R0000
arc: B5 N1_V02S0501
arc: B6 E1_H02W0101
arc: C2 H02E0601
arc: C3 H02E0601
arc: C4 H02E0401
arc: C5 F4
arc: C7 V02S0001
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D1 E1_H02W0201
arc: D2 H01E0101
arc: D3 H01E0101
arc: D4 V00B0000
arc: D5 H00R0100
arc: D6 V02N0401
arc: D7 V00B0000
arc: E1_H01E0001 F4
arc: E1_H01E0101 F7
arc: E1_H02E0001 Q0
arc: E1_H02E0101 Q1
arc: E1_H02E0501 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 F5
arc: H01W0100 Q0
arc: M2 W1_H02E0601
arc: MUXCLK0 CLK0
arc: N1_V01N0101 F6
arc: S1_V02S0001 F2
arc: S1_V02S0701 F5
word: SLICED.K0.INIT 0000000000110011
word: SLICEA.K0.INIT 1101110110001000
word: SLICEC.K1.INIT 0000000000000001
word: SLICEA.K1.INIT 1101110110001000
word: SLICED.K1.INIT 0000111100000000
word: SLICEC.K0.INIT 0000111100000000
word: SLICEB.K0.INIT 1111001101010011
word: SLICEB.K1.INIT 0000001101010011
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R14C51:PLC2
arc: H00L0000 W1_H02E0201
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H06E0203
arc: N1_V02N0701 H06W0203
arc: S1_V02S0001 H02W0001
arc: S1_V02S0401 H06E0203
arc: V00B0000 V02S0001
arc: V00T0000 V02N0401
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 E1_H01W0000
arc: E1_H02E0701 W3_H06E0203
arc: W1_H02W0301 W3_H06E0003
arc: W3_H06W0003 V06N0003
arc: A0 E1_H02W0501
arc: A2 V00B0000
arc: A3 V00T0000
arc: A4 S1_V02N0101
arc: A5 V02S0101
arc: A6 N1_V01S0100
arc: A7 S1_V02N0301
arc: B2 H02E0101
arc: B3 V02S0301
arc: B4 N1_V01S0000
arc: B5 H00L0000
arc: B6 H02E0301
arc: B7 V02S0501
arc: E1_H01E0001 F6
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: N1_V01N0001 F5
arc: N1_V02N0001 F2
arc: N1_V02N0601 F4
arc: S1_V02S0701 F7
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101100
word: SLICED.K0.INIT 0110011001101100
word: SLICED.K1.INIT 0110011001101010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R14C52:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 S1_V02N0701
arc: H00L0000 H02W0001
arc: H00R0000 V02S0601
arc: N1_V01N0001 N3_V06S0003
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 N1_V02S0301
arc: V00B0000 V02S0201
arc: V00T0000 W1_H02E0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 H01E0001
arc: A0 V02S0501
arc: A1 H00R0000
arc: A2 V00B0000
arc: A3 V01N0101
arc: A4 N1_V02S0301
arc: A5 V02S0301
arc: A6 N1_V01S0100
arc: A7 E1_H01W0000
arc: B0 V02N0301
arc: B1 V00T0000
arc: B2 S1_V02N0101
arc: B3 V02S0101
arc: B4 N1_V01S0000
arc: B5 H00L0000
arc: B6 E1_H02W0301
arc: B7 V02S0701
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: S1_V02S0001 F0
arc: S1_V02S0401 F6
arc: S1_V02S0601 F4
arc: V01S0000 F3
arc: V01S0100 F7
arc: W1_H02W0001 F2
arc: W1_H02W0501 F5
word: SLICEA.K0.INIT 0110011001101100
word: SLICEA.K1.INIT 0110011001101100
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101100
word: SLICED.K0.INIT 0110011001101100
word: SLICED.K1.INIT 0110011001101010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R14C53:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0701 W1_H02E0701
arc: H00R0000 V02S0401
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 V01N0101
arc: S1_V02S0001 H06E0003
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 N1_V02S0601
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0501 W3_H06E0303
arc: A0 H00R0000
arc: A1 V02S0501
arc: A5 V02S0301
arc: B0 V00B0000
arc: B1 H00R0100
arc: B2 N1_V02S0101
arc: B3 V02S0101
arc: B4 N1_V01S0000
arc: CLK0 G_HPBX0000
arc: E1_H01E0101 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00R0100 Q5
arc: H01W0000 Q3
arc: H01W0100 Q2
arc: LSR0 H02E0501
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: N1_V01N0101 Q5
arc: N1_V02N0201 F0
arc: N1_V02N0301 F1
arc: V00B0000 Q4
arc: V01S0000 Q4
word: SLICEA.K0.INIT 0110011001101100
word: SLICEA.K1.INIT 0110011001101100
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000001110
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R14C54:PLC2
arc: V00T0100 N1_V02S0501
arc: W1_H02W0301 H01E0101
arc: A0 F7
arc: A1 F7
arc: A2 V02N0501
arc: A4 H02E0701
arc: A5 H02E0701
arc: A6 W1_H02E0701
arc: B0 H02E0301
arc: B1 S1_V02N0301
arc: B4 S1_V02N0501
arc: B5 E1_H02W0101
arc: B6 S1_V02N0701
arc: B7 V02N0501
arc: C0 E1_H02W0401
arc: C1 E1_H02W0401
arc: C2 N1_V02S0401
arc: C4 E1_H02W0601
arc: C5 V01N0101
arc: C6 V00T0100
arc: D0 F2
arc: D1 F2
arc: D2 H02E0201
arc: D4 V01N0001
arc: D5 V02N0601
arc: D6 N1_V02S0601
arc: D7 H02W0001
arc: E1_H01E0001 F7
arc: E1_H01E0101 F2
arc: E1_H02E0201 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 W1_H02E0601
arc: N1_V01N0101 F5
arc: S1_V02S0201 F0
arc: S1_V02S0601 F6
arc: S1_V02S0701 F7
arc: V01S0000 F7
arc: V01S0100 F0
arc: W3_H06W0203 F4
word: SLICEC.K0.INIT 0001000010110000
word: SLICEC.K1.INIT 0000010010001100
word: SLICED.K1.INIT 1100110000000000
word: SLICEA.K0.INIT 1010110010100000
word: SLICEA.K1.INIT 1010111110100011
word: SLICED.K0.INIT 0000010010001100
word: SLICEB.K0.INIT 1010101011110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1

.tile R14C55:PLC2
arc: H00L0100 S1_V02N0301
arc: H00R0000 H02W0401
arc: N1_V02N0401 S1_V02N0101
arc: S1_V02S0001 H01E0001
arc: S1_V02S0201 H01E0001
arc: S1_V02S0401 H01E0001
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0601 V01N0001
arc: A0 F7
arc: A1 F5
arc: A3 H00L0100
arc: A4 S1_V02N0301
arc: A5 S1_V02N0301
arc: A7 S1_V02N0301
arc: B0 V02N0301
arc: B1 V02N0101
arc: B2 S1_V02N0301
arc: B3 H00R0000
arc: B4 H01E0101
arc: B6 F3
arc: C0 H02W0401
arc: C1 H02W0401
arc: C2 N1_V02S0601
arc: C3 N1_V02S0601
arc: C4 H02W0401
arc: C5 N1_V02S0201
arc: C6 F4
arc: C7 H01E0001
arc: D0 F2
arc: D1 F2
arc: D2 W1_H02E0001
arc: D3 N1_V02S0201
arc: D4 V02N0601
arc: D5 V02N0601
arc: D6 V02N0401
arc: D7 H02E0201
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: S1_V02S0501 F7
arc: S1_V02S0601 F6
arc: S1_V02S0701 F5
arc: V01S0000 F1
arc: V01S0100 F0
word: SLICEB.K0.INIT 1111001111000000
word: SLICEA.K1.INIT 1000110010000000
word: SLICEA.K0.INIT 0001000011010000
word: SLICEC.K1.INIT 1111101001010000
word: SLICED.K1.INIT 1111010110100000
word: SLICEC.K0.INIT 0010000001110000
word: SLICEB.K1.INIT 0000000100100011
word: SLICED.K0.INIT 0000000000000011
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1

.tile R14C56:PLC2
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0601 W3_H06E0303

.tile R14C70:PLC2
arc: E1_H02E0501 V06S0303

.tile R14C7:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R15C12:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R15C29:PLC2
arc: E1_H02E0101 E3_H06W0103

.tile R15C30:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 V02N0101
arc: E1_H02E0601 V02S0601
arc: H00L0000 H02W0001
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0301 H02W0301
arc: V00B0000 H02W0601
arc: A0 V02N0501
arc: C0 V02N0401
arc: CE0 H00L0000
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
word: SLICEA.K0.INIT 1111101001010000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C31:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0303 V01N0101
arc: H00R0100 E1_H02W0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0701 S1_V02N0601
arc: V00B0100 S1_V02N0101
arc: V00T0000 S1_V02N0601
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0601 S1_V02N0601
arc: A1 S1_V02N0501
arc: A2 F7
arc: A4 E1_H02W0501
arc: A5 Q5
arc: B0 S1_V02N0301
arc: B1 Q1
arc: B3 Q3
arc: B4 E1_H02W0301
arc: B7 E1_H02W0301
arc: C0 F4
arc: C2 N1_V01N0001
arc: C3 E1_H02W0601
arc: C5 V02N0001
arc: C7 H02E0601
arc: CE0 W1_H02E0101
arc: CE1 W1_H02E0101
arc: CE2 W1_H02E0101
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D1 V01S0100
arc: D2 V00B0100
arc: D3 E1_H02W0001
arc: D4 H02E0001
arc: D5 H02E0001
arc: D7 H00R0100
arc: E1_H01E0101 Q0
arc: E1_H02E0101 Q3
arc: E1_H02E0201 Q2
arc: E1_H02E0501 Q5
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: N1_V01N0001 Q2
arc: N1_V02N0601 F4
arc: N3_V06N0103 Q1
arc: N3_V06N0303 Q5
arc: V01S0000 Q1
arc: V01S0100 F7
word: SLICED.K1.INIT 1100000000000000
word: SLICEA.K1.INIT 1110111001000100
word: SLICEC.K0.INIT 1000100000000000
word: SLICEB.K0.INIT 1010101011110000
word: SLICEA.K0.INIT 1111001111000000
word: SLICEB.K1.INIT 1100111111000000
word: SLICEC.K1.INIT 1010111110100000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C32:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0601 V02N0601
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 H01E0101
arc: A3 H00L0100
arc: A4 S1_V02N0101
arc: B0 H02E0101
arc: B1 F3
arc: B3 S1_V02N0301
arc: B4 H00L0000
arc: C0 V02N0401
arc: C1 V02N0401
arc: C3 E1_H01W0000
arc: C4 S1_V02N0001
arc: CE0 W1_H02E0101
arc: CLK0 G_HPBX0000
arc: D0 H00R0000
arc: D1 H02E0201
arc: D3 V02N0201
arc: D4 E1_H01W0100
arc: E1_H01E0101 Q0
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H00L0000 Q0
arc: H00L0100 Q1
arc: H00R0000 F4
arc: H01W0000 Q1
arc: MUXCLK0 CLK0
word: SLICEB.K1.INIT 1011100010101010
word: SLICEC.K0.INIT 1110110001001100
word: SLICEA.K0.INIT 1111110000001100
word: SLICEA.K1.INIT 1100111111000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R15C33:PLC2
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 V02N0701
arc: H00L0000 V02S0001
arc: H00R0000 V02S0601
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0003 H06E0003
arc: S3_V06S0303 H06W0303
arc: V00B0100 V02N0301
arc: V00T0100 V02N0701
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: A0 W1_H02E0701
arc: A1 V01N0101
arc: A2 W1_H02E0501
arc: A3 W1_H02E0501
arc: A4 V02N0101
arc: B0 F1
arc: B1 V02N0101
arc: B4 H01E0101
arc: C0 F4
arc: C1 N1_V01N0001
arc: C2 V02N0401
arc: C3 V02N0401
arc: C4 V00B0100
arc: CE0 V02N0201
arc: CE1 H02E0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0000
arc: D0 V02N0001
arc: D1 V00B0100
arc: D2 H00R0000
arc: D3 V01S0100
arc: D4 W1_H02E0001
arc: E1_H01E0001 F2
arc: E1_H02E0001 Q0
arc: E1_H02E0301 Q3
arc: E3_H06E0003 Q0
arc: E3_H06E0203 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q0
arc: M2 V00T0100
arc: M3 H00L0000
arc: M7 H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q3
arc: N1_V02N0201 Q0
arc: V01S0000 Q0
arc: V01S0100 Q7
word: SLICEB.K1.INIT 1111101000001010
word: SLICEB.K0.INIT 1111101000001010
word: SLICEA.K1.INIT 0000000010111000
word: SLICEC.K0.INIT 1110000001000000
word: SLICEA.K0.INIT 1111110010101010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R15C34:PLC2
arc: E1_H02E0701 V02N0701
arc: H00R0000 H02W0601
arc: N1_V02N0201 H06E0103
arc: N1_V02N0401 S1_V02N0101
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0501 H06E0303
arc: V00B0100 H02E0701
arc: W1_H02W0201 H01E0001
arc: W1_H02W0401 V01N0001
arc: A3 V00B0000
arc: B0 E1_H02W0301
arc: B1 E1_H02W0301
arc: B3 H02W0101
arc: B4 N1_V01S0000
arc: C0 H02E0401
arc: C1 H02E0401
arc: C3 W1_H02E0601
arc: C4 H02E0401
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0201
arc: D1 V01S0100
arc: D3 H02W0201
arc: D4 H01W0000
arc: E1_H01E0101 Q2
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H01W0000 F3
arc: M0 V00B0100
arc: M2 V00T0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0101 Q4
arc: S3_V06S0103 Q2
arc: S3_V06S0203 Q4
arc: V00B0000 Q4
arc: V00T0000 F0
arc: V01S0100 Q2
word: SLICEA.K1.INIT 1111110000001100
word: SLICEA.K0.INIT 1111110000001100
word: SLICEB.K1.INIT 1110001010101010
word: SLICEC.K0.INIT 1111110000001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1

.tile R15C35:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 H01E0101
arc: H00R0000 V02N0601
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 S3_V06N0303
arc: S3_V06S0003 H06W0003
arc: S3_V06S0203 N1_V01S0000
arc: V00B0100 V02S0301
arc: V00T0000 E1_H02W0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0601 V02N0601
arc: W3_H06W0103 E1_H02W0101
arc: A0 F7
arc: A3 H00L0100
arc: A5 V02N0101
arc: A6 N1_V01S0100
arc: A7 S1_V02N0101
arc: B0 V02S0101
arc: B1 F3
arc: B3 S1_V02N0101
arc: B5 V00B0100
arc: B6 V02S0701
arc: B7 V01S0000
arc: C1 H02W0401
arc: C3 W1_H02E0601
arc: C5 N1_V02S0201
arc: C6 S1_V02N0201
arc: C7 V00T0000
arc: CE0 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 V02N0201
arc: D1 V02N0201
arc: D3 E1_H02W0001
arc: D5 H02W0001
arc: D6 E1_H02W0001
arc: D7 H02W0201
arc: E1_H01E0101 Q1
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: MUXCLK0 CLK0
arc: N1_V02N0401 F6
arc: S1_V02S0701 F5
arc: V01S0000 Q0
word: SLICED.K1.INIT 1110110001001100
word: SLICEA.K0.INIT 1010101011001100
word: SLICED.K0.INIT 1100101010101010
word: SLICEB.K1.INIT 1110001010101010
word: SLICEA.K1.INIT 1100110011110000
word: SLICEC.K1.INIT 1101100000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R15C36:PLC2
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0601 V06S0303
arc: H00R0000 V02N0601
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 E1_H02W0401
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 V01N0001
arc: S1_V02S0401 V01N0001
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 H01E0101
arc: V00T0000 S1_V02N0401
arc: W1_H02W0001 V01N0001
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 N1_V01S0000
arc: W3_H06W0303 N1_V01S0100
arc: E3_H06E0003 W3_H06E0003
arc: A0 S1_V02N0701
arc: A1 F5
arc: A4 W1_H02E0701
arc: A5 V02N0301
arc: A6 V02N0101
arc: B1 H00R0100
arc: B2 H00R0000
arc: B3 N1_V02S0101
arc: B4 H02E0101
arc: B5 E1_H02W0301
arc: B6 H02E0101
arc: C1 F4
arc: C2 V02S0601
arc: C4 V00T0000
arc: C5 V02S0201
arc: C6 H02E0601
arc: CE1 H02W0101
arc: CLK0 G_HPBX0000
arc: D0 H02W0201
arc: D1 H02W0201
arc: D2 Q2
arc: D3 V02N0001
arc: D4 E1_H02W0201
arc: D5 S1_V02N0601
arc: D6 S1_V02N0601
arc: E1_H02E0001 Q2
arc: E1_H02E0201 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: LSR0 H02E0501
arc: M0 V00B0000
arc: M6 H02W0401
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F3
arc: N1_V01N0101 Q2
arc: N3_V06N0003 F0
arc: S3_V06S0003 F3
arc: V00B0000 F6
arc: W3_H06W0003 F3
word: SLICEB.K1.INIT 0000000000110011
word: SLICEB.K0.INIT 1111001111000000
word: SLICED.K0.INIT 0111011101011111
word: SLICED.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 1100000010100000
word: SLICEC.K1.INIT 1100000010001000
word: SLICEA.K0.INIT 0000000001010101
word: SLICEA.K1.INIT 0000000100110011
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R15C37:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0601 S1_V02N0601
arc: H00R0100 S1_V02N0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0501 E1_H02W0501
arc: S3_V06S0103 E3_H06W0103
arc: V00B0100 H02W0701
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 V06S0303
arc: E1_H02E0501 W3_H06E0303
arc: N1_V02N0201 W3_H06E0103
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0203 N1_V01S0000
arc: E3_H06E0203 W3_H06E0103
arc: A0 S1_V02N0501
arc: A1 S1_V02N0501
arc: A2 H02W0501
arc: A5 S1_V02N0301
arc: A6 W1_H02E0701
arc: A7 V02N0101
arc: B5 N1_V01S0000
arc: B6 N1_V01S0000
arc: C0 H02E0601
arc: C1 V02S0401
arc: C2 N1_V01S0100
arc: C6 V02N0001
arc: CLK0 G_HPBX0000
arc: D0 H02E0001
arc: D1 H02E0201
arc: D2 Q2
arc: D5 W1_H02E0001
arc: D6 H00R0100
arc: D7 V02N0401
arc: E1_H01E0001 Q2
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: LSR1 H02E0301
arc: M0 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V01N0101 Q2
arc: N3_V06N0303 F5
arc: W1_H02W0401 F6
word: SLICED.K1.INIT 0101010111111111
word: SLICEB.K0.INIT 0101010111110000
word: SLICED.K0.INIT 1100000010100000
word: SLICEA.K0.INIT 1111010110100000
word: SLICEA.K1.INIT 1111010110100000
word: SLICEC.K1.INIT 1101110110001000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1

.tile R15C38:PLC2
arc: E1_H02E0201 V01N0001
arc: E1_H02E0601 N1_V01S0000
arc: H00L0000 V02N0001
arc: H00R0000 V02S0601
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0601 H06W0303
arc: S3_V06S0003 E3_H06W0003
arc: V00T0100 H02W0301
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 V01N0101
arc: W1_H02W0701 S3_V06N0203
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0301 W3_H06E0003
arc: W3_H06W0003 E3_H06W0003
arc: A1 F5
arc: A3 F5
arc: B0 H02W0301
arc: B3 H00R0000
arc: B5 H00L0000
arc: C1 V02S0601
arc: C2 V02S0601
arc: C3 H00L0000
arc: C5 E1_H02W0601
arc: D0 H00R0000
arc: D1 V00T0100
arc: D2 V00T0100
arc: D3 V00T0100
arc: D5 S1_V02N0401
arc: E1_H02E0101 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: M0 H02E0601
arc: M1 H02E0001
arc: M2 H02E0601
word: SLICEA.K0.INIT 0000000000110011
word: SLICEA.K1.INIT 0000000001011111
word: SLICEB.K0.INIT 0000000000001111
word: SLICEB.K1.INIT 0000000001111111
word: SLICEC.K1.INIT 0000111100000011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1

.tile R15C39:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0701 E3_H06W0203
arc: H00L0000 S1_V02N0201
arc: H00R0100 E1_H02W0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 E3_H06W0303
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 E3_H06W0303
arc: V00B0000 V02N0201
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0701 V06S0203
arc: E1_H01E0101 W3_H06E0203
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: A0 V02N0501
arc: A1 V02N0501
arc: A2 V00B0000
arc: A3 V00B0000
arc: B1 V00B0000
arc: B2 H00R0100
arc: B3 V01N0001
arc: C0 N1_V01S0100
arc: C1 N1_V01S0100
arc: C2 N1_V01S0100
arc: C3 H00L0000
arc: CE1 V02N0201
arc: CLK0 G_HPBX0000
arc: D0 V02N0201
arc: D1 V02S0201
arc: D2 V02S0001
arc: D3 F0
arc: E1_H01E0001 F3
arc: E1_H02E0201 Q2
arc: E3_H06E0003 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: M0 H02E0601
arc: MUXCLK1 CLK0
arc: N3_V06N0003 F0
word: SLICEB.K1.INIT 0101110101010101
word: SLICEA.K0.INIT 1010000010101010
word: SLICEA.K1.INIT 1010001010000000
word: SLICEB.K0.INIT 0011000100100000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C40:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 V06N0303
arc: E3_H06E0203 H01E0001
arc: H00L0100 W1_H02E0101
arc: H00R0000 V02N0601
arc: H00R0100 H02E0701
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 H01E0101
arc: N3_V06N0203 H06E0203
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 E1_H02W0301
arc: V00B0000 H02W0401
arc: V00B0100 H02W0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0601 V02S0601
arc: A4 H02W0501
arc: B0 V01N0001
arc: B4 H00R0000
arc: C0 V02N0601
arc: C4 V01N0101
arc: C6 V00B0100
arc: C7 V00B0100
arc: D0 V00B0100
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 V01N0001
arc: E3_H06E0003 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0000
arc: M1 H00L0100
arc: M2 V00B0000
arc: M3 H00R0100
arc: M4 H02W0401
arc: M5 H00L0100
arc: M6 H02W0401
word: SLICEC.K0.INIT 0001000000010001
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000111100001111
word: SLICED.K1.INIT 0000111100001111
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000011111111
word: SLICEA.K0.INIT 0000000000000011
word: SLICEB.K0.INIT 0000000011111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1

.tile R15C41:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 S3_V06N0103
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0301 V01N0101
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 S3_V06N0003
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 V06S0303
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0303 E1_H01W0100
arc: A0 H02W0501
arc: A2 V02S0701
arc: A6 F5
arc: B0 S1_V02N0101
arc: B1 S1_V02N0101
arc: B2 V02S0301
arc: B3 E1_H02W0301
arc: B5 S1_V02N0501
arc: B7 F3
arc: C0 V02N0601
arc: C1 V02N0601
arc: C2 N1_V01N0001
arc: C3 E1_H01W0000
arc: C4 S1_V02N0001
arc: C5 V02N0001
arc: C6 W1_H02E0401
arc: C7 V00T0000
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 H02W0001
arc: D3 S1_V02N0201
arc: D4 W1_H02E0001
arc: D5 S1_V02N0601
arc: D6 W1_H02E0201
arc: D7 H02E0001
arc: E1_H01E0101 F6
arc: E1_H02E0401 F4
arc: E1_H02E0501 F5
arc: E1_H02E0701 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: M0 H02W0601
arc: S1_V02S0201 F0
arc: S1_V02S0501 F7
arc: V00B0100 F7
arc: V00T0000 F2
arc: V01S0000 F0
word: SLICEC.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 0000001100000000
word: SLICEA.K0.INIT 0000100000001100
word: SLICEA.K1.INIT 0000000000001100
word: SLICED.K1.INIT 1100000000000000
word: SLICEB.K0.INIT 0000000000000001
word: SLICED.K0.INIT 0101000000000000
word: SLICEC.K1.INIT 1111110000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1

.tile R15C42:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 S1_V02N0701
arc: H00R0000 V02N0601
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 W1_H02E0601
arc: N3_V06N0303 H06W0303
arc: S1_V02S0201 V01N0001
arc: S1_V02S0601 S3_V06N0303
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 H06E0303
arc: V00B0100 H02E0701
arc: V00T0100 S1_V02N0701
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V06N0103
arc: N3_V06N0003 W3_H06E0003
arc: W1_H02W0301 W3_H06E0003
arc: A3 F7
arc: A5 W1_H02E0501
arc: A7 F5
arc: B1 Q1
arc: B3 H00L0000
arc: B4 H02E0101
arc: B5 H01E0101
arc: B7 V00B0100
arc: C0 H00L0000
arc: C1 H00L0000
arc: C2 H00L0000
arc: C3 N1_V01N0001
arc: C4 V02S0001
arc: C5 H02E0401
arc: C6 H02W0401
arc: C7 F4
arc: CE0 H00L0100
arc: CLK0 G_HPBX0000
arc: D0 V01S0100
arc: D1 V01S0100
arc: D2 V02N0001
arc: D3 H00R0000
arc: D4 F2
arc: D5 E1_H01W0100
arc: D6 H02E0001
arc: D7 V02N0601
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F6
arc: E1_H02E0001 Q0
arc: E1_H02E0401 F6
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00L0100 F3
arc: H01W0000 F6
arc: H01W0100 F7
arc: LSR0 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 Q1
arc: S1_V02S0501 F5
arc: S1_V02S0701 F7
arc: V01S0000 F4
arc: V01S0100 F7
arc: W1_H02W0501 F5
arc: W1_H02W0601 F4
word: SLICED.K0.INIT 1111000000000000
word: SLICED.K1.INIT 0000000000111011
word: SLICEA.K0.INIT 0000000000001111
word: SLICEA.K1.INIT 0000000000111100
word: SLICEB.K1.INIT 1010101010111111
word: SLICEB.K0.INIT 0000111100000000
word: SLICEC.K0.INIT 1100001100000000
word: SLICEC.K1.INIT 0000111100001110
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R15C43:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 H01E0101
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 V01N0101
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 H01E0101
arc: N3_V06N0103 S3_V06N0003
arc: V00B0000 V02N0001
arc: V00B0100 W1_H02E0501
arc: V00T0000 S1_V02N0401
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0203 E3_H06W0203
arc: A0 E1_H02W0501
arc: A3 H02W0701
arc: A5 S1_V02N0101
arc: B0 V00T0000
arc: B1 V00T0000
arc: B3 V02N0301
arc: B5 W1_H02E0101
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 H02W0401
arc: C3 W1_H02E0401
arc: C5 H01E0001
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0001
arc: D1 E1_H02W0001
arc: D2 Q2
arc: D3 H02E0001
arc: D5 V02N0401
arc: D7 H00R0100
arc: E1_H01E0101 F7
arc: E3_H06E0003 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F4
arc: LSR1 H02W0501
arc: M0 V00B0000
arc: M4 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F7
arc: W1_H02W0301 F3
arc: W3_H06W0103 F2
word: SLICEA.K0.INIT 0000000000110101
word: SLICEB.K0.INIT 1111111111110000
word: SLICEB.K1.INIT 1111000001110000
word: SLICEA.K1.INIT 0000000000110000
word: SLICED.K1.INIT 0000000011111111
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0100101111100001
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R15C44:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 W1_H02E0701
arc: H00R0000 V02N0401
arc: H00R0100 V02N0701
arc: N1_V02N0001 H02E0001
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 N1_V02S0501
arc: V00B0000 W1_H02E0601
arc: V00B0100 E1_H02W0701
arc: V00T0000 S1_V02N0401
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 H01E0101
arc: W1_H02W0701 E3_H06W0203
arc: A1 S1_V02N0701
arc: A2 E1_H02W0501
arc: A5 S1_V02N0301
arc: A6 H00R0000
arc: B0 W1_H02E0301
arc: B1 W1_H02E0301
arc: B2 V01N0001
arc: B5 H02E0301
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 W1_H02E0401
arc: C3 W1_H02E0401
arc: C5 H02W0401
arc: C6 Q6
arc: CE0 V02N0201
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D1 V01S0100
arc: D2 W1_H02E0201
arc: D3 V00B0100
arc: D5 V00B0000
arc: D6 H02E0201
arc: E1_H02E0101 Q1
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q1
arc: H01W0100 Q0
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M2 H02E0601
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F2
arc: N3_V06N0003 Q0
arc: N3_V06N0103 Q1
arc: N3_V06N0303 F5
arc: S3_V06S0003 Q0
arc: V01S0100 Q6
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q1
word: SLICEA.K0.INIT 0011110000111100
word: SLICEA.K1.INIT 1001010101101010
word: SLICED.K0.INIT 0101101000000000
word: SLICEB.K0.INIT 0101110001011111
word: SLICEB.K1.INIT 0000000011110000
word: SLICEC.K1.INIT 1011101110111000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R15C45:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 S1_V02N0501
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0003 S1_V02N0001
arc: S1_V02S0401 H02W0401
arc: V00B0000 V02N0201
arc: V00B0100 V02N0301
arc: V00T0100 S1_V02N0701
arc: W1_H02W0701 V06N0203
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0301 W3_H06E0003
arc: S3_V06S0303 W3_H06E0303
arc: W1_H02W0001 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: W3_H06W0203 E3_H06W0103
arc: A0 W1_H02E0701
arc: A2 S1_V02N0501
arc: A4 H02E0501
arc: A5 H02E0501
arc: A7 F5
arc: B0 V00B0000
arc: B4 H02E0301
arc: B5 V02N0701
arc: B7 H02E0301
arc: C0 V02N0601
arc: C4 E1_H01E0101
arc: C5 V02N0201
arc: C6 S1_V02N0201
arc: CE1 W1_H02E0101
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D2 H01E0101
arc: D4 V02N0401
arc: D5 H02W0001
arc: D6 S1_V02N0401
arc: D7 E1_H01W0100
arc: E1_H01E0101 F0
arc: E1_H02E0201 Q2
arc: E1_H02E0601 F6
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00T0100
arc: M0 E1_H02W0601
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q2
arc: N1_V02N0001 Q2
arc: W1_H02W0401 F4
arc: W1_H02W0501 F7
arc: W3_H06W0103 F2
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 0001001101011111
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 1000110000001100
word: SLICED.K1.INIT 1100110001000100
word: SLICEC.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 0101010100000000
word: SLICED.K0.INIT 0000111100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1

.tile R15C46:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0701 W1_H02E0701
arc: H00L0000 S1_V02N0001
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0501 H02W0501
arc: S1_V02S0701 E1_H01W0100
arc: V00B0000 H02E0601
arc: V00T0000 S1_V02N0401
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0203 N3_V06S0203
arc: W3_H06W0303 E1_H02W0601
arc: E3_H06E0003 W3_H06E0003
arc: A0 V02N0701
arc: A1 V02N0701
arc: A2 V01N0101
arc: A4 E1_H02W0701
arc: A5 S1_V02N0301
arc: A7 F5
arc: B0 V01N0001
arc: B2 H02W0301
arc: B3 H02W0301
arc: B4 H00L0000
arc: B5 V02N0501
arc: B6 E1_H02W0101
arc: B7 E1_H02W0101
arc: C1 N1_V01N0001
arc: C3 H00L0100
arc: C4 V01N0101
arc: C5 S1_V02N0001
arc: C6 H02W0401
arc: C7 V02N0201
arc: CLK0 G_HPBX0000
arc: D0 W1_H02E0001
arc: D1 W1_H02E0001
arc: D2 W1_H02E0001
arc: D3 W1_H02E0001
arc: D4 V02N0401
arc: D5 V01N0001
arc: D6 H01W0000
arc: D7 V00B0000
arc: E1_H01E0001 F7
arc: E1_H01E0101 Q6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H01W0000 F4
arc: H01W0100 F6
arc: M0 V00T0000
arc: M2 V00T0000
arc: M3 H02W0201
arc: M6 V00B0100
arc: M7 H00R0100
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: N3_V06N0003 Q3
arc: S1_V02S0001 F2
arc: S1_V02S0201 F0
arc: V00B0100 Q7
arc: W1_H02W0401 Q6
word: SLICEA.K1.INIT 1010101011110000
word: SLICEA.K0.INIT 1010101011001100
word: SLICEC.K0.INIT 0101010000010000
word: SLICED.K0.INIT 0011001100110000
word: SLICEC.K1.INIT 0011000100000001
word: SLICED.K1.INIT 0011001000100010
word: SLICEB.K0.INIT 1100110010101010
word: SLICEB.K1.INIT 1100110011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C47:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0501 V06S0303
arc: H00L0000 V02S0001
arc: H00L0100 V02N0101
arc: H00R0000 V02S0601
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 H01E0101
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0401 N1_V01S0000
arc: S3_V06S0103 H06E0103
arc: V00B0000 W1_H02E0401
arc: V00B0100 H02E0701
arc: V00T0100 S1_V02N0701
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 H01E0001
arc: A1 H00L0000
arc: A2 V02N0501
arc: A5 V02N0301
arc: A6 E1_H02W0701
arc: A7 N1_V02S0301
arc: B0 V02N0301
arc: B1 V02N0101
arc: B3 H00R0000
arc: B5 V02N0501
arc: B6 V00B0000
arc: B7 V02N0701
arc: C0 H00L0100
arc: C2 N1_V02S0401
arc: C3 N1_V02S0401
arc: C5 V02N0201
arc: C6 V02N0001
arc: C7 V01N0101
arc: CE2 S1_V02N0601
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0001
arc: D1 H02E0001
arc: D2 E1_H02W0001
arc: D3 E1_H02W0001
arc: D5 S1_V02N0401
arc: D6 V02N0401
arc: D7 V02N0601
arc: E1_H01E0001 Q6
arc: E1_H01E0101 F7
arc: E1_H02E0401 Q6
arc: E1_H02E0701 Q5
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 Q5
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M0 V00T0100
arc: M2 V00T0100
arc: M4 E1_H01E0101
arc: M5 V01S0000
arc: M6 V00T0000
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: S1_V02S0501 Q5
arc: S3_V06S0303 Q6
arc: V00T0000 F2
arc: V01S0000 F0
arc: V01S0100 Q6
arc: W1_H02W0401 F6
word: SLICEA.K1.INIT 1100110010101010
word: SLICEA.K0.INIT 1111000011001100
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0001010100111111
word: SLICED.K0.INIT 1100100001000000
word: SLICEB.K0.INIT 1111000010101010
word: SLICEB.K1.INIT 1111000011001100
word: SLICED.K1.INIT 0001010100111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R15C48:PLC2
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 V06N0203
arc: E1_H02E0601 V02N0601
arc: H00L0100 S1_V02N0101
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 H02E0401
arc: N3_V06N0303 H06E0303
arc: S3_V06S0003 H01E0001
arc: V00B0000 S1_V02N0001
arc: V00B0100 W1_H02E0701
arc: V00T0100 S1_V02N0701
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 V02N0701
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 W3_H06E0103
arc: A3 V02N0501
arc: A4 V02N0101
arc: A5 H02E0501
arc: A6 H02E0701
arc: A7 H02W0501
arc: B0 S1_V02N0101
arc: B1 S1_V02N0301
arc: B3 V02N0301
arc: B4 E1_H02W0301
arc: B6 W1_H02E0101
arc: B7 H02E0301
arc: C0 S1_V02N0401
arc: C1 V02N0601
arc: C2 H02W0401
arc: C5 E1_H02W0601
arc: C6 Q6
arc: C7 V02N0201
arc: CE1 E1_H02W0101
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0000
arc: D0 V02N0001
arc: D1 S1_V02N0201
arc: D2 H02E0001
arc: D3 S1_V02N0201
arc: D4 H02W0001
arc: D5 H02W0001
arc: D6 H00L0100
arc: D7 E1_H02W0201
arc: E1_H01E0001 F3
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M0 V00B0000
arc: M4 V00T0100
arc: M6 N1_V01N0101
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F0
arc: N1_V01N0101 F4
arc: N1_V02N0501 F7
arc: N1_V02N0601 F6
arc: N3_V06N0003 F3
arc: S1_V02S0601 Q6
arc: S3_V06S0303 Q6
arc: W1_H02W0001 Q2
arc: W3_H06W0103 Q2
word: SLICEC.K0.INIT 1100110010101010
word: SLICEC.K1.INIT 1111000010101010
word: SLICEB.K1.INIT 0000000001110111
word: SLICED.K0.INIT 1100000010001000
word: SLICEA.K0.INIT 0000000011000000
word: SLICEA.K1.INIT 0000110000000000
word: SLICEB.K0.INIT 0000000011110000
word: SLICED.K1.INIT 0000000000001000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R15C49:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0303 V01N0101
arc: H00R0000 E1_H02W0601
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S3_V06N0103
arc: S1_V02S0501 H01E0101
arc: S1_V02S0701 N3_V06S0203
arc: V00T0100 S1_V02N0701
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 V06N0303
arc: W1_H02W0701 S1_V02N0701
arc: N3_V06N0003 W3_H06E0003
arc: A2 H01E0001
arc: B0 E1_H02W0101
arc: B1 V02N0101
arc: B2 H02E0301
arc: B3 S1_V02N0301
arc: B4 H02E0101
arc: B7 W1_H02E0101
arc: C0 S1_V02N0601
arc: C1 H02E0601
arc: C2 E1_H02W0401
arc: C3 S1_V02N0401
arc: C6 E1_H02W0601
arc: C7 N1_V02S0001
arc: CE1 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 V02N0201
arc: D1 E1_H02W0201
arc: D2 V00B0100
arc: D3 S1_V02N0201
arc: D4 H02E0001
arc: D6 V02N0401
arc: D7 N1_V02S0401
arc: E1_H01E0001 F4
arc: E1_H01E0101 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00B0000
arc: M0 V00T0100
arc: M7 W1_H02E0201
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F4
arc: N1_V01N0101 F0
arc: S1_V02S0201 F0
arc: S1_V02S0601 F6
arc: S3_V06S0103 Q2
arc: S3_V06S0203 Q7
arc: V00B0000 F6
arc: V00B0100 F7
arc: V01S0000 Q7
arc: W3_H06W0003 F3
arc: W3_H06W0203 F4
word: SLICEC.K0.INIT 0000000000110011
word: SLICEB.K1.INIT 1100000000000000
word: SLICED.K0.INIT 0000000011110000
word: SLICEA.K0.INIT 0000000011000000
word: SLICEA.K1.INIT 0000110000000000
word: SLICED.K1.INIT 0011000011111100
word: SLICEB.K0.INIT 1111111000001110
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R15C50:PLC2
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 V02S0701
arc: H00R0100 H02E0501
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 H02W0401
arc: N1_V02N0701 H02E0701
arc: S1_V02S0201 H01E0001
arc: V00T0000 V02N0401
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0601 V02N0601
arc: A0 S1_V02N0701
arc: A4 V00T0000
arc: B0 H02E0101
arc: B2 W1_H02E0101
arc: B4 V02N0701
arc: B5 H00L0000
arc: B6 H01E0101
arc: C0 H00R0100
arc: C4 H02W0401
arc: C5 V02S0201
arc: C6 W1_H02E0401
arc: CE0 H00R0000
arc: CE2 E1_H02W0101
arc: CLK0 G_HPBX0000
arc: D0 V02N0201
arc: D2 W1_H02E0001
arc: D4 H02E0001
arc: D5 S1_V02N0401
arc: E1_H01E0001 F2
arc: E1_H01E0101 F2
arc: E1_H02E0401 Q4
arc: E1_H02E0501 F5
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0000 F2
arc: H00R0000 F6
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F6
arc: N1_V01N0101 F5
arc: N3_V06N0103 F2
arc: S1_V02S0001 Q0
arc: S1_V02S0401 F6
arc: S1_V02S0601 F6
arc: V01S0100 Q0
arc: W3_H06W0203 Q4
word: SLICEC.K0.INIT 1111001000100010
word: SLICED.K0.INIT 0000110000001100
word: SLICEB.K0.INIT 0011001100000000
word: SLICEC.K1.INIT 0000000011000000
word: SLICEA.K0.INIT 1000000010111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R15C51:PLC2
arc: E1_H02E0201 V02N0201
arc: H00L0000 H02W0001
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 V01N0001
arc: N1_V02N0601 H01E0001
arc: N3_V06N0203 H01E0001
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 E1_H02W0701
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 V02N0601
arc: N1_V02N0101 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: W3_H06W0103 S3_V06N0103
arc: A0 H02E0701
arc: A1 H02E0701
arc: A2 H02E0501
arc: B7 H02E0301
arc: C0 H00L0000
arc: C1 E1_H01W0000
arc: C2 V02S0401
arc: C7 H01E0001
arc: CLK0 G_HPBX0000
arc: D0 H02W0201
arc: D1 V02S0001
arc: D2 H01E0101
arc: D7 E1_H01W0100
arc: E1_H01E0101 F2
arc: E1_H02E0001 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q1
arc: MUXCLK0 CLK0
arc: N1_V02N0501 F7
arc: S3_V06S0103 F2
arc: V01S0100 Q0
word: SLICEA.K0.INIT 1111010110100000
word: SLICEA.K1.INIT 1111010110100000
word: SLICEB.K0.INIT 1111101010101010
word: SLICED.K1.INIT 0000110011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1

.tile R15C52:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 H01E0101
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0701 W1_H02E0601
arc: H00L0000 H02E0001
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 V01N0101
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0701 H01E0101
arc: S3_V06S0103 H01E0101
arc: S3_V06S0303 H06E0303
arc: V00B0100 W1_H02E0701
arc: V00T0100 H02W0301
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 N1_V01S0000
arc: E3_H06E0003 W3_H06E0003
arc: A0 W1_H02E0701
arc: A6 V02N0301
arc: B1 V02S0101
arc: B4 H00R0000
arc: C0 N1_V01S0100
arc: C1 V02S0401
arc: C4 V02N0201
arc: C6 Q6
arc: CE3 H00L0000
arc: CLK0 G_HPBX0000
arc: D0 V02S0201
arc: D1 V00B0100
arc: D4 W1_H02E0201
arc: D6 H02E0201
arc: E1_H02E0601 F4
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H00R0000 Q6
arc: H01W0000 Q1
arc: H01W0100 Q6
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F6
arc: N1_V01N0101 Q0
arc: V01S0100 Q1
arc: W1_H02W0001 Q0
word: SLICEA.K0.INIT 1111101001010000
word: SLICEA.K1.INIT 1100110011110000
word: SLICED.K0.INIT 1010101011110000
word: SLICEC.K0.INIT 1100111111000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1

.tile R15C53:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 S1_V02N0301
arc: H00L0100 V02N0301
arc: H00R0000 H02E0401
arc: H00R0100 V02N0701
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H02E0301
arc: S1_V02S0301 H02E0301
arc: V00T0100 N1_V02S0701
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 V01N0101
arc: A0 H02E0701
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 F5
arc: A5 Q5
arc: B1 V02N0301
arc: B2 H00R0000
arc: B3 H00R0000
arc: B6 V00B0100
arc: B7 V02S0501
arc: C0 H00L0000
arc: C1 V02S0401
arc: C2 V02S0601
arc: C3 V02S0601
arc: C4 V00T0000
arc: C5 V02N0201
arc: C6 Q6
arc: C7 H02E0601
arc: CE0 H02E0101
arc: CE2 H02E0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0000
arc: D0 V02N0201
arc: D1 F0
arc: D2 V02N0201
arc: D3 V02N0201
arc: D4 V01N0001
arc: D5 V00B0000
arc: D6 W1_H02E0201
arc: D7 V01N0001
arc: E1_H01E0001 F4
arc: E1_H01E0101 F7
arc: E1_H02E0401 F6
arc: E3_H06E0303 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0000 Q5
arc: M0 V00T0100
arc: M2 H02E0601
arc: M5 H00R0100
arc: M6 H02E0401
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F6
arc: N1_V01N0101 Q0
arc: N1_V02N0501 Q5
arc: S1_V02S0001 F2
arc: S1_V02S0101 F1
arc: S1_V02S0701 F5
arc: V00B0000 Q6
arc: V00B0100 Q5
arc: V00T0000 F0
arc: V01S0000 F1
arc: W1_H02W0001 Q0
arc: W1_H02W0601 Q6
arc: W1_H02W0701 Q5
word: SLICED.K0.INIT 1111000011001100
word: SLICEC.K1.INIT 1010111110100000
word: SLICEA.K0.INIT 1111000010101010
word: SLICEC.K0.INIT 1010101011110000
word: SLICED.K1.INIT 0011001100001111
word: SLICEB.K0.INIT 1010111110111011
word: SLICEB.K1.INIT 0000010100010001
word: SLICEA.K1.INIT 1111110000110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R15C54:PLC2
arc: E1_H02E0401 V02N0401
arc: H00L0000 V02S0201
arc: H00R0000 V02N0601
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 V01N0001
arc: S1_V02S0601 H01E0001
arc: V00B0000 V02N0201
arc: V00B0100 H02W0701
arc: V00T0000 S1_V02N0601
arc: W1_H02W0701 V06N0203
arc: A0 H00L0000
arc: A3 H01E0001
arc: A4 V00T0000
arc: A5 V00T0000
arc: A7 H00R0000
arc: B0 H02E0301
arc: B1 H02E0101
arc: B3 H02E0101
arc: B4 S1_V02N0701
arc: B5 S1_V02N0701
arc: B7 N1_V01S0000
arc: C0 V02S0601
arc: C1 N1_V01S0100
arc: C3 V02N0401
arc: C4 E1_H01E0101
arc: C5 E1_H01E0101
arc: C7 F4
arc: D0 W1_H02E0001
arc: D1 W1_H02E0001
arc: D3 H01E0101
arc: D4 W1_H02E0001
arc: D5 W1_H02E0001
arc: D7 E1_H01W0100
arc: E1_H01E0101 F3
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0100
arc: M4 V00B0000
arc: N1_V01N0001 F7
arc: N1_V01N0101 F7
arc: S1_V02S0001 F0
word: SLICED.K1.INIT 0111011101110010
word: SLICEB.K1.INIT 1000000010001100
word: SLICEA.K1.INIT 0000000011001111
word: SLICEA.K0.INIT 0000000011010001
word: SLICEC.K0.INIT 0000010000000000
word: SLICEC.K1.INIT 0000010011001100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R15C55:PLC2
arc: H00R0100 S1_V02N0501
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 H06E0303
arc: S1_V02S0601 N1_V02S0601
arc: V00T0000 V02N0601
arc: V00T0100 S1_V02N0501
arc: A0 V02N0701
arc: A1 V02N0501
arc: A3 V02S0501
arc: A4 N1_V01S0100
arc: A6 S1_V02N0301
arc: A7 S1_V02N0101
arc: B0 V00T0000
arc: B1 E1_H02W0301
arc: B2 V02N0301
arc: B3 W1_H02E0101
arc: B4 V00B0100
arc: B6 N1_V01S0000
arc: B7 V02S0701
arc: C0 V02S0401
arc: C1 H00R0100
arc: C2 W1_H02E0401
arc: C3 V02N0401
arc: C4 V02N0001
arc: C5 H02E0401
arc: C6 E1_H01E0101
arc: C7 V01N0101
arc: D0 V00T0100
arc: D1 V02S0001
arc: D2 V02N0201
arc: D3 V02S0201
arc: D4 S1_V02N0601
arc: D5 F2
arc: D6 V01N0001
arc: D7 V02N0401
arc: E1_H01E0101 F3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F4
arc: M0 V00B0000
arc: N1_V01N0001 F0
arc: S1_V02S0001 F2
arc: V00B0000 F6
arc: V00B0100 F7
arc: W1_H02W0201 F0
arc: W1_H02W0701 F5
word: SLICEA.K0.INIT 1100000011100010
word: SLICEA.K1.INIT 1011111100010101
word: SLICEB.K0.INIT 1111001111000000
word: SLICEC.K1.INIT 0000000000001111
word: SLICEB.K1.INIT 0011001000000010
word: SLICED.K0.INIT 0101010011111110
word: SLICEC.K0.INIT 1111111000000000
word: SLICED.K1.INIT 0000000000011011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R15C56:PLC2
arc: S3_V06S0303 H06E0303

.tile R15C57:PLC2
arc: W1_H02W0301 V02N0301

.tile R15C58:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R15C64:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R15C70:PLC2
arc: N1_V02N0701 W3_H06E0203

.tile R16C29:PLC2
arc: E1_H01E0001 E3_H06W0003

.tile R16C30:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: H00L0100 V02S0301
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H02W0501
arc: S3_V06S0203 H01E0001
arc: V00B0000 H02W0601
arc: A0 S1_V02N0501
arc: C0 N1_V01N0001
arc: CE0 H00L0100
arc: CLK0 G_HPBX0000
arc: D0 V02N0201
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 Q0
word: SLICEA.K0.INIT 1111010110100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C31:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0401 N1_V01S0000
arc: H00L0000 V02N0001
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0601 H06W0303
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0601 H06W0303
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 V02N0601
arc: A2 F5
arc: A5 V00T0000
arc: B0 V01N0001
arc: B1 V01N0001
arc: B5 H02W0301
arc: C0 E1_H02W0401
arc: C1 E1_H02W0401
arc: C2 E1_H02W0601
arc: C5 V02N0201
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0000
arc: D0 V00T0100
arc: D1 E1_H02W0201
arc: D2 H02E0001
arc: D5 E1_H02W0201
arc: E3_H06E0103 Q1
arc: E3_H06E0203 Q7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: M0 H02W0601
arc: M1 V01S0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q2
arc: S1_V02S0701 Q7
arc: V00T0000 Q2
arc: V00T0100 Q1
arc: V01S0100 F0
word: SLICEA.K0.INIT 1111110000001100
word: SLICEA.K1.INIT 1111110000001100
word: SLICEC.K1.INIT 1110101000101010
word: SLICEB.K0.INIT 1010111110100000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1

.tile R16C32:PLC2
arc: E1_H02E0601 V02N0601
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 S3_V06N0303
arc: S1_V02S0001 E3_H06W0003
arc: W1_H02W0301 V02N0301
arc: W1_H02W0601 V02S0601
arc: A0 V02S0701
arc: A2 V00T0000
arc: B2 V02N0301
arc: C0 H02W0401
arc: C2 V02N0601
arc: CE0 W1_H02E0101
arc: CLK0 G_HPBX0000
arc: D0 F2
arc: D2 H02W0001
arc: E1_H02E0001 Q0
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: MUXCLK0 CLK0
arc: V00T0000 Q0
word: SLICEB.K0.INIT 1011101010001010
word: SLICEA.K0.INIT 1111101000001010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1

.tile R16C33:PLC2
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0701 S1_V02N0701
arc: H00R0000 E1_H02W0601
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 H06W0203
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 V01N0101
arc: V00B0100 E1_H02W0501
arc: V00T0100 H02W0101
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0601 E3_H06W0303
arc: A0 F5
arc: A2 V02N0701
arc: A5 V00T0100
arc: B0 E1_H02W0301
arc: B3 Q3
arc: B5 W1_H02E0101
arc: C0 N1_V02S0601
arc: C2 W1_H02E0401
arc: C3 W1_H02E0401
arc: C5 H02W0401
arc: CE0 H00R0100
arc: CE1 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D2 N1_V01S0000
arc: D3 S1_V02N0201
arc: D5 H02E0001
arc: E1_H01E0101 Q3
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: H01W0100 F2
arc: M2 H02E0601
arc: M3 H01W0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0101 Q3
arc: S3_V06S0003 Q0
arc: V01S0000 Q0
arc: W1_H02W0001 Q0
word: SLICEB.K1.INIT 1100110011110000
word: SLICEB.K0.INIT 1111101001010000
word: SLICEC.K1.INIT 1010100000001000
word: SLICEA.K0.INIT 1111110010111000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R16C34:PLC2
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0103 H01E0101
arc: H00L0100 N1_V02S0101
arc: H00R0100 H02E0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H01E0101
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0601 V06S0303
arc: W3_H06W0303 E1_H01W0100
arc: A0 E1_H02W0501
arc: A2 V02S0501
arc: B0 H02W0301
arc: B2 E1_H02W0101
arc: C0 H02W0401
arc: C2 H00L0100
arc: CE0 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 F2
arc: D2 E1_H02W0001
arc: E1_H02E0001 Q0
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: H01W0000 Q0
arc: MUXCLK0 CLK0
arc: N1_V01N0001 Q0
word: SLICEB.K0.INIT 1110001000000000
word: SLICEA.K0.INIT 1110111011100010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R16C35:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 N1_V02S0501
arc: H00R0100 W1_H02E0701
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H02W0701
arc: V00T0000 H02W0001
arc: V00T0100 V02S0701
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0601 E1_H02W0601
arc: A0 N1_V02S0701
arc: A5 V00T0000
arc: B0 E1_H01W0100
arc: B5 H02W0101
arc: C0 S1_V02N0601
arc: C3 H02E0601
arc: C5 E1_H02W0401
arc: CE0 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V00T0100
arc: D3 V02N0001
arc: D5 N1_V02S0601
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: H01W0000 F3
arc: H01W0100 F3
arc: MUXCLK0 CLK0
arc: N1_V02N0001 Q0
arc: S3_V06S0003 F3
arc: V01S0100 Q0
arc: W1_H02W0501 F5
arc: W3_H06W0003 F3
word: SLICEB.K1.INIT 0000000000001111
word: SLICEC.K1.INIT 0101010000010000
word: SLICEA.K0.INIT 1111101011001010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R16C36:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 V02S0501
arc: H00L0100 H02W0101
arc: H00R0000 H02E0401
arc: H00R0100 H02E0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0301 H02W0301
arc: S1_V02S0501 E1_H01W0100
arc: V00T0000 N1_V02S0401
arc: V00T0100 V02S0701
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V06N0203
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 V06N0203
arc: A3 H02W0701
arc: A4 V02N0101
arc: A5 H02W0501
arc: A7 W1_H02E0501
arc: B0 V02S0101
arc: B1 V02S0101
arc: B2 H00R0000
arc: B4 V01S0000
arc: B5 V01S0000
arc: B7 H02E0101
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 H00R0100
arc: C3 H00R0100
arc: C4 V00T0000
arc: C5 V02S0201
arc: C7 V02S0001
arc: CE1 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CLK0 G_HPBX0000
arc: D0 V01S0100
arc: D1 N1_V02S0201
arc: D2 V00B0100
arc: D3 H02W0201
arc: D4 V02S0401
arc: D5 H00L0100
arc: D7 V02S0601
arc: E1_H01E0001 F2
arc: E1_H01E0101 Q5
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H01W0000 F5
arc: H01W0100 F4
arc: M0 V00T0100
arc: M2 V00T0100
arc: M3 H00L0000
arc: M5 H02W0001
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V02N0301 Q3
arc: S3_V06S0003 Q3
arc: S3_V06S0303 Q5
arc: V00B0100 Q5
arc: V01S0100 Q3
word: SLICEB.K0.INIT 1111110000110000
word: SLICEB.K1.INIT 1010101011110000
word: SLICEA.K0.INIT 1111110000001100
word: SLICEA.K1.INIT 1111110000001100
word: SLICEC.K1.INIT 0000101100001000
word: SLICED.K1.INIT 0011010100000000
word: SLICEC.K0.INIT 0000000011100010
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R16C37:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 V02S0401
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 E1_H01W0000
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 N1_V02S0001
arc: V00B0100 S1_V02N0101
arc: V00T0100 H02W0301
arc: W1_H02W0001 H01E0001
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 N1_V02S0701
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0701 W3_H06E0203
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0401 W3_H06E0203
arc: W3_H06W0003 E3_H06W0303
arc: A0 V02S0501
arc: A4 E1_H02W0501
arc: A5 E1_H02W0501
arc: A6 V02S0101
arc: B0 H02W0301
arc: B1 H02W0301
arc: B2 E1_H02W0301
arc: B4 H02W0301
arc: B6 S1_V02N0701
arc: C0 H02E0401
arc: C3 E1_H02W0601
arc: C4 V00B0100
arc: C6 V00T0100
arc: C7 V00T0000
arc: CE1 H00R0000
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V02S0201
arc: D1 V02S0201
arc: D2 V00T0100
arc: D3 V00T0100
arc: D4 E1_H01W0100
arc: D6 V00B0000
arc: D7 H00L0100
arc: E1_H01E0001 Q7
arc: E1_H02E0501 Q7
arc: E1_H02E0601 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H00L0100 Q3
arc: H00R0000 F6
arc: H01W0000 F7
arc: H01W0100 Q2
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M0 V00B0000
arc: M4 H02W0401
arc: M7 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: N1_V02N0501 F7
arc: N3_V06N0003 Q3
arc: S1_V02S0501 F7
arc: S3_V06S0203 F7
arc: V00T0000 Q2
arc: V01S0000 Q7
arc: V01S0100 Q7
arc: W1_H02W0301 Q3
word: SLICEA.K0.INIT 1111111000110010
word: SLICEA.K1.INIT 1111111100110011
word: SLICEB.K0.INIT 1100110011111111
word: SLICEB.K1.INIT 1111000011111111
word: SLICED.K0.INIT 1111111100110010
word: SLICEC.K0.INIT 0111000001000000
word: SLICEC.K1.INIT 0101010101010101
word: SLICED.K1.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R16C38:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V01N0001
arc: E1_H02E0601 S1_V02N0601
arc: H00L0100 V02N0301
arc: H00R0000 H02E0601
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 S1_V02N0501
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0501 H02E0501
arc: V00B0100 V02N0301
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0501 S1_V02N0501
arc: N1_V02N0301 W3_H06E0003
arc: A1 F7
arc: A2 V02N0501
arc: A4 F7
arc: A6 F5
arc: B0 V01N0001
arc: B1 V02N0301
arc: B2 H00R0100
arc: B5 E1_H02W0301
arc: B6 V01S0000
arc: C0 V02S0601
arc: C1 H02E0401
arc: C2 H02E0401
arc: C6 H02E0401
arc: C7 H01E0001
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0201
arc: D1 V02N0001
arc: D2 V02N0001
arc: D4 V02N0601
arc: D5 V02N0601
arc: D6 H00L0100
arc: D7 V02N0401
arc: E1_H01E0001 F4
arc: E1_H01E0101 F4
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 F2
arc: H01W0100 Q3
arc: M2 V00B0100
arc: M3 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 F2
arc: S1_V02S0701 F5
arc: V01S0000 F7
arc: W1_H02W0301 F1
arc: W1_H02W0401 F6
arc: W3_H06W0003 Q0
word: SLICED.K1.INIT 1111000000000000
word: SLICEC.K1.INIT 1100110011111111
word: SLICEC.K0.INIT 1010101000000000
word: SLICED.K0.INIT 0000000001000000
word: SLICEB.K0.INIT 1100000010000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 1111000011000000
word: SLICEA.K1.INIT 0010000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R16C39:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 V06N0303
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0203 H06E0203
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 H06W0203
arc: V01S0100 S3_V06N0303
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 S3_V06N0203
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0301 W3_H06E0003
arc: S3_V06S0003 W3_H06E0003
arc: W3_H06W0203 S3_V06N0203
arc: E3_H06E0003 W3_H06E0003
arc: W3_H06W0303 E3_H06W0203
arc: A0 H00L0000
arc: A2 V00T0000
arc: A4 N1_V01N0101
arc: A7 V02N0301
arc: B0 V01N0001
arc: B1 E1_H01W0100
arc: B2 S1_V02N0101
arc: B4 V02N0501
arc: B7 H02E0301
arc: C0 V02N0401
arc: C1 H02E0601
arc: C2 H00L0100
arc: C3 H00L0000
arc: C4 E1_H02W0601
arc: C5 V00T0000
arc: C7 E1_H02W0401
arc: CE0 E1_H02W0101
arc: CE1 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0001
arc: D1 H02E0201
arc: D2 E1_H02W0201
arc: D3 H00R0000
arc: D4 V00B0000
arc: D5 H01W0000
arc: D7 V02N0601
arc: E1_H01E0001 F5
arc: E1_H01E0101 F5
arc: E1_H02E0501 F5
arc: E1_H02E0701 F5
arc: E3_H06E0303 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00L0100 F3
arc: H00R0000 Q4
arc: H01W0000 F3
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F7
arc: N1_V01N0101 Q0
arc: N3_V06N0103 F1
arc: V00B0000 Q4
arc: V00T0000 Q2
arc: W1_H02W0501 F5
word: SLICEA.K0.INIT 0101010111001111
word: SLICEB.K1.INIT 0000000000001111
word: SLICEC.K1.INIT 0000111100000000
word: SLICEB.K0.INIT 0001101000110011
word: SLICEC.K0.INIT 1010001101010011
word: SLICED.K1.INIT 0101000101000000
word: SLICEA.K1.INIT 1111000011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R16C40:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 H01E0001
arc: E3_H06E0203 V01N0001
arc: H00L0000 V02N0201
arc: H00R0000 E1_H02W0601
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 S3_V06N0203
arc: V00B0100 V02S0101
arc: V00T0100 H02E0101
arc: W1_H02W0201 V01N0001
arc: N1_V02N0301 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: E3_H06E0003 W3_H06E0003
arc: A0 H02E0701
arc: A2 H02E0501
arc: A3 E1_H02W0501
arc: A6 V00T0100
arc: A7 V00T0100
arc: B3 V02N0101
arc: B5 N1_V01S0000
arc: B6 E1_H02W0101
arc: B7 E1_H02W0101
arc: C0 W1_H02E0401
arc: C2 W1_H02E0401
arc: C3 W1_H02E0401
arc: C5 V02S0001
arc: C6 V02S0201
arc: C7 V02S0201
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0000
arc: D0 H00R0000
arc: D2 H00R0000
arc: D3 H01E0101
arc: D5 N1_V02S0601
arc: D6 N1_V02S0601
arc: D7 N1_V02S0601
arc: E3_H06E0103 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 Q7
arc: M0 V00B0100
arc: M1 E1_H02W0001
arc: M2 V00B0100
arc: M6 H02E0401
arc: M7 H00L0000
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F6
arc: N1_V01N0101 F5
arc: S3_V06S0203 Q7
arc: V01S0000 Q7
arc: W1_H02W0301 F1
word: SLICEA.K0.INIT 0000000010100000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000010100000
word: SLICEB.K1.INIT 0010000000000000
word: SLICEC.K1.INIT 0000000011001111
word: SLICED.K0.INIT 0000000100110011
word: SLICED.K1.INIT 0010001100110011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C41:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 S1_V02N0701
arc: H00R0100 V02S0501
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0601 H02W0601
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0701 S3_V06N0203
arc: V00B0000 H02W0601
arc: V00B0100 H02W0501
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0601 E1_H01W0000
arc: N1_V02N0301 W3_H06E0003
arc: S3_V06S0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: A2 W1_H02E0501
arc: A3 W1_H02E0701
arc: A5 W1_H02E0701
arc: A6 W1_H02E0701
arc: A7 W1_H02E0501
arc: B2 V02N0101
arc: B3 V02N0101
arc: B5 S1_V02N0501
arc: B6 S1_V02N0501
arc: B7 S1_V02N0501
arc: C0 H02W0601
arc: C1 H02W0601
arc: C2 H02W0601
arc: C3 H02W0601
arc: C4 V02N0001
arc: C5 V02N0201
arc: C6 V02N0201
arc: C7 V02N0201
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 V02N0001
arc: D3 V02N0001
arc: D4 V00B0000
arc: D5 V02N0401
arc: D6 V02N0401
arc: D7 V02N0601
arc: E1_H01E0001 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 F3
arc: M0 V00B0100
arc: M1 H00R0100
arc: M2 V00B0100
arc: M3 H02W0201
arc: M4 V00B0100
arc: M5 H00R0100
arc: M6 V00B0100
arc: N1_V01N0101 F3
arc: S1_V02S0101 F3
arc: S1_V02S0301 F3
arc: V01S0000 F3
word: SLICED.K1.INIT 0010000000110011
word: SLICEC.K1.INIT 0010000000110011
word: SLICEA.K1.INIT 0000000000001111
word: SLICEB.K0.INIT 0000100000001111
word: SLICEB.K1.INIT 0000100000001111
word: SLICEC.K0.INIT 0000000000001111
word: SLICED.K0.INIT 0010000000110011
word: SLICEA.K0.INIT 0000000000001111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1

.tile R16C42:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0303 V01N0101
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H06W0203
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 H01E0001
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0601 H06E0303
arc: S3_V06S0003 H06E0003
arc: V00B0000 E1_H02W0401
arc: V00B0100 W1_H02E0501
arc: V00T0000 H02W0001
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 V06N0103
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0203 S3_V06N0203
arc: A0 H02E0701
arc: A2 V00T0000
arc: A7 V02N0101
arc: B0 H02W0301
arc: B1 H02W0101
arc: B5 F3
arc: B7 F3
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 H02E0601
arc: C3 W1_H02E0601
arc: C4 Q4
arc: C5 H01E0001
arc: C7 H01E0001
arc: CE1 E1_H02W0101
arc: CE2 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 H02E0001
arc: D3 H02E0201
arc: D4 H01W0000
arc: D5 V02N0601
arc: D7 V01N0001
arc: E1_H01E0001 F3
arc: E1_H01E0101 F3
arc: E1_H02E0401 Q4
arc: E1_H02E0701 F7
arc: E3_H06E0003 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 F3
arc: H01W0100 F7
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M0 V00T0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F5
arc: N3_V06N0003 F3
arc: N3_V06N0103 Q2
arc: S1_V02S0501 F5
arc: S1_V02S0701 F5
arc: S3_V06S0103 Q2
arc: V01S0100 F2
arc: W3_H06W0103 Q2
word: SLICEA.K0.INIT 1111110111110101
word: SLICEA.K1.INIT 1111110011110000
word: SLICEB.K1.INIT 0000111100000000
word: SLICEC.K1.INIT 0011001100110000
word: SLICEB.K0.INIT 1010111110100000
word: SLICEC.K0.INIT 0000111100000000
word: SLICED.K1.INIT 1111111011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C43:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 H01E0001
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0701 V02N0701
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 S1_V02N0201
arc: H00R0000 W1_H02E0401
arc: H00R0100 H02W0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 H02E0601
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0301 V01N0101
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H06E0103
arc: W1_H02W0001 V06N0003
arc: W1_H02W0101 V01N0101
arc: W1_H02W0301 V01N0101
arc: A0 H02W0501
arc: A1 H00L0100
arc: A2 H01E0001
arc: B0 V00T0000
arc: B1 H02W0301
arc: B2 H01W0100
arc: C0 S1_V02N0601
arc: C1 S1_V02N0401
arc: C2 H00L0000
arc: C6 S1_V02N0001
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 H01E0101
arc: D1 H01E0101
arc: D2 H00R0000
arc: D6 E1_H02W0001
arc: E1_H01E0001 F6
arc: E1_H01E0101 Q0
arc: E1_H02E0301 Q1
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: H00L0100 Q1
arc: H01W0100 Q2
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0101 F6
arc: N3_V06N0003 Q0
arc: N3_V06N0103 Q2
arc: V00T0000 Q2
arc: W1_H02W0401 F6
arc: W3_H06W0303 F6
word: SLICED.K0.INIT 0000000011110000
word: SLICEB.K0.INIT 0111011101110010
word: SLICEA.K0.INIT 0110011000001111
word: SLICEA.K1.INIT 0110011000001111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C44:PLC2
arc: E1_H02E0201 V01N0001
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0203 H01E0001
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0103 S1_V02N0101
arc: S3_V06S0103 H06E0103
arc: V00T0100 S1_V02N0501
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 H01E0101
arc: N1_V02N0201 W3_H06E0103
arc: S1_V02S0101 W3_H06E0103
arc: W1_H02W0101 W3_H06E0103
arc: E3_H06E0103 W3_H06E0103
arc: A0 V02S0501
arc: A1 V02S0501
arc: A2 E1_H02W0501
arc: A5 W1_H02E0701
arc: B0 H02E0301
arc: B1 H02E0301
arc: B2 E1_H02W0101
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 V02N0601
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 H02E0001
arc: D1 H02E0201
arc: D2 S1_V02N0201
arc: D5 W1_H02E0201
arc: E3_H06E0303 Q6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: H00R0100 F5
arc: H01W0000 Q6
arc: M0 V00T0100
arc: M2 E1_H02W0601
arc: M6 V00T0000
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F2
arc: N1_V02N0601 Q6
arc: N3_V06N0303 F5
arc: V00T0000 F0
arc: W1_H02W0701 F5
word: SLICEA.K0.INIT 0111100011111111
word: SLICEA.K1.INIT 0111100000000000
word: SLICEB.K0.INIT 0001001101011111
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K1.INIT 1010101000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1

.tile R16C45:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0701 V02N0701
arc: E3_H06E0103 W1_H02E0101
arc: H00L0000 V02N0201
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0203 S1_V02N0701
arc: V00B0100 W1_H02E0701
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 V02N0001
arc: W3_H06W0203 S3_V06N0203
arc: E3_H06E0003 W3_H06E0003
arc: C0 H02W0401
arc: C1 E1_H01W0000
arc: C3 N1_V01N0001
arc: C4 H02W0401
arc: C5 V02N0001
arc: C7 V01N0101
arc: CE3 V02N0601
arc: CLK0 G_HPBX0000
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 V02N0001
arc: D3 V02N0001
arc: D4 V01N0001
arc: D5 E1_H01W0100
arc: D7 H00R0100
arc: E1_H01E0101 F3
arc: E1_H02E0301 F3
arc: E1_H02E0501 Q7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H00R0100 Q7
arc: LSR1 V00B0100
arc: M0 V00T0100
arc: M1 H00L0000
arc: M2 V00T0100
arc: M3 H02E0201
arc: M4 V00T0100
arc: M5 H00L0000
arc: M6 V00T0100
arc: M7 E1_H02W0201
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q7
arc: S3_V06S0203 Q7
word: SLICEA.K0.INIT 0000000011110000
word: SLICEA.K1.INIT 0000000011110000
word: SLICEB.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 0000000011110000
word: SLICEC.K0.INIT 0000000011110000
word: SLICEC.K1.INIT 0000111100000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000111100000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R16C46:PLC2
arc: E1_H02E0301 E1_H01W0100
arc: E3_H06E0203 W1_H02E0401
arc: E3_H06E0303 H01E0101
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 H06E0003
arc: S1_V02S0301 H06W0003
arc: V00B0000 V02S0201
arc: V00B0100 H02E0701
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 V01N0001
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0401 W3_H06E0203
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: A0 V02S0501
arc: A2 W1_H02E0701
arc: A3 V02S0701
arc: A5 S1_V02N0101
arc: A7 H02W0501
arc: B2 H02W0301
arc: B4 H00R0000
arc: B6 V02N0701
arc: CE2 V02N0601
arc: CLK0 G_HPBX0000
arc: E1_H01E0001 F7
arc: E1_H01E0101 F3
arc: E1_H02E0501 Q5
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: H01W0000 Q5
arc: H01W0100 Q5
arc: LSR0 V00B0100
arc: M4 V00B0000
arc: M5 E1_H02W0001
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F4
arc: N1_V01N0101 F2
arc: N1_V02N0401 F6
arc: S1_V02S0601 F6
arc: S1_V02S0701 F5
arc: S3_V06S0303 Q5
arc: V01S0000 Q4
arc: W1_H02W0401 Q4
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C47:PLC2
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0701 V02N0701
arc: H00R0000 S1_V02N0401
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H06E0203
arc: S1_V02S0101 V01N0101
arc: S1_V02S0401 H01E0001
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0103 H06E0103
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 V02N0001
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V01N0101
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 E1_H01W0100
arc: E3_H06E0203 W3_H06E0103
arc: W3_H06W0003 E3_H06W0303
arc: A0 W1_H02E0501
arc: A2 V02N0501
arc: A4 H02E0501
arc: A7 N1_V01S0100
arc: B1 S1_V02N0301
arc: B3 V01N0001
arc: B5 H00R0000
arc: B6 V00B0000
arc: CLK0 G_HPBX0000
arc: E1_H01E0001 F6
arc: E1_H01E0101 F1
arc: E1_H02E0501 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 F4
arc: M0 E1_H02W0601
arc: M4 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q4
arc: N1_V01N0101 F3
arc: N1_V02N0001 F2
arc: N1_V02N0401 F6
arc: N1_V02N0501 F7
arc: S1_V02S0001 Q0
arc: S1_V02S0201 F2
arc: S1_V02S0301 F3
arc: S1_V02S0501 F5
arc: S1_V02S0601 Q4
arc: V00T0000 Q0
arc: V01S0000 F1
arc: V01S0100 F0
arc: W1_H02W0601 F4
word: SLICEA.K0.INIT 1010101010100000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1010101010100000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1100110011000000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R16C48:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 V06S0303
arc: H00R0000 V02N0401
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 H01E0001
arc: S1_V02S0501 H02E0501
arc: S1_V02S0701 H01E0101
arc: V00T0000 V02S0601
arc: W1_H02W0001 V01N0001
arc: N3_V06N0003 W3_H06E0003
arc: A0 H02W0701
arc: A3 V00T0000
arc: A4 V00B0000
arc: A6 V02N0301
arc: B1 S1_V02N0101
arc: B2 H00R0000
arc: B5 E1_H02W0101
arc: CE2 V02N0601
arc: CLK0 G_HPBX0000
arc: E1_H01E0001 F2
arc: E1_H01E0101 Q4
arc: E1_H02E0301 F1
arc: E1_H02E0601 F4
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0100 F2
arc: LSR1 E1_H02W0501
arc: M4 H02W0401
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: N1_V01N0101 F6
arc: N1_V02N0101 F3
arc: S1_V02S0201 F0
arc: S1_V02S0601 Q4
arc: V00B0000 Q4
arc: V01S0000 F6
arc: V01S0100 Q4
arc: W1_H02W0101 F1
arc: W1_H02W0301 F3
arc: W1_H02W0501 F5
arc: W3_H06W0003 F0
arc: W3_H06W0203 F4
word: SLICEA.K0.INIT 1010101010100000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1100110011000000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R16C49:PLC2
arc: E1_H02E0101 V02N0101
arc: H00L0100 S1_V02N0301
arc: H00R0100 V02N0501
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 H06E0203
arc: N1_V02N0601 H06E0303
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 H02E0701
arc: V00B0000 V02N0001
arc: V00B0100 W1_H02E0701
arc: V00T0000 V02S0601
arc: V00T0100 E1_H02W0101
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 V01N0101
arc: E1_H02E0501 W3_H06E0303
arc: N1_V02N0501 W3_H06E0303
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0103 W3_H06E0103
arc: W3_H06W0003 E1_H01W0000
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: A2 F5
arc: A3 V02S0501
arc: A4 H02E0501
arc: A7 V00T0100
arc: B2 W1_H02E0301
arc: B3 H02E0101
arc: B4 V02N0501
arc: B5 S1_V02N0501
arc: B6 E1_H02W0101
arc: B7 H02W0301
arc: C2 E1_H02W0401
arc: C3 E1_H02W0401
arc: C5 H02W0401
arc: C6 H02E0601
arc: C7 V02N0001
arc: CE1 H00L0100
arc: CLK0 G_HPBX0000
arc: D2 V02S0201
arc: D3 H00R0000
arc: D4 S1_V02N0601
arc: D5 H00R0100
arc: D6 V00B0000
arc: E1_H01E0001 Q3
arc: E1_H02E0001 Q2
arc: E1_H02E0301 Q3
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H00R0000 F4
arc: LSR0 V00T0000
arc: M6 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0101 Q2
arc: W1_H02W0401 F6
word: SLICED.K0.INIT 1100110011110000
word: SLICED.K1.INIT 1010110010101100
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
word: SLICEC.K0.INIT 0111011101000100
word: SLICEC.K1.INIT 1111000000110011
word: SLICEB.K0.INIT 0101111101011100
word: SLICEB.K1.INIT 1111111000001110
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C50:PLC2
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0701 N1_V02S0701
arc: H00L0100 N1_V02S0101
arc: H00R0100 H02W0501
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H02W0701
arc: S1_V02S0001 H01E0001
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0501 H02E0501
arc: S1_V02S0701 V01N0101
arc: S3_V06S0203 H06E0203
arc: V00B0000 N1_V02S0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 S1_V02N0501
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0501 W3_H06E0303
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0101 W3_H06E0103
arc: S3_V06S0103 W3_H06E0103
arc: A0 H02E0501
arc: A2 H02W0701
arc: A3 H02W0701
arc: A4 H02E0501
arc: B0 H02E0101
arc: B2 V02N0301
arc: B3 V02N0301
arc: B4 H02E0101
arc: B6 V02N0501
arc: C0 H00R0100
arc: C3 W1_H02E0401
arc: C4 H02W0601
arc: C6 V02S0201
arc: CE0 H00R0000
arc: CE1 H00L0100
arc: CE2 V02S0601
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0001
arc: D2 E1_H02W0201
arc: D3 E1_H02W0201
arc: D4 V02N0601
arc: E1_H01E0001 F0
arc: E1_H01E0101 Q0
arc: E1_H02E0201 Q0
arc: E1_H02E0301 Q3
arc: E1_H02E0601 Q4
arc: E3_H06E0203 Q4
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H00R0000 F6
arc: H01W0000 Q3
arc: H01W0100 F2
arc: M2 V00B0000
arc: M3 H01W0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q3
word: SLICEB.K0.INIT 0100010000000000
word: SLICEB.K1.INIT 0100010000001111
word: SLICED.K0.INIT 1100000011000000
word: SLICEA.K0.INIT 1000111100000111
word: SLICEC.K0.INIT 1000000011110111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R16C51:PLC2
arc: E1_H02E0001 H01E0001
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0301 W1_H02E0301
arc: V00T0100 N1_V02S0701
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 S1_V02N0701
arc: E1_H02E0201 W3_H06E0103
arc: H01W0000 W3_H06E0103
arc: N1_V02N0201 W3_H06E0103
arc: S3_V06S0003 W3_H06E0003
arc: W3_H06W0103 V01N0101
arc: A0 H02E0701
arc: A3 F7
arc: A6 F7
arc: A7 H02E0501
arc: B3 V02N0101
arc: B6 H01E0101
arc: B7 S1_V02N0501
arc: C0 N1_V01S0100
arc: C3 H02E0401
arc: C6 V02N0201
arc: C7 H02E0401
arc: CLK0 G_HPBX0000
arc: D0 V00T0100
arc: D3 H02E0201
arc: D6 H01W0000
arc: D7 V01N0001
arc: E1_H01E0001 F3
arc: E1_H01E0101 F6
arc: E3_H06E0003 F3
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: MUXCLK0 CLK0
arc: N1_V01N0001 Q0
word: SLICEA.K0.INIT 1111010110100000
word: SLICED.K0.INIT 1110100010001110
word: SLICED.K1.INIT 1110101110000010
word: SLICEB.K1.INIT 0100000100010100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R16C52:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 H01E0101
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 H01E0001
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 H01E0101
arc: H00L0100 W1_H02E0301
arc: H00R0100 V02S0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 H06E0003
arc: N3_V06N0103 H06E0103
arc: V00B0100 W1_H02E0701
arc: W1_H02W0201 V02N0201
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: A1 W1_H02E0701
arc: B0 N1_V02S0301
arc: C0 N1_V02S0601
arc: C1 H00L0000
arc: CE1 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D1 N1_V02S0001
arc: E1_H01E0001 Q3
arc: E1_H02E0101 Q3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H00L0000 Q0
arc: H01W0100 Q1
arc: M3 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0101 Q0
arc: S1_V02S0101 Q3
arc: S1_V02S0301 Q3
word: SLICEA.K0.INIT 1100110011110000
word: SLICEA.K1.INIT 1111010110100000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R16C53:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 V01N0101
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 V02N0701
arc: H00L0000 N1_V02S0001
arc: H00L0100 V02S0301
arc: H00R0000 S1_V02N0401
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0401 H06E0203
arc: V00B0100 H02E0701
arc: A0 F7
arc: A1 F7
arc: A2 V01N0101
arc: A4 F5
arc: A5 Q5
arc: A6 V02S0101
arc: A7 H02E0701
arc: B0 V00T0000
arc: B1 V00T0000
arc: B2 V02N0101
arc: B3 H02E0101
arc: B4 V02S0701
arc: B6 V00B0100
arc: B7 N1_V01S0000
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 F4
arc: C3 H00R0100
arc: C5 H01E0001
arc: C6 V02N0001
arc: C7 V02S0001
arc: CE0 H00L0000
arc: CE2 H00L0100
arc: CLK0 G_HPBX0000
arc: D0 H02E0001
arc: D1 H02E0001
arc: D2 V00B0100
arc: D3 W1_H02E0201
arc: D4 H01W0000
arc: D5 W1_H02E0201
arc: D6 V00B0000
arc: D7 V02N0401
arc: E1_H01E0001 F3
arc: E1_H01E0101 F6
arc: E1_H02E0201 F0
arc: E1_H02E0301 Q1
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 Q5
arc: H01W0000 Q1
arc: H01W0100 Q1
arc: M0 H02W0601
arc: M1 W1_H02E0001
arc: M5 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q5
arc: N1_V02N0301 Q1
arc: S1_V02S0101 Q1
arc: S1_V02S0501 F5
arc: S3_V06S0103 Q1
arc: V00B0000 F4
arc: V00T0000 F2
arc: V01S0000 Q1
arc: V01S0100 Q1
arc: W3_H06W0303 Q5
word: SLICEA.K0.INIT 0001000000000000
word: SLICEA.K1.INIT 0001111100000000
word: SLICEB.K1.INIT 1100110011110000
word: SLICEC.K1.INIT 1010101011110000
word: SLICEC.K0.INIT 1010101011001100
word: SLICED.K0.INIT 1110000000100000
word: SLICED.K1.INIT 1000110100000000
word: SLICEB.K0.INIT 0010001000110000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R16C54:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 V01N0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0301 H02E0301
arc: S1_V02S0701 E1_H02W0701
arc: V00B0000 V02S0001
arc: V00B0100 S1_V02N0101
arc: W1_H02W0601 V01N0001
arc: A0 V02N0701
arc: A1 V02N0701
arc: A2 V02N0701
arc: A5 W1_H02E0501
arc: A6 W1_H02E0501
arc: A7 V02N0101
arc: B0 H00R0100
arc: B1 H00R0100
arc: B2 V02N0301
arc: B5 N1_V02S0701
arc: B6 N1_V02S0701
arc: B7 H02E0101
arc: C0 W1_H02E0601
arc: C1 W1_H02E0601
arc: C2 W1_H02E0601
arc: C3 V02N0401
arc: C5 V00T0000
arc: C6 V02N0201
arc: C7 E1_H02W0401
arc: D0 H01E0101
arc: D1 H01E0101
arc: D2 H02W0001
arc: D5 F2
arc: D6 H02E0201
arc: D7 H02E0001
arc: E1_H01E0101 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0100 F6
arc: M0 V00B0100
arc: M2 V00B0000
arc: N1_V01N0001 F5
arc: N1_V02N0501 F5
arc: V00T0000 F0
word: SLICEC.K1.INIT 0111011101110010
word: SLICEA.K0.INIT 0000000000100000
word: SLICEA.K1.INIT 0000101000101010
word: SLICEB.K1.INIT 0000111100001111
word: SLICEB.K0.INIT 0000000000010000
word: SLICED.K1.INIT 0000000010101100
word: SLICED.K0.INIT 0111011101110010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R16C55:PLC2
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 H06E0203
arc: S1_V02S0001 H06E0003
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 H06E0203
arc: S1_V02S0701 H02W0701
arc: V00B0000 H02W0401
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 V01N0001
arc: A0 W1_H02E0701
arc: A1 W1_H02E0501
arc: A2 S1_V02N0701
arc: A3 S1_V02N0501
arc: A4 H02W0701
arc: A5 W1_H02E0501
arc: A6 V02N0301
arc: B0 V00B0000
arc: B1 V00B0000
arc: B2 V02N0101
arc: B3 V02N0101
arc: B4 H02E0301
arc: B6 E1_H02W0301
arc: B7 W1_H02E0301
arc: C0 W1_H02E0601
arc: C1 W1_H02E0601
arc: C2 H02W0401
arc: C3 H02W0401
arc: C4 V02S0001
arc: C5 H02W0401
arc: C6 F4
arc: C7 W1_H02E0401
arc: D0 V00T0100
arc: D1 V00T0100
arc: D2 H02E0001
arc: D3 H02E0001
arc: D4 W1_H02E0001
arc: D5 H00R0100
arc: D6 N1_V02S0601
arc: D7 H02E0201
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 F0
arc: M0 H02W0601
arc: M2 V00B0100
arc: N1_V01N0001 F2
arc: N1_V01N0101 F7
arc: V00B0100 F5
arc: V01S0000 F6
word: SLICEA.K0.INIT 0000010000000111
word: SLICEA.K1.INIT 1111010011110111
word: SLICED.K1.INIT 1111110000110000
word: SLICEB.K0.INIT 0100000001001100
word: SLICEB.K1.INIT 0111001101111111
word: SLICEC.K1.INIT 0000010111110101
word: SLICEC.K0.INIT 1110010000000000
word: SLICED.K0.INIT 0100010001000101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R16C56:PLC2
arc: W1_H02W0601 S1_V02N0601
arc: N1_V02N0401 W3_H06E0203
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0701 W3_H06E0203
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0701 W3_H06E0203

.tile R16C57:PLC2
arc: N1_V02N0301 W3_H06E0003
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0301 W3_H06E0003

.tile R16C69:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R16C70:PLC2
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303

.tile R17C29:PLC2
arc: E1_H02E0501 E3_H06W0303

.tile R17C30:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: N1_V02N0201 E1_H01W0000
arc: V00T0100 V02N0501
arc: A0 H02W0701
arc: C0 V02N0401
arc: CE0 H02W0101
arc: CLK0 G_HPBX0000
arc: D0 V00T0100
arc: F0 F0_SLICE
arc: LSR1 H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V01S0000 Q0
word: SLICEA.K0.INIT 1111000010101010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C31:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: H00R0000 V02S0401
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 E3_H06W0303
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0601 E3_H06W0303
arc: V00B0100 V02S0301
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0501 E3_H06W0303
arc: A0 V02S0701
arc: A1 H00L0100
arc: A2 F7
arc: A3 F5
arc: B5 E1_H02W0301
arc: B7 E1_H02W0301
arc: C0 H00L0100
arc: C1 E1_H02W0401
arc: C2 N1_V01N0001
arc: C3 H00L0100
arc: C5 E1_H02W0601
arc: C7 E1_H02W0601
arc: CE1 H02W0101
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0201
arc: D1 H00R0000
arc: D2 V00B0100
arc: D3 V00B0100
arc: D5 H02E0001
arc: D7 V02S0601
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H01W0000 F7
arc: LSR0 W1_H02E0501
arc: M0 H02W0601
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q2
arc: N1_V02N0001 F0
arc: W1_H02W0701 F5
word: SLICED.K1.INIT 0000110000000000
word: SLICEC.K1.INIT 0000110000000000
word: SLICEB.K0.INIT 1010101011110000
word: SLICEB.K1.INIT 1010101011110000
word: SLICEA.K0.INIT 1010101011110000
word: SLICEA.K1.INIT 1111000010101010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1

.tile R17C32:PLC2
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0701 E3_H06W0203
arc: H00R0000 E1_H02W0401
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0101 H06W0103
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 E3_H06W0303
arc: V00B0100 H02W0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0601 S1_V02N0601
arc: A2 F7
arc: A5 E1_H01W0000
arc: B5 S1_V02N0501
arc: C2 F4
arc: C4 V02N0001
arc: C7 V02N0001
arc: CE1 H00R0000
arc: CLK0 G_HPBX0000
arc: D2 Q2
arc: D4 H02W0001
arc: D5 V02N0601
arc: D7 E1_H02W0201
arc: E1_H01E0101 F5
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: S1_V02S0201 Q2
arc: S1_V02S0401 F4
arc: S1_V02S0701 F7
arc: V01S0100 F7
word: SLICEC.K0.INIT 0000111100000000
word: SLICED.K1.INIT 0000000011110000
word: SLICEB.K0.INIT 1111101011110000
word: SLICEC.K1.INIT 0100010001010101
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1

.tile R17C33:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0601 V02N0601
arc: H00R0100 V02N0501
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0701 E3_H06W0203
arc: V00B0100 E1_H02W0701
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 E1_H02W0701
arc: A0 F7
arc: A4 V00B0000
arc: A5 Q5
arc: A7 V02N0301
arc: B0 H02W0301
arc: B4 H02W0301
arc: B5 H02W0301
arc: B7 H01E0101
arc: C0 H02E0401
arc: C4 H02E0401
arc: C5 E1_H02W0401
arc: C6 S1_V02N0001
arc: C7 H02E0401
arc: CE0 H00R0100
arc: CE2 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D4 E1_H02W0201
arc: D5 V02S0601
arc: D6 V02N0601
arc: D7 E1_H02W0001
arc: E1_H01E0101 Q4
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F6
arc: H01W0000 Q0
arc: H01W0100 F6
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR1
arc: N1_V01N0101 Q5
arc: S1_V02S0001 Q0
arc: S1_V02S0601 F6
arc: V00B0000 Q4
arc: V01S0000 Q4
arc: V01S0100 Q5
word: SLICED.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1110010011101110
word: SLICEA.K0.INIT 0111010101010101
word: SLICEC.K1.INIT 0010001011110000
word: SLICEC.K0.INIT 0010111100100000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C34:PLC2
arc: E1_H02E0201 W1_H02E0701
arc: H00R0000 H02W0601
arc: N1_V02N0101 H06W0103
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 H01E0101
arc: V00B0100 H02W0701
arc: V00T0000 E1_H02W0001
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 E1_H02W0201
arc: W3_H06W0303 E1_H01W0100
arc: A0 H00L0000
arc: A2 E1_H01E0001
arc: A3 H00L0100
arc: B0 V00T0000
arc: B2 H02E0101
arc: B3 H00R0000
arc: C0 S1_V02N0601
arc: C2 H02W0601
arc: C3 W1_H02E0401
arc: C4 H02E0601
arc: CE0 V02N0201
arc: CE1 V02N0201
arc: CLK0 G_HPBX0000
arc: D0 H02W0201
arc: D2 E1_H02W0001
arc: D3 E1_H02W0001
arc: D4 V02N0401
arc: E1_H01E0001 Q2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H00L0000 Q0
arc: H00L0100 Q3
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: S1_V02S0101 Q3
arc: S1_V02S0201 Q2
arc: V01S0000 F4
arc: V01S0100 Q0
arc: W1_H02W0401 F4
word: SLICEC.K0.INIT 1111000000000000
word: SLICEB.K0.INIT 0011000010111000
word: SLICEA.K0.INIT 0010111100100000
word: SLICEB.K1.INIT 0000110010101100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C35:PLC2
arc: E1_H02E0501 E3_H06W0303
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0501 E1_H02W0501
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0401 H06W0203
arc: S1_V02S0601 H02W0601
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0601 E1_H01W0000
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0303 E1_H02W0501
arc: A4 E1_H02W0701
arc: B0 E1_H01W0100
arc: B5 E1_H02W0101
arc: C1 H02W0401
arc: C4 V00B0100
arc: C7 V02N0201
arc: CE0 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D1 E1_H02W0201
arc: D4 E1_H01W0100
arc: D5 E1_H01W0100
arc: D7 H02E0201
arc: E1_H01E0001 F7
arc: E1_H01E0101 F1
arc: E1_H02E0001 Q0
arc: E3_H06E0003 Q0
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0100 F1
arc: LSR0 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S1_V02S0201 Q0
arc: S1_V02S0501 F5
arc: S1_V02S0701 F5
arc: V00B0100 F7
arc: V01S0000 F1
arc: V01S0100 F7
arc: W1_H02W0101 F1
arc: W1_H02W0501 F7
arc: W1_H02W0701 F5
word: SLICED.K1.INIT 0000000000001111
word: SLICEA.K1.INIT 0000000011110000
word: SLICEC.K0.INIT 1111101011111111
word: SLICEA.K0.INIT 0011001111111111
word: SLICEC.K1.INIT 0011001111111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1

.tile R17C36:PLC2
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 V01N0001
arc: E1_H02E0701 V02N0701
arc: E3_H06E0103 V01N0101
arc: E3_H06E0303 H01E0101
arc: H00R0000 V02N0601
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 H06W0203
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0701 H06W0203
arc: V00B0100 S1_V02N0301
arc: V00T0000 V02N0601
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0601 H01E0001
arc: W3_H06W0003 V06S0003
arc: W3_H06W0303 V01N0101
arc: A2 H02E0501
arc: A6 H02E0501
arc: A7 H00L0000
arc: B0 E1_H02W0301
arc: B3 V01N0001
arc: B4 F3
arc: C1 N1_V01N0001
arc: C2 V02N0401
arc: C4 V02N0201
arc: C6 S1_V02N0001
arc: C7 V00T0000
arc: CE0 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 H02E0001
arc: D1 S1_V02N0201
arc: D2 V00B0100
arc: D3 E1_H02W0001
arc: D4 E1_H02W0201
arc: D6 V02N0401
arc: D7 F0
arc: E1_H01E0101 F1
arc: E1_H02E0601 F4
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0000 F6
arc: H01W0100 F7
arc: MUXCLK0 CLK0
arc: N1_V01N0001 F2
arc: S3_V06S0203 F4
arc: V01S0000 F3
arc: V01S0100 F2
arc: W1_H02W0001 F2
arc: W1_H02W0201 F2
word: SLICED.K0.INIT 0000101010100000
word: SLICEB.K0.INIT 0000000010100000
word: SLICEA.K1.INIT 1111000000000000
word: SLICEB.K1.INIT 1100110000110011
word: SLICEC.K0.INIT 1100000000001100
word: SLICEA.K0.INIT 0000000011001100
word: SLICED.K1.INIT 0101000001010101
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1

.tile R17C37:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 E3_H06W0203
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0303 H01E0101
arc: N1_V02N0001 H02W0001
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 H02W0601
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 H06W0103
arc: V00B0100 H02W0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: A3 E1_H02W0501
arc: A5 V02N0101
arc: B1 F3
arc: B2 V02S0101
arc: B3 V01N0001
arc: B7 F3
arc: C1 V02N0401
arc: C2 H00L0000
arc: C3 H02E0601
arc: C7 H02E0401
arc: CE0 V02S0201
arc: CLK0 G_HPBX0000
arc: D1 H02E0201
arc: D2 V00B0100
arc: D3 V02N0201
arc: D7 V02N0401
arc: E1_H01E0001 F7
arc: E1_H01E0101 F3
arc: E1_H02E0101 F1
arc: E1_H02E0501 F5
arc: E1_H02E0701 F5
arc: E3_H06E0003 F0
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0000 F1
arc: H01W0100 F0
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F3
arc: N1_V01N0101 F5
arc: N1_V02N0301 F3
arc: N1_V02N0701 F7
arc: N3_V06N0003 F3
arc: N3_V06N0103 F1
arc: N3_V06N0203 F7
arc: N3_V06N0303 F5
arc: S1_V02S0201 F2
arc: S1_V02S0701 F5
arc: S3_V06S0303 F5
arc: W1_H02W0501 F5
arc: W3_H06W0003 F0
arc: W3_H06W0303 F5
word: SLICEB.K0.INIT 1111111111000000
word: SLICEC.K1.INIT 0101010101010101
word: SLICEA.K0.INIT 1111111111111111
word: SLICED.K1.INIT 0000000000001100
word: SLICEA.K1.INIT 0000110000000000
word: SLICEB.K1.INIT 0000000011101100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R17C38:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0501 V06N0303
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 V01N0101
arc: H00L0100 H02W0301
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 H01E0101
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 S3_V06N0303
arc: V00B0000 N1_V02S0201
arc: V00T0000 H02W0001
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0701 V02S0701
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 E1_H01W0000
arc: A0 H00L0100
arc: A1 V02S0501
arc: A6 V02S0301
arc: A7 W1_H02E0701
arc: B0 E1_H02W0101
arc: B1 E1_H02W0301
arc: B6 S1_V02N0701
arc: B7 V00B0000
arc: C0 V02N0401
arc: C1 S1_V02N0401
arc: C4 S1_V02N0001
arc: C5 E1_H01E0101
arc: C6 V00T0000
arc: C7 E1_H02W0601
arc: CE0 S1_V02N0201
arc: CLK0 G_HPBX0000
arc: D0 V02N0201
arc: D1 S1_V02N0001
arc: D4 H02E0001
arc: D5 H02W0201
arc: D6 H00R0100
arc: D7 H02W0001
arc: E1_H01E0001 F4
arc: E1_H02E0201 Q0
arc: E3_H06E0103 F1
arc: E3_H06E0303 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 F4
arc: H01W0100 F4
arc: MUXCLK0 CLK0
arc: N1_V01N0001 F1
arc: S1_V02S0701 F5
arc: S3_V06S0203 F4
arc: W1_H02W0601 F6
arc: W3_H06W0303 F5
word: SLICEC.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1111001011110000
word: SLICEC.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1000100010001100
word: SLICED.K1.INIT 1111000010000000
word: SLICED.K0.INIT 0100000011001100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R17C39:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 V02S0601
arc: E3_H06E0203 W1_H02E0701
arc: H00R0100 H02E0501
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 H06W0103
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 E1_H02W0701
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0501 N1_V01S0100
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: A0 H02W0701
arc: A2 V02N0501
arc: A3 V02S0701
arc: B0 H00R0100
arc: B1 E1_H01W0100
arc: B2 S1_V02N0301
arc: B3 V02N0301
arc: B4 H02W0101
arc: B5 S1_V02N0701
arc: B7 W1_H02E0301
arc: C0 V02N0601
arc: C2 E1_H02W0401
arc: C3 W1_H02E0401
arc: C4 V00T0100
arc: C5 E1_H02W0401
arc: C7 V02N0001
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0001
arc: D1 F2
arc: D2 E1_H02W0201
arc: D3 F0
arc: D5 E1_H02W0201
arc: D7 V00B0000
arc: E1_H01E0001 F1
arc: E1_H01E0101 F2
arc: E1_H02E0701 F5
arc: E3_H06E0003 Q0
arc: E3_H06E0103 F1
arc: E3_H06E0303 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: H01W0100 F2
arc: LSR0 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F4
arc: N1_V01N0101 F5
arc: N1_V02N0501 F7
arc: S1_V02S0501 F5
arc: S3_V06S0303 F5
arc: V00B0000 F4
arc: V00T0100 F3
arc: W1_H02W0301 F3
arc: W1_H02W0701 F5
word: SLICEA.K0.INIT 0111111111111111
word: SLICEB.K1.INIT 1101111100000000
word: SLICED.K1.INIT 0011000011110000
word: SLICEC.K0.INIT 0000001100000011
word: SLICEC.K1.INIT 1100000000000000
word: SLICEA.K1.INIT 0000000000110011
word: SLICEB.K0.INIT 0001000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R17C40:PLC2
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0401 H01E0001
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0103 H01E0101
arc: H00R0000 H02E0601
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 S1_V02N0501
arc: N3_V06N0003 H06E0003
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0501 S3_V06N0303
arc: S3_V06S0103 E3_H06W0103
arc: V00B0000 V02N0201
arc: V00B0100 E1_H02W0501
arc: V00T0100 H02E0301
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 V02S0701
arc: W3_H06W0103 E3_H06W0103
arc: A4 V02N0101
arc: A5 V02N0101
arc: B0 N1_V02S0301
arc: B1 N1_V02S0301
arc: B2 H02E0101
arc: B4 V02N0501
arc: C0 W1_H02E0601
arc: C1 H02E0601
arc: C2 V02S0601
arc: C4 E1_H01E0101
arc: C6 E1_H01E0101
arc: C7 E1_H02W0401
arc: CE1 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 H00R0000
arc: D1 N1_V01S0000
arc: D2 V00B0100
arc: D4 H02E0201
arc: D5 H01W0000
arc: D6 H02E0001
arc: D7 V02N0401
arc: E1_H01E0001 F4
arc: E1_H01E0101 F7
arc: E1_H02E0601 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 Q2
arc: LSR1 H02E0501
arc: M0 V00T0100
arc: M4 V00B0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q2
arc: N1_V02N0201 F0
word: SLICEA.K1.INIT 1111110000001100
word: SLICEA.K0.INIT 1111000011001100
word: SLICED.K1.INIT 0000000000001111
word: SLICED.K0.INIT 1111000000000000
word: SLICEC.K0.INIT 0000101000101010
word: SLICEC.K1.INIT 0000000010101010
word: SLICEB.K0.INIT 1100000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C41:PLC2
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0701 V02S0701
arc: H00R0100 W1_H02E0701
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 H06E0103
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 E1_H01W0000
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 E1_H02W0601
arc: V00B0000 E1_H02W0401
arc: V00T0000 H02W0001
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0203 E1_H01W0000
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: A0 H02W0501
arc: A4 V02N0301
arc: A5 V02N0301
arc: B0 V02S0101
arc: B2 S1_V02N0301
arc: B3 H00L0000
arc: B4 E1_H02W0301
arc: B5 E1_H02W0301
arc: B7 F3
arc: C0 F4
arc: C2 V02N0601
arc: C3 E1_H01W0000
arc: C4 H01E0001
arc: C5 H01E0001
arc: C6 V02N0201
arc: C7 H02E0401
arc: CE0 H02W0101
arc: CE1 S1_V02N0201
arc: CLK0 G_HPBX0000
arc: D0 F2
arc: D2 V02S0001
arc: D3 N1_V02S0001
arc: D4 H01W0000
arc: D5 H01W0000
arc: D6 H02W0201
arc: D7 H00R0100
arc: E1_H01E0001 F3
arc: E1_H01E0101 F7
arc: E1_H02E0001 F2
arc: E1_H02E0501 F7
arc: E1_H02E0601 F4
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H01W0000 F7
arc: H01W0100 Q0
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M4 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0101 Q0
arc: N3_V06N0203 F4
arc: N3_V06N0303 F6
arc: S1_V02S0201 Q0
arc: S3_V06S0003 Q0
arc: V01S0000 F4
arc: V01S0100 F2
arc: W1_H02W0401 F6
arc: W3_H06W0003 F3
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 0100000000000000
word: SLICED.K0.INIT 1111000000000000
word: SLICEB.K0.INIT 1111001111110000
word: SLICEB.K1.INIT 1111000011000000
word: SLICED.K1.INIT 0000000000110000
word: SLICEC.K1.INIT 1011000000000000
word: SLICEC.K0.INIT 0111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R17C42:PLC2
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0501 H01E0101
arc: E1_H02E0601 W1_H02E0601
arc: H00L0100 S1_V02N0101
arc: H00R0000 S1_V02N0601
arc: H00R0100 N1_V02S0701
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 H06E0203
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 H06W0003
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0303 E1_H01W0100
arc: V00B0100 S1_V02N0101
arc: V00T0000 V02S0401
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0401 V02N0401
arc: W1_H02W0701 V02S0701
arc: E1_H02E0101 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: W1_H02W0101 W3_H06E0103
arc: W3_H06W0103 S3_V06N0103
arc: A2 H02E0701
arc: A3 F5
arc: A4 F5
arc: A6 V02N0301
arc: A7 S1_V02N0101
arc: B0 V02N0101
arc: B3 V02S0101
arc: B4 H02W0101
arc: B7 V02S0501
arc: C0 H00L0100
arc: C1 N1_V02S0601
arc: C2 F4
arc: C3 H02E0601
arc: C4 W1_H02E0601
arc: C5 V02N0001
arc: C6 E1_H02W0601
arc: C7 V02N0201
arc: CE0 H00R0000
arc: CE1 N1_V02S0201
arc: CLK0 G_HPBX0000
arc: D0 W1_H02E0201
arc: D1 V00B0100
arc: D2 E1_H02W0001
arc: D3 V02S0201
arc: D4 V02S0601
arc: D5 H00R0100
arc: D6 H02E0001
arc: D7 V00B0000
arc: E1_H01E0001 F3
arc: E1_H01E0101 F6
arc: E1_H02E0001 Q2
arc: E1_H02E0201 Q0
arc: E1_H02E0701 F5
arc: E3_H06E0003 F3
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: H01W0100 F7
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F4
arc: N1_V01N0101 Q1
arc: N1_V02N0001 Q0
arc: N3_V06N0003 Q0
arc: N3_V06N0103 Q2
arc: N3_V06N0303 F6
arc: S1_V02S0401 F4
arc: S3_V06S0003 F3
arc: S3_V06S0103 Q2
arc: V00B0000 F4
arc: V01S0100 Q2
arc: W1_H02W0201 Q2
arc: W1_H02W0501 F5
word: SLICEC.K0.INIT 0000011100001111
word: SLICED.K1.INIT 1000000000000000
word: SLICED.K0.INIT 0101000000000000
word: SLICEC.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1111111100001100
word: SLICEA.K1.INIT 0000000011110000
word: SLICEB.K1.INIT 0100000000000000
word: SLICEB.K0.INIT 0000000001010000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C43:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0301 S1_V02N0301
arc: E3_H06E0203 H01E0001
arc: H00L0000 H02E0001
arc: H00L0100 H02E0101
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0001 H02E0001
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 E1_H01W0100
arc: S3_V06S0003 E1_H01W0000
arc: V00B0000 E1_H02W0401
arc: V00T0000 E1_H02W0001
arc: V00T0100 H02W0301
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 V06S0203
arc: N1_V02N0501 W3_H06E0303
arc: N3_V06N0203 W3_H06E0203
arc: S1_V02S0301 W3_H06E0003
arc: W1_H02W0101 W3_H06E0103
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0203 S3_V06N0203
arc: E3_H06E0303 W3_H06E0303
arc: A0 W1_H02E0501
arc: A1 W1_H02E0501
arc: A2 F7
arc: A6 F7
arc: A7 F5
arc: B0 F3
arc: B1 H02E0101
arc: B2 V02S0101
arc: B6 E1_H02W0101
arc: B7 H01E0101
arc: C0 H00L0100
arc: C1 N1_V01N0001
arc: C2 E1_H02W0601
arc: C3 H00L0000
arc: C5 H02E0601
arc: C6 E1_H02W0601
arc: C7 H01E0001
arc: CE1 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 V00T0100
arc: D1 V00T0100
arc: D2 F0
arc: D3 H02E0201
arc: D5 W1_H02E0201
arc: D7 F0
arc: E1_H01E0001 F0
arc: E1_H01E0101 F0
arc: E1_H02E0101 F3
arc: E1_H02E0501 F5
arc: E3_H06E0003 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F6
arc: H01W0000 F0
arc: H01W0100 F0
arc: LSR0 V00B0000
arc: M0 V00T0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F3
arc: V01S0000 F0
arc: V01S0100 F3
arc: W1_H02W0201 Q2
arc: W1_H02W0301 F3
word: SLICEA.K0.INIT 0000110100000101
word: SLICEA.K1.INIT 0001000100110001
word: SLICEC.K1.INIT 0000111100000000
word: SLICEB.K1.INIT 1111000000000000
word: SLICED.K1.INIT 0000000000000111
word: SLICED.K0.INIT 1111110111111101
word: SLICEB.K0.INIT 1110110010100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C44:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 H01E0001
arc: H00R0100 E1_H02W0501
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0203 E1_H01W0000
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 E1_H01W0100
arc: V00B0100 H02W0701
arc: V00T0000 H02W0001
arc: W1_H02W0001 H01E0001
arc: W1_H02W0301 V02N0301
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 W3_H06E0303
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 E1_H01W0000
arc: A0 H02W0501
arc: A1 H02W0501
arc: A4 W1_H02E0501
arc: A5 W1_H02E0501
arc: B4 H02E0101
arc: B5 H02E0101
arc: B7 H02E0301
arc: C0 V02N0601
arc: C1 N1_V02S0401
arc: C4 V02N0001
arc: C5 V02N0001
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 H01E0101
arc: D1 H01E0101
arc: D4 V02N0401
arc: D5 V02N0401
arc: D7 H01W0000
arc: E1_H01E0101 F7
arc: E1_H02E0401 F4
arc: F0 F5A_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H01W0000 Q7
arc: H01W0100 Q7
arc: LSR0 V00B0100
arc: M0 E1_H02W0601
arc: M4 V00T0000
arc: M7 H00L0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q7
arc: S1_V02S0701 Q7
arc: V01S0000 F7
arc: W1_H02W0601 F4
word: SLICED.K1.INIT 1100110000110011
word: SLICEA.K0.INIT 0101010100001111
word: SLICEA.K1.INIT 0101010111110000
word: SLICEC.K0.INIT 0010101000000000
word: SLICEC.K1.INIT 1010001000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R17C45:PLC2
arc: E1_H02E0301 H01E0101
arc: E1_H02E0501 W1_H02E0501
arc: N1_V02N0101 H06E0103
arc: N1_V02N0401 V01N0001
arc: N1_V02N0601 H06W0303
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 E1_H01W0100
arc: V00B0100 E1_H02W0701
arc: V00T0000 N1_V02S0401
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0601 V02N0601
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0601 W3_H06E0303
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0701 W3_H06E0203
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0303 V01N0101
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: W3_H06W0203 E3_H06W0103
arc: A4 F7
arc: A5 F7
arc: B7 W1_H02E0101
arc: C2 N1_V01N0001
arc: C3 H00L0000
arc: C4 V02N0001
arc: C5 V00T0000
arc: C7 H02E0601
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D2 W1_H02E0001
arc: D3 S1_V02N0001
arc: D4 H02E0201
arc: D5 H02E0201
arc: D7 S1_V02N0601
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F3
arc: E1_H02E0001 Q0
arc: E1_H02E0201 Q2
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00R0000 F4
arc: H01W0000 F3
arc: H01W0100 Q2
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M1 H00R0000
arc: M4 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q2
arc: N1_V02N0001 Q2
arc: N1_V02N0201 Q0
arc: N3_V06N0003 Q0
arc: S1_V02S0001 Q2
arc: S1_V02S0201 Q0
arc: S1_V02S0301 Q1
arc: S3_V06S0003 Q0
arc: S3_V06S0103 Q2
arc: V01S0000 Q0
arc: V01S0100 Q2
arc: W1_H02W0201 Q0
arc: W1_H02W0301 Q1
arc: W1_H02W0501 F7
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q2
word: SLICED.K1.INIT 0000001111001111
word: SLICEB.K1.INIT 0000000011110000
word: SLICEC.K1.INIT 0101010111110000
word: SLICEB.K0.INIT 0000111111110000
word: SLICEA.K0.INIT 0000000011111111
word: SLICEC.K0.INIT 0101010100001111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C46:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 V06N0303
arc: H00L0100 V02S0301
arc: H00R0100 S1_V02N0501
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0103 H01E0101
arc: S1_V02S0001 H06E0003
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N1_V01S0000
arc: V00B0000 H02W0401
arc: V00B0100 H02W0701
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 E1_H01W0000
arc: E3_H06E0103 W3_H06E0103
arc: A1 V01N0101
arc: A2 V02S0701
arc: A3 V02S0701
arc: A5 S1_V02N0301
arc: A6 H02W0501
arc: A7 F5
arc: B0 V01N0001
arc: B2 H00R0100
arc: B3 H00R0100
arc: B6 W1_H02E0301
arc: C0 S1_V02N0401
arc: C1 S1_V02N0401
arc: C2 V02N0601
arc: C3 V02N0601
arc: C4 H02E0601
arc: C5 H02E0601
arc: C6 V02N0001
arc: C7 V02N0201
arc: CE2 W1_H02E0101
arc: CLK0 G_HPBX0000
arc: D0 W1_H02E0001
arc: D1 W1_H02E0001
arc: D2 H02E0001
arc: D3 H02E0001
arc: D4 H00L0100
arc: D5 H01W0000
arc: D6 F2
arc: D7 S1_V02N0601
arc: E1_H01E0101 F7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q4
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: M0 V00B0100
arc: M1 V01S0100
arc: M2 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F6
arc: N1_V01N0101 Q4
arc: N3_V06N0203 Q4
arc: S1_V02S0101 Q1
arc: S3_V06S0103 Q1
arc: V01S0100 F0
arc: W1_H02W0701 F5
arc: W3_H06W0103 Q1
word: SLICEB.K0.INIT 1111010111111100
word: SLICEB.K1.INIT 1111010100001100
word: SLICED.K0.INIT 0010000000110011
word: SLICEC.K1.INIT 1010111110100000
word: SLICED.K1.INIT 1111101000001010
word: SLICEC.K0.INIT 0000111100000000
word: SLICEA.K1.INIT 0000111110101010
word: SLICEA.K0.INIT 0000111100110011
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C47:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0103 W1_H02E0201
arc: H00L0000 W1_H02E0201
arc: H00L0100 V02S0301
arc: H00R0100 W1_H02E0501
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0301 H01E0101
arc: N1_V02N0601 H02W0601
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 H06E0003
arc: S1_V02S0201 H06E0103
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 H02W0601
arc: S3_V06S0003 E1_H01W0000
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 V02S0501
arc: N1_V02N0401 W3_H06E0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: A3 H02W0501
arc: A4 S1_V02N0101
arc: A5 S1_V02N0101
arc: A6 H00L0000
arc: A7 H02E0701
arc: B0 V01N0001
arc: B1 V01N0001
arc: B2 H02W0101
arc: B3 E1_H02W0101
arc: B6 V02N0701
arc: B7 V02S0701
arc: C0 H00L0100
arc: C1 N1_V02S0401
arc: C2 N1_V01S0100
arc: C4 V02S0201
arc: C5 V02S0001
arc: C6 Q6
arc: C7 H02E0401
arc: CE2 V02N0601
arc: CE3 V02N0601
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0001
arc: D1 E1_H02W0001
arc: D2 E1_H02W0001
arc: D3 E1_H02W0001
arc: D4 E1_H02W0001
arc: D5 E1_H02W0001
arc: D6 W1_H02E0001
arc: D7 H00R0100
arc: E1_H01E0001 Q7
arc: E1_H01E0101 F6
arc: E1_H02E0501 Q5
arc: E1_H02E0701 F7
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0000 F7
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M0 V00B0100
arc: M2 V00B0100
arc: M4 V00B0100
arc: M5 H02E0001
arc: M6 V00T0000
arc: M7 H00R0000
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q5
arc: N1_V02N0201 F2
arc: N1_V02N0501 Q7
arc: N1_V02N0701 F7
arc: S1_V02S0701 F7
arc: S3_V06S0203 Q7
arc: S3_V06S0303 Q6
arc: V00B0100 F7
arc: V00T0000 F0
arc: V01S0000 F7
arc: V01S0100 Q6
arc: W1_H02W0701 F7
word: SLICEA.K0.INIT 1100110011110000
word: SLICEA.K1.INIT 1100110011110000
word: SLICEC.K0.INIT 1010101011110000
word: SLICEC.K1.INIT 1010101011110000
word: SLICEB.K0.INIT 1100110011110000
word: SLICEB.K1.INIT 1010101011001100
word: SLICED.K1.INIT 0100000000000000
word: SLICED.K0.INIT 0100000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R17C48:PLC2
arc: E1_H02E0201 V02S0201
arc: E1_H02E0401 N1_V01S0000
arc: H00R0100 V02N0701
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 H06E0103
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 H02E0701
arc: N3_V06N0103 H06E0103
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 H06W0103
arc: S1_V02S0301 H06E0003
arc: S1_V02S0501 H06E0303
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 N1_V01S0100
arc: V00B0000 H02W0401
arc: W1_H02W0101 V01N0101
arc: W1_H02W0501 V01N0101
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 W3_H06E0103
arc: W3_H06W0003 E1_H01W0000
arc: A1 E1_H02W0701
arc: A4 F5
arc: A5 Q5
arc: A6 V02S0101
arc: A7 H02E0501
arc: B0 H02W0301
arc: B1 H02W0301
arc: B2 V02S0301
arc: B3 E1_H02W0101
arc: B5 V02N0501
arc: B7 V02N0501
arc: C0 V02S0401
arc: C2 S1_V02N0601
arc: C3 S1_V02N0401
arc: C4 E1_H01E0101
arc: C5 H01E0001
arc: C6 E1_H02W0401
arc: C7 V00B0100
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 V02N0201
arc: D1 V02N0201
arc: D2 E1_H02W0201
arc: D3 H02W0001
arc: D4 H02E0201
arc: D5 H02E0001
arc: D6 V00B0000
arc: D7 H02E0001
arc: E1_H01E0001 F6
arc: E1_H01E0101 F7
arc: E1_H02E0301 Q3
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F6
arc: H01W0000 Q5
arc: H01W0100 F6
arc: LSR1 E1_H02W0301
arc: M0 W1_H02E0601
arc: M2 W1_H02E0601
arc: M3 H02W0201
arc: M5 V01S0000
arc: M7 H00R0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F2
arc: N1_V01N0101 F4
arc: N1_V02N0301 Q3
arc: N1_V02N0601 F6
arc: N3_V06N0203 F4
arc: S1_V02S0401 F6
arc: S1_V02S0601 F6
arc: S1_V02S0701 Q5
arc: S3_V06S0203 Q7
arc: V00B0100 Q7
arc: V01S0000 F0
arc: V01S0100 F6
arc: W1_H02W0401 F6
arc: W1_H02W0601 F6
arc: W1_H02W0701 Q7
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 1111110000110000
word: SLICEA.K1.INIT 1110111000100010
word: SLICEB.K0.INIT 1111000011001100
word: SLICEB.K1.INIT 1111000011001100
word: SLICED.K1.INIT 0011000000100010
word: SLICEC.K1.INIT 1000100011000000
word: SLICEC.K0.INIT 0000000011111010
word: SLICED.K0.INIT 1111111111111010
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1

.tile R17C49:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0303 V01N0101
arc: H00L0000 E1_H02W0001
arc: H00R0100 S1_V02N0501
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0701 H06E0203
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 H02E0301
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 H06W0203
arc: V00B0100 W1_H02E0701
arc: V00T0100 S1_V02N0501
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0501 E1_H02W0501
arc: E1_H01E0001 W3_H06E0003
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0501 W3_H06E0303
arc: S1_V02S0001 W3_H06E0003
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 W3_H06E0203
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0303 E1_H01W0100
arc: A0 E1_H01E0001
arc: A1 E1_H01E0001
arc: A2 E1_H01E0001
arc: A3 E1_H01E0001
arc: A5 E1_H01W0000
arc: A7 S1_V02N0301
arc: B0 V02N0101
arc: B1 V02N0101
arc: B4 V02S0701
arc: B6 V02S0501
arc: B7 E1_H02W0101
arc: C0 H00L0000
arc: C1 H00L0000
arc: C2 H00R0100
arc: C3 E1_H02W0601
arc: C4 H02W0601
arc: C5 H02W0601
arc: C6 H02E0401
arc: C7 W1_H02E0601
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0201
arc: D1 S1_V02N0001
arc: D2 H02E0201
arc: D3 V00T0100
arc: D4 H02W0001
arc: D5 H02W0001
arc: D6 H02E0001
arc: E1_H01E0101 Q7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0000 F7
arc: LSR0 E1_H02W0501
arc: M0 V00B0000
arc: M2 V00B0100
arc: M4 V00B0100
arc: M6 V00T0000
arc: M7 H00R0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q6
arc: N1_V02N0601 Q6
arc: N3_V06N0203 Q7
arc: S1_V02S0401 Q6
arc: S1_V02S0501 Q7
arc: V00B0000 F6
arc: V00T0000 F2
arc: V01S0100 Q7
arc: W1_H02W0201 F0
word: SLICEA.K1.INIT 1010100000100000
word: SLICEA.K0.INIT 1111110101110101
word: SLICED.K0.INIT 0011001100001111
word: SLICEC.K0.INIT 1111000011001100
word: SLICEC.K1.INIT 1111000010101010
word: SLICEB.K0.INIT 1111010110100000
word: SLICEB.K1.INIT 1111101001010000
word: SLICED.K1.INIT 1010110010101100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.D1MUX 1

.tile R17C50:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0501 E1_H01W0100
arc: H00R0000 N1_V02S0401
arc: H00R0100 V02N0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0201 H06E0103
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 V01N0101
arc: S3_V06S0203 E1_H01W0000
arc: V00B0000 V02N0201
arc: V00B0100 H02E0701
arc: V00T0000 H02E0001
arc: V00T0100 V02S0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0601 V01N0001
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0401 W3_H06E0203
arc: W3_H06W0303 E1_H01W0100
arc: A0 V02S0501
arc: B0 W1_H02E0101
arc: C0 E1_H02W0601
arc: CE0 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: E1_H01E0001 Q2
arc: E1_H01E0101 Q7
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: H00L0000 Q2
arc: H00L0100 Q3
arc: H01W0000 Q4
arc: H01W0100 Q5
arc: M2 V00T0100
arc: M3 H00L0000
arc: M4 V00B0000
arc: M5 H00L0100
arc: M6 V00T0000
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0601 Q4
arc: V01S0100 Q6
arc: W1_H02W0101 Q3
arc: W1_H02W0701 Q7
word: SLICEA.K0.INIT 1000000011110111
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R17C51:PLC2
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 V02N0601
arc: H00R0000 N1_V02S0601
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0601 W1_H02E0601
arc: V00B0100 E1_H02W0501
arc: V00T0100 N1_V02S0701
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 V01N0101
arc: W1_H02W0601 H01E0001
arc: E1_H02E0301 W3_H06E0003
arc: H01W0100 W3_H06E0303
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0401 W3_H06E0203
arc: S1_V02S0501 W3_H06E0303
arc: W1_H02W0501 W3_H06E0303
arc: A4 F7
arc: A7 V02N0301
arc: B1 S1_V02N0301
arc: B2 V02S0301
arc: B4 V02N0501
arc: C0 W1_H02E0601
arc: C1 W1_H02E0601
arc: C2 W1_H02E0601
arc: C4 W1_H02E0401
arc: C6 V00T0000
arc: C7 W1_H02E0401
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D1 V00T0100
arc: D2 H00R0000
arc: D4 H02E0001
arc: D6 H01W0000
arc: D7 H02E0201
arc: E1_H01E0001 F4
arc: E1_H01E0101 F6
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F7
arc: N1_V01N0101 Q0
arc: N3_V06N0003 Q0
arc: N3_V06N0103 Q2
arc: S3_V06S0003 Q0
arc: S3_V06S0103 Q2
arc: S3_V06S0303 F6
arc: V00T0000 Q2
arc: W1_H02W0001 F2
arc: W1_H02W0201 Q2
arc: W1_H02W0401 F6
arc: W3_H06W0103 Q1
word: SLICED.K0.INIT 1111000000000000
word: SLICEA.K0.INIT 0000111100000000
word: SLICEA.K1.INIT 1100111111000000
word: SLICEB.K0.INIT 1100111111000000
word: SLICED.K1.INIT 1010010100000000
word: SLICEC.K0.INIT 0110100110010110
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R17C52:PLC2
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0003 H01E0001
arc: N1_V02N0001 H01E0001
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 N3_V06S0003
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 H01E0101
arc: V01S0100 N3_V06S0303
arc: N1_V02N0201 W3_H06E0103
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: B2 H02E0301
arc: C2 S1_V02N0401
arc: D2 W1_H02E0201
arc: E1_H01E0001 F2
arc: E1_H01E0101 F2
arc: E1_H02E0201 F2
arc: E3_H06E0103 F2
arc: F2 F2_SLICE
word: SLICEB.K0.INIT 1100001100111100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1

.tile R17C53:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 V01N0101
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 N1_V01S0100
arc: H00L0100 N1_V02S0301
arc: H00R0100 V02N0501
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 H01E0001
arc: S1_V02S0601 W1_H02E0601
arc: V00B0100 V02N0301
arc: V00T0100 V02S0501
arc: W1_H02W0501 V02N0501
arc: A0 H00L0000
arc: A2 V00T0000
arc: A7 N1_V01S0100
arc: B1 V02S0101
arc: B3 Q3
arc: B4 V01S0000
arc: B5 N1_V01S0000
arc: B6 N1_V01S0000
arc: B7 F3
arc: C0 H02E0601
arc: C1 F4
arc: C2 S1_V02N0401
arc: C3 H02E0601
arc: C4 Q4
arc: C5 V02N0001
arc: C6 V00T0100
arc: CE0 H00L0100
arc: CE1 H00L0100
arc: CE2 H00L0100
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D1 F2
arc: D2 Q2
arc: D3 H00R0000
arc: D4 S1_V02N0601
arc: D5 V00B0000
arc: D6 F2
arc: D7 V01N0001
arc: E1_H01E0001 F3
arc: E1_H01E0101 F6
arc: E1_H02E0201 F0
arc: E1_H02E0501 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q4
arc: H01W0000 Q3
arc: H01W0100 Q4
arc: M0 E1_H02W0601
arc: M2 V00B0100
arc: M3 H00R0100
arc: M4 W1_H02E0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F0
arc: N1_V01N0101 F1
arc: N1_V02N0201 Q2
arc: N1_V02N0501 F7
arc: N1_V02N0701 F7
arc: N3_V06N0103 Q2
arc: N3_V06N0203 Q4
arc: V00B0000 F4
arc: V00T0000 Q0
arc: V01S0000 Q3
arc: V01S0100 Q0
arc: W1_H02W0001 Q2
arc: W1_H02W0201 Q0
word: SLICED.K0.INIT 1111110000110000
word: SLICED.K1.INIT 1101110110001000
word: SLICEC.K1.INIT 1111001111000000
word: SLICEA.K0.INIT 1111101000001010
word: SLICEB.K1.INIT 1100111111000000
word: SLICEC.K0.INIT 1111000011001100
word: SLICEB.K0.INIT 1111101000001010
word: SLICEA.K1.INIT 1111001111000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R17C54:PLC2
arc: H00L0000 S1_V02N0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 H06E0203
arc: N1_V02N0701 H06E0203
arc: S1_V02S0301 H02E0301
arc: V00T0000 V02N0601
arc: A0 F5
arc: A1 F5
arc: A2 V02S0701
arc: A3 V02S0701
arc: A5 H02E0701
arc: A6 H02E0501
arc: A7 H00L0000
arc: B0 V01N0001
arc: B1 V01N0001
arc: B2 V01N0001
arc: B3 V01N0001
arc: B4 H01E0101
arc: B6 H01E0101
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 H02E0601
arc: C3 H02E0601
arc: C4 H02E0401
arc: C5 H01E0001
arc: C6 H02E0401
arc: C7 V02N0001
arc: D0 H02E0001
arc: D1 H02E0001
arc: D2 V02N0201
arc: D3 V02N0201
arc: D4 N1_V02S0601
arc: D5 H02E0201
arc: D6 W1_H02E0201
arc: D7 W1_H02E0201
arc: E1_H02E0601 F4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0100
arc: M2 V00T0000
arc: N1_V01N0001 F2
arc: N1_V01N0101 F5
arc: N1_V02N0601 F6
arc: V00B0100 F7
arc: V01S0100 F0
word: SLICED.K0.INIT 0000000010101100
word: SLICEC.K0.INIT 0011000000111111
word: SLICEC.K1.INIT 1111101001010000
word: SLICED.K1.INIT 0101010100001111
word: SLICEA.K0.INIT 0011000001010000
word: SLICEA.K1.INIT 0011111101011111
word: SLICEB.K0.INIT 0000000100001011
word: SLICEB.K1.INIT 1111000111111011
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R17C55:PLC2
arc: H00R0100 V02S0701
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 H06E0003
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 H06E0103
arc: S1_V02S0701 W1_H02E0701
arc: W1_H02W0601 W3_H06E0303
arc: A0 W1_H02E0501
arc: A1 W1_H02E0501
arc: A2 V02S0701
arc: A3 V02S0701
arc: A4 E1_H02W0701
arc: A5 E1_H02W0501
arc: A6 V00T0100
arc: A7 E1_H02W0701
arc: B0 H00R0100
arc: B1 H00R0100
arc: B2 W1_H02E0301
arc: B3 W1_H02E0101
arc: B4 S1_V02N0501
arc: B5 V02S0701
arc: B6 N1_V01S0000
arc: B7 V00T0000
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 N1_V02S0601
arc: C3 V02N0601
arc: C4 V01N0101
arc: C5 W1_H02E0601
arc: C6 V02S0001
arc: C7 V02N0001
arc: D0 W1_H02E0001
arc: D1 W1_H02E0001
arc: D2 S1_V02N0201
arc: D3 W1_H02E0001
arc: D4 V02S0401
arc: D5 V02N0601
arc: D6 F2
arc: D7 V01N0001
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: M0 H02E0601
arc: N1_V01N0001 F5
arc: N1_V02N0501 F7
arc: N1_V02N0601 F4
arc: V00T0000 F0
arc: V00T0100 F3
word: SLICEA.K0.INIT 0000000000011101
word: SLICEA.K1.INIT 1111111100011101
word: SLICED.K1.INIT 1101110111011000
word: SLICEC.K1.INIT 1011000010000000
word: SLICEC.K0.INIT 0101010001010101
word: SLICEB.K1.INIT 0001101100000000
word: SLICEB.K0.INIT 0000000100100011
word: SLICED.K0.INIT 1100110010001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R17C57:PLC2
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 W3_H06E0203

.tile R18C30:PLC2
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0601 E3_H06W0303
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 E3_H06W0303
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0601 N1_V01S0000

.tile R18C31:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: N1_V02N0101 V01N0101
arc: N1_V02N0501 E1_H02W0501
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 E3_H06W0103
arc: V00T0000 V02S0601
arc: A0 F5
arc: A2 F5
arc: A5 V02S0301
arc: B2 N1_V02S0301
arc: C0 H02E0601
arc: C5 H02W0601
arc: CE0 V02S0201
arc: CE1 V02S0201
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D2 Q2
arc: D5 S1_V02N0401
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: V01S0000 Q2
arc: V01S0100 Q0
word: SLICEC.K1.INIT 0000101000000000
word: SLICEA.K0.INIT 1111101000001010
word: SLICEB.K0.INIT 1011101110001000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C32:PLC2
arc: E1_H02E0601 E1_H01W0000
arc: H00L0100 V02S0301
arc: H00R0000 V02S0401
arc: H00R0100 H02W0701
arc: N1_V02N0001 H02W0001
arc: N1_V02N0601 N1_V01S0000
arc: S3_V06S0003 N1_V02S0001
arc: V00B0000 V02S0001
arc: V00T0100 W1_H02E0301
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0601 E3_H06W0303
arc: A0 V02S0701
arc: A1 H00L0000
arc: A2 V00T0000
arc: A3 F7
arc: A4 N1_V01N0101
arc: B0 H02E0101
arc: B1 V00T0000
arc: B3 H01W0100
arc: B4 V02S0501
arc: B7 V00B0000
arc: C0 F4
arc: C1 H02W0401
arc: C2 N1_V01S0100
arc: C3 H00L0000
arc: C4 V00T0100
arc: C7 H02W0401
arc: CE0 H00R0100
arc: CE1 H00L0100
arc: CLK0 G_HPBX0000
arc: D0 H00R0000
arc: D1 V02S0001
arc: D2 H00R0000
arc: D3 H02W0201
arc: D4 S1_V02N0401
arc: D7 E1_H01W0100
arc: E1_H01E0001 F1
arc: E1_H01E0101 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0100 Q2
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0101 Q0
arc: S1_V02S0201 Q2
arc: V00T0000 Q2
arc: V01S0000 Q0
word: SLICEA.K1.INIT 0000011101110111
word: SLICEA.K0.INIT 1100111100001011
word: SLICEB.K0.INIT 1111111110100000
word: SLICED.K1.INIT 0000000000111111
word: SLICEB.K1.INIT 0001010100000000
word: SLICEC.K0.INIT 0101010101010001
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R18C33:PLC2
arc: E1_H02E0401 V02S0401
arc: E1_H02E0701 V02S0701
arc: H00L0000 E1_H02W0201
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H06W0003
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 H06W0103
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 H01E0101
arc: S3_V06S0103 H06W0103
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 S1_V02N0201
arc: V00B0100 V02S0101
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0201 V02S0201
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 E3_H06W0303
arc: A0 H02W0701
arc: A2 N1_V02S0701
arc: A3 H01E0001
arc: A4 H02W0701
arc: A5 V02N0301
arc: A6 N1_V01S0100
arc: A7 V02S0301
arc: B0 V02N0101
arc: B1 E1_H02W0101
arc: B2 V02S0301
arc: B3 V01N0001
arc: B4 H00R0000
arc: B5 W1_H02E0101
arc: B6 V00B0000
arc: B7 N1_V02S0701
arc: C0 V02S0401
arc: C1 E1_H02W0601
arc: C2 N1_V01N0001
arc: C3 H00L0000
arc: C4 V02N0201
arc: C5 E1_H02W0601
arc: C6 V01N0101
arc: C7 H02E0601
arc: CE0 H00L0100
arc: CE2 V02S0601
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D1 V00B0100
arc: D2 S1_V02N0201
arc: D3 F2
arc: D4 V02S0401
arc: D5 V02N0601
arc: D6 V02N0401
arc: D7 V00B0000
arc: E1_H01E0001 F3
arc: E1_H01E0101 F6
arc: E1_H02E0201 Q0
arc: E1_H02E0601 Q4
arc: E3_H06E0003 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F1
arc: H00R0000 Q4
arc: H01W0000 Q4
arc: H01W0100 F7
arc: LSR1 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q4
arc: N1_V02N0501 F5
arc: S1_V02S0001 Q0
arc: V01S0000 F2
arc: W1_H02W0701 F5
word: SLICEB.K0.INIT 0100010111001111
word: SLICED.K0.INIT 0001010100111111
word: SLICEC.K1.INIT 1011001110000000
word: SLICEA.K0.INIT 0111010000110000
word: SLICEA.K1.INIT 1100000000000000
word: SLICEC.K0.INIT 0100111101000000
word: SLICEB.K1.INIT 1101000011110000
word: SLICED.K1.INIT 0001000001010000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R18C34:PLC2
arc: H00L0000 V02S0201
arc: H00R0100 H02W0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 E3_H06W0303
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 H06W0103
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 H06W0303
arc: V00B0000 V02N0001
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 E1_H02W0701
arc: A1 F7
arc: A2 E1_H01E0001
arc: A3 H02E0701
arc: A4 F5
arc: A5 V00T0100
arc: A6 F7
arc: B1 V01N0001
arc: B2 S1_V02N0301
arc: B3 H00L0000
arc: B4 V02N0701
arc: B5 H02W0301
arc: B6 S1_V02N0501
arc: C1 N1_V01S0100
arc: C2 V02N0401
arc: C3 V02S0401
arc: C4 E1_H02W0401
arc: C5 H02E0601
arc: C6 H02W0401
arc: C7 H02W0601
arc: D0 V01S0100
arc: D1 H01E0101
arc: D2 S1_V02N0001
arc: D3 H02E0201
arc: D4 H00R0100
arc: D5 E1_H02W0201
arc: D6 F2
arc: D7 H02W0001
arc: E1_H01E0001 F4
arc: E3_H06E0003 F0
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0000
arc: V00T0100 F3
arc: V01S0000 F7
arc: V01S0100 F7
word: SLICED.K0.INIT 1010100010101010
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1000000010101010
word: SLICED.K1.INIT 0000000011110000
word: SLICEB.K1.INIT 1101000010000000
word: SLICEC.K1.INIT 1100100010001000
word: SLICEC.K0.INIT 0001010101010101
word: SLICEB.K0.INIT 1000101000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R18C35:PLC2
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0601 E3_H06W0303
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0501 E1_H02W0501
arc: S3_V06S0003 N1_V01S0000
arc: V00B0000 V02N0201
arc: V00T0100 V02S0701
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 V01N0101
arc: W1_H02W0301 V01N0101
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 V02N0701
arc: A0 H00L0000
arc: A1 E1_H02W0701
arc: A5 N1_V01N0101
arc: A6 N1_V01S0100
arc: A7 V02N0301
arc: B0 F3
arc: B1 H00R0100
arc: B2 H01W0100
arc: B5 N1_V01S0000
arc: B6 N1_V01S0000
arc: B7 H02W0301
arc: C0 N1_V01S0100
arc: C1 V02S0401
arc: C2 N1_V01S0100
arc: C3 W1_H02E0401
arc: C5 V00T0000
arc: C7 E1_H02W0601
arc: CE0 H00L0100
arc: CE1 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0001
arc: D1 E1_H02W0001
arc: D2 V01S0100
arc: D3 V02N0001
arc: D5 E1_H02W0201
arc: D6 H00R0100
arc: D7 V01N0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00L0100 F1
arc: H00R0000 F6
arc: H00R0100 F7
arc: H01W0100 Q0
arc: LSR1 V00T0100
arc: M4 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: N1_V01N0101 Q0
arc: V00T0000 Q2
arc: V01S0100 F3
arc: W1_H02W0201 Q0
arc: W1_H02W0401 F4
word: SLICEB.K1.INIT 0000000011110000
word: SLICEB.K0.INIT 1100111111000000
word: SLICED.K0.INIT 1110111010101010
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1100000011101010
word: SLICEA.K0.INIT 0000111000001100
word: SLICED.K1.INIT 0111000000000000
word: SLICEA.K1.INIT 1111111101000101
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C36:PLC2
arc: H00R0000 E1_H02W0401
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0103 E1_H01W0100
arc: S1_V02S0301 H06W0003
arc: S1_V02S0601 H06W0303
arc: V00T0100 N1_V02S0501
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: A1 V02N0501
arc: A4 V00T0000
arc: B0 V02N0101
arc: B1 N1_V02S0301
arc: B4 N1_V01S0000
arc: B5 V02S0701
arc: B6 V02S0701
arc: C0 H02W0401
arc: C4 V01N0101
arc: CE0 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 V00T0100
arc: D1 F0
arc: D4 V02N0601
arc: D5 H01W0000
arc: D6 H01W0000
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F6
arc: E1_H02E0701 F5
arc: E3_H06E0303 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: LSR0 H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 Q1
arc: N1_V01N0101 F5
arc: N1_V02N0201 Q0
arc: S1_V02S0501 F5
arc: S3_V06S0203 F4
arc: S3_V06S0303 F5
arc: V00T0000 Q0
arc: W3_H06W0303 F5
word: SLICED.K0.INIT 1100110000000000
word: SLICEC.K0.INIT 0010000100000000
word: SLICEC.K1.INIT 0011001111111111
word: SLICEA.K0.INIT 1100111100001111
word: SLICEA.K1.INIT 1111111110001000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C37:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 V06N0003
arc: E1_H02E0401 V02S0401
arc: E3_H06E0303 V06N0303
arc: H00L0000 N1_V02S0201
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 H06W0003
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 H01E0101
arc: V00B0000 V02S0201
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0303 E3_H06W0203
arc: A3 F7
arc: A4 S1_V02N0101
arc: A7 V02N0301
arc: B1 Q1
arc: B2 V02S0101
arc: B3 S1_V02N0101
arc: B4 S1_V02N0501
arc: B5 V00B0100
arc: B7 V00B0100
arc: C0 E1_H02W0401
arc: C1 E1_H02W0401
arc: C3 V02N0601
arc: C4 H02W0601
arc: C5 E1_H02W0401
arc: C7 S1_V02N0001
arc: CE0 N1_V02S0201
arc: CE3 H00L0000
arc: CLK0 G_HPBX0000
arc: D0 V00T0100
arc: D1 V00B0100
arc: D2 H02W0001
arc: D3 F0
arc: D4 F0
arc: D5 H00L0100
arc: D7 H00L0100
arc: E1_H01E0001 F7
arc: E1_H01E0101 F4
arc: E3_H06E0103 F2
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H01W0000 F2
arc: H01W0100 F4
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M1 E1_H02W0001
arc: M7 E1_H01W0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F3
arc: N1_V02N0601 F4
arc: N3_V06N0303 F5
arc: S1_V02S0201 F0
arc: S1_V02S0301 F1
arc: S1_V02S0501 Q7
arc: S3_V06S0103 F1
arc: V00B0100 Q7
arc: V01S0000 F2
arc: V01S0100 Q1
arc: W3_H06W0103 F2
word: SLICEA.K1.INIT 0011000011110000
word: SLICEA.K0.INIT 0000000011110000
word: SLICEC.K0.INIT 1111111011001100
word: SLICED.K1.INIT 0000010000000000
word: SLICEB.K0.INIT 1100110000000000
word: SLICEB.K1.INIT 1010111000000000
word: SLICEC.K1.INIT 0000001100001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1

.tile R18C38:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 S3_V06N0003
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0301 E1_H02W0301
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 V06N0103
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0601 H01E0001
arc: W3_H06W0303 E3_H06W0303
arc: A1 H00L0100
arc: A3 S1_V02N0501
arc: A4 F5
arc: A6 S1_V02N0301
arc: B0 F3
arc: B1 S1_V02N0301
arc: B2 F3
arc: B4 H02E0101
arc: B5 F3
arc: B6 E1_H02W0301
arc: C0 E1_H01W0000
arc: C1 E1_H01W0000
arc: C2 H02E0401
arc: C3 N1_V01N0001
arc: C6 H02W0601
arc: CE1 V02N0201
arc: CLK0 G_HPBX0000
arc: D0 N1_V02S0001
arc: D1 N1_V02S0001
arc: D2 H02E0201
arc: D3 S1_V02N0001
arc: D4 S1_V02N0401
arc: D5 H02E0201
arc: D6 V00B0000
arc: E1_H01E0001 F2
arc: E1_H01E0101 F2
arc: E1_H02E0101 Q3
arc: E1_H02E0501 F5
arc: E1_H02E0701 F5
arc: E3_H06E0003 Q3
arc: E3_H06E0103 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0100 F3
arc: H01W0000 Q3
arc: H01W0100 F0
arc: M0 V00B0000
arc: M3 H01W0100
arc: MUXCLK1 CLK0
arc: N1_V01N0101 F5
arc: N1_V02N0301 Q3
arc: N1_V02N0401 F6
arc: S1_V02S0201 F2
arc: S1_V02S0701 F5
arc: S3_V06S0103 F2
arc: V00B0000 F4
word: SLICEC.K1.INIT 1100110000000000
word: SLICEA.K0.INIT 1111110011110000
word: SLICEA.K1.INIT 1111101111110011
word: SLICEB.K1.INIT 0000000000001010
word: SLICEC.K0.INIT 0100010000000000
word: SLICED.K0.INIT 1100100000000000
word: SLICEB.K0.INIT 0000000000001100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1

.tile R18C39:PLC2
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 V01N0101
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 H01E0101
arc: H00L0100 W1_H02E0301
arc: H00R0100 S1_V02N0501
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0101 H01E0101
arc: V00B0100 V02S0101
arc: V00T0000 E1_H02W0201
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 V01N0001
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 E3_H06W0203
arc: E1_H02E0301 W3_H06E0003
arc: W3_H06W0003 E1_H01W0000
arc: E3_H06E0003 W3_H06E0003
arc: W3_H06W0303 E3_H06W0203
arc: A0 S1_V02N0501
arc: A1 S1_V02N0501
arc: A2 S1_V02N0701
arc: A3 S1_V02N0701
arc: A4 S1_V02N0301
arc: A5 V00T0000
arc: A6 F5
arc: A7 F5
arc: B0 H02W0101
arc: B1 H02W0101
arc: B2 S1_V02N0101
arc: B3 S1_V02N0101
arc: B4 N1_V02S0701
arc: B5 V02S0701
arc: B6 N1_V01S0000
arc: B7 H02E0301
arc: C0 V02S0601
arc: C1 V02S0601
arc: C2 E1_H02W0601
arc: C3 E1_H02W0401
arc: C4 W1_H02E0401
arc: C6 E1_H01E0101
arc: C7 V02S0001
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0201
arc: D1 E1_H02W0201
arc: D2 H02E0201
arc: D3 V02N0001
arc: D4 V02N0601
arc: D5 H00R0100
arc: D6 H02E0001
arc: D7 F0
arc: E1_H01E0001 F6
arc: E1_H01E0101 F0
arc: E1_H02E0101 Q1
arc: E3_H06E0103 Q1
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: M0 V00B0100
arc: M1 H00L0100
arc: MUXCLK0 CLK0
arc: N1_V01N0001 F7
arc: N1_V02N0001 F2
arc: N1_V02N0101 F3
arc: S3_V06S0103 Q1
arc: W1_H02W0101 Q1
word: SLICEC.K0.INIT 0000000000010101
word: SLICEB.K0.INIT 1111001101010001
word: SLICEB.K1.INIT 1111001101010001
word: SLICEA.K0.INIT 0000000011000110
word: SLICEA.K1.INIT 0000000000111001
word: SLICEC.K1.INIT 0001000101000100
word: SLICED.K0.INIT 1111000011100000
word: SLICED.K1.INIT 0101010001010111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C40:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0201 V02S0201
arc: E1_H02E0401 V02N0401
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0203 W1_H02E0701
arc: H00L0100 S1_V02N0301
arc: H00R0000 V02N0601
arc: H00R0100 V02N0701
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 E1_H01W0100
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 H02W0301
arc: S1_V02S0501 S3_V06N0303
arc: S3_V06S0203 E3_H06W0203
arc: V00B0100 V02N0101
arc: V00T0000 V02N0401
arc: V00T0100 V02S0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 V02S0101
arc: W1_H02W0301 E1_H02W0201
arc: N1_V02N0301 W3_H06E0003
arc: W3_H06W0003 E1_H01W0000
arc: E3_H06E0303 W3_H06E0303
arc: A0 N1_V02S0501
arc: A1 F5
arc: A2 F7
arc: A4 V00T0000
arc: A5 V02N0101
arc: A6 H02E0701
arc: A7 F5
arc: B0 S1_V02N0101
arc: B1 H00R0100
arc: B2 V01N0001
arc: B4 V02N0701
arc: B6 W1_H02E0101
arc: C0 S1_V02N0401
arc: C1 S1_V02N0601
arc: C2 H02E0601
arc: C4 V02N0201
arc: C5 N1_V02S0001
arc: C6 E1_H02W0601
arc: C7 F4
arc: CE0 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 N1_V02S0001
arc: D1 V02N0201
arc: D2 V00B0100
arc: D4 S1_V02N0601
arc: D5 S1_V02N0401
arc: D6 H02E0201
arc: D7 H00L0100
arc: E1_H01E0001 F1
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: LSR0 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V02N0001 Q0
arc: N3_V06N0003 Q0
arc: N3_V06N0303 F6
arc: W3_H06W0303 F6
word: SLICEA.K1.INIT 0000000010000000
word: SLICEC.K0.INIT 0000010000000000
word: SLICED.K1.INIT 0000000001011111
word: SLICEB.K0.INIT 0000000101010101
word: SLICEC.K1.INIT 1010101000001010
word: SLICED.K0.INIT 0101010100010000
word: SLICEA.K0.INIT 1101111111011101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C41:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 H01E0001
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0601 H01E0001
arc: E3_H06E0303 H01E0101
arc: H00R0100 H02W0701
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0103 S1_V02N0101
arc: S1_V02S0301 S3_V06N0003
arc: V00B0100 N1_V02S0301
arc: V00T0000 S1_V02N0401
arc: V01S0000 S3_V06N0103
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 S3_V06N0303
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0303 E3_H06W0303
arc: A1 N1_V02S0701
arc: A4 H02W0501
arc: A5 H02W0501
arc: A6 V02N0301
arc: B1 W1_H02E0301
arc: B4 E1_H02W0301
arc: B5 E1_H02W0301
arc: B6 V00T0000
arc: C1 N1_V01S0100
arc: C4 V02S0201
arc: C5 V02S0201
arc: C6 H02E0401
arc: C7 H02W0401
arc: D1 N1_V01S0000
arc: D4 H02W0001
arc: D5 H02W0001
arc: D6 E1_H02W0001
arc: D7 H02E0201
arc: E1_H01E0001 F4
arc: E1_H01E0101 F7
arc: E3_H06E0103 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: H01W0100 F4
arc: M0 V00B0100
arc: M1 H00R0100
arc: M2 V00B0100
arc: M4 E1_H01E0101
arc: N3_V06N0303 F6
word: SLICED.K0.INIT 0000001100000010
word: SLICED.K1.INIT 0000000011110000
word: SLICEC.K0.INIT 0000011100001000
word: SLICEC.K1.INIT 0000100000000111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1100110111111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R18C42:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0201 V02N0201
arc: E1_H02E0601 V01N0001
arc: H00R0100 V02N0701
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 H06W0003
arc: N3_V06N0303 H06W0303
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 H06E0203
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 S1_V02N0201
arc: V00B0100 V02S0301
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 E1_H02W0601
arc: H01W0100 W3_H06E0303
arc: N1_V02N0601 W3_H06E0303
arc: W3_H06W0203 E1_H02W0401
arc: A0 V01N0101
arc: A4 V02S0101
arc: A5 S1_V02N0301
arc: B3 V02N0301
arc: B4 H00R0000
arc: B5 E1_H02W0101
arc: B7 V02S0701
arc: C0 H00L0000
arc: C1 E1_H02W0601
arc: C2 E1_H02W0601
arc: C3 E1_H02W0401
arc: C4 E1_H01E0101
arc: C5 N1_V02S0001
arc: C7 V02S0201
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0201
arc: D1 S1_V02N0001
arc: D2 V02S0001
arc: D3 V02S0201
arc: D4 F0
arc: D5 H02W0201
arc: D7 V02S0601
arc: E1_H01E0001 F2
arc: E1_H01E0101 F2
arc: E1_H02E0101 F3
arc: E1_H02E0401 F4
arc: E1_H02E0501 F5
arc: E3_H06E0003 F3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q4
arc: M0 V00B0100
arc: M2 V00T0100
arc: M4 V00B0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N3_V06N0103 F2
arc: S3_V06S0003 F3
arc: V01S0000 F2
arc: W1_H02W0701 F7
arc: W3_H06W0103 F2
word: SLICEB.K1.INIT 1100000000000000
word: SLICEB.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 0011001100100000
word: SLICED.K1.INIT 0000110000001111
word: SLICEA.K0.INIT 0000111101010101
word: SLICEA.K1.INIT 1111000011111111
word: SLICEC.K0.INIT 0010101000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R18C43:PLC2
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 W1_H02E0101
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0303 N1_V01S0100
arc: H00R0000 W1_H02E0401
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0501 H06E0303
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 H06W0203
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 H06E0203
arc: S3_V06S0203 N1_V01S0000
arc: V00B0000 S1_V02N0201
arc: V00B0100 V02N0301
arc: V00T0000 V02S0401
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0201 S3_V06N0103
arc: E1_H02E0201 W3_H06E0103
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0303 N3_V06S0303
arc: W3_H06W0203 E3_H06W0203
arc: A0 H02E0501
arc: A1 V02N0701
arc: A3 V02S0501
arc: A4 E1_H01W0000
arc: A6 F5
arc: A7 S1_V02N0301
arc: B0 V02N0101
arc: B1 H00R0100
arc: B2 E1_H02W0101
arc: B3 V01N0001
arc: B4 H00R0000
arc: B5 V02N0501
arc: B6 H02W0301
arc: C0 E1_H01W0000
arc: C1 H02E0601
arc: C2 E1_H01W0000
arc: C3 E1_H02W0401
arc: C4 W1_H02E0601
arc: C5 V01N0101
arc: C6 E1_H02W0601
arc: C7 V01N0101
arc: CE0 V02N0201
arc: CLK0 G_HPBX0000
arc: D0 H02E0201
arc: D1 H02E0001
arc: D2 W1_H02E0201
arc: D3 V00B0100
arc: D4 H01W0000
arc: D5 V00B0000
arc: D6 W1_H02E0001
arc: D7 V02N0601
arc: E1_H01E0101 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: LSR0 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V02N0101 Q1
arc: N1_V02N0201 F2
arc: N1_V02N0401 F4
arc: N1_V02N0601 F6
arc: N3_V06N0003 Q0
arc: N3_V06N0103 Q1
arc: S3_V06S0003 F3
arc: V01S0000 Q1
arc: W1_H02W0301 F3
word: SLICEC.K0.INIT 0000000011011100
word: SLICED.K0.INIT 0100010101000100
word: SLICEC.K1.INIT 0000000011000000
word: SLICED.K1.INIT 0101000000000000
word: SLICEB.K0.INIT 0011000000110011
word: SLICEB.K1.INIT 1110100011000000
word: SLICEA.K0.INIT 1111111111101100
word: SLICEA.K1.INIT 1111111111111000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C44:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0601 S1_V02N0601
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 H01E0101
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 H02W0501
arc: V00B0000 W1_H02E0401
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 E1_H01W0000
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0301 W3_H06E0003
arc: W3_H06W0303 E1_H01W0100
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: A0 H02W0701
arc: A4 V02S0301
arc: B0 F3
arc: B4 W1_H02E0101
arc: C0 V02N0601
arc: C3 E1_H01W0000
arc: D0 V02N0001
arc: D3 V02S0201
arc: E1_H01E0001 F4
arc: E1_H01E0101 F3
arc: E3_H06E0003 F0
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H01W0100 F0
arc: M0 V00B0000
arc: N1_V02N0101 F3
arc: N3_V06N0003 F0
arc: W3_H06W0003 F3
word: SLICEC.K0.INIT 1001100110011001
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001111
word: SLICEA.K0.INIT 1110101011111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R18C45:PLC2
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 E1_H01W0000
arc: E3_H06E0003 N1_V01S0000
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0101 H01E0101
arc: S3_V06S0003 E3_H06W0003
arc: V00T0100 V02S0701
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0701 N1_V01S0100
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0303 E3_H06W0203
arc: A5 Q5
arc: A6 N1_V01S0100
arc: B0 W1_H02E0301
arc: B4 N1_V01S0000
arc: CLK0 G_HPBX0000
arc: E1_H01E0001 Q5
arc: E1_H02E0701 Q5
arc: E3_H06E0203 F7
arc: E3_H06E0303 Q5
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q5
arc: H01W0100 F5
arc: LSR1 V00T0100
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q5
arc: N1_V01N0101 F5
arc: N1_V02N0501 Q5
arc: N3_V06N0203 F7
arc: N3_V06N0303 Q5
arc: S1_V02S0501 Q5
arc: S1_V02S0701 Q5
arc: V01S0000 Q5
arc: W1_H02W0501 Q5
arc: W3_H06W0203 F7
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1111111111110000
word: SLICEB.K1.INIT 1111111111110000
word: SLICEC.K0.INIT 0011001100110000
word: SLICEC.K1.INIT 0101010101010000
word: SLICED.K0.INIT 0101010101010000
word: SLICED.K1.INIT 1111111111110000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C46:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 N1_V02S0601
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H01E0001
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 H06W0203
arc: S1_V02S0101 H06E0103
arc: S1_V02S0301 H02W0301
arc: S1_V02S0701 E1_H01W0100
arc: V00B0000 E1_H02W0401
arc: V00T0100 H02W0101
arc: W1_H02W0301 S3_V06N0003
arc: W3_H06W0203 E1_H01W0000
arc: A2 N1_V02S0701
arc: A5 V02S0101
arc: A6 F5
arc: B3 Q3
arc: B4 W1_H02E0101
arc: B5 H02E0301
arc: B6 V02N0701
arc: B7 V00B0000
arc: C2 S1_V02N0601
arc: C3 S1_V02N0401
arc: C4 V01N0101
arc: C6 V00T0100
arc: C7 V02N0001
arc: CLK0 G_HPBX0000
arc: D2 V02S0001
arc: D3 V02S0001
arc: D4 E1_H02W0201
arc: D5 E1_H02W0001
arc: D6 H02E0201
arc: D7 V01N0001
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F4
arc: E1_H02E0201 F2
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q3
arc: M0 H02E0601
arc: M2 H02W0601
arc: M3 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q0
arc: N1_V02N0701 F7
arc: N3_V06N0003 Q0
arc: S3_V06S0303 F6
word: SLICEC.K0.INIT 1111000011001100
word: SLICED.K1.INIT 1111110000110000
word: SLICEB.K0.INIT 1111000010101010
word: SLICEB.K1.INIT 1111000011001100
word: SLICED.K0.INIT 0001001001001000
word: SLICEC.K1.INIT 1001100101010101
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C47:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 W1_H02E0701
arc: H00R0100 E1_H02W0501
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0401 E1_H01W0000
arc: V00T0000 N1_V02S0401
arc: V00T0100 V02S0701
arc: W1_H02W0601 N1_V01S0000
arc: S3_V06S0103 W3_H06E0103
arc: W3_H06W0303 S3_V06N0303
arc: E3_H06E0203 W3_H06E0103
arc: A0 H02E0501
arc: A1 H01E0001
arc: A2 V00T0000
arc: A6 V02N0301
arc: B3 S1_V02N0301
arc: B4 S1_V02N0501
arc: B5 S1_V02N0501
arc: B6 E1_H02W0101
arc: B7 E1_H02W0101
arc: C0 S1_V02N0601
arc: C1 S1_V02N0401
arc: C2 F6
arc: C3 F6
arc: C4 H02E0601
arc: C5 V02S0201
arc: C7 V01N0101
arc: CE0 H02W0101
arc: CE2 H02W0101
arc: CE3 V02S0601
arc: CLK0 G_HPBX0000
arc: D0 V02S0001
arc: D1 V02S0001
arc: D2 V02S0001
arc: D3 V02S0001
arc: D4 V02S0401
arc: D5 N1_V02S0601
arc: D6 H00R0100
arc: D7 E1_H02W0201
arc: E1_H01E0101 F4
arc: E1_H02E0301 Q1
arc: E1_H02E0501 Q7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q1
arc: H01W0100 Q7
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M0 V00T0100
arc: M1 V01S0100
arc: M2 V00T0100
arc: M4 V00T0100
arc: M5 V01S0000
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F7
arc: N1_V02N0501 Q5
arc: N3_V06N0303 Q5
arc: S1_V02S0501 Q7
arc: S1_V02S0701 Q5
arc: V01S0000 F2
arc: V01S0100 F0
arc: W1_H02W0101 Q1
arc: W1_H02W0301 Q1
word: SLICED.K1.INIT 1111001111000000
word: SLICEB.K0.INIT 1111000010101010
word: SLICEB.K1.INIT 1111000011001100
word: SLICEC.K0.INIT 1100110011110000
word: SLICEC.K1.INIT 1100111111000000
word: SLICED.K0.INIT 1011101110001000
word: SLICEA.K0.INIT 0000111101010101
word: SLICEA.K1.INIT 0000111110101010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C48:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 V01N0101
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 W1_H02E0301
arc: H00R0000 V02S0401
arc: H00R0100 H02E0501
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 H01E0101
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 H06E0203
arc: N3_V06N0303 H06W0303
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0401 H06W0203
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 H06W0303
arc: V00B0000 E1_H02W0401
arc: V00T0100 V02S0501
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 V02N0701
arc: W1_H02W0001 W3_H06E0003
arc: W3_H06W0303 N3_V06S0303
arc: A0 N1_V02S0501
arc: A3 H02E0701
arc: A4 V02S0301
arc: A5 E1_H01W0000
arc: B1 V00B0000
arc: B3 Q3
arc: B4 H02E0301
arc: B6 N1_V02S0701
arc: B7 V02N0701
arc: C0 H02W0601
arc: C1 H02W0601
arc: C3 H00R0100
arc: C4 Q4
arc: C5 H02W0401
arc: C6 V02N0001
arc: C7 V02N0001
arc: CE1 H00R0000
arc: CE2 V02S0601
arc: CLK0 G_HPBX0000
arc: D0 H02W0001
arc: D1 H02W0001
arc: D3 V02S0001
arc: D4 H02E0201
arc: D5 H02E0001
arc: D6 W1_H02E0001
arc: D7 H02W0001
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 Q4
arc: H01W0100 F6
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 H02E0601
arc: M2 E1_H02W0601
arc: M3 H01W0100
arc: M4 E1_H01E0101
arc: M6 H02E0401
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q2
arc: N1_V01N0101 F5
arc: N1_V02N0301 F3
arc: N1_V02N0401 F4
arc: S1_V02S0201 Q2
arc: S1_V02S0601 Q4
arc: V01S0100 Q3
arc: W1_H02W0301 Q3
word: SLICEA.K0.INIT 1111000010101010
word: SLICEA.K1.INIT 1111000011001100
word: SLICEC.K1.INIT 1111101001010000
word: SLICED.K0.INIT 1111000011001100
word: SLICED.K1.INIT 1111000011001100
word: SLICEB.K1.INIT 1010111101110111
word: SLICEC.K0.INIT 0101111110111011
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C49:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0201 V06S0103
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 V06S0203
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0301 H02W0301
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0201 H02W0201
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0003 H06W0003
arc: W1_H02W0001 V02S0001
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 V01N0001
arc: E1_H02E0501 W3_H06E0303
arc: H01W0000 W3_H06E0103
arc: N1_V02N0101 W3_H06E0103
arc: S1_V02S0601 W3_H06E0303
arc: S3_V06S0303 W3_H06E0303
arc: W1_H02W0101 W3_H06E0103
arc: W3_H06W0203 E1_H01W0000
arc: A0 H00L0000
arc: A1 H02W0701
arc: A5 E1_H02W0501
arc: B2 F3
arc: B3 E1_H01W0100
arc: B4 V02S0701
arc: B5 E1_H02W0301
arc: B6 V02N0701
arc: B7 H02E0301
arc: C0 N1_V02S0601
arc: C1 H00L0000
arc: C2 V02N0601
arc: C3 V02S0601
arc: C4 N1_V02S0201
arc: C5 V00T0100
arc: C6 V01N0101
arc: C7 F4
arc: CE0 V02S0201
arc: CE1 H02W0101
arc: CE2 H02W0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0000
arc: D0 V02S0001
arc: D1 V02S0001
arc: D2 H02E0201
arc: D3 E1_H02W0201
arc: D4 V02S0601
arc: D5 V00B0000
arc: D6 V02S0601
arc: D7 H01W0000
arc: E1_H01E0001 F0
arc: E1_H01E0101 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H01W0100 Q1
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M0 W1_H02E0601
arc: M1 H02W0001
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q6
arc: N3_V06N0003 Q3
arc: N3_V06N0203 Q4
arc: N3_V06N0303 F5
arc: S1_V02S0101 Q1
arc: S1_V02S0301 Q3
arc: S3_V06S0203 Q4
arc: V00B0000 Q4
arc: V00T0100 Q3
arc: V01S0000 Q6
arc: W1_H02W0401 F6
arc: W3_H06W0303 Q6
word: SLICED.K1.INIT 1100110011110000
word: SLICEB.K0.INIT 1111000011001100
word: SLICEA.K0.INIT 1010101011110000
word: SLICEA.K1.INIT 1111000010101010
word: SLICEB.K1.INIT 1100111111000000
word: SLICEC.K0.INIT 1111000011001100
word: SLICED.K0.INIT 1111000011001100
word: SLICEC.K1.INIT 0000000000000001
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R18C50:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 H02W0001
arc: H00R0000 V02S0601
arc: H00R0100 H02E0701
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0001 H06W0003
arc: S1_V02S0201 H06W0103
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 H06W0303
arc: S3_V06S0203 H06E0203
arc: V00B0000 N1_V02S0001
arc: V00B0100 H02E0501
arc: V00T0000 V02S0401
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 N1_V01S0100
arc: N1_V02N0001 W3_H06E0003
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 S3_V06N0203
arc: A0 V01N0101
arc: A1 V01N0101
arc: A2 H02E0501
arc: B0 N1_V02S0301
arc: B1 Q1
arc: B5 H02W0101
arc: C2 V02N0401
arc: C3 H02W0601
arc: C5 V00B0100
arc: CE1 H00L0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0000
arc: D0 H02E0001
arc: D1 H02E0001
arc: D2 E1_H02W0001
arc: D3 V02S0201
arc: D5 W1_H02E0001
arc: E1_H01E0001 F3
arc: E1_H01E0101 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: H00L0100 F3
arc: H01W0000 Q3
arc: H01W0100 Q6
arc: M0 V00T0000
arc: M1 H00R0000
arc: M2 E1_H02W0601
arc: M3 H00L0000
arc: M4 V00T0100
arc: M6 V00B0000
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q2
arc: S1_V02S0101 F3
arc: S1_V02S0301 Q3
arc: S1_V02S0701 Q7
arc: V00T0100 Q1
arc: V01S0000 Q4
arc: V01S0100 F3
arc: W1_H02W0001 F0
arc: W1_H02W0201 Q2
arc: W1_H02W0301 F3
arc: W1_H02W0401 Q4
arc: W3_H06W0003 F3
word: SLICEB.K0.INIT 1111010110100000
word: SLICEC.K1.INIT 1111110000001100
word: SLICEA.K0.INIT 1010101011001100
word: SLICEA.K1.INIT 1010101011001100
word: SLICEB.K1.INIT 0000111111111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R18C51:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 H01E0001
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 V02S0601
arc: H00R0000 E1_H02W0401
arc: N1_V02N0101 H01E0101
arc: N1_V02N0401 H06W0203
arc: N1_V02N0601 H01E0001
arc: V00B0000 W1_H02E0601
arc: V00T0100 V02S0501
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0701 E1_H01W0100
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0701 W3_H06E0203
arc: W1_H02W0601 W3_H06E0303
arc: A0 E1_H02W0501
arc: B1 H02W0101
arc: B4 H00R0000
arc: B5 E1_H02W0301
arc: C0 W1_H02E0601
arc: C1 W1_H02E0601
arc: C4 V02N0201
arc: C5 N1_V02S0001
arc: CE0 H02E0101
arc: CE2 H02E0101
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0001
arc: D1 W1_H02E0201
arc: D4 V00B0000
arc: D5 V02S0601
arc: E1_H01E0001 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0100 F0
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR1
arc: N1_V01N0101 Q4
arc: S3_V06S0103 Q1
arc: W1_H02W0101 F1
arc: W1_H02W0301 Q1
arc: W1_H02W0401 F4
arc: W1_H02W0501 Q5
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q1
arc: W3_H06W0203 Q4
arc: W3_H06W0303 Q5
word: SLICEA.K0.INIT 1010111110100000
word: SLICEC.K1.INIT 1111000011001100
word: SLICEA.K1.INIT 1111110000001100
word: SLICEC.K0.INIT 1100110011110000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1

.tile R18C52:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 V01N0001
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 E1_H01W0100
arc: N3_V06N0103 E1_H01W0100
arc: S1_V02S0101 V01N0101
arc: S1_V02S0201 H02E0201
arc: S3_V06S0303 N1_V01S0100
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0601 V06S0303
arc: B0 V01N0001
arc: C0 H02E0601
arc: CE0 V02N0201
arc: CLK0 G_HPBX0000
arc: D0 V02N0001
arc: F0 F0_SLICE
arc: H01W0100 F0
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 1100111111000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R18C53:PLC2
arc: E1_H02E0401 N1_V02S0401
arc: H00L0100 H02E0301
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0501 H06E0303
arc: N1_V02N0701 H02E0701
arc: N3_V06N0103 E1_H01W0100
arc: V00B0000 V02N0201
arc: V00B0100 N1_V02S0101
arc: W1_H02W0301 N1_V01S0100
arc: S1_V02S0701 W3_H06E0203
arc: W3_H06W0303 E1_H01W0100
arc: A0 H00L0000
arc: A1 H02W0701
arc: A2 V00T0000
arc: A3 F7
arc: A6 F5
arc: A7 Q7
arc: B3 N1_V02S0101
arc: B5 V01S0000
arc: C0 H02E0601
arc: C1 E1_H02W0401
arc: C2 H02E0601
arc: C5 H02E0601
arc: C6 V00B0100
arc: C7 E1_H02W0401
arc: CE0 W1_H02E0101
arc: CE1 W1_H02E0101
arc: CE2 V02S0601
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D1 V00T0100
arc: D2 Q2
arc: D3 F2
arc: D5 H00R0100
arc: D6 F0
arc: D7 H01W0000
arc: E1_H01E0001 F6
arc: E1_H01E0101 F7
arc: E1_H02E0101 Q3
arc: E1_H02E0301 Q1
arc: E1_H02E0501 F5
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q4
arc: H00R0100 Q7
arc: H01W0000 Q6
arc: H01W0100 Q2
arc: M0 H02W0601
arc: M1 H02E0001
arc: M2 V00B0000
arc: M3 H02E0201
arc: M4 H02E0401
arc: M5 H00R0000
arc: M6 H02W0401
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F0
arc: N1_V01N0101 F3
arc: N1_V02N0001 F2
arc: N1_V02N0401 Q6
arc: N3_V06N0303 Q6
arc: S1_V02S0201 Q0
arc: S1_V02S0501 Q7
arc: V00T0000 Q0
arc: V00T0100 Q1
arc: V01S0000 Q6
arc: V01S0100 Q7
arc: W1_H02W0001 Q2
arc: W1_H02W0201 Q0
arc: W1_H02W0401 Q4
arc: W1_H02W0501 Q5
arc: W3_H06W0003 Q3
arc: W3_H06W0103 Q1
word: SLICEA.K1.INIT 1010111110100000
word: SLICED.K1.INIT 1111101000001010
word: SLICEC.K1.INIT 1111110000001100
word: SLICED.K0.INIT 1111101000001010
word: SLICEA.K0.INIT 1111101000001010
word: SLICEB.K0.INIT 1111101000001010
word: SLICEB.K1.INIT 1011101110001000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1

.tile R18C54:PLC2
arc: H00L0100 N1_V02S0301
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 H01E0001
arc: V00B0000 H02E0401
arc: V00T0100 V02N0701
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 E1_H02W0601
arc: A2 V01N0101
arc: A5 H02E0501
arc: A7 Q7
arc: B0 F3
arc: B1 N1_V02S0301
arc: B2 V02S0301
arc: B3 H02E0101
arc: B4 H02E0101
arc: B6 V00B0000
arc: B7 H02E0301
arc: C0 H00L0100
arc: C1 F4
arc: C2 H02E0401
arc: C3 V02N0601
arc: C4 Q4
arc: C5 V02N0201
arc: C6 V01N0101
arc: C7 H02W0401
arc: CE2 W1_H02E0101
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D1 H01E0101
arc: D2 E1_H02W0001
arc: D3 H00R0000
arc: D4 V02N0601
arc: D5 H01W0000
arc: D6 V01N0001
arc: E1_H01E0001 F1
arc: E1_H02E0401 F4
arc: E1_H02E0501 F5
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: H01W0000 F3
arc: H01W0100 Q4
arc: M4 V00T0100
arc: M7 H00R0100
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F0
arc: N1_V01N0101 F2
arc: N1_V02N0601 F6
arc: N3_V06N0203 Q7
arc: V00B0100 F7
arc: V01S0000 F7
arc: W1_H02W0701 Q7
arc: W3_H06W0203 Q7
word: SLICEC.K0.INIT 1111000011001100
word: SLICEA.K1.INIT 1111001111000000
word: SLICEB.K0.INIT 0010001100100000
word: SLICED.K1.INIT 1100101011001010
word: SLICEB.K1.INIT 1100111111000000
word: SLICEA.K0.INIT 1100111111000000
word: SLICED.K0.INIT 0000001111001111
word: SLICEC.K1.INIT 1010111110100000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1

.tile R18C55:PLC2
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0601 W1_H02E0301
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H02E0501
arc: N1_V02N0701 H02E0701
arc: V00B0000 H02E0401
arc: V00B0100 N1_V02S0301
arc: V00T0000 V02N0601
arc: V00T0100 V02N0701
arc: W1_H02W0401 V02N0401
arc: A0 V02S0701
arc: A1 H01E0001
arc: A2 N1_V02S0701
arc: A5 H02W0701
arc: A6 V02S0101
arc: B0 V02N0301
arc: B1 F3
arc: B2 F3
arc: B3 N1_V02S0301
arc: B4 E1_H02W0101
arc: B5 H00L0000
arc: B6 N1_V02S0701
arc: B7 V00T0000
arc: C0 V02N0401
arc: C1 H02W0401
arc: C2 S1_V02N0401
arc: C3 E1_H02W0401
arc: C4 V00B0100
arc: C5 V02S0201
arc: C6 V01N0101
arc: C7 H02W0401
arc: D0 V02N0001
arc: D1 V02S0201
arc: D2 V02S0201
arc: D3 V00T0100
arc: D4 V00B0000
arc: D5 V01N0001
arc: D6 F0
arc: D7 V01N0001
arc: E1_H01E0001 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F6
arc: N1_V02N0001 F2
arc: N1_V02N0601 F4
arc: V01S0100 F1
word: SLICEA.K0.INIT 1110110101001000
word: SLICEC.K0.INIT 1100111111000000
word: SLICEC.K1.INIT 0000000100001011
word: SLICED.K1.INIT 0011000000111111
word: SLICEB.K1.INIT 1111110000110000
word: SLICEB.K0.INIT 0001101100000000
word: SLICEA.K1.INIT 0011010100000000
word: SLICED.K0.INIT 0000000101000101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R18C56:PLC2
arc: N1_V02N0601 H01E0001
arc: S1_V02S0401 H02E0401
arc: S1_V02S0601 H02E0601
arc: W1_H02W0001 V02N0001
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 N1_V02S0701

.tile R18C57:PLC2
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0401 E1_H02W0101

.tile R18C59:PLC2
arc: W1_H02W0101 W3_H06E0103

.tile R18C69:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R18C70:PLC2
arc: E1_H02E0701 N1_V02S0701

.tile R19C30:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0601 V02S0601

.tile R19C31:PLC2
arc: E1_H02E0401 N1_V01S0000
arc: H00L0100 E1_H02W0301
arc: N3_V06N0003 S1_V02N0001
arc: V00B0100 E1_H02W0701
arc: A1 F7
arc: A3 V00T0000
arc: A7 V02S0101
arc: B0 F3
arc: B3 H02W0101
arc: B7 H02W0101
arc: C0 H02E0601
arc: C1 N1_V01S0100
arc: C3 H00L0100
arc: C7 V02N0201
arc: CE0 H02E0101
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D1 V00B0100
arc: D3 V02N0201
arc: D7 H01W0000
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q1
arc: MUXCLK0 CLK0
arc: N1_V01N0101 Q0
arc: N3_V06N0103 Q1
arc: V00T0000 Q0
word: SLICEA.K0.INIT 1100110011110000
word: SLICEA.K1.INIT 1010101011110000
word: SLICEB.K1.INIT 1110001010101010
word: SLICED.K1.INIT 1011111110000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R19C32:PLC2
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0601 N1_V02S0601
arc: H00L0000 V02S0201
arc: H00R0100 N1_V02S0501
arc: N1_V02N0301 H06W0003
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0001 H06W0003
arc: V00B0000 N1_V02S0201
arc: V00B0100 H02W0701
arc: V00T0000 S1_V02N0601
arc: W1_H02W0101 S1_V02N0101
arc: A2 V00B0000
arc: A6 H02W0501
arc: A7 E1_H02W0501
arc: B0 H01W0100
arc: B1 N1_V02S0101
arc: B2 H00L0000
arc: B7 N1_V01S0000
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 E1_H02W0601
arc: C7 E1_H02W0401
arc: CE1 W1_H02E0101
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 E1_H02W0001
arc: D6 N1_V02S0601
arc: D7 F2
arc: E1_H01E0101 F7
arc: E3_H06E0103 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F6
arc: H01W0100 Q2
arc: M0 V00T0000
arc: M2 N1_V01N0001
arc: M5 H00R0100
arc: M7 W1_H02E0201
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F0
arc: N1_V02N0501 Q7
arc: V01S0000 Q5
word: SLICEB.K0.INIT 0001001101011111
word: SLICED.K1.INIT 0001010100000000
word: SLICED.K0.INIT 0101010100000000
word: SLICEA.K0.INIT 1100110011110000
word: SLICEA.K1.INIT 1100110011110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R19C33:PLC2
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0501 V02S0501
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 E3_H06W0203
arc: S1_V02S0001 N1_V02S0001
arc: V00B0000 V02S0001
arc: V00B0100 E1_H02W0701
arc: V00T0100 V02N0501
arc: W1_H02W0301 V06S0003
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0701 V02N0701
arc: A0 F5
arc: A2 F5
arc: A3 V02S0701
arc: A6 F7
arc: A7 N1_V02S0101
arc: B1 E1_H02W0301
arc: B4 N1_V01S0000
arc: B6 H01E0101
arc: B7 V00T0000
arc: C3 H00L0000
arc: C4 E1_H01E0101
arc: C5 S1_V02N0201
arc: C6 V01N0101
arc: C7 V00B0100
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 N1_V02S0201
arc: D1 E1_H02W0201
arc: D2 N1_V02S0201
arc: D3 H02E0201
arc: D4 V02S0601
arc: D5 V00B0000
arc: D6 H02W0201
arc: D7 V02N0601
arc: E1_H01E0001 F1
arc: E1_H01E0101 F0
arc: E1_H02E0401 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F5
arc: N1_V01N0101 F1
arc: N3_V06N0303 F6
arc: S1_V02S0101 Q3
arc: S1_V02S0301 F1
arc: V00T0000 Q0
arc: V01S0000 Q2
word: SLICEC.K1.INIT 1111000000000000
word: SLICEA.K1.INIT 1100110000000000
word: SLICED.K0.INIT 1011111100000000
word: SLICED.K1.INIT 1010100010100000
word: SLICEB.K0.INIT 1010101000000000
word: SLICEA.K0.INIT 0101010100000000
word: SLICEB.K1.INIT 1111111111111010
word: SLICEC.K0.INIT 0011111100001111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C34:PLC2
arc: E1_H02E0201 W1_H02E0201
arc: N1_V02N0001 V01N0001
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0701 E1_H01W0100
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0401 H01E0001
arc: A0 N1_V02S0501
arc: A1 N1_V02S0501
arc: A3 F5
arc: A4 V02S0101
arc: A5 H02E0501
arc: A7 V02S0101
arc: B1 N1_V02S0101
arc: B3 H00L0000
arc: B4 H02W0101
arc: B5 E1_H02W0101
arc: C0 F4
arc: C1 F4
arc: C2 H02W0601
arc: C3 N1_V01S0100
arc: C5 H02E0401
arc: C6 H02W0601
arc: C7 H02W0401
arc: D0 F2
arc: D1 F2
arc: D2 V02S0201
arc: D3 S1_V02N0001
arc: D4 E1_H01W0100
arc: D5 V02N0601
arc: D6 E1_H02W0201
arc: D7 V02S0601
arc: E3_H06E0003 F3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H01W0000 F2
arc: M0 V00B0000
arc: N1_V01N0001 F6
arc: V00B0000 F6
arc: W1_H02W0001 F2
arc: W1_H02W0501 F7
arc: W1_H02W0601 F6
word: SLICED.K0.INIT 1111000000000000
word: SLICEB.K0.INIT 1111000000000000
word: SLICEC.K0.INIT 1000100000000000
word: SLICEA.K0.INIT 0000010100001111
word: SLICEA.K1.INIT 0000000100000011
word: SLICEC.K1.INIT 0101010001000100
word: SLICEB.K1.INIT 1011000011110000
word: SLICED.K1.INIT 1010000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1

.tile R19C35:PLC2
arc: H00R0000 N1_V02S0601
arc: H00R0100 H02W0501
arc: N1_V02N0001 H02W0001
arc: N1_V02N0301 H02W0301
arc: N1_V02N0701 E3_H06W0203
arc: V00B0000 N1_V02S0201
arc: V00B0100 E1_H02W0701
arc: V00T0000 W1_H02E0201
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 V01N0101
arc: W1_H02W0501 N1_V02S0501
arc: W3_H06W0003 E1_H01W0000
arc: A1 F7
arc: A4 S1_V02N0101
arc: A5 S1_V02N0101
arc: A6 V02N0301
arc: A7 F5
arc: B0 V02S0101
arc: B1 V00B0000
arc: B2 V01N0001
arc: B4 S1_V02N0701
arc: B5 F3
arc: B6 V02N0501
arc: C1 N1_V01N0001
arc: C2 E1_H02W0601
arc: C3 V02N0601
arc: C4 E1_H01E0101
arc: C5 E1_H02W0401
arc: C6 E1_H02W0401
arc: C7 H02W0601
arc: CE0 H00R0000
arc: CE3 N1_V02S0601
arc: CLK0 G_HPBX0000
arc: D0 H02E0201
arc: D1 V02S0201
arc: D2 V00T0100
arc: D3 V02N0201
arc: D4 V02N0401
arc: D5 S1_V02N0401
arc: D6 V01N0001
arc: D7 H00R0100
arc: E1_H01E0001 F4
arc: E1_H01E0101 F3
arc: E1_H02E0101 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: H01W0100 F4
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F2
arc: N1_V01N0101 F6
arc: N1_V02N0201 F2
arc: S1_V02S0101 F3
arc: S1_V02S0301 F3
arc: S1_V02S0601 Q6
arc: V00T0100 F3
arc: V01S0000 F3
arc: V01S0100 Q0
arc: W1_H02W0401 F4
arc: W1_H02W0601 F6
arc: W1_H02W0701 F5
word: SLICEC.K0.INIT 0100000000000000
word: SLICEB.K1.INIT 0000000000001111
word: SLICEB.K0.INIT 1100000000000000
word: SLICEC.K1.INIT 0100000000000000
word: SLICED.K1.INIT 0000101010101010
word: SLICEA.K1.INIT 0101010100010101
word: SLICED.K0.INIT 0100000000000000
word: SLICEA.K0.INIT 0011001100000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C36:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0701 S3_V06N0203
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H06W0003
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 V02S0601
arc: B0 N1_V02S0301
arc: B5 E1_H02W0301
arc: B6 E1_H02W0101
arc: E1_H01E0001 F7
arc: E3_H06E0203 F7
arc: E3_H06E0303 F6
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: N1_V01N0101 F6
arc: N3_V06N0203 F7
arc: V01S0000 F7
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1111111111110000
word: SLICEB.K1.INIT 1111111111110000
word: SLICEC.K0.INIT 1111111111110000
word: SLICEC.K1.INIT 0011001100110000
word: SLICED.K0.INIT 0011001100110000
word: SLICED.K1.INIT 1111111111110000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R19C37:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 S1_V02N0501
arc: H00R0100 H02W0501
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0601 H01E0001
arc: N3_V06N0203 E1_H01W0000
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 H01E0001
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 E3_H06W0203
arc: V00B0000 H02W0601
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0501 V02S0501
arc: W1_H02W0701 N1_V02S0701
arc: N3_V06N0003 W3_H06E0003
arc: A2 H02W0501
arc: A4 V00T0100
arc: A6 F5
arc: A7 F5
arc: B2 F3
arc: B4 W1_H02E0101
arc: B6 H02E0101
arc: B7 H02E0101
arc: C2 E1_H02W0601
arc: C3 H02W0401
arc: C4 E1_H02W0401
arc: C5 E1_H02W0601
arc: C6 H02W0401
arc: C7 H02W0401
arc: D2 E1_H02W0201
arc: D3 H02E0201
arc: D4 E1_H01W0100
arc: D5 E1_H02W0201
arc: D6 H00R0100
arc: D7 V00B0000
arc: E1_H02E0701 F5
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F4
arc: V00T0100 F3
arc: V01S0000 F7
arc: W1_H02W0401 F6
arc: W1_H02W0601 F6
arc: W3_H06W0103 F2
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
word: SLICEB.K1.INIT 1111000000000000
word: SLICEC.K1.INIT 1111000000000000
word: SLICED.K0.INIT 0000001000000000
word: SLICED.K1.INIT 0000001000000000
word: SLICEB.K0.INIT 0000000000001000
word: SLICEC.K0.INIT 1000000000000000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R19C38:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 V02S0701
arc: H00L0000 S1_V02N0001
arc: H00R0000 E1_H02W0601
arc: N1_V02N0201 H06W0103
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 H06W0103
arc: S1_V02S0701 H02W0701
arc: S3_V06S0303 H01E0101
arc: V00B0000 E1_H02W0401
arc: V00B0100 V02S0301
arc: V00T0000 V02N0601
arc: V00T0100 N1_V02S0501
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0701 N1_V02S0701
arc: H01W0000 W3_H06E0103
arc: N1_V02N0101 W3_H06E0103
arc: W3_H06W0103 E3_H06W0003
arc: A1 V02N0701
arc: A2 E1_H02W0701
arc: A3 S1_V02N0501
arc: A5 E1_H01W0000
arc: A6 H00L0000
arc: A7 H02E0701
arc: B0 V02N0101
arc: B1 V02S0301
arc: B2 E1_H02W0301
arc: B3 E1_H01W0100
arc: B5 H00L0000
arc: B6 H02W0301
arc: C0 S1_V02N0401
arc: C1 S1_V02N0401
arc: C2 H02E0401
arc: C3 S1_V02N0601
arc: C5 V02N0201
arc: C6 V02N0201
arc: C7 V00T0000
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D1 H02E0201
arc: D2 H02E0201
arc: D3 S1_V02N0001
arc: D5 V02N0601
arc: D6 V02N0601
arc: D7 V01N0001
arc: E1_H01E0001 F7
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F3
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 V00B0000
arc: M4 E1_H01E0101
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V02N0001 Q2
arc: N1_V02N0401 Q4
arc: N1_V02N0601 Q4
arc: W1_H02W0501 F5
arc: W1_H02W0601 F6
word: SLICEB.K0.INIT 0000111110001111
word: SLICED.K1.INIT 0000000000001010
word: SLICEB.K1.INIT 0010000000000000
word: SLICEC.K1.INIT 0000000000000001
word: SLICED.K0.INIT 0000000000010000
word: SLICEA.K0.INIT 1111110011001100
word: SLICEA.K1.INIT 1110101011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C39:PLC2
arc: E1_H02E0501 S1_V02N0501
arc: H00L0100 V02N0301
arc: H00R0000 E1_H02W0601
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0401 H06W0203
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 H06W0203
arc: V00B0100 S1_V02N0301
arc: V00T0000 S1_V02N0401
arc: W1_H02W0001 V01N0001
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0401 H01E0001
arc: W1_H02W0601 E1_H01W0000
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0203 E3_H06W0203
arc: A0 W1_H02E0501
arc: A1 H02W0501
arc: A2 F7
arc: A3 F5
arc: A4 V02S0101
arc: A6 V02N0101
arc: A7 H02E0701
arc: B1 V01N0001
arc: B2 V01N0001
arc: B4 F3
arc: B5 S1_V02N0701
arc: B6 N1_V01S0000
arc: C0 H02E0401
arc: C1 S1_V02N0401
arc: C2 H00L0100
arc: C5 V02N0201
arc: C6 V00T0000
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0000
arc: D0 H00R0000
arc: D1 V00B0100
arc: D2 E1_H02W0001
arc: D3 V02N0001
arc: D4 H00R0100
arc: D5 H02E0001
arc: D6 V02N0401
arc: D7 V02N0601
arc: E1_H01E0001 F3
arc: E1_H01E0101 F5
arc: E1_H02E0001 F2
arc: E1_H02E0601 F4
arc: E1_H02E0701 F7
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q1
arc: H01W0100 Q1
arc: MUXCLK0 CLK0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q0
arc: N1_V02N0201 Q0
arc: N1_V02N0401 F6
arc: S1_V02S0101 F3
arc: S1_V02S0301 F3
arc: V01S0000 F4
arc: V01S0100 F3
arc: W1_H02W0101 F3
arc: W1_H02W0301 Q1
arc: W1_H02W0701 F5
word: SLICEA.K1.INIT 0000011111111111
word: SLICEC.K0.INIT 0000000000010001
word: SLICEC.K1.INIT 0011000000000000
word: SLICEB.K1.INIT 1010101000000000
word: SLICED.K1.INIT 0101010100000000
word: SLICEB.K0.INIT 1111101011001000
word: SLICED.K0.INIT 1101000011011101
word: SLICEA.K0.INIT 0000111110101111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C40:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0301 V01N0101
arc: E1_H02E0501 N1_V02S0501
arc: H00R0000 E1_H02W0601
arc: H00R0100 S1_V02N0501
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0501 E1_H02W0501
arc: S3_V06S0103 H06W0103
arc: V00B0000 S1_V02N0201
arc: V00B0100 S1_V02N0101
arc: V00T0100 N1_V02S0501
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 V06N0203
arc: N1_V02N0301 W3_H06E0003
arc: W3_H06W0103 E3_H06W0103
arc: A0 V02N0701
arc: A2 F5
arc: A3 H02E0701
arc: A4 V00B0000
arc: A5 W1_H02E0501
arc: A6 F7
arc: B0 H00R0100
arc: B3 S1_V02N0101
arc: B4 N1_V01S0000
arc: B5 V02S0501
arc: B6 S1_V02N0701
arc: C0 W1_H02E0601
arc: C2 S1_V02N0601
arc: C3 F4
arc: C4 V02N0201
arc: C5 V00B0100
arc: C6 H02E0601
arc: C7 V02S0001
arc: CE1 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 H01E0101
arc: D2 V02N0001
arc: D3 V02S0201
arc: D5 H02E0001
arc: D6 V02N0601
arc: D7 S1_V02N0401
arc: E1_H01E0001 F3
arc: E1_H01E0101 F3
arc: E1_H02E0601 F6
arc: E3_H06E0003 F0
arc: E3_H06E0103 Q2
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: H01W0100 Q2
arc: LSR1 V00T0100
arc: M0 V00B0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F6
arc: S1_V02S0401 F4
arc: V01S0100 F7
word: SLICEC.K1.INIT 1110000000000000
word: SLICEB.K0.INIT 0101010111110101
word: SLICED.K1.INIT 0000000000001111
word: SLICED.K0.INIT 1000000000000000
word: SLICEA.K0.INIT 0000010000000101
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 1100000010000000
word: SLICEC.K0.INIT 0000110100001101
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C41:PLC2
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 V02N0601
arc: H00R0000 H02W0401
arc: H00R0100 W1_H02E0501
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 S1_V02N0101
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 E1_H02W0301
arc: S3_V06S0303 N1_V02S0601
arc: V00T0100 E1_H02W0301
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0203
arc: A1 W1_H02E0501
arc: A2 N1_V02S0501
arc: A4 V02N0301
arc: A6 V00T0100
arc: B1 N1_V02S0101
arc: B2 N1_V02S0101
arc: B4 V02N0701
arc: B6 S1_V02N0501
arc: C1 S1_V02N0601
arc: C2 F4
arc: C6 H02E0601
arc: CE1 H00R0000
arc: CLK0 G_HPBX0000
arc: D1 N1_V01S0000
arc: D2 H01E0101
arc: D4 H00R0100
arc: D6 N1_V02S0401
arc: E1_H02E0001 F0
arc: E1_H02E0201 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: LSR1 H02E0501
arc: M0 H01E0001
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F6
arc: N1_V01N0101 Q2
arc: W1_H02W0201 Q2
word: SLICEA.K0.INIT 1111111111111111
word: SLICEC.K0.INIT 0101010101000100
word: SLICEB.K0.INIT 1111001011111111
word: SLICED.K0.INIT 0010001010100010
word: SLICEA.K1.INIT 0011000010111010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R19C42:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0601 S1_V02N0601
arc: H00L0000 S1_V02N0001
arc: H00R0000 S1_V02N0401
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S1_V02N0301
arc: N3_V06N0003 H06W0003
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0101 H02W0101
arc: S3_V06S0103 E1_H01W0100
arc: V00B0000 V02S0201
arc: V00B0100 V02N0301
arc: V00T0000 V02S0601
arc: V00T0100 S1_V02N0701
arc: E1_H02E0501 W3_H06E0303
arc: N3_V06N0203 W3_H06E0203
arc: A0 F5
arc: A1 N1_V02S0501
arc: A2 S1_V02N0501
arc: A3 V02N0701
arc: A4 E1_H01W0000
arc: A5 H02W0501
arc: B0 W1_H02E0301
arc: B1 V00T0000
arc: B3 H00R0000
arc: B4 S1_V02N0701
arc: B5 H02E0301
arc: B7 V00B0000
arc: C0 V02N0401
arc: C1 V02N0601
arc: C2 H00L0000
arc: C3 F4
arc: C4 V00B0100
arc: C5 H02E0601
arc: C6 V02S0001
arc: C7 V02S0001
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V00T0100
arc: D1 V00B0100
arc: D2 W1_H02E0001
arc: D3 W1_H02E0001
arc: D4 V01N0001
arc: D5 V01N0001
arc: D6 N1_V02S0401
arc: D7 N1_V02S0401
arc: E1_H01E0001 F6
arc: E1_H01E0101 F7
arc: E1_H02E0001 Q2
arc: E1_H02E0301 Q3
arc: E1_H02E0401 F6
arc: E1_H02E0701 F7
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 F6
arc: H01W0100 F7
arc: M1 H02E0001
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F1
arc: N1_V01N0101 Q0
arc: N1_V02N0601 F6
arc: N1_V02N0701 F7
arc: S1_V02S0401 F6
arc: S1_V02S0701 F7
arc: S3_V06S0303 F6
arc: W1_H02W0001 Q2
arc: W1_H02W0401 F6
arc: W1_H02W0501 F7
arc: W1_H02W0601 F6
arc: W3_H06W0103 Q1
arc: W3_H06W0203 F7
word: SLICEC.K1.INIT 1101110100001101
word: SLICEA.K0.INIT 1111111111110111
word: SLICEC.K0.INIT 0011001100110010
word: SLICEB.K1.INIT 0100111111111111
word: SLICEB.K0.INIT 1010000011111111
word: SLICED.K1.INIT 1100000000000000
word: SLICED.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 0100110011001100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R19C43:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 H01E0101
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0601 V02N0601
arc: E3_H06E0203 N1_V01S0000
arc: H00R0000 H02E0401
arc: H00R0100 S1_V02N0701
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 E3_H06W0003
arc: V00B0000 H02W0401
arc: V00B0100 W1_H02E0501
arc: W1_H02W0501 S1_V02N0501
arc: W3_H06W0003 E3_H06W0003
arc: A2 F7
arc: A3 V02S0701
arc: A4 H02W0701
arc: A5 H02W0701
arc: A6 H02W0701
arc: A7 V02N0101
arc: B0 V02S0301
arc: B1 S1_V02N0301
arc: B2 H02E0101
arc: B4 H00L0000
arc: B5 H00L0000
arc: B6 V00T0000
arc: B7 V02N0501
arc: C2 V02S0601
arc: C3 V02N0401
arc: C4 N1_V02S0001
arc: C5 N1_V02S0001
arc: C6 V00T0100
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 V02N0001
arc: D1 V02S0001
arc: D2 V00B0100
arc: D4 V02S0401
arc: D5 V02S0401
arc: D6 V02S0401
arc: D7 H00R0100
arc: E1_H01E0001 F1
arc: E1_H01E0101 F3
arc: E3_H06E0103 Q2
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0000 F1
arc: H01W0100 F6
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M4 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 F1
arc: N1_V02N0001 Q2
arc: N1_V02N0301 Q1
arc: N3_V06N0103 Q2
arc: S1_V02S0101 Q1
arc: S1_V02S0301 F1
arc: S1_V02S0401 F4
arc: S1_V02S0601 F4
arc: S3_V06S0103 F1
arc: S3_V06S0203 F4
arc: V00T0000 Q0
arc: V00T0100 Q1
arc: V01S0000 F3
arc: V01S0100 F1
arc: W1_H02W0101 F1
arc: W1_H02W0201 Q2
arc: W1_H02W0301 F1
arc: W3_H06W0103 F1
arc: W3_H06W0203 F4
word: SLICEB.K1.INIT 0000010100000101
word: SLICED.K0.INIT 0110110010010011
word: SLICED.K1.INIT 1011101100000000
word: SLICEB.K0.INIT 1011001110111011
word: SLICEC.K1.INIT 0011101011000101
word: SLICEC.K0.INIT 0110101010010101
word: SLICEA.K0.INIT 0000000000110011
word: SLICEA.K1.INIT 1111111111001100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C44:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0701 N1_V02S0701
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0601 W1_H02E0601
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0203 H01E0001
arc: V00B0100 S1_V02N0301
arc: V00T0000 H02W0201
arc: V00T0100 V02N0701
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0103 E3_H06W0003
arc: A2 H01E0001
arc: A3 E1_H02W0701
arc: A6 H00L0000
arc: B1 W1_H02E0301
arc: B2 N1_V02S0101
arc: B3 E1_H01W0100
arc: B4 V02S0501
arc: B6 N1_V02S0501
arc: C0 V02S0401
arc: C1 V02S0401
arc: C2 S1_V02N0601
arc: C3 F6
arc: C4 V02N0201
arc: C5 H02W0401
arc: C6 F4
arc: CE1 H02E0101
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0201
arc: D1 S1_V02N0001
arc: D2 H01E0101
arc: D3 V00T0100
arc: D4 W1_H02E0001
arc: D5 H02W0001
arc: D6 W1_H02E0201
arc: E1_H01E0101 F6
arc: E3_H06E0103 Q2
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: H00L0000 Q2
arc: H01W0000 F6
arc: M0 V00T0000
arc: M2 V00B0100
arc: M4 V00T0000
arc: M6 E1_H02W0401
arc: MUXCLK1 CLK0
arc: N1_V02N0001 F0
arc: N3_V06N0103 F2
arc: N3_V06N0303 F6
arc: W3_H06W0003 F3
word: SLICEB.K0.INIT 0000110100001111
word: SLICED.K0.INIT 1110111111001111
word: SLICED.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000001111001111
word: SLICEC.K1.INIT 1111000011111111
word: SLICEB.K1.INIT 0000000000000001
word: SLICEA.K0.INIT 0000111111111111
word: SLICEA.K1.INIT 0011000000111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R19C45:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 V06S0203
arc: E3_H06E0203 V06S0203
arc: H00L0000 N1_V02S0001
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 H06E0203
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 E3_H06W0103
arc: V00B0000 N1_V02S0201
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0401 N1_V01S0000
arc: E1_H02E0101 W3_H06E0103
arc: H01W0000 W3_H06E0103
arc: W3_H06W0203 V06N0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: A2 V02S0701
arc: A4 S1_V02N0301
arc: A5 Q5
arc: A6 V02S0101
arc: B2 W1_H02E0301
arc: B4 S1_V02N0501
arc: B5 N1_V01S0000
arc: B6 V01S0000
arc: C2 H00L0000
arc: C4 W1_H02E0601
arc: C5 N1_V02S0201
arc: C6 N1_V02S0001
arc: CE2 W1_H02E0101
arc: CLK0 G_HPBX0000
arc: D2 S1_V02N0201
arc: D3 N1_V02S0001
arc: D4 S1_V02N0601
arc: D5 H01W0000
arc: D6 V02N0401
arc: E1_H02E0401 Q4
arc: E1_H02E0501 Q5
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H00R0100 F5
arc: H01W0100 F6
arc: M0 V00B0000
arc: M1 H00R0100
arc: M2 V00B0000
arc: M5 W1_H02E0001
arc: M6 V00T0100
arc: MUXCLK2 CLK0
arc: N3_V06N0303 F6
arc: V00T0100 F1
arc: V01S0000 Q4
word: SLICEC.K0.INIT 1101111111011101
word: SLICEC.K1.INIT 1011000010000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000001000000111
word: SLICEB.K1.INIT 0000000011111111
word: SLICED.K0.INIT 1000111111111111
word: SLICED.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R19C46:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 V06S0303
arc: H00R0000 N1_V02S0601
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 H06E0303
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0103 H06E0103
arc: V00B0000 H02W0601
arc: V00T0000 H02E0201
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0701 V06S0203
arc: E1_H02E0101 W3_H06E0103
arc: N3_V06N0003 W3_H06E0003
arc: W1_H02W0201 W3_H06E0103
arc: W3_H06W0103 E3_H06W0003
arc: A2 W1_H02E0701
arc: A3 V00T0000
arc: A4 V02N0101
arc: A5 S1_V02N0301
arc: A6 H00R0000
arc: A7 V02N0301
arc: B0 V00B0000
arc: B2 S1_V02N0101
arc: B3 V02S0301
arc: B4 H02W0101
arc: B5 N1_V02S0701
arc: B6 H02E0101
arc: B7 V02S0701
arc: E1_H01E0001 F6
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: N1_V01N0001 F6
arc: N1_V01N0101 F5
arc: N1_V02N0601 F4
arc: S1_V02S0101 F3
arc: S1_V02S0501 F5
arc: S3_V06S0103 F2
arc: S3_V06S0203 F4
arc: V01S0000 F7
arc: V01S0100 F7
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101010
word: SLICED.K0.INIT 0110011001101100
word: SLICED.K1.INIT 0110011001101010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R19C47:PLC2
arc: E1_H02E0501 W1_H02E0401
arc: H00L0000 V02S0001
arc: H00R0000 H02E0401
arc: H00R0100 W1_H02E0701
arc: N1_V02N0101 S1_V02N0101
arc: N3_V06N0203 H06W0203
arc: S1_V02S0001 H01E0001
arc: S1_V02S0201 V01N0001
arc: S1_V02S0301 V01N0101
arc: S1_V02S0501 N1_V02S0501
arc: S3_V06S0003 H06W0003
arc: V00B0000 W1_H02E0601
arc: V00B0100 W1_H02E0501
arc: V00T0000 V02S0401
arc: W1_H02W0101 V02S0101
arc: W1_H02W0601 V06S0303
arc: A0 V02N0701
arc: A1 V02S0701
arc: A2 V00B0000
arc: A3 H02W0701
arc: A4 E1_H02W0701
arc: A5 V02S0301
arc: A6 H02E0501
arc: A7 V02N0101
arc: B0 W1_H02E0301
arc: B1 H02E0101
arc: B2 H00R0100
arc: B3 H02W0101
arc: B4 H00R0000
arc: B5 H02E0301
arc: B6 V00B0100
arc: B7 V00T0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0000
arc: E1_H01E0001 F6
arc: E1_H01E0101 F3
arc: E1_H02E0001 F2
arc: E1_H02E0101 F3
arc: E1_H02E0701 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q7
arc: M7 H02E0201
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F2
arc: N1_V01N0101 F5
arc: N1_V02N0301 F1
arc: S1_V02S0101 F1
arc: S1_V02S0401 F4
arc: S1_V02S0601 F4
arc: S1_V02S0701 F5
arc: V01S0000 F0
arc: W3_H06W0203 Q7
word: SLICEA.K0.INIT 0110011001101100
word: SLICEA.K1.INIT 0110011001101100
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 0110011001101100
word: SLICEC.K0.INIT 0110011001101100
word: SLICEC.K1.INIT 0110011001101100
word: SLICED.K0.INIT 0110011001101100
word: SLICED.K1.INIT 0110011001101010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C48:PLC2
arc: H00R0000 H02W0401
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0301 H01E0101
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 H06E0203
arc: S3_V06S0103 N1_V02S0101
arc: V00B0000 V02S0201
arc: V00B0100 H02W0501
arc: V00T0100 V02S0701
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0701 N1_V01S0100
arc: E1_H01E0001 W3_H06E0003
arc: N3_V06N0203 W3_H06E0203
arc: W1_H02W0101 W3_H06E0103
arc: A0 N1_V02S0701
arc: A1 E1_H01E0001
arc: A2 H02E0501
arc: A3 V02N0701
arc: A4 V00B0000
arc: A5 V02N0101
arc: A6 V00T0100
arc: A7 V02N0301
arc: B0 E1_H02W0101
arc: B1 S1_V02N0301
arc: B2 H00R0000
arc: B3 V02S0101
arc: B4 S1_V02N0701
arc: B5 S1_V02N0501
arc: B6 V02N0501
arc: B7 V00B0100
arc: CLK0 G_HPBX0000
arc: E1_H01E0101 F2
arc: E1_H02E0101 F3
arc: E1_H02E0201 F0
arc: E1_H02E0301 F1
arc: E1_H02E0401 F6
arc: E1_H02E0501 F5
arc: E1_H02E0601 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M7 E1_H02W0201
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F7
arc: N1_V01N0101 F5
arc: N1_V02N0701 Q7
arc: S1_V02S0401 F6
arc: V01S0000 F7
arc: V01S0100 F0
word: SLICEA.K0.INIT 0110011001101100
word: SLICEA.K1.INIT 0110011001101010
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101100
word: SLICEC.K1.INIT 0110011001101010
word: SLICED.K0.INIT 0110011001101100
word: SLICED.K1.INIT 0110011001101010
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R19C49:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0601 N1_V02S0601
arc: H00L0000 V02S0201
arc: H00L0100 N1_V02S0301
arc: H00R0100 H02W0501
arc: N1_V02N0301 H06W0003
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 H06W0003
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0203 E1_H01W0000
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 H01E0101
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 N1_V01S0000
arc: V00T0000 V02S0601
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0701 V02N0701
arc: E1_H02E0101 W3_H06E0103
arc: N1_V02N0401 W3_H06E0203
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: A0 H00L0100
arc: A5 W1_H02E0701
arc: A6 H02E0501
arc: A7 H02W0701
arc: B0 H02W0301
arc: B4 W1_H02E0101
arc: B7 H01E0101
arc: C4 V00T0000
arc: C5 E1_H02W0401
arc: C6 V02N0001
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0000
arc: D4 E1_H02W0201
arc: D5 V02S0601
arc: D6 V01N0001
arc: D7 V02S0601
arc: E1_H02E0501 Q5
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: H01W0000 F4
arc: H01W0100 Q5
arc: M1 H00L0000
arc: M3 H01W0100
arc: M4 V00T0100
arc: M5 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q4
arc: N1_V02N0001 F0
arc: N1_V02N0201 F0
arc: N1_V02N0501 F7
arc: S1_V02S0101 Q1
arc: S1_V02S0201 F0
arc: S3_V06S0303 F6
arc: V00T0100 Q1
arc: V01S0000 Q3
arc: W3_H06W0003 Q3
word: SLICED.K0.INIT 0101000001011111
word: SLICEC.K1.INIT 1010101011110000
word: SLICED.K1.INIT 1100110010101010
word: SLICEC.K0.INIT 1100111111000000
word: SLICEA.K0.INIT 0110011001101100
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C50:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 V02S0701
arc: H00R0000 H02E0601
arc: N1_V02N0101 H02E0101
arc: N1_V02N0401 W1_H02E0401
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 H06W0203
arc: S1_V02S0601 H06W0303
arc: V00B0000 V02S0001
arc: V00B0100 H02W0501
arc: V00T0100 V02S0501
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 N1_V01S0100
arc: N1_V02N0601 W3_H06E0303
arc: W1_H02W0101 W3_H06E0103
arc: A0 H02E0501
arc: A2 E1_H02W0501
arc: A3 V02S0701
arc: B1 E1_H02W0301
arc: B5 N1_V02S0501
arc: B6 W1_H02E0101
arc: B7 W1_H02E0301
arc: C0 H02E0601
arc: C1 E1_H02W0401
arc: C2 H02E0601
arc: C3 H02E0601
arc: C5 H02E0601
arc: C6 V00T0100
arc: C7 E1_H01E0101
arc: CE0 V02N0201
arc: CE1 V02N0201
arc: CE2 S1_V02N0601
arc: CLK0 G_HPBX0000
arc: D0 H02W0001
arc: D1 H00R0000
arc: D2 V00B0100
arc: D3 V02S0201
arc: D5 V00B0000
arc: D6 F2
arc: D7 V02N0601
arc: E1_H01E0001 F1
arc: E1_H01E0101 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: H01W0100 Q5
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: N1_V01N0101 F6
arc: N3_V06N0003 Q3
arc: N3_V06N0103 Q1
arc: S1_V02S0001 Q2
arc: S3_V06S0003 Q3
arc: S3_V06S0103 Q1
arc: W1_H02W0001 F0
arc: W1_H02W0701 F5
arc: W3_H06W0003 Q0
arc: W3_H06W0203 F7
word: SLICED.K0.INIT 1100111111000000
word: SLICED.K1.INIT 1100110011110000
word: SLICEA.K0.INIT 1010111110100000
word: SLICEA.K1.INIT 1111000011001100
word: SLICEB.K1.INIT 1010111110100000
word: SLICEC.K1.INIT 1100111111000000
word: SLICEB.K0.INIT 1010111110100000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1

.tile R19C51:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: H00R0000 N1_V02S0601
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H02E0301
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0401 H02E0401
arc: S1_V02S0601 H02W0601
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 E1_H02W0501
arc: N1_V02N0601 W3_H06E0303
arc: A2 H02W0701
arc: B0 E1_H01W0100
arc: C0 H02E0601
arc: C2 E1_H01W0000
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CLK0 G_HPBX0000
arc: D0 H00R0000
arc: D2 H00R0000
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: V01S0000 F0
arc: W1_H02W0201 F2
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q2
word: SLICEA.K0.INIT 1100110011110000
word: SLICEB.K0.INIT 1111000010101010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1

.tile R19C52:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0601 S1_V02N0601
arc: H00L0000 S1_V02N0201
arc: H00L0100 V02S0101
arc: H00R0000 S1_V02N0601
arc: H00R0100 W1_H02E0501
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0401 H06E0203
arc: N1_V02N0601 H06E0303
arc: S1_V02S0301 N1_V02S0301
arc: V00B0100 W1_H02E0701
arc: V00T0100 S1_V02N0501
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0203 E1_H02W0401
arc: A2 S1_V02N0701
arc: A3 S1_V02N0701
arc: B3 H00R0000
arc: C2 S1_V02N0401
arc: C3 V02N0601
arc: CE0 V02S0201
arc: CE1 V02S0201
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D2 V02N0201
arc: D3 V02N0201
arc: E1_H01E0001 F2
arc: E1_H01E0101 Q5
arc: F2 F5B_SLICE
arc: H01W0000 Q7
arc: H01W0100 Q1
arc: M1 V01S0100
arc: M2 V00T0100
arc: M3 H01W0100
arc: M4 E1_H01E0101
arc: M5 H00L0000
arc: M6 V00B0100
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q4
arc: V01S0100 Q7
arc: W1_H02W0401 Q4
arc: W1_H02W0501 Q5
arc: W3_H06W0003 Q3
word: SLICEB.K0.INIT 1111111111111010
word: SLICEB.K1.INIT 1110111110101010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C53:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 V06S0103
arc: E1_H02E0501 E1_H01W0100
arc: H00L0000 V02S0201
arc: H00R0100 V02S0501
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0003 E1_H01W0000
arc: S1_V02S0001 H01E0001
arc: V00B0100 V02N0101
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0501 N1_V01S0100
arc: W3_H06W0303 E1_H01W0100
arc: A0 S1_V02N0701
arc: A1 S1_V02N0701
arc: B1 S1_V02N0101
arc: C0 H02E0601
arc: C1 H02E0601
arc: CE2 W1_H02E0101
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0000
arc: D0 V02N0201
arc: D1 V02N0201
arc: E1_H01E0101 Q5
arc: E1_H02E0701 Q7
arc: E3_H06E0303 Q5
arc: F0 F5A_SLICE
arc: H01W0000 Q7
arc: H01W0100 Q5
arc: M0 V00B0100
arc: M5 H00R0100
arc: M7 H00L0000
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: V01S0000 F0
arc: W3_H06W0203 Q7
word: SLICEA.K1.INIT 0101010000000101
word: SLICEA.K0.INIT 0000000000000101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R19C54:PLC2
arc: H00L0000 S1_V02N0201
arc: H00R0000 E1_H02W0401
arc: N1_V02N0201 H02E0201
arc: N1_V02N0601 H02W0601
arc: V00B0100 H02W0501
arc: A0 H00L0100
arc: A1 H02W0701
arc: A2 F7
arc: A4 H02E0701
arc: A5 H02E0701
arc: B0 V00T0000
arc: B1 V00T0000
arc: B3 H02E0101
arc: B6 H01E0101
arc: B7 H01E0101
arc: C0 H02W0401
arc: C1 H00L0100
arc: C2 F4
arc: C3 F4
arc: C4 H02W0601
arc: C5 H02W0401
arc: C6 Q6
arc: C7 H02W0601
arc: CE0 S1_V02N0201
arc: CE1 S1_V02N0201
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0000
arc: D0 H02E0201
arc: D1 H02E0201
arc: D2 H02E0201
arc: D3 N1_V01S0000
arc: D4 H00R0100
arc: D5 H00R0100
arc: D6 E1_H01W0100
arc: D7 V00B0000
arc: E1_H01E0001 F3
arc: E1_H01E0101 F7
arc: E1_H02E0001 Q2
arc: E1_H02E0101 Q3
arc: E1_H02E0201 Q2
arc: E1_H02E0301 Q1
arc: E1_H02E0401 F6
arc: E1_H02E0501 Q7
arc: E1_H02E0701 F5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H00R0100 Q5
arc: H01W0000 Q5
arc: H01W0100 Q3
arc: M0 V00B0100
arc: M1 W1_H02E0001
arc: M2 E1_H02W0601
arc: M3 H00R0000
arc: M5 V01S0000
arc: M6 V00T0100
arc: M7 W1_H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F2
arc: N1_V01N0101 F0
arc: N1_V02N0001 F2
arc: N1_V02N0401 Q6
arc: N1_V02N0701 Q7
arc: N3_V06N0003 F3
arc: N3_V06N0103 Q1
arc: N3_V06N0203 Q7
arc: N3_V06N0303 Q6
arc: V00B0000 Q6
arc: V00T0000 Q2
arc: V00T0100 Q3
arc: V01S0000 Q2
arc: V01S0100 Q1
arc: W1_H02W0001 Q2
arc: W1_H02W0401 Q6
arc: W1_H02W0701 Q7
arc: W3_H06W0103 Q1
word: SLICED.K0.INIT 1111000011001100
word: SLICEC.K1.INIT 1111101000001010
word: SLICEA.K0.INIT 0000000011001010
word: SLICEA.K1.INIT 1111111111011000
word: SLICED.K1.INIT 1100111111000000
word: SLICEC.K0.INIT 1010111110100000
word: SLICEB.K0.INIT 1111000010101010
word: SLICEB.K1.INIT 1111110000110000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R19C55:PLC2
arc: H00L0000 H02E0201
arc: H00L0100 H02E0301
arc: H00R0100 H02E0501
arc: N1_V02N0001 H02E0001
arc: N1_V02N0301 H02E0301
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H02E0701
arc: V00B0100 W1_H02E0501
arc: E1_H01E0101 W3_H06E0203
arc: H01W0100 W3_H06E0303
arc: N1_V02N0401 W3_H06E0203
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 W3_H06E0203
arc: A0 H00L0100
arc: A1 H02W0501
arc: A2 F7
arc: A5 H02E0701
arc: B0 H01W0100
arc: B1 W1_H02E0101
arc: B2 W1_H02E0101
arc: B3 H01W0100
arc: B4 F3
arc: B7 H02E0101
arc: C0 H00L0000
arc: C1 H00L0100
arc: C3 H00R0100
arc: C4 H02E0401
arc: C5 H02E0401
arc: C7 E1_H01E0101
arc: D0 W1_H02E0201
arc: D1 H02E0201
arc: D2 H01E0101
arc: D3 V00B0100
arc: D4 W1_H02E0201
arc: D5 W1_H02E0201
arc: D7 H00R0100
arc: E1_H01E0001 F0
arc: E1_H02E0501 F5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: M0 V00T0100
arc: N1_V01N0001 F2
arc: N1_V01N0101 F4
arc: N1_V02N0201 F0
arc: N3_V06N0303 F5
arc: V00T0100 F3
arc: V01S0000 F4
arc: W1_H02W0501 F7
word: SLICEC.K0.INIT 1100110011110000
word: SLICEC.K1.INIT 1111000010101010
word: SLICED.K1.INIT 1100111111000000
word: SLICEB.K0.INIT 1110111000100010
word: SLICEB.K1.INIT 1111001111000000
word: SLICEA.K0.INIT 1011100000000000
word: SLICEA.K1.INIT 1111011110110011
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R19C56:PLC2
arc: N1_V02N0001 H01E0001
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 H01E0101
arc: W1_H02W0601 V02S0601

.tile R19C57:PLC2
arc: N1_V02N0501 W1_H02E0501

.tile R19C58:PLC2
arc: W3_H06W0103 E1_H01W0100

.tile R19C59:PLC2
arc: H01W0100 W3_H06E0303

.tile R20C30:PLC2
arc: H00R0100 V02N0701
arc: S1_V02S0601 N3_V06S0303
arc: B0 V00T0000
arc: C0 S1_V02N0401
arc: CE0 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 H02W0201
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: LSR1 H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V00T0000 Q0
word: SLICEA.K0.INIT 1111000011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C31:PLC2
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0501 E3_H06W0303
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 N3_V06S0203
arc: S1_V02S0301 N1_V02S0201
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0501 E3_H06W0303
arc: A0 E1_H02W0701
arc: C0 E1_H01W0000
arc: CE0 V02N0201
arc: CLK0 G_HPBX0000
arc: D0 H02E0201
arc: E1_H01E0001 Q0
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
arc: N3_V06N0003 Q0
word: SLICEA.K0.INIT 1111010110100000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1

.tile R20C32:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 V02N0101
arc: E3_H06E0203 H01E0001
arc: N1_V02N0401 N1_V01S0000
arc: N3_V06N0103 S3_V06N0003
arc: V00B0000 V02S0001
arc: W1_H02W0201 V06N0103
arc: A0 V02N0501
arc: A6 V02N0101
arc: B0 V00T0000
arc: B1 V02N0301
arc: B6 V00B0000
arc: C1 H00L0100
arc: C6 S1_V02N0001
arc: CE0 V02N0201
arc: CLK0 G_HPBX0000
arc: D0 H02E0201
arc: D1 H02E0201
arc: D6 H02E0001
arc: E1_H02E0201 Q0
arc: E1_H02E0301 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F6 F6_SLICE
arc: H00L0100 Q1
arc: H01W0000 F6
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V00T0000 Q0
word: SLICED.K0.INIT 1111101101000000
word: SLICEA.K0.INIT 1010101011001100
word: SLICEA.K1.INIT 1100110011110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C33:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 N1_V02S0101
arc: H00R0100 N1_V02S0501
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0303 S3_V06N0203
arc: V00B0000 V02N0001
arc: W1_H02W0701 S1_V02N0701
arc: A3 N1_V02S0501
arc: A5 V02S0101
arc: A6 F5
arc: A7 H00L0000
arc: B0 H02E0301
arc: B2 V01N0001
arc: B3 V01N0001
arc: B6 V00B0000
arc: B7 H02E0101
arc: C0 S1_V02N0401
arc: C2 E1_H01W0000
arc: C3 E1_H01W0000
arc: C5 E1_H02W0601
arc: C6 V01N0101
arc: C7 S1_V02N0201
arc: CE0 N1_V02S0201
arc: CLK0 G_HPBX0000
arc: D0 V01S0100
arc: D3 N1_V01S0000
arc: D5 H00R0100
arc: D6 E1_H01W0100
arc: D7 H02E0001
arc: E1_H01E0001 F2
arc: E1_H02E0201 Q0
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: M2 E1_H02W0601
arc: MUXCLK0 CLK0
arc: N1_V01N0101 F6
arc: V01S0100 F7
word: SLICED.K1.INIT 1011100010101010
word: SLICEB.K0.INIT 0011111100111111
word: SLICEB.K1.INIT 0010101000111111
word: SLICEC.K1.INIT 0000000010100000
word: SLICED.K0.INIT 0001000001010000
word: SLICEA.K0.INIT 1111110000001100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R20C34:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0501 N1_V02S0501
arc: H00L0000 W1_H02E0201
arc: N1_V02N0001 V01N0001
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 H02W0601
arc: A0 F7
arc: A2 V02S0701
arc: A4 V02S0101
arc: A5 V00T0000
arc: A7 N1_V01N0101
arc: B2 V02N0301
arc: B7 W1_H02E0101
arc: C0 H00L0000
arc: C2 N1_V02S0401
arc: C4 E1_H02W0401
arc: C5 H01E0001
arc: C7 E1_H02W0601
arc: CE0 H02E0101
arc: CLK0 G_HPBX0000
arc: D0 H02E0001
arc: D2 V02S0201
arc: D4 H02W0001
arc: D5 V02S0401
arc: D7 E1_H02W0201
arc: E1_H01E0101 Q0
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 F4
arc: MUXCLK0 CLK0
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q0
arc: V00T0000 F2
arc: V01S0000 F4
arc: V01S0100 F4
word: SLICED.K1.INIT 1011101010001010
word: SLICEC.K0.INIT 1010000000000000
word: SLICEB.K0.INIT 0100110011001100
word: SLICEC.K1.INIT 1010000000000000
word: SLICEA.K0.INIT 1010101011110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1

.tile R20C35:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0501 H01E0101
arc: H00R0000 S1_V02N0601
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 H06W0303
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 S3_V06N0103
arc: V00B0100 H02E0501
arc: V00T0000 V02S0601
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0201 N3_V06S0103
arc: A1 H02W0501
arc: A3 H02E0501
arc: A5 H02W0701
arc: A6 V02S0301
arc: B1 V00T0000
arc: B3 H02E0101
arc: B5 E1_H02W0301
arc: B6 V02N0501
arc: C1 N1_V01S0100
arc: C3 H00L0100
arc: C4 V02N0201
arc: C5 F4
arc: C6 V02N0201
arc: CLK0 G_HPBX0000
arc: D1 N1_V02S0201
arc: D2 V00B0100
arc: D3 V02N0001
arc: D4 V02N0401
arc: D5 E1_H02W0001
arc: D6 E1_H02W0001
arc: D7 H00L0100
arc: E1_H01E0001 F4
arc: E1_H01E0101 Q3
arc: E3_H06E0103 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H01W0100 F0
arc: M0 V00B0000
arc: M2 V00T0100
arc: M3 H00R0000
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F4
arc: N1_V01N0101 F5
arc: S1_V02S0501 F5
arc: V00B0000 F6
arc: V01S0000 F7
arc: W1_H02W0601 F6
word: SLICED.K0.INIT 0010000000000000
word: SLICEC.K1.INIT 0010000000000000
word: SLICEC.K0.INIT 0000000000001111
word: SLICED.K1.INIT 0000000011111111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0100010011110100
word: SLICEB.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 0101000001000100
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R20C36:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 V06S0203
arc: H00L0000 V02N0001
arc: N1_V02N0101 H02E0101
arc: N3_V06N0003 H06E0003
arc: S1_V02S0601 H02W0601
arc: S3_V06S0003 N3_V06S0303
arc: V00B0100 N1_V02S0301
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 E1_H02W0701
arc: A1 V02N0701
arc: A3 S1_V02N0701
arc: A5 S1_V02N0101
arc: B0 V02N0101
arc: B1 S1_V02N0101
arc: B3 N1_V02S0301
arc: B5 H02E0301
arc: C0 S1_V02N0401
arc: C1 E1_H02W0401
arc: C3 H00L0000
arc: C5 S1_V02N0201
arc: CLK0 G_HPBX0000
arc: D0 H01E0101
arc: D1 S1_V02N0201
arc: D2 V00B0100
arc: D3 S1_V02N0001
arc: D5 V02N0601
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: LSR1 H02W0501
arc: M2 H02W0601
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S3_V06S0303 F5
arc: V01S0000 Q0
arc: V01S0100 F1
word: SLICEA.K0.INIT 1100111111000000
word: SLICEC.K1.INIT 0010000000101010
word: SLICEA.K1.INIT 0000110001000100
word: SLICEB.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 0011001000000010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R20C37:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 V02N0401
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 E1_H02W0501
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0001 S3_V06N0003
arc: V00B0000 S1_V02N0201
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 N1_V02S0601
arc: W3_H06W0303 V06S0303
arc: A3 V00B0000
arc: A4 W1_H02E0501
arc: A5 V00B0000
arc: A6 V02N0301
arc: A7 V02N0101
arc: B0 N1_V02S0301
arc: B1 H02W0101
arc: B3 V01N0001
arc: B4 H02W0301
arc: B5 V02N0701
arc: B7 V02N0501
arc: C1 N1_V01N0001
arc: C2 H02E0401
arc: C3 V02N0401
arc: C4 S1_V02N0001
arc: C5 V01N0101
arc: C7 S1_V02N0201
arc: CLK0 G_HPBX0000
arc: D0 N1_V02S0201
arc: D1 S1_V02N0201
arc: D2 V02N0201
arc: D3 V02N0001
arc: D4 H02E0201
arc: D5 V02N0601
arc: D6 H01W0000
arc: D7 V01N0001
arc: E1_H01E0001 F1
arc: E1_H01E0101 F3
arc: E1_H02E0501 F5
arc: E1_H02E0701 F7
arc: E3_H06E0003 F0
arc: E3_H06E0203 F7
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F3
arc: N1_V02N0001 Q2
arc: S1_V02S0401 F6
arc: S1_V02S0501 F7
arc: S3_V06S0203 F4
arc: V01S0000 F7
arc: V01S0100 F0
word: SLICEC.K1.INIT 0011000100110000
word: SLICED.K1.INIT 0000001000000000
word: SLICEB.K1.INIT 0000100011001000
word: SLICEA.K1.INIT 0000001100001111
word: SLICEA.K0.INIT 0000000000110011
word: SLICEB.K0.INIT 1111000000000000
word: SLICED.K0.INIT 0000000001010101
word: SLICEC.K0.INIT 0101000000110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R20C38:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0303 V06N0303
arc: H00L0100 S1_V02N0101
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 H01E0101
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0501 N3_V06S0303
arc: S3_V06S0003 H06W0003
arc: V00B0000 E1_H02W0401
arc: V00T0000 S1_V02N0401
arc: V00T0100 V02N0701
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0701 E1_H01W0100
arc: W1_H02W0401 W3_H06E0203
arc: W3_H06W0303 E1_H01W0100
arc: A0 F7
arc: A1 H02E0501
arc: A2 H02E0701
arc: A3 F7
arc: A4 F5
arc: A6 S1_V02N0101
arc: B0 V00B0000
arc: B1 V01N0001
arc: B4 S1_V02N0501
arc: B6 V00T0000
arc: C0 S1_V02N0601
arc: C1 E1_H02W0401
arc: C2 F4
arc: C3 S1_V02N0401
arc: C5 H02E0401
arc: C6 S1_V02N0001
arc: C7 S1_V02N0201
arc: CE0 V02S0201
arc: CLK0 G_HPBX0000
arc: D0 V02S0001
arc: D1 H02W0001
arc: D2 V00T0100
arc: D3 N1_V02S0201
arc: D4 H00L0100
arc: D5 H02E0201
arc: D6 H02E0201
arc: D7 H00R0100
arc: E1_H01E0001 F4
arc: E1_H01E0101 F4
arc: E1_H02E0501 F5
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 Q1
arc: MUXCLK0 CLK0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 F2
arc: N1_V02N0201 Q0
arc: N3_V06N0003 F3
arc: N3_V06N0303 F5
arc: S1_V02S0001 F2
arc: V01S0000 F7
arc: V01S0100 F4
arc: W3_H06W0103 Q1
word: SLICEB.K0.INIT 0000000000000101
word: SLICED.K1.INIT 0000000000001111
word: SLICEC.K0.INIT 1000100000000000
word: SLICEB.K1.INIT 0000000000001010
word: SLICEA.K0.INIT 0001111100111111
word: SLICEA.K1.INIT 0011101100111111
word: SLICEC.K1.INIT 1111000000000000
word: SLICED.K0.INIT 0101000111110011
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R20C39:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0701 H01E0101
arc: E3_H06E0203 V06N0203
arc: E3_H06E0303 H01E0101
arc: H00L0000 H02W0201
arc: H00L0100 V02S0101
arc: H00R0000 V02S0401
arc: H00R0100 V02S0701
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 H01E0101
arc: N3_V06N0103 H06E0103
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0401 H01E0001
arc: S1_V02S0701 W1_H02E0701
arc: V00B0100 H02E0701
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0501 S1_V02N0501
arc: A0 H00L0000
arc: A1 V02N0501
arc: A2 S1_V02N0701
arc: A3 F7
arc: A4 F5
arc: A6 H02W0701
arc: A7 H02E0501
arc: B0 S1_V02N0101
arc: B2 E1_H02W0301
arc: B6 F3
arc: C0 F4
arc: C2 N1_V01S0100
arc: C4 V02N0001
arc: C5 V01N0101
arc: C6 H02E0401
arc: CE0 H00R0100
arc: CE1 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0201
arc: D1 V00B0100
arc: D2 S1_V02N0201
arc: D3 H01E0101
arc: D4 H00L0100
arc: D5 V02N0601
arc: D7 H02E0201
arc: E1_H01E0001 F7
arc: E1_H01E0101 F1
arc: E1_H02E0301 F3
arc: E1_H02E0501 F7
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q2
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F5
arc: N3_V06N0003 F3
arc: S1_V02S0301 F1
arc: S1_V02S0501 F5
arc: V01S0100 F6
word: SLICEC.K0.INIT 0000111100000101
word: SLICEA.K0.INIT 1111011111110101
word: SLICEA.K1.INIT 0000000001010101
word: SLICEB.K0.INIT 0011000111111111
word: SLICEB.K1.INIT 0000000001010101
word: SLICED.K0.INIT 0000100000001000
word: SLICEC.K1.INIT 0000000000001111
word: SLICED.K1.INIT 1010101000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1

.tile R20C40:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 V06N0203
arc: E1_H02E0501 V06N0303
arc: H00R0100 H02E0501
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 H06E0203
arc: S1_V02S0001 H06W0003
arc: S1_V02S0401 H01E0001
arc: S1_V02S0601 H01E0001
arc: V00T0000 S1_V02N0401
arc: V00T0100 H02E0101
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 V06N0203
arc: W1_H02W0701 N1_V01S0100
arc: N3_V06N0003 W3_H06E0003
arc: A1 F7
arc: A2 V02N0501
arc: A3 S1_V02N0501
arc: A5 H02W0701
arc: A6 H00L0000
arc: A7 E1_H02W0501
arc: B0 V02N0301
arc: B3 H02E0101
arc: B5 F3
arc: B6 V00T0000
arc: B7 F3
arc: C0 S1_V02N0601
arc: C1 V02S0401
arc: C2 F4
arc: C3 S1_V02N0601
arc: C4 V01N0101
arc: C5 V02N0201
arc: C6 W1_H02E0601
arc: C7 V00T0100
arc: D0 H01E0101
arc: D1 F0
arc: D2 H01E0101
arc: D3 H02W0001
arc: D4 H00R0100
arc: D5 F0
arc: D6 V01N0001
arc: D7 S1_V02N0601
arc: E1_H01E0001 F6
arc: E1_H01E0101 F1
arc: E1_H02E0101 F1
arc: E1_H02E0701 F5
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: N1_V01N0001 F1
arc: N1_V01N0101 F5
arc: N1_V02N0601 F4
arc: V01S0100 F7
word: SLICEA.K0.INIT 0000001100001111
word: SLICEB.K1.INIT 0000110000000100
word: SLICEC.K1.INIT 0000000000100011
word: SLICED.K1.INIT 0011001100100011
word: SLICEA.K1.INIT 0000000010100000
word: SLICED.K0.INIT 0001001101011111
word: SLICEC.K0.INIT 0000000000001111
word: SLICEB.K0.INIT 1010000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1

.tile R20C41:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 V06N0103
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0501 H01E0101
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0003 V06S0003
arc: H00L0100 S1_V02N0101
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 H06E0203
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 N3_V06S0003
arc: V00B0100 E1_H02W0501
arc: V00T0000 W1_H02E0201
arc: V00T0100 H02E0301
arc: W1_H02W0001 V06N0003
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 S3_V06N0203
arc: N1_V02N0101 W3_H06E0103
arc: W3_H06W0003 N3_V06S0003
arc: A0 H01E0001
arc: A1 F5
arc: A5 V00T0100
arc: A6 W1_H02E0701
arc: B0 E1_H02W0101
arc: B1 V00T0000
arc: B2 S1_V02N0101
arc: B4 H02W0101
arc: B5 V02N0701
arc: B6 S1_V02N0701
arc: B7 H02E0301
arc: C0 H00L0100
arc: C1 H02W0601
arc: C3 W1_H02E0401
arc: C5 H02W0401
arc: C6 H02E0401
arc: C7 V02N0001
arc: CE0 V02S0201
arc: CLK0 G_HPBX0000
arc: D0 H02W0201
arc: D1 H02E0001
arc: D2 S1_V02N0201
arc: D3 V00B0100
arc: D4 F2
arc: D5 V00B0000
arc: D6 H02E0201
arc: D7 W1_H02E0001
arc: E1_H01E0001 F7
arc: E1_H01E0101 F2
arc: E1_H02E0401 F6
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: LSR0 H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0101 F4
arc: N1_V02N0201 Q0
arc: N3_V06N0003 Q0
arc: N3_V06N0103 Q1
arc: V00B0000 F4
arc: V01S0100 F3
arc: W3_H06W0103 Q1
word: SLICEB.K0.INIT 0011001100000000
word: SLICED.K0.INIT 0000111000011111
word: SLICEB.K1.INIT 0000000000001111
word: SLICED.K1.INIT 0011001100110000
word: SLICEA.K0.INIT 0100011101000100
word: SLICEC.K0.INIT 0000000000110011
word: SLICEC.K1.INIT 0101000011000000
word: SLICEA.K1.INIT 1110111011111110
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C42:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 H01E0101
arc: H00L0100 S1_V02N0101
arc: H00R0100 V02S0701
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 H06E0203
arc: N3_V06N0003 S1_V02N0301
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0701 H01E0101
arc: S3_V06S0103 N3_V06S0003
arc: V00B0100 V02N0101
arc: V00T0000 H02W0001
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 N1_V02S0601
arc: A1 H02W0501
arc: A2 F7
arc: A3 V00T0000
arc: A4 W1_H02E0701
arc: A5 N1_V02S0101
arc: A7 H02W0501
arc: B1 H02E0101
arc: B2 H02E0101
arc: B3 N1_V02S0301
arc: B4 W1_H02E0301
arc: B5 N1_V02S0701
arc: B6 H02E0101
arc: C1 H02W0601
arc: C2 F4
arc: C3 H00L0100
arc: C4 H02E0601
arc: C5 V02N0201
arc: C6 H02W0401
arc: CE1 H00R0100
arc: CLK0 G_HPBX0000
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 H01E0101
arc: D5 S1_V02N0401
arc: D7 H02E0201
arc: E1_H01E0001 F6
arc: E1_H01E0101 F3
arc: E1_H02E0601 F4
arc: E1_H02E0701 F7
arc: E3_H06E0103 Q2
arc: E3_H06E0203 F4
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0000
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F6
arc: N1_V01N0101 F5
arc: N1_V02N0001 Q2
arc: N1_V02N0201 F0
arc: S1_V02S0401 F4
arc: V00B0000 F4
arc: V01S0000 F4
word: SLICED.K1.INIT 0000000001010101
word: SLICEB.K0.INIT 1111111110001111
word: SLICED.K0.INIT 0000001100000011
word: SLICEC.K0.INIT 1010100010101000
word: SLICEA.K1.INIT 1111111100000100
word: SLICEA.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 0101010100111010
word: SLICEC.K1.INIT 0000111100001011
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R20C43:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 W1_H02E0301
arc: H00L0100 S1_V02N0101
arc: H00R0100 H02E0701
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H01E0101
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 H01E0001
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 S1_V02N0001
arc: V00B0100 W1_H02E0501
arc: V00T0000 W1_H02E0001
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0003 S3_V06N0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: A1 V01N0101
arc: A2 N1_V02S0701
arc: A5 V00T0000
arc: A6 N1_V01S0100
arc: A7 N1_V01S0100
arc: B1 S1_V02N0301
arc: B2 V02S0301
arc: B5 V02N0501
arc: C1 V02N0601
arc: C2 H00R0100
arc: C5 F6
arc: C6 H01E0001
arc: C7 H01E0001
arc: D1 V01S0100
arc: D2 H02E0001
arc: D5 V01N0001
arc: D6 V00B0000
arc: D7 H00L0100
arc: E1_H01E0001 F4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0100
arc: M2 E1_H02W0601
arc: M4 H02E0401
arc: N1_V01N0001 F0
arc: N3_V06N0103 F2
arc: V01S0100 F7
word: SLICEC.K0.INIT 1111111111111111
word: SLICEC.K1.INIT 1111111111110100
word: SLICEA.K0.INIT 1111111111111111
word: SLICED.K1.INIT 0000010100000000
word: SLICEA.K1.INIT 1111111110111010
word: SLICEB.K0.INIT 0000111100001011
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000010100000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1

.tile R20C44:PLC2
arc: E1_H02E0201 H01E0001
arc: E1_H02E0701 W1_H02E0601
arc: H00L0000 S1_V02N0001
arc: H00R0000 V02N0601
arc: H00R0100 V02S0701
arc: N1_V02N0401 V01N0001
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0103 H06E0103
arc: V00B0000 H02E0601
arc: V00T0000 H02W0001
arc: W1_H02W0001 V06N0003
arc: W1_H02W0201 V06N0103
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0301 W3_H06E0003
arc: N1_V02N0201 W3_H06E0103
arc: W1_H02W0401 W3_H06E0203
arc: A0 H02W0701
arc: A1 H02W0501
arc: A2 V02N0701
arc: A3 V02N0701
arc: A5 V00B0000
arc: A7 H02E0501
arc: B2 V02N0101
arc: B3 H00R0000
arc: B5 H02E0301
arc: C1 N1_V01N0001
arc: C2 W1_H02E0601
arc: C3 W1_H02E0601
arc: C5 H02E0401
arc: C7 V01N0101
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V00T0100
arc: D1 V01S0100
arc: D2 V02N0201
arc: D3 V02N0201
arc: D5 V02N0401
arc: D7 V02S0601
arc: E1_H01E0001 F0
arc: E1_H01E0101 Q3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: M0 V00T0000
arc: M1 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q2
arc: N3_V06N0203 F7
arc: N3_V06N0303 F5
arc: V00T0100 Q1
arc: V01S0100 Q3
word: SLICEB.K0.INIT 1110111110101111
word: SLICEC.K1.INIT 0000000010111111
word: SLICED.K1.INIT 0000010100001111
word: SLICEB.K1.INIT 1110111110101111
word: SLICEA.K0.INIT 0101010111111111
word: SLICEA.K1.INIT 0000101001011111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1

.tile R20C45:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0303 H01E0101
arc: H00L0000 S1_V02N0201
arc: H00R0000 V02S0401
arc: N1_V02N0401 H01E0001
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 H06E0303
arc: V00B0100 V02S0301
arc: V00T0100 V02N0501
arc: W1_H02W0001 V06S0003
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0701 N1_V02S0701
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0301 W3_H06E0003
arc: W1_H02W0601 W3_H06E0303
arc: A3 N1_V02S0501
arc: A4 H02E0701
arc: A5 V02S0301
arc: B2 V02S0101
arc: B3 V02S0101
arc: B4 V02N0701
arc: B5 N1_V02S0701
arc: C3 N1_V01N0001
arc: C4 V00T0100
arc: C5 V02S0201
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0000
arc: D3 H02E0001
arc: D4 W1_H02E0001
arc: D5 H01W0000
arc: E1_H01E0001 F1
arc: E1_H01E0101 Q7
arc: E1_H02E0101 Q3
arc: E1_H02E0401 Q4
arc: E3_H06E0203 Q4
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: M0 V00B0100
arc: M1 V01S0100
arc: M2 V00B0100
arc: M3 H02E0201
arc: M7 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q3
arc: V01S0100 F5
word: SLICEC.K0.INIT 1111010111111101
word: SLICEC.K1.INIT 0101000101000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0011001100110011
word: SLICEB.K1.INIT 0000001000010011
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R20C46:PLC2
arc: E1_H02E0301 V06S0003
arc: H00L0100 V02S0101
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 W1_H02E0301
arc: N3_V06N0103 S3_V06N0003
arc: V00B0100 H02E0501
arc: V00T0100 H02E0301
arc: A0 H02E0501
arc: A2 V02S0501
arc: A3 H02W0701
arc: A4 H02E0701
arc: A6 N1_V02S0101
arc: A7 N1_V02S0101
arc: B1 S1_V02N0301
arc: B4 H02E0301
arc: B5 H00R0000
arc: B6 N1_V01S0000
arc: B7 E1_H02W0301
arc: C0 H02E0401
arc: C2 E1_H01W0000
arc: C3 N1_V01S0100
arc: C4 V02N0001
arc: C5 H01E0001
arc: D0 H01E0101
arc: D1 V00B0100
arc: D2 H02W0001
arc: D3 H02W0001
arc: D4 H02E0201
arc: D5 F0
arc: D6 H02E0001
arc: D7 H00L0100
arc: E1_H01E0001 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: M0 V00T0100
arc: N1_V01N0001 F7
arc: N1_V02N0401 F6
arc: N1_V02N0601 F6
arc: N3_V06N0303 F5
arc: S3_V06S0003 F3
arc: S3_V06S0103 F2
arc: W1_H02W0701 F5
word: SLICEB.K1.INIT 0000111101010101
word: SLICED.K0.INIT 1101110110001000
word: SLICEB.K0.INIT 0101010100001111
word: SLICED.K1.INIT 0001000110111011
word: SLICEA.K0.INIT 0000010110101111
word: SLICEA.K1.INIT 1111111100110011
word: SLICEC.K0.INIT 0111111100000000
word: SLICEC.K1.INIT 0000001100001111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1

.tile R20C47:PLC2
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 V06S0203
arc: H00L0000 N1_V02S0001
arc: H00L0100 N1_V02S0101
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H02W0701
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0701 E1_H01W0100
arc: V00B0100 E1_H02W0501
arc: E1_H02E0001 W3_H06E0003
arc: N3_V06N0103 W3_H06E0103
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0301 W3_H06E0003
arc: W1_H02W0001 W3_H06E0003
arc: A0 S1_V02N0501
arc: A2 H00L0100
arc: A3 V02S0501
arc: A6 H02W0701
arc: B2 S1_V02N0301
arc: B4 H02E0301
arc: B5 N1_V02S0501
arc: B7 N1_V02S0701
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0000
arc: E1_H01E0001 Q7
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: H01W0000 F3
arc: M4 V00B0100
arc: M7 H00R0000
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q7
arc: S1_V02S0201 F2
arc: S1_V02S0501 F7
arc: V01S0000 F6
arc: V01S0100 F4
arc: W1_H02W0701 F5
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1100110011000000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 1100110011000000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C48:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 E1_H01W0000
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 H06E0303
arc: N1_V02N0701 H06E0203
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0301 N1_V01S0100
arc: S3_V06S0203 N1_V02S0401
arc: V00B0000 H02E0601
arc: V00T0000 N1_V02S0601
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 V06S0003
arc: W1_H02W0701 V06S0203
arc: N1_V02N0101 W3_H06E0103
arc: A0 V02S0701
arc: A2 H02E0701
arc: A3 H02E0501
arc: A5 V00T0000
arc: B1 V02S0101
arc: B4 V02S0501
arc: B6 H02E0301
arc: B7 V00B0000
arc: E1_H02E0701 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F2
arc: S1_V02S0201 F0
arc: S1_V02S0401 F4
arc: S1_V02S0601 F6
arc: S1_V02S0701 F5
arc: V01S0000 F1
arc: V01S0100 F3
word: SLICEA.K0.INIT 1010101010100000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1010101010100000
word: SLICEB.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1100110011000000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R20C49:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0301 V02N0301
arc: E1_H02E0601 N1_V02S0601
arc: H00L0000 H02E0201
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0301 N1_V02S0301
arc: S3_V06S0203 E1_H01W0000
arc: V00T0000 V02S0401
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0501 W3_H06E0303
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0601 W3_H06E0303
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 W3_H06E0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0103
arc: A3 V02N0501
arc: A6 V02S0301
arc: B0 V00T0000
arc: B1 N1_V02S0101
arc: B2 H00L0000
arc: B4 H02E0101
arc: B5 N1_V02S0701
arc: CE3 H02W0101
arc: CLK0 G_HPBX0000
arc: E1_H01E0001 F1
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q7
arc: H01W0100 F4
arc: M7 H00R0100
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F3
arc: S1_V02S0001 F2
arc: S1_V02S0401 F6
arc: V01S0100 F0
arc: W1_H02W0501 Q7
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1100110011000000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R20C50:PLC2
arc: E1_H02E0401 V06S0203
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0601 H02E0601
arc: S1_V02S0101 H02E0101
arc: S1_V02S0501 E1_H01W0100
arc: V00B0000 W1_H02E0601
arc: V00B0100 W1_H02E0701
arc: W1_H02W0101 N1_V02S0101
arc: W3_H06W0303 E1_H01W0100
arc: A3 V00B0000
arc: A4 V02S0101
arc: A6 V02S0301
arc: A7 H02E0701
arc: B2 F3
arc: C2 H02E0601
arc: C3 V02S0401
arc: C4 H01E0001
arc: C6 V00B0100
arc: C7 W1_H02E0401
arc: CE1 S1_V02N0201
arc: CLK0 G_HPBX0000
arc: D2 V02S0201
arc: D3 V02N0001
arc: D4 H02E0001
arc: D6 H02E0001
arc: D7 H02E0001
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q3
arc: LSR1 H02E0301
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N3_V06N0003 Q3
arc: S1_V02S0601 F4
arc: S1_V02S0701 F7
arc: S3_V06S0303 F6
arc: W1_H02W0201 F2
word: SLICED.K1.INIT 0000111101010101
word: SLICEC.K0.INIT 0101010100001111
word: SLICED.K0.INIT 0101010100001111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
word: SLICEB.K0.INIT 1111110000001100
word: SLICEB.K1.INIT 1010101011110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1

.tile R20C51:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 V06S0303
arc: H00R0000 V02N0401
arc: V00B0000 H02W0601
arc: V00T0000 V02S0401
arc: W3_H06W0003 N1_V01S0000
arc: A4 V02N0301
arc: A5 V00T0000
arc: B0 W1_H02E0101
arc: B4 V02N0701
arc: B5 V02N0701
arc: C4 V00T0000
arc: C5 V02N0001
arc: CLK0 G_HPBX0000
arc: D0 V02N0201
arc: D4 V02S0601
arc: D5 V02S0601
arc: E1_H01E0001 Q1
arc: E1_H02E0201 Q2
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F4 F5C_SLICE
arc: H01W0100 Q0
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M1 H00R0000
arc: M2 H02W0601
arc: M4 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: V01S0000 F0
word: SLICEA.K0.INIT 1100110000000000
word: SLICEC.K0.INIT 1111000001000100
word: SLICEC.K1.INIT 1010101011111100
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R20C52:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 H01E0001
arc: H00L0000 H02E0001
arc: H00L0100 H02E0101
arc: H00R0100 H02W0701
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0001 H06E0003
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 V01N0101
arc: S1_V02S0401 H06E0203
arc: S1_V02S0601 H01E0001
arc: V00B0000 H02E0401
arc: V00B0100 V02N0301
arc: V00T0000 H02E0001
arc: W1_H02W0301 V06S0003
arc: W1_H02W0601 V01N0001
arc: A1 H02E0501
arc: A4 V02N0301
arc: A6 V02N0301
arc: B0 H02E0101
arc: B1 H02E0301
arc: B2 H02E0101
arc: B3 H02E0101
arc: B4 H00L0000
arc: B6 V00T0000
arc: C0 W1_H02E0401
arc: C1 H00L0100
arc: C2 W1_H02E0401
arc: C3 W1_H02E0401
arc: C4 H02E0601
arc: C6 H02E0601
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 H02E0201
arc: D5 H02E0001
arc: D6 H02E0201
arc: E1_H01E0001 F1
arc: E1_H02E0101 F1
arc: E1_H02E0501 F5
arc: E1_H02E0701 F5
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0000
arc: M1 H00R0100
arc: M2 V00B0000
arc: M4 H02E0401
arc: M5 H00R0100
arc: M6 H02E0401
arc: S1_V02S0101 F1
arc: S1_V02S0501 F5
arc: S1_V02S0701 F5
arc: V01S0000 F1
word: SLICEA.K0.INIT 1111111111001111
word: SLICEA.K1.INIT 1111111111111011
word: SLICEB.K0.INIT 1111111111001111
word: SLICEB.K1.INIT 1111111111001111
word: SLICEC.K1.INIT 1111111100000000
word: SLICED.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1100110010001100
word: SLICEC.K0.INIT 1100110010001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R20C53:PLC2
arc: E1_H02E0101 V02N0101
arc: H00L0000 H02E0001
arc: H00R0100 H02E0501
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 H02E0201
arc: S1_V02S0701 N1_V02S0701
arc: V00B0000 H02E0401
arc: V00B0100 V02N0301
arc: V00T0000 V02N0601
arc: V00T0100 H02E0101
arc: W1_H02W0701 N1_V02S0701
arc: A0 V02N0501
arc: A2 H02E0701
arc: A3 H02E0501
arc: A4 V00B0000
arc: A5 H02E0701
arc: A6 H00L0000
arc: B0 S1_V02N0101
arc: B1 H02E0301
arc: B2 H02E0301
arc: B3 H02E0301
arc: B4 V02N0501
arc: B5 H02E0301
arc: B6 V02N0501
arc: C0 E1_H01W0000
arc: C1 V02N0401
arc: C2 H02E0401
arc: C4 V00T0000
arc: C6 H01E0001
arc: CE0 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D1 N1_V01S0000
arc: D2 V01S0100
arc: D3 V01S0100
arc: D4 H00R0100
arc: D5 V01N0001
arc: D6 H00R0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: H00R0000 F4
arc: LSR1 V00B0100
arc: M2 V00T0100
arc: M4 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0001 Q0
arc: S1_V02S0201 F2
arc: S1_V02S0401 F4
arc: S1_V02S0601 F6
arc: V01S0100 F1
word: SLICEB.K0.INIT 1110110000000000
word: SLICEB.K1.INIT 1110111000000000
word: SLICED.K0.INIT 1111111011001100
word: SLICEC.K0.INIT 1110000011000000
word: SLICEC.K1.INIT 1110111000000000
word: SLICEA.K0.INIT 1000100000000010
word: SLICEA.K1.INIT 0011111100000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R20C54:PLC2
arc: N1_V02N0701 N1_V01S0100
arc: V00B0000 S1_V02N0001
arc: V00T0100 H02E0101
arc: A0 V02N0701
arc: A1 V02N0701
arc: B0 V00B0000
arc: C0 V02N0601
arc: C1 V02N0401
arc: D0 V02N0001
arc: D1 W1_H02E0201
arc: F0 F5A_SLICE
arc: H01W0000 F0
arc: M0 V00T0100
word: SLICEA.K0.INIT 0000000010111111
word: SLICEA.K1.INIT 0000101000001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1

.tile R20C55:PLC2
arc: N1_V02N0401 N1_V01S0000
arc: V01S0100 S3_V06N0303

.tile R20C57:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R20C63:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R20C69:PLC2
arc: S3_V06S0003 W3_H06E0003

.tile R21C12:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R21C30:PLC2
arc: E1_H02E0601 V02S0601
arc: N1_V02N0701 E1_H02W0701
arc: V00B0100 V02N0101
arc: CLK0 G_HPBX0000
arc: E1_H02E0701 Q7
arc: H00L0000 Q0
arc: M0 V00B0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C31:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 S1_V02N0501
arc: H00R0100 H02W0701
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0201 E1_H02W0201
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0401 E1_H02W0401
arc: V00T0000 S1_V02N0601
arc: B0 V02S0301
arc: C0 H02E0601
arc: C2 E1_H02W0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D2 S1_V02N0001
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0201 F2
word: SLICEA.K0.INIT 1111001111000000
word: SLICEB.K0.INIT 1111111100001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C32:PLC2
arc: E1_H02E0001 V01N0001
arc: H00L0000 H02E0001
arc: H00R0000 S1_V02N0401
arc: H00R0100 W1_H02E0701
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 E3_H06W0303
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0601 H02W0601
arc: V00B0000 S1_V02N0001
arc: V00B0100 H02W0701
arc: W1_H02W0701 S1_V02N0701
arc: A0 F5
arc: A5 V00T0000
arc: B5 H02E0101
arc: C0 H00L0000
arc: C5 N1_V02S0001
arc: CE0 H02W0101
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D5 V00B0000
arc: E1_H02E0401 Q6
arc: E1_H02E0501 Q5
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F5 F5_SLICE
arc: M5 H00R0100
arc: M6 N1_V01N0101
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q7
arc: V00T0000 Q0
word: SLICEC.K1.INIT 1010101011001010
word: SLICEA.K0.INIT 1010101011110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1

.tile R21C33:PLC2
arc: E1_H02E0201 E3_H06W0103
arc: H00L0000 N1_V02S0001
arc: H00R0100 H02E0501
arc: N1_V02N0201 H02W0201
arc: S1_V02S0001 H02W0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 V06S0103
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 V02N0701
arc: A0 H00L0000
arc: A3 W1_H02E0501
arc: A4 H02W0701
arc: A5 V02N0101
arc: A6 F5
arc: A7 E1_H01W0000
arc: B0 N1_V02S0301
arc: B3 V02N0301
arc: B4 H00R0000
arc: B5 V01S0000
arc: B7 S1_V02N0701
arc: C0 H02W0601
arc: C3 H02W0401
arc: C4 V01N0101
arc: C5 E1_H02W0601
arc: C6 W1_H02E0401
arc: C7 F4
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D3 E1_H02W0201
arc: D4 H02W0001
arc: D5 H02W0001
arc: D6 E1_H01W0100
arc: D7 F0
arc: E1_H01E0001 F7
arc: E1_H01E0101 F6
arc: E1_H02E0301 Q1
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: M0 V00B0100
arc: M1 H02E0001
arc: M2 V00B0000
arc: M4 H02E0401
arc: M5 H00R0100
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q6
arc: N1_V01N0101 F3
arc: N1_V02N0001 Q2
arc: V00B0000 Q4
arc: V00B0100 Q5
arc: V00T0100 Q1
arc: V01S0000 Q5
arc: V01S0100 Q2
arc: W1_H02W0001 Q0
arc: W1_H02W0401 Q6
word: SLICED.K0.INIT 0000010101010101
word: SLICEC.K1.INIT 1100000010100000
word: SLICEA.K0.INIT 0000011101110111
word: SLICED.K1.INIT 0000011100000000
word: SLICEC.K0.INIT 1000100010100000
word: SLICEB.K1.INIT 0001010100111111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R21C34:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 V06N0303
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0103 N3_V06S0103
arc: H00L0000 S1_V02N0201
arc: H00R0000 E1_H02W0601
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0301 H01E0101
arc: N3_V06N0003 H06W0003
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0601 S3_V06N0303
arc: V00B0100 H02W0501
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0601 N1_V01S0000
arc: A0 H02W0701
arc: A1 F5
arc: A3 V00T0000
arc: A4 N1_V02S0101
arc: A5 F7
arc: A7 N1_V02S0101
arc: B1 H00R0100
arc: B3 V02N0101
arc: B4 H02W0101
arc: B5 H02E0301
arc: B7 H02W0101
arc: C0 E1_H01W0000
arc: C1 N1_V01S0100
arc: C2 F4
arc: C3 F4
arc: C4 E1_H01E0101
arc: C5 E1_H02W0601
arc: C7 E1_H01E0101
arc: CE0 H00R0000
arc: CLK0 G_HPBX0000
arc: D1 F2
arc: D2 V02N0001
arc: D3 H02W0001
arc: D4 H02E0201
arc: D5 V02N0401
arc: D7 H02E0201
arc: E1_H01E0001 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 F4
arc: M2 V00B0100
arc: M5 V01S0000
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F1
arc: N1_V01N0101 Q5
arc: S1_V02S0701 Q5
arc: V00T0000 Q0
arc: V01S0000 Q7
arc: W1_H02W0201 Q0
arc: W1_H02W0401 F4
arc: W1_H02W0701 F7
word: SLICEA.K0.INIT 0000010100000101
word: SLICEB.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 0000111111111111
word: SLICEA.K1.INIT 0001010100000000
word: SLICEC.K1.INIT 1000101010000000
word: SLICEC.K0.INIT 0000100000000000
word: SLICED.K1.INIT 0000000010000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R21C35:PLC2
arc: H00R0000 V02N0401
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 H01E0101
arc: N3_V06N0303 H06W0303
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N3_V06S0203
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 H01E0001
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 H01E0001
arc: A2 E1_H02W0701
arc: A3 V02N0501
arc: A4 V02S0101
arc: A5 H02E0501
arc: B0 V00B0000
arc: B2 S1_V02N0301
arc: B3 V02N0101
arc: B4 N1_V01S0000
arc: B5 H00R0000
arc: CLK0 G_HPBX0000
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F4
arc: LSR0 E1_H02W0501
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: V00B0000 Q6
arc: W1_H02W0701 F5
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 0110011001101100
word: SLICEC.K0.INIT 0110011001101100
word: SLICEC.K1.INIT 0110011001101100
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R21C36:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 S1_V02N0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 E1_H01W0100
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N1_V01S0100
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 V06S0303
arc: D4 S1_V02N0601
arc: E1_H01E0101 F4
arc: F4 F4_SLICE
word: SLICEC.K0.INIT 0000000011111111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R21C37:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0201 N1_V01S0000
arc: E3_H06E0103 V06S0103
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0101 H06E0103
arc: S3_V06S0103 H06E0103
arc: V00T0100 N1_V02S0701
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0501 V06S0303
arc: W1_H02W0701 H01E0101
arc: W3_H06W0003 E3_H06W0003
arc: A0 V02N0501
arc: A1 V02N0501
arc: A4 V02N0301
arc: A6 N1_V02S0101
arc: A7 V02N0301
arc: B1 H00R0100
arc: B2 V02N0101
arc: B5 F3
arc: B6 H02W0301
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 N1_V01S0100
arc: C3 S1_V02N0401
arc: C5 S1_V02N0001
arc: C6 V02N0001
arc: C7 E1_H02W0601
arc: CLK0 G_HPBX0000
arc: D0 V01S0100
arc: D1 H02E0001
arc: D2 N1_V02S0201
arc: D3 V02N0201
arc: D4 V02N0601
arc: D5 V02N0601
arc: D6 H02E0201
arc: D7 S1_V02N0601
arc: E1_H01E0001 F7
arc: E1_H01E0101 F5
arc: E1_H02E0101 F3
arc: E1_H02E0301 F3
arc: E1_H02E0401 F4
arc: E1_H02E0501 F5
arc: E1_H02E0601 F4
arc: E1_H02E0701 F7
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H00R0100 Q5
arc: H01W0000 F2
arc: H01W0100 Q5
arc: LSR0 V00T0100
arc: M0 V00T0000
arc: M5 H00L0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F4
arc: N1_V01N0101 F7
arc: N1_V02N0601 F4
arc: N3_V06N0303 F5
arc: S1_V02S0501 Q5
arc: S3_V06S0303 F6
arc: V00T0000 F2
arc: V01S0100 Q5
word: SLICED.K0.INIT 0011000001010000
word: SLICEC.K0.INIT 1010101000000000
word: SLICEB.K1.INIT 0000000011110000
word: SLICED.K1.INIT 0000101000000000
word: SLICEC.K1.INIT 0000000011000000
word: SLICEB.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1010100011101100
word: SLICEA.K0.INIT 1111111110100000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1

.tile R21C38:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0201 V06S0103
arc: E1_H02E0701 N1_V01S0100
arc: H00L0000 V02N0201
arc: H00R0100 H02W0501
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H01E0101
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0601 H06W0303
arc: V00B0000 V02N0001
arc: V00T0000 H02E0001
arc: W1_H02W0001 N3_V06S0003
arc: N3_V06N0003 W3_H06E0003
arc: W1_H02W0301 W3_H06E0003
arc: W3_H06W0003 N3_V06S0003
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0303 E3_H06W0203
arc: A0 F7
arc: A1 N1_V02S0701
arc: A2 V00T0000
arc: A4 F5
arc: A5 W1_H02E0701
arc: A6 E1_H02W0501
arc: A7 N1_V02S0101
arc: B0 H02W0301
arc: B2 H02W0101
arc: B3 V02N0301
arc: B4 F3
arc: B5 W1_H02E0301
arc: B6 F3
arc: C0 F4
arc: C1 H00L0000
arc: C2 W1_H02E0601
arc: C4 V02S0001
arc: C5 V02N0001
arc: C6 V00T0000
arc: C7 H02W0401
arc: CE0 N1_V02S0201
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0001
arc: D1 H02E0201
arc: D2 E1_H02W0201
arc: D3 N1_V01S0000
arc: D4 V00B0000
arc: D5 E1_H02W0201
arc: D6 F2
arc: D7 H00R0100
arc: E1_H01E0101 F1
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: MUXCLK0 CLK0
arc: N1_V01N0001 F6
arc: N1_V02N0001 Q0
word: SLICEA.K1.INIT 0000000000000101
word: SLICEC.K1.INIT 0001110100000000
word: SLICED.K0.INIT 0000000001010100
word: SLICEB.K1.INIT 0011001100000000
word: SLICEC.K0.INIT 0101010101000000
word: SLICED.K1.INIT 0101000000000000
word: SLICEA.K0.INIT 0101111100011111
word: SLICEB.K0.INIT 0101001100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C39:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 W1_H02E0301
arc: H00L0000 V02N0001
arc: H00R0000 N1_V02S0401
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0301 N1_V02S0301
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 V02N0601
arc: A0 H02W0701
arc: A1 S1_V02N0701
arc: A2 F5
arc: A3 E1_H02W0501
arc: A5 N1_V01S0100
arc: A7 W1_H02E0701
arc: B0 V02N0301
arc: B1 H02W0101
arc: B3 H00L0000
arc: B5 H01E0101
arc: B6 W1_H02E0101
arc: C0 W1_H02E0601
arc: C1 F4
arc: C2 N1_V02S0601
arc: C3 E1_H02W0401
arc: C4 E1_H01E0101
arc: C5 V01N0101
arc: C6 W1_H02E0401
arc: C7 E1_H02W0601
arc: CE1 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0201
arc: D1 H01E0101
arc: D2 V01S0100
arc: D3 E1_H02W0201
arc: D4 H02E0201
arc: D5 V01N0001
arc: D6 S1_V02N0601
arc: D7 F0
arc: E1_H01E0001 F6
arc: E1_H01E0101 F7
arc: E1_H02E0001 F0
arc: E1_H02E0401 F4
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q2
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F7
arc: N1_V01N0101 F6
arc: N1_V02N0201 F0
arc: N1_V02N0301 F1
arc: S1_V02S0601 F4
arc: V01S0100 F3
arc: W1_H02W0401 F4
arc: W3_H06W0103 Q2
word: SLICEA.K1.INIT 1100100010001000
word: SLICEC.K1.INIT 0111000011110000
word: SLICEB.K1.INIT 0101000000110000
word: SLICED.K0.INIT 0000000011000000
word: SLICEA.K0.INIT 0000000000010000
word: SLICEC.K0.INIT 0000000011110000
word: SLICEB.K0.INIT 1111111101010000
word: SLICED.K1.INIT 0000000011110101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1

.tile R21C40:PLC2
arc: E1_H02E0101 H01E0101
arc: E1_H02E0301 W1_H02E0201
arc: H00R0100 N1_V02S0501
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 H01E0101
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0201 W1_H02E0201
arc: S3_V06S0203 E3_H06W0203
arc: W1_H02W0001 V01N0001
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0501 V01N0101
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E3_H06W0003
arc: A0 H01E0001
arc: A1 H01E0001
arc: A3 W1_H02E0701
arc: A4 H02E0501
arc: B1 E1_H01W0100
arc: B2 H02E0101
arc: B3 V02N0101
arc: B4 V02N0701
arc: B7 E1_H02W0101
arc: C0 H02E0601
arc: C1 H02E0601
arc: C3 H02W0401
arc: C4 H02E0401
arc: C5 S1_V02N0001
arc: C6 S1_V02N0001
arc: C7 S1_V02N0201
arc: CE2 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 H02E0201
arc: D1 H02E0201
arc: D2 W1_H02E0001
arc: D3 V02S0001
arc: D4 V01N0001
arc: D5 V02S0401
arc: D6 V02S0601
arc: E1_H01E0001 F5
arc: E1_H01E0101 F0
arc: E1_H02E0201 F2
arc: E1_H02E0401 F6
arc: E1_H02E0601 Q4
arc: E1_H02E0701 F5
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F5
arc: M0 V00B0100
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F7
arc: N1_V01N0101 F2
arc: V00B0100 F7
arc: W1_H02W0101 F3
arc: W1_H02W0601 Q4
arc: W3_H06W0203 Q4
word: SLICEB.K1.INIT 1100111101000101
word: SLICEA.K0.INIT 0000010101010101
word: SLICEA.K1.INIT 0000000100010001
word: SLICED.K1.INIT 1100000011000000
word: SLICEB.K0.INIT 1100110000000000
word: SLICEC.K1.INIT 1111000000000000
word: SLICED.K0.INIT 0000111100000000
word: SLICEC.K0.INIT 0011111100110111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C41:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 E1_H02W0001
arc: H00R0000 H02W0401
arc: N1_V02N0001 H01E0001
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0501 H02W0501
arc: V00B0000 S1_V02N0001
arc: V00T0000 H02E0201
arc: V00T0100 S1_V02N0501
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V06N0003
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 S1_V02N0601
arc: A0 V01N0101
arc: A1 V02S0701
arc: A2 F5
arc: A4 V02N0301
arc: A6 N1_V02S0301
arc: A7 H02E0701
arc: B0 S1_V02N0301
arc: B1 H02E0101
arc: B2 V01N0001
arc: B5 H00L0000
arc: B7 H02E0301
arc: C1 V02N0401
arc: C2 F4
arc: C4 S1_V02N0001
arc: C5 E1_H02W0401
arc: C7 V00T0100
arc: CE0 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 V02N0001
arc: D1 V01S0100
arc: D2 W1_H02E0001
arc: D5 S1_V02N0601
arc: D6 V02N0601
arc: D7 V00B0000
arc: E1_H01E0101 F6
arc: E1_H02E0601 F6
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F4
arc: LSR1 E1_H02W0501
arc: M2 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F6
arc: N1_V02N0101 Q1
arc: N3_V06N0003 Q0
arc: N3_V06N0103 F2
arc: V01S0000 F6
arc: V01S0100 F7
arc: W1_H02W0401 F6
arc: W3_H06W0303 F6
word: SLICEB.K0.INIT 0000000000000001
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000101000001010
word: SLICEC.K1.INIT 0000000000110000
word: SLICED.K0.INIT 0000000001010101
word: SLICEA.K0.INIT 1100110011101110
word: SLICED.K1.INIT 0101000100010001
word: SLICEA.K1.INIT 1111101111111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C42:PLC2
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0003 N1_V01S0000
arc: H00R0000 V02N0601
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 H02W0701
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 V02N0001
arc: V00B0100 S1_V02N0301
arc: V00T0000 V02S0401
arc: V00T0100 V02S0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 V01N0101
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 N3_V06S0303
arc: A0 S1_V02N0501
arc: A3 V00B0000
arc: A4 F5
arc: A6 F7
arc: A7 V02S0301
arc: B0 E1_H02W0101
arc: B3 N1_V02S0101
arc: B4 H02W0301
arc: B5 H00R0000
arc: B6 V02S0701
arc: B7 V02N0701
arc: C1 S1_V02N0401
arc: C3 E1_H01W0000
arc: C4 V01N0101
arc: C6 F4
arc: C7 V00B0100
arc: D0 V02S0201
arc: D3 E1_H02W0201
arc: D4 V01N0001
arc: D5 H02E0201
arc: D6 S1_V02N0601
arc: D7 H02W0201
arc: E1_H01E0001 F6
arc: E1_H01E0101 F4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00T0100
arc: M2 V00T0000
arc: N1_V01N0001 F4
arc: N1_V01N0101 F2
arc: N1_V02N0001 F0
arc: N3_V06N0303 F5
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1111000111110000
word: SLICEA.K0.INIT 0001000110111011
word: SLICEA.K1.INIT 0000111100001111
word: SLICEC.K0.INIT 0000000000000001
word: SLICED.K1.INIT 0000000000011111
word: SLICED.K0.INIT 0011000000100000
word: SLICEC.K1.INIT 1100110000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1

.tile R21C43:PLC2
arc: E1_H02E0301 V06S0003
arc: E3_H06E0003 V06S0003
arc: H00R0000 N1_V02S0401
arc: H00R0100 V02N0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0203 S1_V02N0701
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 H02E0701
arc: V00B0000 V02S0201
arc: V00B0100 N1_V02S0301
arc: V00T0100 V02N0501
arc: W1_H02W0001 V02N0001
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0401 W3_H06E0203
arc: E3_H06E0103 W3_H06E0103
arc: W3_H06W0003 E3_H06W0003
arc: A0 V02N0501
arc: A1 V02N0701
arc: A3 F5
arc: A4 N1_V02S0301
arc: B0 V01N0001
arc: B1 V01N0001
arc: B3 H02E0301
arc: C0 H00R0100
arc: C1 N1_V02S0401
arc: C3 H02E0401
arc: C4 V01N0101
arc: C5 V02N0201
arc: C6 V00B0100
arc: C7 W1_H02E0601
arc: D0 H00R0000
arc: D1 V00T0100
arc: D3 V01S0100
arc: D4 V02S0401
arc: D5 H01W0000
arc: D6 F0
arc: D7 V02N0601
arc: E1_H01E0001 F7
arc: E1_H01E0101 F2
arc: E1_H02E0501 F5
arc: E1_H02E0601 F6
arc: E1_H02E0701 F7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F7
arc: M0 E1_H02W0601
arc: M2 V00B0000
arc: N1_V01N0001 F5
arc: N1_V01N0101 F5
arc: V01S0100 F4
arc: W1_H02W0201 F0
arc: W1_H02W0601 F6
arc: W1_H02W0701 F5
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1111111110111010
word: SLICED.K1.INIT 0000000011110000
word: SLICEC.K1.INIT 0000111100000000
word: SLICEC.K0.INIT 0000000000000101
word: SLICED.K0.INIT 0000000000001111
word: SLICEA.K0.INIT 0000010100010001
word: SLICEA.K1.INIT 1111111101010011
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R21C44:PLC2
arc: H00L0000 S1_V02N0201
arc: H00R0100 N1_V02S0701
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 V01N0001
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 H02E0701
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 H02W0501
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 E3_H06W0003
arc: E1_H02E0301 W3_H06E0003
arc: N1_V02N0001 W3_H06E0003
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0003
arc: A1 H01E0001
arc: A2 H01E0001
arc: A3 H01E0001
arc: A7 S1_V02N0301
arc: B1 V02N0101
arc: B2 H00L0000
arc: B3 H00L0000
arc: C1 N1_V02S0601
arc: C2 H02E0601
arc: C3 W1_H02E0601
arc: C4 V02N0201
arc: C5 E1_H01E0101
arc: C7 S1_V02N0001
arc: CE1 H00R0100
arc: CLK0 G_HPBX0000
arc: D1 S1_V02N0201
arc: D2 W1_H02E0201
arc: D3 H00R0000
arc: D4 V02N0601
arc: D5 V02N0401
arc: E1_H01E0101 F7
arc: E1_H02E0001 Q2
arc: E1_H02E0101 Q3
arc: E1_H02E0501 F7
arc: E1_H02E0701 F5
arc: E3_H06E0003 Q3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: M0 W1_H02E0601
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F4
arc: V01S0000 F0
arc: V01S0100 F7
arc: W3_H06W0203 F7
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1010101110101010
word: SLICEB.K0.INIT 1110101011111111
word: SLICEC.K0.INIT 0000000000001111
word: SLICEB.K1.INIT 1110111110101111
word: SLICEC.K1.INIT 1111000000000000
word: SLICED.K1.INIT 0101000001010000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.D1MUX 1

.tile R21C45:PLC2
arc: E1_H02E0601 W1_H02E0301
arc: H00L0000 S1_V02N0201
arc: H00R0000 N1_V02S0401
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0301 H06E0003
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 W1_H02E0701
arc: V00B0100 N1_V02S0301
arc: V00T0000 V02S0401
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 V02N0601
arc: E1_H02E0101 W3_H06E0103
arc: N1_V02N0201 W3_H06E0103
arc: A3 V02S0501
arc: A4 W1_H02E0501
arc: A7 N1_V02S0301
arc: B2 N1_V02S0101
arc: B3 S1_V02N0101
arc: B4 S1_V02N0701
arc: B7 H02E0101
arc: C2 H00L0100
arc: C4 V00T0000
arc: C7 V02S0001
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CLK0 G_HPBX0000
arc: D2 V02S0001
arc: D3 V02N0001
arc: D4 V02S0601
arc: D7 V00B0000
arc: E1_H01E0001 F1
arc: E3_H06E0203 Q4
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: M0 V00B0100
arc: M1 V01S0100
arc: M2 V00B0100
arc: M3 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: V00B0000 Q4
arc: V01S0100 F7
word: SLICEC.K0.INIT 1010111111101111
word: SLICED.K1.INIT 0000110100001000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000110011001100
word: SLICEB.K1.INIT 0100010011001100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1

.tile R21C46:PLC2
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0601 V06S0303
arc: E3_H06E0203 W1_H02E0701
arc: H00R0000 E1_H02W0601
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 H01E0001
arc: N3_V06N0203 E1_H01W0000
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0401 N1_V02S0101
arc: S3_V06S0103 E3_H06W0103
arc: V00B0100 V02N0101
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E3_H06W0103
arc: A1 W1_H02E0501
arc: A3 V02N0501
arc: B2 F1
arc: B3 F1
arc: C1 V02N0401
arc: C2 V02N0601
arc: C3 H02E0601
arc: D1 H00R0000
arc: D2 V02N0001
arc: D3 V02N0201
arc: E3_H06E0103 F1
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: M2 V00B0100
arc: V01S0000 F1
arc: W3_H06W0103 F2
word: SLICEB.K0.INIT 1100000000000000
word: SLICEB.K1.INIT 0000100010000000
word: SLICEA.K1.INIT 0000101000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1

.tile R21C47:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 V02S0301
arc: E1_H02E0701 N1_V02S0701
arc: H00L0000 V02N0201
arc: H00R0100 V02S0501
arc: N1_V02N0601 N3_V06S0303
arc: S3_V06S0003 E1_H01W0000
arc: V00B0000 N1_V02S0201
arc: V01S0000 N3_V06S0103
arc: N3_V06N0103 W3_H06E0103
arc: A2 V00B0000
arc: A3 E1_H02W0501
arc: A4 N1_V02S0301
arc: A5 E1_H02W0501
arc: A6 N1_V02S0101
arc: B0 V02S0301
arc: B1 V02S0301
arc: B7 V02S0701
arc: C0 V02S0401
arc: C1 N1_V01S0100
arc: C2 S1_V02N0601
arc: C3 N1_V02S0601
arc: C4 H02W0401
arc: C5 F4
arc: C6 S1_V02N0001
arc: C7 V02S0001
arc: CE1 V02N0201
arc: CE2 H00L0000
arc: CLK0 G_HPBX0000
arc: D0 N1_V01S0000
arc: D1 N1_V02S0001
arc: D2 H02W0201
arc: D3 F2
arc: D4 H02W0001
arc: D5 V02S0401
arc: D6 H00R0100
arc: D7 N1_V02S0401
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: H01W0100 Q2
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0101 F5
arc: N1_V02N0101 F3
arc: N3_V06N0203 Q4
arc: S1_V02S0001 Q2
arc: S1_V02S0201 F0
arc: S1_V02S0301 F1
arc: S1_V02S0401 Q4
arc: S1_V02S0701 F7
arc: S3_V06S0303 F6
arc: W3_H06W0203 Q4
word: SLICEB.K1.INIT 1111010110100000
word: SLICED.K1.INIT 0000001111110011
word: SLICEA.K1.INIT 0000001111001111
word: SLICED.K0.INIT 0101000001011111
word: SLICEA.K0.INIT 0000110000111111
word: SLICEC.K1.INIT 1111101001010000
word: SLICEB.K0.INIT 1010111110100000
word: SLICEC.K0.INIT 1010101011110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1

.tile R21C48:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 V02S0701
arc: H00R0000 V02S0401
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0701 H06E0203
arc: S1_V02S0101 E1_H02W0101
arc: V00B0000 V02S0201
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0401 V06S0203
arc: W1_H02W0601 E1_H02W0301
arc: A2 H02E0701
arc: A4 E1_H01W0000
arc: A6 N1_V02S0301
arc: A7 V02S0101
arc: B0 V02S0301
arc: B1 H02E0301
arc: B5 H02E0301
arc: B6 N1_V01S0000
arc: C0 V02S0601
arc: C1 N1_V02S0601
arc: C2 N1_V01S0100
arc: C4 H02W0601
arc: C5 N1_V02S0001
arc: C7 V02N0001
arc: D0 H02E0001
arc: D1 H00R0000
arc: D2 H02E0001
arc: D4 N1_V02S0601
arc: D5 V00B0000
arc: D6 H02E0001
arc: D7 N1_V02S0401
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: N1_V02N0401 F4
arc: N1_V02N0601 F4
arc: S1_V02S0001 F0
arc: S1_V02S0201 F2
arc: S1_V02S0301 F1
arc: S1_V02S0501 F5
arc: V01S0000 F7
arc: V01S0100 F7
word: SLICED.K1.INIT 0000010111110101
word: SLICEA.K0.INIT 0011001100001111
word: SLICEA.K1.INIT 0000110000111111
word: SLICEC.K0.INIT 1111101000001010
word: SLICED.K0.INIT 0101010100110011
word: SLICEC.K1.INIT 0000110000111111
word: SLICEB.K0.INIT 0101010100001111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1

.tile R21C49:PLC2
arc: E1_H02E0201 V02S0201
arc: E1_H02E0401 W1_H02E0101
arc: E3_H06E0103 N3_V06S0103
arc: H00L0100 H02W0101
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 H02E0501
arc: S3_V06S0003 E3_H06W0003
arc: V00B0100 S1_V02N0301
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 V06S0303
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0301 W3_H06E0003
arc: W3_H06W0003 E3_H06W0003
arc: A1 H00L0100
arc: A5 N1_V01S0100
arc: A7 H02E0701
arc: B0 S1_V02N0101
arc: B1 S1_V02N0101
arc: B2 N1_V02S0101
arc: B3 W1_H02E0301
arc: B5 N1_V02S0501
arc: B6 W1_H02E0301
arc: B7 N1_V02S0701
arc: C0 E1_H01W0000
arc: C1 V02S0601
arc: C2 H02W0601
arc: C3 N1_V02S0601
arc: C6 N1_V02S0201
arc: CE1 V02N0201
arc: CLK0 G_HPBX0000
arc: D0 V02S0201
arc: D1 V02S0201
arc: D2 H02E0001
arc: D3 V02S0001
arc: D5 W1_H02E0001
arc: D6 V02S0401
arc: D7 W1_H02E0001
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: LSR0 V00B0100
arc: M0 V00B0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N3_V06N0103 Q2
arc: S1_V02S0201 Q2
arc: S1_V02S0301 F3
arc: S1_V02S0501 F5
arc: S1_V02S0701 F7
arc: V00B0000 F6
arc: V01S0100 F0
word: SLICEA.K0.INIT 1111111111110011
word: SLICEA.K1.INIT 0000010100010001
word: SLICED.K0.INIT 1111001111000000
word: SLICEB.K1.INIT 0000110000111111
word: SLICEC.K1.INIT 0011001101010101
word: SLICED.K1.INIT 0011001101010101
word: SLICEB.K0.INIT 1100110011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1

.tile R21C50:PLC2
arc: E1_H02E0401 V06S0203
arc: H00R0000 V02N0401
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0001 N1_V02S0001
arc: V00B0000 W1_H02E0601
arc: V00T0100 V02S0501
arc: W1_H02W0601 N1_V02S0601
arc: N1_V02N0301 W3_H06E0003
arc: A1 V02S0501
arc: A3 V02S0501
arc: A5 V02S0101
arc: A7 V02S0101
arc: B1 H02E0301
arc: B5 W1_H02E0301
arc: C1 H02W0401
arc: C3 H02W0401
arc: C4 E1_H02W0401
arc: C5 H02W0401
arc: C6 E1_H02W0401
arc: C7 H02W0401
arc: CE1 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V00T0100
arc: D1 E1_H02W0201
arc: D2 V00T0100
arc: D3 E1_H02W0201
arc: D4 H02E0201
arc: D5 H02E0001
arc: D6 H02E0201
arc: D7 W1_H02E0201
arc: E1_H01E0001 F1
arc: E1_H01E0101 F1
arc: E1_H02E0301 Q3
arc: E1_H02E0701 F5
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 Q3
arc: LSR1 H02W0501
arc: M0 W1_H02E0601
arc: M1 H00R0000
arc: M2 W1_H02E0601
arc: M3 H02W0201
arc: M4 V00B0000
arc: M5 H00R0000
arc: M6 V00B0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: V01S0100 Q3
arc: W1_H02W0101 Q3
arc: W1_H02W0301 Q3
arc: W3_H06W0003 Q3
word: SLICED.K0.INIT 0000000011110000
word: SLICED.K1.INIT 0101010101010000
word: SLICEC.K1.INIT 0100010101010100
word: SLICEC.K0.INIT 0000000011110000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEA.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 0000101010101010
word: SLICEA.K1.INIT 1000001010101010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C51:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0501 V06N0303
arc: E3_H06E0103 N3_V06S0103
arc: H00R0100 H02E0701
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0001 H06W0003
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0203 N3_V06S0203
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0401 V02N0401
arc: A0 F7
arc: A3 H01E0001
arc: B0 V02N0101
arc: B2 V02N0101
arc: B3 V02N0101
arc: B4 H00R0000
arc: B5 E1_H02W0301
arc: B7 H02E0301
arc: C0 W1_H02E0401
arc: C3 H02E0401
arc: C4 S1_V02N0201
arc: CLK0 G_HPBX0000
arc: D0 H01E0101
arc: D2 N1_V02S0001
arc: D3 N1_V02S0001
arc: D4 F0
arc: D5 F0
arc: D7 H00R0100
arc: E1_H01E0101 Q4
arc: E1_H02E0201 F0
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: LSR0 H02W0501
arc: LSR1 H02W0301
arc: M2 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: N3_V06N0103 F2
arc: S1_V02S0201 F0
arc: S1_V02S0401 Q4
arc: V00B0100 F7
arc: W1_H02W0501 F5
arc: W3_H06W0003 Q0
word: SLICED.K1.INIT 0000000011001100
word: SLICEB.K0.INIT 0000000000110011
word: SLICEB.K1.INIT 0000000010111111
word: SLICEC.K1.INIT 1111111100110011
word: SLICEC.K0.INIT 0011000000000000
word: SLICEA.K0.INIT 0100010011000100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R21C52:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0601 V01N0001
arc: H00L0100 V02S0101
arc: H00R0100 V02S0701
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 V01N0001
arc: S3_V06S0003 H06W0003
arc: V00B0100 V02S0101
arc: V00T0000 V02N0601
arc: V00T0100 S1_V02N0701
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0501 V06S0303
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0401 W3_H06E0203
arc: A2 V02S0501
arc: A3 V02S0701
arc: A5 Q5
arc: A6 H02E0501
arc: A7 V00T0100
arc: B1 H02E0101
arc: B2 V02S0301
arc: B3 V02S0301
arc: B4 N1_V01S0000
arc: B6 H01E0101
arc: B7 S1_V02N0501
arc: C0 S1_V02N0601
arc: C1 V02N0601
arc: C2 V02S0601
arc: C4 V02S0201
arc: C5 V02N0201
arc: C6 E1_H02W0601
arc: C7 H02W0401
arc: CE0 H00R0000
arc: CE2 H00L0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0201
arc: D1 V02S0001
arc: D2 V01S0100
arc: D3 V01S0100
arc: D4 H00R0100
arc: D5 V01N0001
arc: D6 H02E0201
arc: D7 V02N0401
arc: E1_H01E0101 F6
arc: E1_H02E0401 F6
arc: E1_H02E0501 F5
arc: E1_H02E0701 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H00R0000 F4
arc: H01W0000 Q7
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M2 V00B0100
arc: M5 H02W0001
arc: M6 V00T0000
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 F5
arc: N1_V02N0701 Q5
arc: S1_V02S0201 F2
arc: S1_V02S0301 Q1
arc: S1_V02S0401 F6
arc: S1_V02S0501 F5
arc: S1_V02S0601 Q6
arc: S1_V02S0701 Q5
arc: S3_V06S0103 Q1
arc: S3_V06S0203 Q7
arc: S3_V06S0303 F6
arc: V00B0000 F6
arc: V01S0000 Q5
arc: V01S0100 F7
arc: W1_H02W0701 F5
arc: W3_H06W0103 Q1
arc: W3_H06W0303 F5
word: SLICEC.K0.INIT 1111110000000000
word: SLICEA.K1.INIT 0011000011110000
word: SLICED.K1.INIT 0000011100000011
word: SLICEB.K0.INIT 1110110000000000
word: SLICEB.K1.INIT 1110111000000000
word: SLICED.K0.INIT 1101111111001111
word: SLICEA.K0.INIT 0000111111111111
word: SLICEC.K1.INIT 1111111111111010
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1

.tile R21C53:PLC2
arc: H00R0000 V02S0401
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0701 H02E0701
arc: S1_V02S0501 H01E0101
arc: V00B0000 H02E0401
arc: V00B0100 H02E0501
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0701 E1_H01W0100
arc: A1 H02E0501
arc: A2 H02E0701
arc: A5 V00T0000
arc: A6 H02E0501
arc: A7 V00T0100
arc: B0 V00T0000
arc: B4 V01S0000
arc: B7 V00T0000
arc: C1 H00R0100
arc: C2 H02E0601
arc: C4 V00B0100
arc: C5 V02S0001
arc: C6 V02N0201
arc: C7 V02S0001
arc: CE0 H00R0000
arc: CE1 V02S0201
arc: CE2 V02S0601
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D1 V02N0001
arc: D2 H02E0201
arc: D4 V02N0601
arc: D5 H01W0000
arc: D6 S1_V02N0601
arc: D7 V01N0001
arc: E1_H01E0001 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 Q1
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F6
arc: N1_V01N0101 F5
arc: N1_V02N0601 F6
arc: S1_V02S0001 Q0
arc: S1_V02S0401 Q4
arc: S1_V02S0701 F5
arc: S3_V06S0103 Q2
arc: S3_V06S0203 Q4
arc: V00T0000 Q0
arc: V00T0100 Q1
arc: V01S0000 Q4
arc: V01S0100 Q0
arc: W1_H02W0501 F5
arc: W1_H02W0601 Q4
word: SLICEC.K0.INIT 0000000000110000
word: SLICED.K0.INIT 0000010100001111
word: SLICEB.K0.INIT 0000000000000101
word: SLICEA.K0.INIT 0011001111111111
word: SLICEA.K1.INIT 0000101001011111
word: SLICED.K1.INIT 0101011001010111
word: SLICEC.K1.INIT 0000000000000101
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1

.tile R21C54:PLC2
arc: H00L0000 V02N0001
arc: H00R0000 W1_H02E0601
arc: H00R0100 W1_H02E0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 H06E0103
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0201 E1_H01W0000
arc: V00B0000 S1_V02N0001
arc: V00B0100 S1_V02N0101
arc: V00T0100 V02N0501
arc: W1_H02W0601 E1_H01W0000
arc: W3_H06W0003 E1_H01W0000
arc: A0 H00R0000
arc: A1 W1_H02E0701
arc: B0 H00R0100
arc: B1 V00B0000
arc: C0 H00L0000
arc: C1 W1_H02E0601
arc: CE1 V02N0201
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0001
arc: D1 V02N0001
arc: F0 F5A_SLICE
arc: H01W0000 F0
arc: H01W0100 Q2
arc: LSR1 H02W0501
arc: M0 V00B0100
arc: M2 V00T0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
word: SLICEA.K0.INIT 1011111000000000
word: SLICEA.K1.INIT 1101111111111010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C55:PLC2
arc: W1_H02W0501 N1_V01S0100
arc: C0 S1_V02N0401
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0201
arc: F0 F0_SLICE
arc: H01W0000 Q0
arc: MUXCLK0 CLK0
arc: S1_V02S0201 Q0
arc: S3_V06S0003 Q0
arc: W1_H02W0201 Q0
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 1111000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX INV
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1

.tile R22C30:PLC2
arc: H00R0100 H02W0701
arc: N1_V02N0401 N3_V06S0203
arc: V00T0100 H02W0101
arc: CLK0 G_HPBX0000
arc: E1_H02E0001 Q0
arc: H00R0000 Q6
arc: M0 V00B0100
arc: M1 H00R0100
arc: M2 V00B0000
arc: M3 H00R0000
arc: M4 H02W0401
arc: M5 V01S0000
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0101 Q3
arc: S1_V02S0101 Q1
arc: V00B0000 Q4
arc: V00B0100 Q5
arc: V01S0000 Q2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R22C31:PLC2
arc: H00L0000 V02S0001
arc: H00R0000 V02S0401
arc: V00B0000 V02S0201
arc: V00T0000 V02N0601
arc: A0 H02W0701
arc: A2 V00B0000
arc: B2 E1_H02W0101
arc: B3 H00L0000
arc: B4 H00R0000
arc: B5 V02N0701
arc: CLK0 G_HPBX0000
arc: E1_H02E0001 Q2
arc: E1_H02E0601 F6
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: V01S0000 Q6
arc: W1_H02W0101 Q3
arc: W1_H02W0401 Q4
arc: W1_H02W0701 Q5
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1100110011000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R22C32:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: N1_V02N0001 S1_V02N0501
arc: N3_V06N0303 S1_V02N0501
arc: V00T0000 W1_H02E0001
arc: W1_H02W0701 E1_H02W0601
arc: A5 S1_V02N0301
arc: C5 V01N0101
arc: CLK0 G_HPBX0000
arc: D5 V02S0601
arc: F5 F5_SLICE
arc: H00L0100 Q3
arc: H00R0100 Q5
arc: M3 H00R0100
arc: M5 H02E0001
arc: M6 V00T0000
arc: M7 H00L0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q6
arc: S1_V02S0501 F5
arc: V01S0000 Q7
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
word: SLICEC.K1.INIT 1111000010101010
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1

.tile R22C33:PLC2
arc: E1_H02E0601 S1_V02N0601
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0203 E3_H06W0203
arc: V00B0000 V02S0001
arc: V00T0100 V02N0501
arc: W1_H02W0101 N1_V01S0100
arc: B0 V00T0000
arc: C0 H00L0100
arc: C1 H00L0100
arc: C4 W1_H02E0601
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D1 V01S0100
arc: D2 Q2
arc: D4 V00B0000
arc: E1_H01E0001 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: H00L0100 Q1
arc: H00R0000 F4
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0101 Q2
arc: N1_V02N0101 Q1
arc: V00T0000 Q2
arc: V01S0100 Q2
word: SLICEC.K0.INIT 0000000011110000
word: SLICEA.K0.INIT 0011111111000000
word: SLICEA.K1.INIT 0000111111110000
word: SLICEB.K0.INIT 0000000011111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R22C34:PLC2
arc: H00R0000 V02S0601
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 H01E0001
arc: V00T0000 H02W0201
arc: V01S0100 N3_V06S0303
arc: W1_H02W0601 N3_V06S0303
arc: CLK0 G_HPBX0000
arc: E1_H01E0001 Q7
arc: H00L0100 Q3
arc: H01W0100 Q0
arc: M0 V00T0000
arc: M2 V00B0100
arc: M3 H01W0100
arc: M5 H00L0100
arc: M6 N1_V01N0101
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q2
arc: V00B0100 Q5
arc: V01S0000 Q6
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R22C35:PLC2
arc: E1_H02E0401 V02S0401
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 H01E0001
arc: S1_V02S0001 N3_V06S0003
arc: V00B0000 V02S0001
arc: A0 F7
arc: A1 F7
arc: A4 V02S0101
arc: A7 E1_H02W0701
arc: B2 V02S0301
arc: B5 E1_H02W0101
arc: C0 V02N0401
arc: C1 N1_V01N0001
arc: C2 S1_V02N0401
arc: C4 W1_H02E0601
arc: C6 N1_V02S0201
arc: C7 N1_V02S0001
arc: CLK0 G_HPBX0000
arc: D0 H02W0201
arc: D1 S1_V02N0001
arc: D2 S1_V02N0201
arc: D3 S1_V02N0201
arc: D4 V01N0001
arc: D5 H00R0100
arc: D7 V00B0000
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: LSR1 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V02N0101 F3
arc: N1_V02N0401 F6
arc: S1_V02S0401 F4
arc: S1_V02S0501 F5
arc: S3_V06S0103 Q1
arc: V01S0000 F7
arc: W1_H02W0201 Q0
word: SLICED.K1.INIT 0000000001010000
word: SLICEA.K0.INIT 1111101001010000
word: SLICEA.K1.INIT 1111010110100000
word: SLICEC.K1.INIT 1111111100110011
word: SLICEC.K0.INIT 1111101000001010
word: SLICEB.K1.INIT 0000000011111111
word: SLICED.K0.INIT 0000111100001111
word: SLICEB.K0.INIT 0000001111001111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1

.tile R22C36:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 E3_H06W0203
arc: H00L0000 V02N0201
arc: H00R0000 V02N0401
arc: N1_V02N0001 V01N0001
arc: N1_V02N0701 V01N0101
arc: V00T0000 V02S0401
arc: V01S0100 N3_V06S0303
arc: W1_H02W0201 N1_V01S0000
arc: A0 S1_V02N0701
arc: A1 V02S0501
arc: A4 H02W0701
arc: A6 N1_V01N0101
arc: A7 F5
arc: B3 E1_H02W0101
arc: B5 V02S0501
arc: B6 V02N0501
arc: C0 H02W0401
arc: C2 H00L0000
arc: C3 H00L0000
arc: C4 V02S0001
arc: C6 V00T0000
arc: C7 V02S0201
arc: CE0 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 H00R0000
arc: D1 V00B0100
arc: D2 E1_H02W0001
arc: D3 V02N0001
arc: D4 N1_V02S0601
arc: D5 F0
arc: D6 F2
arc: D7 H02W0001
arc: E1_H01E0001 F3
arc: E1_H01E0101 Q0
arc: E1_H02E0101 F3
arc: E1_H02E0201 F2
arc: E3_H06E0003 Q0
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F5
arc: N1_V01N0101 F3
arc: N1_V02N0101 F3
arc: N1_V02N0201 F2
arc: N1_V02N0401 F4
arc: N3_V06N0003 F3
arc: N3_V06N0103 F2
arc: S1_V02S0601 F4
arc: V00B0100 F7
arc: V00T0100 F1
word: SLICED.K1.INIT 1111010100000000
word: SLICEC.K1.INIT 0000000011001100
word: SLICEA.K0.INIT 1111101010101010
word: SLICEB.K1.INIT 0011110011001100
word: SLICEB.K0.INIT 1111000000001111
word: SLICED.K0.INIT 0000010100010001
word: SLICEA.K1.INIT 0101010100000000
word: SLICEC.K0.INIT 0101000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1

.tile R22C37:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0701 V02N0701
arc: H00L0100 V02S0101
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0001 V01N0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 V01N0001
arc: S1_V02S0401 V01N0001
arc: S1_V02S0601 V01N0001
arc: S1_V02S0701 H02W0701
arc: V00B0000 E1_H02W0401
arc: V00T0000 N1_V02S0401
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 N3_V06S0203
arc: A0 V02S0501
arc: A2 V02N0701
arc: A3 H01E0001
arc: A4 H02W0701
arc: A5 H02W0501
arc: A6 H02E0701
arc: B0 H02W0301
arc: B2 V02N0301
arc: B3 H02E0301
arc: B4 H02E0101
arc: B5 S1_V02N0701
arc: C0 H02E0401
arc: C2 S1_V02N0601
arc: C3 H00L0100
arc: C4 W1_H02E0401
arc: C5 H01E0001
arc: C6 V02N0001
arc: C7 V02N0201
arc: D0 V00B0100
arc: D2 H02E0001
arc: D3 H02E0201
arc: D4 H02E0201
arc: D5 H02E0201
arc: D6 E1_H01W0100
arc: D7 V00B0000
arc: E1_H01E0001 F2
arc: E1_H01E0101 F6
arc: E1_H02E0401 F6
arc: E1_H02E0601 F6
arc: E3_H06E0003 F0
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00T0000
arc: S1_V02S0301 F3
arc: S3_V06S0303 F5
arc: V00B0100 F7
arc: V01S0100 F4
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 1101110011001100
word: SLICEB.K0.INIT 0100000000000000
word: SLICED.K0.INIT 0000101000000000
word: SLICEB.K1.INIT 0000010100010001
word: SLICED.K1.INIT 1111111111110000
word: SLICEC.K0.INIT 0001000100000011
word: SLICEC.K1.INIT 0000010100000011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R22C38:PLC2
arc: E1_H02E0701 V01N0101
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 V01N0101
arc: S1_V02S0101 H02W0101
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 E1_H02W0701
arc: V00B0000 N1_V02S0001
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 V02S0301
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0701 E1_H02W0701
arc: A0 F5
arc: A2 S1_V02N0701
arc: A4 H02E0701
arc: A5 H02E0501
arc: A6 E1_H01W0000
arc: B0 E1_H02W0101
arc: B2 H02E0301
arc: B4 H02E0101
arc: B6 S1_V02N0501
arc: C0 H02E0401
arc: C2 V02S0601
arc: C3 W1_H02E0601
arc: C4 V00T0100
arc: C5 H01E0001
arc: C6 H02E0601
arc: C7 V02N0201
arc: D0 E1_H02W0001
arc: D2 E1_H02W0201
arc: D3 S1_V02N0201
arc: D4 V01N0001
arc: D5 H02W0001
arc: D6 V00B0000
arc: D7 H00L0100
arc: E1_H01E0001 F0
arc: E1_H02E0401 F4
arc: E1_H02E0601 F4
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: H01W0100 F3
arc: M0 V00T0000
arc: N1_V01N0001 F7
arc: N1_V02N0101 F3
arc: N1_V02N0401 F4
arc: N1_V02N0601 F6
arc: V00T0000 F2
arc: V00T0100 F3
arc: V01S0000 F4
word: SLICED.K0.INIT 1000101010001000
word: SLICEB.K0.INIT 0101000000110000
word: SLICEC.K1.INIT 0000000011111010
word: SLICEA.K0.INIT 0000000001000101
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K1.INIT 0000111100000000
word: SLICEB.K1.INIT 0000111100000000
word: SLICEC.K0.INIT 0001000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R22C39:PLC2
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0601 S1_V02N0601
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 S1_V02N0601
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0501 H06E0303
arc: V00T0000 E1_H02W0001
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0401 E3_H06W0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E3_H06W0203
arc: A0 V02N0501
arc: A2 V01N0101
arc: A3 V01N0101
arc: A5 N1_V02S0301
arc: A6 N1_V02S0301
arc: A7 S1_V02N0301
arc: B0 V02S0301
arc: B2 V02N0301
arc: B6 V00T0000
arc: B7 N1_V02S0701
arc: C0 E1_H02W0601
arc: C2 H02E0401
arc: C3 H02E0601
arc: C4 E1_H02W0401
arc: C6 F4
arc: C7 W1_H02E0401
arc: D0 S1_V02N0201
arc: D2 H02W0001
arc: D4 V02S0601
arc: D5 V02S0601
arc: D6 H00R0100
arc: D7 N1_V02S0401
arc: E1_H01E0001 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 F0
arc: M0 V00B0000
arc: M2 V00B0100
arc: N1_V01N0001 F5
arc: N1_V01N0101 F2
arc: N1_V02N0701 F5
arc: V00B0000 F4
arc: V00B0100 F5
word: SLICED.K1.INIT 0101010101010100
word: SLICED.K0.INIT 0000000000001110
word: SLICEA.K0.INIT 1011101100001011
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K1.INIT 1010101000000000
word: SLICEB.K0.INIT 0000000010001100
word: SLICEB.K1.INIT 1010111110101111
word: SLICEC.K0.INIT 0000000000001111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1

.tile R22C40:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 S1_V02N0401
arc: H00L0100 H02W0101
arc: H00R0000 H02W0601
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0203 E1_H01W0000
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 H06W0203
arc: S1_V02S0701 H06W0203
arc: S3_V06S0203 N3_V06S0103
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0003 E1_H01W0000
arc: A1 W1_H02E0701
arc: A2 E1_H02W0701
arc: A5 F7
arc: A6 S1_V02N0301
arc: B1 H02W0301
arc: B2 S1_V02N0301
arc: B3 V02N0301
arc: B4 F3
arc: B5 H00R0000
arc: B6 E1_H02W0101
arc: B7 S1_V02N0501
arc: C1 V02N0401
arc: C3 S1_V02N0401
arc: C5 F4
arc: C6 V02S0201
arc: C7 W1_H02E0601
arc: D1 E1_H02W0001
arc: D2 V02S0201
arc: D3 S1_V02N0201
arc: D4 F0
arc: D5 H02W0201
arc: D6 H00L0100
arc: D7 H02W0001
arc: E1_H01E0001 F3
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 H02E0601
arc: N1_V01N0001 F2
arc: N1_V01N0101 F2
arc: N1_V02N0401 F4
arc: N1_V02N0701 F5
arc: N3_V06N0003 F0
arc: N3_V06N0303 F6
arc: W1_H02W0001 F2
word: SLICED.K1.INIT 0000000011000000
word: SLICEC.K1.INIT 0000010100000001
word: SLICEB.K0.INIT 0010001000000000
word: SLICEB.K1.INIT 1100000000000000
word: SLICEC.K0.INIT 1100110000000000
word: SLICED.K0.INIT 0000000001111111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000001
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R22C41:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0601 W1_H02E0301
arc: H00L0000 S1_V02N0201
arc: H00L0100 V02N0101
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 H06E0203
arc: N3_V06N0003 E1_H01W0000
arc: S1_V02S0101 V01N0101
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0601 H02W0601
arc: V00B0000 S1_V02N0001
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 N1_V01S0000
arc: N3_V06N0103 W3_H06E0103
arc: W3_H06W0303 E1_H02W0501
arc: A0 H00L0100
arc: A3 V00B0000
arc: A4 F5
arc: A5 F7
arc: A6 F7
arc: B0 S1_V02N0101
arc: B1 V00B0000
arc: B2 E1_H01W0100
arc: B3 E1_H02W0101
arc: B4 S1_V02N0701
arc: B5 H01E0101
arc: B6 E1_H02W0101
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 H00L0000
arc: C4 H02E0401
arc: C5 N1_V02S0001
arc: C6 S1_V02N0201
arc: C7 S1_V02N0001
arc: D0 F2
arc: D1 F2
arc: D2 H02E0201
arc: D3 H02W0201
arc: D4 S1_V02N0601
arc: D5 E1_H01W0100
arc: D6 E1_H01W0100
arc: D7 H02E0201
arc: E1_H01E0001 F7
arc: E1_H01E0101 F4
arc: E3_H06E0203 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: M0 E1_H02W0601
arc: N1_V01N0001 F5
arc: N1_V01N0101 F5
arc: N1_V02N0201 F2
arc: N1_V02N0401 F6
arc: N3_V06N0203 F4
arc: W1_H02W0101 F3
arc: W1_H02W0201 F0
word: SLICEA.K0.INIT 1111010111001100
word: SLICEA.K1.INIT 1111001111111111
word: SLICEC.K1.INIT 1000000000000000
word: SLICEB.K0.INIT 0000000011000000
word: SLICEC.K0.INIT 0000100000000000
word: SLICEB.K1.INIT 0010001000000000
word: SLICED.K1.INIT 1111000000000000
word: SLICED.K0.INIT 0000001000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R22C42:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0201 V02N0201
arc: E3_H06E0103 N3_V06S0103
arc: H00L0000 E1_H02W0201
arc: H00R0000 H02E0601
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 H01E0001
arc: N3_V06N0103 H01E0101
arc: V00B0000 S1_V02N0201
arc: V00T0000 H02E0001
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 V01N0101
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 V01N0101
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: E3_H06E0003 W3_H06E0003
arc: A4 V00T0000
arc: A5 V02N0301
arc: A6 F5
arc: B0 V01N0001
arc: B1 V00B0000
arc: B4 W1_H02E0301
arc: B5 S1_V02N0701
arc: B7 V00T0000
arc: C1 S1_V02N0401
arc: C2 E1_H02W0601
arc: C4 E1_H02W0401
arc: C5 V02N0001
arc: C7 S1_V02N0001
arc: CE0 V02N0201
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 F2
arc: D1 F0
arc: D2 V02N0001
arc: D4 H02E0201
arc: D5 H02E0001
arc: D6 E1_H02W0001
arc: D7 F2
arc: E1_H01E0001 F6
arc: E1_H01E0101 Q5
arc: E1_H02E0101 Q1
arc: E1_H02E0301 Q3
arc: E1_H02E0401 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F2
arc: M1 H00L0000
arc: M3 H00R0000
arc: M5 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F7
arc: N1_V02N0101 F1
arc: N1_V02N0201 F0
arc: N1_V02N0401 F4
arc: N3_V06N0203 F7
arc: V01S0000 F1
arc: V01S0100 F6
arc: W1_H02W0201 F0
word: SLICED.K0.INIT 0000000010101010
word: SLICED.K1.INIT 1100000000000000
word: SLICEC.K1.INIT 0000000000000100
word: SLICEA.K1.INIT 0000110000000000
word: SLICEA.K0.INIT 1100110000000000
word: SLICEC.K0.INIT 0000101100001000
word: SLICEB.K0.INIT 1111000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R22C43:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 V06S0103
arc: E1_H02E0401 V06S0203
arc: H00L0000 H02E0201
arc: H00R0000 W1_H02E0601
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 H01E0101
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0103 N3_V06S0003
arc: V00T0000 V02N0401
arc: V00T0100 W1_H02E0301
arc: W1_H02W0101 V06S0103
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 V01N0101
arc: E1_H02E0701 W3_H06E0203
arc: W3_H06W0203 V06S0203
arc: E3_H06E0103 W3_H06E0003
arc: A0 F5
arc: A1 F5
arc: A2 F5
arc: A4 F5
arc: A5 V02S0101
arc: A7 Q7
arc: B0 H02E0301
arc: B2 H02E0101
arc: B4 H01E0101
arc: B6 H02E0101
arc: C1 H00R0100
arc: C2 V02N0401
arc: C4 Q4
arc: C5 V02N0201
arc: C6 Q6
arc: C7 E1_H01E0101
arc: CE0 H00L0000
arc: CE2 V02N0601
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V01S0100
arc: D4 V02N0401
arc: D5 V01N0001
arc: D6 V02S0401
arc: D7 V02S0601
arc: E1_H01E0001 F7
arc: E1_H01E0101 Q1
arc: E1_H02E0501 Q5
arc: E1_H02E0601 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 Q5
arc: H01W0000 F2
arc: H01W0100 F0
arc: M0 V00T0000
arc: M1 H02E0001
arc: M2 V00B0000
arc: M4 V00T0100
arc: M5 H02E0001
arc: M6 V00T0100
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q4
arc: N1_V01N0101 F0
arc: N1_V02N0001 F2
arc: N1_V02N0501 F5
arc: N3_V06N0003 F0
arc: S1_V02S0501 F5
arc: S1_V02S0701 F5
arc: S3_V06S0303 F5
arc: V00B0000 F4
arc: V00B0100 F7
arc: V01S0000 F5
arc: V01S0100 Q6
arc: W1_H02W0201 F0
arc: W1_H02W0501 F5
arc: W3_H06W0003 F0
arc: W3_H06W0103 F2
word: SLICED.K1.INIT 0101010100001111
word: SLICEA.K0.INIT 0111011100100010
word: SLICEA.K1.INIT 0101111100001010
word: SLICEC.K0.INIT 0000101000100010
word: SLICEB.K0.INIT 1110111111101010
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000111100110011
word: SLICEC.K1.INIT 0101111110100000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R22C44:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 V02S0301
arc: H00R0100 V02S0501
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0701 H02E0701
arc: V00T0100 V02N0701
arc: W1_H02W0001 V01N0001
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 V01N0001
arc: A0 H02E0501
arc: A1 H02E0501
arc: B0 W1_H02E0301
arc: B1 W1_H02E0301
arc: C0 H02E0401
arc: C1 H02E0401
arc: C5 S1_V02N0201
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0000
arc: D0 V00T0100
arc: D1 V00T0100
arc: D5 H02E0201
arc: E1_H01E0001 F0
arc: E1_H01E0101 F5
arc: F0 F5A_SLICE
arc: F5 F5_SLICE
arc: H01W0000 F0
arc: M0 H01E0001
arc: M7 H00R0100
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F0
arc: V01S0100 Q7
word: SLICEA.K0.INIT 0000000000110101
word: SLICEA.K1.INIT 1111111100110101
word: SLICEC.K1.INIT 0000000000001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R22C45:PLC2
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0601 V02S0601
arc: N1_V02N0601 W1_H02E0601
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0401 N1_V02S0401
arc: V00T0000 N1_V02S0401
arc: W1_H02W0401 E3_H06W0203
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0203
arc: A1 V02S0701
arc: A2 H01E0001
arc: A3 V02S0701
arc: A7 F5
arc: B1 W1_H02E0101
arc: B3 E1_H02W0101
arc: B5 H02W0101
arc: C1 S1_V02N0601
arc: C2 N1_V02S0401
arc: C3 N1_V02S0401
arc: C5 S1_V02N0001
arc: C7 S1_V02N0201
arc: CE1 V02S0201
arc: CLK0 G_HPBX0000
arc: D1 H02E0201
arc: D2 W1_H02E0201
arc: D3 H01E0101
arc: D5 V02S0601
arc: D7 H02W0201
arc: E1_H01E0001 F7
arc: E1_H01E0101 Q3
arc: E3_H06E0003 Q3
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: M0 V00T0000
arc: MUXCLK1 CLK0
arc: N1_V02N0001 Q2
arc: N1_V02N0201 F0
arc: S1_V02S0501 F7
arc: S1_V02S0701 F5
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1010101110101010
word: SLICEB.K0.INIT 0000111101011111
word: SLICEB.K1.INIT 1110111110101111
word: SLICED.K1.INIT 0101101011110000
word: SLICEC.K1.INIT 1100000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1

.tile R22C46:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 V06S0103
arc: E1_H02E0401 V06S0203
arc: E3_H06E0003 H01E0001
arc: E3_H06E0203 N1_V01S0000
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H01E0001
arc: S1_V02S0301 E1_H01W0100
arc: V00T0100 W1_H02E0301
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0601 S1_V02N0601
arc: B2 V02N0101
arc: C2 V02S0401
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0000
arc: D2 H02W0001
arc: D3 V00T0100
arc: F2 F5B_SLICE
arc: LSR1 H02W0501
arc: M1 V01S0100
arc: M2 E1_H02W0601
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0101 Q1
arc: V01S0100 F2
word: SLICEB.K0.INIT 1111000011001100
word: SLICEB.K1.INIT 1111111100000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R22C47:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 N3_V06S0303
arc: V00B0000 W1_H02E0601
arc: V00T0100 V02N0501
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0501 V02N0501
arc: N3_V06N0203 W3_H06E0203
arc: A4 V00B0000
arc: B0 V02N0301
arc: C0 H02E0401
arc: C4 V02N0001
arc: CE2 H02W0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0000
arc: D0 N1_V02S0201
arc: D1 N1_V01S0000
arc: D4 H02E0201
arc: D5 H02W0201
arc: F0 F5A_SLICE
arc: F4 F5C_SLICE
arc: H00R0000 F4
arc: H01W0100 Q6
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 H02W0601
arc: M4 H02W0401
arc: M5 H00R0000
arc: M6 V00T0000
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: S1_V02S0501 Q5
arc: V00T0000 F0
word: SLICEA.K0.INIT 1111001111000000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 1111101000001010
word: SLICEC.K1.INIT 1111111100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R22C48:PLC2
arc: E1_H02E0401 W1_H02E0101
arc: H00R0100 V02N0701
arc: N1_V02N0001 H02E0001
arc: N1_V02N0301 H06E0003
arc: V00B0100 E1_H02W0501
arc: V00T0000 V02N0401
arc: W1_H02W0101 V01N0101
arc: W1_H02W0401 V01N0001
arc: W1_H02W0601 V01N0001
arc: E1_H02E0301 W3_H06E0003
arc: W1_H02W0201 W3_H06E0103
arc: A2 V02N0501
arc: A3 V02N0501
arc: C1 S1_V02N0601
arc: C2 N1_V01S0100
arc: C3 S1_V02N0601
arc: CE3 V02N0601
arc: CLK0 G_HPBX0000
arc: D0 N1_V01S0000
arc: D2 V00B0100
arc: D3 V00B0100
arc: E3_H06E0203 Q7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: H00L0100 F1
arc: M0 V00T0000
arc: M1 H00R0100
arc: M2 V00T0000
arc: M7 H00L0100
arc: MUXCLK3 CLK0
word: SLICEA.K1.INIT 1111000011110000
word: SLICEA.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 1111000010101010
word: SLICEB.K0.INIT 0000111110101010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R22C49:PLC2
arc: H00R0100 V02N0501
arc: N1_V02N0201 H02W0201
arc: S1_V02S0601 N1_V02S0301
arc: E1_H02E0101 W3_H06E0103
arc: A0 V01N0101
arc: B0 S1_V02N0301
arc: C0 N1_V01S0100
arc: CE0 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V02N0001
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
word: SLICEA.K0.INIT 0000111100101110
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R22C50:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0601 W1_H02E0301
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 W1_H02E0401
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0601 N1_V02S0601
arc: V01S0000 N3_V06S0103
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0501 S1_V02N0501

.tile R22C51:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0701 E1_H01W0100
arc: H00L0000 H02W0201
arc: N1_V02N0101 W1_H02E0101
arc: S1_V02S0401 H02E0401
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0303 E1_H01W0100
arc: V00T0000 V02N0601
arc: N1_V02N0401 W3_H06E0203
arc: A1 H02W0701
arc: A3 H02W0701
arc: A4 F5
arc: B1 V02S0301
arc: B4 H02W0301
arc: B5 V02S0501
arc: C0 H02E0601
arc: C1 H02E0601
arc: C2 H02E0601
arc: C3 H02E0601
arc: C4 V02N0001
arc: CLK0 G_HPBX0000
arc: D1 H02W0001
arc: D3 H02W0001
arc: D4 S1_V02N0401
arc: D5 V02N0401
arc: E1_H01E0001 F1
arc: E1_H02E0301 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: LSR0 V00T0000
arc: M0 H02W0601
arc: M1 H00L0000
arc: M2 H02W0601
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: S1_V02S0301 F1
arc: S1_V02S0501 F5
arc: V01S0000 F1
arc: W3_H06W0203 Q4
word: SLICEA.K1.INIT 0000110100000111
word: SLICEC.K1.INIT 0000000011001100
word: SLICEA.K0.INIT 0000111100001111
word: SLICEC.K0.INIT 1111111100100000
word: SLICEB.K1.INIT 0000010100001111
word: SLICEB.K0.INIT 0000111100001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1

.tile R22C52:PLC2
arc: E1_H02E0301 V02S0301
arc: E1_H02E0601 N1_V01S0000
arc: H00R0100 V02S0701
arc: N1_V02N0401 H01E0001
arc: S1_V02S0101 V01N0101
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0601 N1_V02S0301
arc: V00B0100 H02W0701
arc: V00T0000 V02S0401
arc: V00T0100 H02E0301
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 V02S0301
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0701 W3_H06E0203
arc: A0 V02S0501
arc: A1 V02S0701
arc: A2 V02S0501
arc: A4 V02N0301
arc: A5 V02N0301
arc: A6 H00L0000
arc: A7 H00L0000
arc: B3 V02S0301
arc: B4 W1_H02E0101
arc: B5 W1_H02E0101
arc: B6 F3
arc: B7 N1_V01S0000
arc: C0 V02N0401
arc: C1 H00L0000
arc: C2 F4
arc: C3 V02S0601
arc: C5 N1_V02S0001
arc: C6 E1_H01E0101
arc: C7 E1_H01E0101
arc: CE0 V02S0201
arc: CE1 V02S0201
arc: CLK0 G_HPBX0000
arc: D0 H00R0000
arc: D1 V01S0100
arc: D2 V02N0001
arc: D5 N1_V02S0401
arc: D6 H00R0100
arc: D7 H00L0100
arc: E1_H01E0001 F4
arc: E1_H01E0101 Q2
arc: E1_H02E0001 Q0
arc: E1_H02E0101 F1
arc: E1_H02E0201 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: H00L0000 Q0
arc: H00L0100 F3
arc: H00R0000 F4
arc: H01W0100 F1
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M4 V00B0100
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q2
arc: N1_V02N0201 Q0
arc: N1_V02N0301 F3
arc: N1_V02N0601 F4
arc: S1_V02S0001 Q0
arc: S1_V02S0201 Q0
arc: S1_V02S0401 F6
arc: V01S0000 Q2
arc: V01S0100 Q2
word: SLICEB.K1.INIT 0000001100000011
word: SLICEB.K0.INIT 0000000011111010
word: SLICEA.K0.INIT 0000111101011111
word: SLICEA.K1.INIT 0000101000000000
word: SLICED.K0.INIT 1111101001011000
word: SLICED.K1.INIT 0001101000011000
word: SLICEC.K0.INIT 0010001000100010
word: SLICEC.K1.INIT 0000001000100010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R22C53:PLC2
arc: E1_H02E0201 V02N0201
arc: H00L0000 W1_H02E0001
arc: H00L0100 W1_H02E0101
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 V01N0001
arc: N1_V02N0601 V01N0001
arc: S1_V02S0001 H02E0001
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 H01E0101
arc: V00B0000 V02S0001
arc: V00T0000 H02E0001
arc: W1_H02W0701 N1_V02S0701
arc: A0 H00L0100
arc: A2 V00T0000
arc: A3 W1_H02E0701
arc: A5 V00T0000
arc: A6 F5
arc: A7 N1_V01S0100
arc: B0 H02E0101
arc: B3 S1_V02N0301
arc: B6 V00B0000
arc: B7 H02E0301
arc: C0 H00L0000
arc: C2 H02E0601
arc: C3 F6
arc: C5 H02E0601
arc: C6 H02W0401
arc: D0 F2
arc: D2 H01E0101
arc: D3 V02N0201
arc: D5 H02E0201
arc: D6 F2
arc: D7 H00R0100
arc: E1_H01E0001 F3
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F5
arc: M0 V00B0100
arc: N1_V01N0001 F5
arc: S3_V06S0203 F7
arc: V00B0100 F7
arc: V01S0000 F2
word: SLICEA.K0.INIT 0001010100111111
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K1.INIT 0000010100000000
word: SLICED.K0.INIT 0000110111011101
word: SLICED.K1.INIT 0001000100000000
word: SLICEB.K1.INIT 0111000000000000
word: SLICEB.K0.INIT 0000000000001010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1

.tile R22C54:PLC2
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0501 E1_H01W0100
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0401 E1_H01W0000
arc: V00B0000 V02S0201
arc: V00B0100 V02N0301
arc: W1_H02W0401 W3_H06E0203
arc: A0 F7
arc: A1 H00L0100
arc: A3 H01E0001
arc: A4 V00B0000
arc: B0 V01N0001
arc: B1 V01N0001
arc: B2 E1_H01W0100
arc: B4 H01E0101
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 S1_V02N0601
arc: C3 H00L0100
arc: C4 V00T0000
arc: C7 V01N0101
arc: CE0 V02N0201
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D1 V01S0100
arc: D2 V00B0100
arc: D3 V02S0201
arc: D4 H02E0201
arc: D7 S1_V02N0401
arc: E3_H06E0003 F3
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: MUXCLK0 CLK0
arc: N1_V02N0201 F2
arc: V00T0000 Q0
arc: V01S0100 F7
word: SLICEB.K1.INIT 0101010101010000
word: SLICEC.K0.INIT 0011001011111010
word: SLICEB.K0.INIT 1111000011000000
word: SLICEA.K0.INIT 1010111010101010
word: SLICEA.K1.INIT 1111111100001000
word: SLICED.K1.INIT 0000000011110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R22C55:PLC2
arc: A0 S1_V02N0701
arc: A1 H00L0100
arc: B0 V01N0001
arc: B1 H01W0100
arc: C0 V02N0601
arc: C1 V02N0601
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D1 S1_V02N0201
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H00L0100 Q1
arc: H01W0000 Q0
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
arc: V01S0000 Q1
word: SLICEA.K0.INIT 1000101010000000
word: SLICEA.K1.INIT 1110101000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R22C60:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203

.tile R22C66:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303

.tile R22C69:PLC2
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 H06E0303

.tile R22C70:PLC2
arc: V01S0100 N3_V06S0303

.tile R23C29:PLC2
arc: E1_H02E0601 E1_H01W0000

.tile R23C30:PLC2
arc: H00R0000 H02W0601
arc: V00B0100 V02S0101
arc: CLK0 G_HPBX0000
arc: E1_H02E0001 Q0
arc: E1_H02E0601 Q6
arc: H00L0100 Q3
arc: H00R0100 Q5
arc: H01W0000 Q7
arc: M0 H02E0601
arc: M1 H00R0100
arc: M2 V00B0100
arc: M3 H00R0000
arc: M5 V01S0000
arc: M6 V00T0100
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: V00T0100 Q1
arc: V01S0000 Q2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R23C31:PLC2
arc: E1_H02E0501 E3_H06W0303
arc: H00R0000 H02E0601
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0601 E3_H06W0303
arc: V00T0000 H02E0001
arc: CLK0 G_HPBX0000
arc: E1_H01E0101 Q4
arc: E3_H06E0203 Q7
arc: H00L0100 Q1
arc: M1 H00R0000
arc: M2 V00T0000
arc: M4 V00B0100
arc: M5 V01S0000
arc: M6 H02W0401
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0401 Q4
arc: N1_V02N0501 Q7
arc: N1_V02N0701 Q7
arc: V00B0100 Q5
arc: V01S0000 Q2
arc: W1_H02W0601 Q6
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R23C32:PLC2
arc: E1_H02E0701 V06N0203
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: V00B0000 V02N0001
arc: A2 V02S0501
arc: A5 V00B0000
arc: B0 E1_H02W0101
arc: B2 V01N0001
arc: B3 S1_V02N0101
arc: B4 H01E0101
arc: CLK0 G_HPBX0000
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: LSR1 H02E0501
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q6
arc: S1_V02S0301 Q3
arc: S1_V02S0701 Q5
arc: V01S0000 Q2
arc: W1_H02W0401 Q4
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R23C33:PLC2
arc: E1_H02E0501 W1_H02E0501
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0701 H02E0701
arc: V00T0100 H02W0301
arc: CLK0 G_HPBX0000
arc: E1_H01E0001 Q4
arc: H00L0100 Q1
arc: H00R0100 Q5
arc: M1 V01S0100
arc: M2 V00T0100
arc: M3 H00R0100
arc: M4 V00B0100
arc: M5 V01S0000
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: V00B0100 Q7
arc: V01S0000 Q2
arc: V01S0100 Q3
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R23C34:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0701 N1_V02S0701
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0701 H06E0203
arc: W1_H02W0101 N1_V01S0100
arc: A0 H02W0701
arc: B1 E1_H02W0301
arc: C0 H02W0401
arc: C1 H02W0401
arc: CLK0 G_HPBX0000
arc: D0 N1_V02S0001
arc: D1 H02W0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: LSR0 H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S1_V02S0201 Q0
arc: W1_H02W0301 Q1
word: SLICEA.K0.INIT 1111101000001010
word: SLICEA.K1.INIT 1100111111000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R23C35:PLC2
arc: E1_H02E0401 E3_H06W0203
arc: H00L0100 H02W0101
arc: H00R0000 V02S0401
arc: N1_V02N0301 E1_H01W0100
arc: V00T0100 V02S0501
arc: W1_H02W0401 N1_V01S0000
arc: A2 H00L0100
arc: A3 V02N0501
arc: A4 H02E0701
arc: B0 H02E0301
arc: B2 H00R0000
arc: B5 V02N0701
arc: CLK0 G_HPBX0000
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: LSR1 V00T0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q6
arc: N1_V02N0401 F4
arc: V01S0000 F3
arc: W1_H02W0001 F2
arc: W1_H02W0701 F5
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1100110011000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R23C36:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 H06W0103
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0701 E1_H02W0701
arc: V00B0100 S1_V02N0101
arc: W1_H02W0301 V06S0003
arc: CLK0 G_HPBX0000
arc: H01W0100 Q1
arc: M1 W1_H02E0001
arc: M4 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q1
arc: N1_V02N0601 Q4
arc: V01S0000 Q4
arc: W1_H02W0101 Q1
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R23C37:PLC2
arc: E1_H02E0601 V02S0601
arc: E3_H06E0303 N3_V06S0303
arc: H00L0100 N1_V02S0101
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0601 H06W0303
arc: V01S0100 N3_V06S0303
arc: W3_H06W0103 V06N0103
arc: W3_H06W0303 N3_V06S0303
arc: A0 V02S0701
arc: A1 H00L0100
arc: A2 V02S0701
arc: A5 V02S0101
arc: A6 V02S0101
arc: B0 H02W0101
arc: B1 H02W0101
arc: B2 H02W0101
arc: B5 H02W0101
arc: B6 H02W0101
arc: C0 W1_H02E0401
arc: C1 W1_H02E0401
arc: C2 W1_H02E0401
arc: C5 W1_H02E0401
arc: C6 W1_H02E0401
arc: CE0 H00R0000
arc: CE1 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V02S0201
arc: D1 V02S0001
arc: D2 V02S0001
arc: D5 V02S0401
arc: D6 V02S0601
arc: E1_H01E0101 Q0
arc: E1_H02E0101 Q1
arc: E1_H02E0201 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00R0000 F6
arc: H00R0100 F5
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: S1_V02S0701 F5
word: SLICEC.K1.INIT 0111010101010101
word: SLICED.K0.INIT 0101010111010101
word: SLICEA.K1.INIT 1111111110111111
word: SLICEA.K0.INIT 1111111110111111
word: SLICEB.K0.INIT 1110111111111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R23C38:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0401 V02N0401
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 N1_V01S0000
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 H06W0103
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 H06W0303
arc: V00T0100 W1_H02E0101
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0203 N3_V06S0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: A0 F7
arc: A2 V02S0701
arc: A4 F7
arc: A5 S1_V02N0301
arc: A6 V02S0101
arc: B1 V02N0101
arc: B2 E1_H02W0101
arc: B3 V02N0301
arc: B4 F3
arc: B5 V02S0501
arc: B6 E1_H02W0101
arc: B7 H01E0101
arc: C0 V02S0601
arc: C1 V02S0601
arc: C2 H02E0601
arc: C3 S1_V02N0401
arc: C4 S1_V02N0201
arc: C5 V01N0101
arc: C6 H02E0601
arc: C7 V00T0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 H02E0201
arc: D1 V00B0100
arc: D2 E1_H02W0001
arc: D3 H02E0201
arc: D4 V02S0601
arc: D5 E1_H02W0201
arc: D6 E1_H02W0001
arc: D7 S1_V02N0601
arc: E1_H01E0001 F0
arc: E1_H01E0101 F0
arc: E3_H06E0003 F0
arc: E3_H06E0203 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F6
arc: H01W0000 F0
arc: H01W0100 F0
arc: M0 V00T0100
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F0
arc: N1_V01N0101 F0
arc: N1_V02N0201 F0
arc: N3_V06N0303 F5
arc: S1_V02S0601 F6
arc: V00B0100 F7
arc: V00T0000 Q2
word: SLICEB.K1.INIT 1111110000001100
word: SLICED.K1.INIT 1111000011001100
word: SLICEA.K0.INIT 0000010111110101
word: SLICEA.K1.INIT 0011000000111111
word: SLICEC.K0.INIT 0000101000001100
word: SLICEC.K1.INIT 0000000010111000
word: SLICED.K0.INIT 0101011101010101
word: SLICEB.K0.INIT 1111111011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R23C39:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0501 V02N0501
arc: E3_H06E0303 N3_V06S0303
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 H01E0001
arc: N3_V06N0103 H01E0101
arc: N3_V06N0203 H06W0203
arc: S1_V02S0101 H06W0103
arc: V00T0100 E1_H02W0301
arc: W1_H02W0201 E3_H06W0103
arc: W3_H06W0103 E3_H06W0103
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 S1_V02N0501
arc: A3 H02W0701
arc: A7 E1_H01W0000
arc: B0 H01W0100
arc: B1 H01W0100
arc: B2 E1_H01W0100
arc: B3 E1_H01W0100
arc: B6 S1_V02N0501
arc: C0 E1_H02W0401
arc: C1 E1_H02W0401
arc: C2 E1_H01W0000
arc: C3 E1_H01W0000
arc: C6 Q6
arc: C7 E1_H02W0401
arc: CE0 H00R0100
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0201
arc: D1 E1_H02W0201
arc: D2 E1_H02W0201
arc: D3 E1_H02W0201
arc: D6 H00L0100
arc: D7 E1_H01W0100
arc: E1_H01E0001 F0
arc: E1_H02E0001 F0
arc: E1_H02E0201 F0
arc: E3_H06E0003 F0
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H01W0100 Q6
arc: M0 V00B0100
arc: M1 H02E0001
arc: M2 V00B0000
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F2
arc: N1_V01N0101 F0
arc: V00B0000 F6
arc: V00B0100 F7
word: SLICED.K0.INIT 0000001111001111
word: SLICEB.K0.INIT 0000000000011011
word: SLICEB.K1.INIT 1111111100011011
word: SLICED.K1.INIT 0000010111110101
word: SLICEA.K0.INIT 0000000000110101
word: SLICEA.K1.INIT 1111111100110101
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R23C40:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 V02N0701
arc: H00L0000 H02E0001
arc: H00L0100 H02W0301
arc: H00R0000 W1_H02E0401
arc: H00R0100 H02W0701
arc: N1_V02N0001 V01N0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 H06W0203
arc: N1_V02N0701 H06W0203
arc: N3_V06N0203 H01E0001
arc: N3_V06N0303 H06E0303
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0601 H02W0601
arc: S3_V06S0003 N1_V01S0000
arc: V00B0100 H02W0501
arc: V00T0000 H02W0001
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0701 V02S0701
arc: W3_H06W0303 E1_H01W0100
arc: A0 E1_H02W0501
arc: A1 E1_H02W0501
arc: A4 S1_V02N0101
arc: A5 S1_V02N0101
arc: A6 E1_H02W0701
arc: A7 Q7
arc: B0 V02N0301
arc: B1 V02N0301
arc: B4 V02S0701
arc: B5 V02S0701
arc: B6 E1_H02W0301
arc: C0 H00L0000
arc: C1 H00L0000
arc: C4 S1_V02N0001
arc: C5 S1_V02N0001
arc: C7 V00T0100
arc: CE0 H00R0100
arc: CE1 E1_H02W0101
arc: CE2 V02N0601
arc: CE3 H02W0101
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D1 V00B0100
arc: D4 H02W0201
arc: D5 H02W0201
arc: D7 V02S0401
arc: E1_H01E0001 F6
arc: E1_H01E0101 F7
arc: F0 F5A_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q3
arc: H01W0100 Q5
arc: M0 V00T0000
arc: M1 H00R0000
arc: M3 H00L0100
arc: M4 E1_H01E0101
arc: M5 H00L0100
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F4
arc: N3_V06N0003 F0
arc: S1_V02S0301 Q1
arc: S1_V02S0501 Q7
arc: V00T0100 Q1
arc: W1_H02W0601 F4
word: SLICED.K1.INIT 0000111101010101
word: SLICEC.K0.INIT 0000000000011101
word: SLICEC.K1.INIT 1111111100011101
word: SLICED.K0.INIT 0100010001000100
word: SLICEA.K0.INIT 1000100010000000
word: SLICEA.K1.INIT 1010101010100010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R23C41:PLC2
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0601 E1_H01W0000
arc: E3_H06E0003 N3_V06S0003
arc: H00L0000 V02N0001
arc: H00R0000 V02S0601
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 V01N0101
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0203 H06E0203
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0601 E1_H01W0000
arc: S3_V06S0203 E3_H06W0203
arc: V00B0100 W1_H02E0501
arc: V00T0100 N1_V02S0501
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 V01N0101
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0303 E3_H06W0203
arc: A0 H01E0001
arc: A1 S1_V02N0501
arc: A2 V01N0101
arc: A3 F7
arc: A4 V02N0301
arc: B3 S1_V02N0101
arc: B4 W1_H02E0101
arc: B5 S1_V02N0501
arc: B6 V00B0000
arc: B7 E1_H02W0101
arc: C1 F4
arc: C3 H00L0000
arc: C4 H02W0601
arc: C5 F4
arc: C6 Q6
arc: C7 H01E0001
arc: CE0 H00R0100
arc: CE1 H00L0100
arc: CE2 H00R0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0000
arc: D0 V02N0201
arc: D1 H02E0201
arc: D2 F0
arc: D3 W1_H02E0001
arc: D4 H02W0001
arc: D5 H02E0201
arc: D6 S1_V02N0401
arc: E1_H01E0001 F1
arc: E1_H01E0101 F7
arc: E1_H02E0001 Q2
arc: E1_H02E0101 F1
arc: E1_H02E0301 Q3
arc: E1_H02E0401 F4
arc: E1_H02E0501 F5
arc: E1_H02E0701 Q5
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F1
arc: H00R0100 F5
arc: H01W0000 F4
arc: H01W0100 F4
arc: M0 H02E0601
arc: M1 H00R0000
arc: M2 V00T0100
arc: M3 H02W0201
arc: M4 V00B0100
arc: M5 E1_H02W0001
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F2
arc: N1_V01N0101 F5
arc: N1_V02N0201 F0
arc: N1_V02N0301 F3
arc: N3_V06N0003 F0
arc: N3_V06N0103 F2
arc: S1_V02S0001 Q0
arc: S1_V02S0101 Q1
arc: S1_V02S0301 F1
arc: S1_V02S0401 Q6
arc: S1_V02S0501 F5
arc: S1_V02S0701 F5
arc: S3_V06S0103 F1
arc: S3_V06S0303 F5
arc: V00B0000 Q4
arc: V01S0000 Q4
arc: V01S0100 F1
arc: W1_H02W0001 F0
arc: W1_H02W0101 F1
arc: W1_H02W0601 F6
arc: W1_H02W0701 F5
arc: W3_H06W0203 F4
word: SLICED.K0.INIT 0011001100001111
word: SLICEA.K1.INIT 0101000000000000
word: SLICEC.K1.INIT 0000000000110000
word: SLICEC.K0.INIT 0000000000001000
word: SLICEB.K0.INIT 1010101000000000
word: SLICEA.K0.INIT 0000000010101010
word: SLICED.K1.INIT 0011000000110000
word: SLICEB.K1.INIT 0000000000001000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R23C42:PLC2
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0601 N1_V02S0601
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 N1_V01S0000
arc: N3_V06N0003 E1_H01W0000
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0401 H02E0401
arc: V00B0000 V02N0201
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A0 H00L0100
arc: A2 W1_H02E0701
arc: A3 V02N0701
arc: B0 V00B0000
arc: B5 H02W0301
arc: C0 N1_V02S0401
arc: C2 V02N0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 H01E0101
arc: D2 S1_V02N0201
arc: D3 H02E0201
arc: D5 V01N0001
arc: E1_H01E0001 F2
arc: E1_H01E0101 Q0
arc: E1_H02E0001 F2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: H00L0100 F3
arc: H01W0000 F2
arc: H01W0100 F2
arc: LSR0 H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F3
arc: N1_V01N0101 F5
arc: N3_V06N0103 F2
arc: N3_V06N0303 F5
arc: S1_V02S0201 F2
arc: S3_V06S0103 F2
arc: V01S0000 F2
arc: V01S0100 F2
arc: W1_H02W0501 F5
arc: W3_H06W0103 F2
word: SLICEC.K1.INIT 0000000000110011
word: SLICEB.K1.INIT 0000000001010101
word: SLICEA.K0.INIT 1111100011110000
word: SLICEB.K0.INIT 0000101011111010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1

.tile R23C43:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 V02S0701
arc: H00L0000 V02S0001
arc: H00R0000 V02S0601
arc: H00R0100 W1_H02E0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 H01E0101
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0401 H01E0001
arc: S3_V06S0203 H01E0001
arc: V00B0000 H02E0601
arc: V00T0000 V02N0401
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 V06N0003
arc: W1_H02W0701 V02S0701
arc: N1_V02N0501 W3_H06E0303
arc: W1_H02W0501 W3_H06E0303
arc: E3_H06E0003 W3_H06E0303
arc: A0 W1_H02E0701
arc: A2 F7
arc: A3 V02S0501
arc: A4 W1_H02E0701
arc: A6 S1_V02N0101
arc: A7 Q7
arc: B1 Q1
arc: B3 Q3
arc: B4 V02S0501
arc: B6 V02S0501
arc: B7 W1_H02E0301
arc: C0 S1_V02N0401
arc: C1 S1_V02N0401
arc: C2 H00L0100
arc: C4 H01E0001
arc: C6 V02N0001
arc: CE0 V02N0201
arc: CE1 S1_V02N0201
arc: CE2 W1_H02E0101
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D1 V00T0100
arc: D2 N1_V01S0000
arc: D3 V01S0100
arc: D4 V02N0601
arc: D6 F0
arc: D7 S1_V02N0401
arc: E1_H01E0001 F1
arc: E1_H01E0101 F6
arc: E1_H02E0001 Q0
arc: E1_H02E0401 Q6
arc: E1_H02E0501 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H01W0000 F2
arc: H01W0100 F2
arc: M0 H02E0601
arc: M1 H00R0000
arc: M2 W1_H02E0601
arc: M3 H00R0000
arc: M4 V00T0000
arc: M5 H00L0000
arc: M6 V00B0000
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 F4
arc: N3_V06N0203 F4
arc: N3_V06N0303 F6
arc: V00B0100 Q5
arc: V00T0100 Q3
arc: V01S0000 Q5
arc: V01S0100 F7
arc: W1_H02W0601 F4
arc: W3_H06W0203 F4
word: SLICEA.K0.INIT 1010111110100000
word: SLICED.K0.INIT 0101010000010000
word: SLICED.K1.INIT 1010101011001100
word: SLICEC.K0.INIT 1111111011001110
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000111101010101
word: SLICEB.K1.INIT 0010001001110111
word: SLICEA.K1.INIT 1100111111000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R23C44:PLC2
arc: E1_H02E0501 N1_V01S0100
arc: H00L0000 H02E0001
arc: H00R0000 W1_H02E0401
arc: H00R0100 V02S0701
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H06E0103
arc: N1_V02N0701 H02E0701
arc: V00T0100 V02N0701
arc: E1_H01E0101 W3_H06E0203
arc: N3_V06N0003 W3_H06E0003
arc: W1_H02W0301 W3_H06E0003
arc: A0 H00R0000
arc: A1 H00R0000
arc: A2 H02E0701
arc: A3 H02E0701
arc: A4 H02E0501
arc: A7 H02E0701
arc: B1 V02S0301
arc: B2 H00L0000
arc: B3 H00L0000
arc: B4 S1_V02N0701
arc: B5 H02E0101
arc: B6 H02E0301
arc: C0 E1_H02W0601
arc: C1 E1_H02W0601
arc: C2 N1_V01S0100
arc: C3 N1_V01S0100
arc: C4 H01E0001
arc: C5 H02E0401
arc: C6 V00T0100
arc: C7 H02E0401
arc: CE0 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D1 N1_V02S0001
arc: D2 W1_H02E0001
arc: D3 W1_H02E0001
arc: D4 S1_V02N0601
arc: D5 W1_H02E0001
arc: D6 E1_H02W0201
arc: D7 H02E0001
arc: E1_H01E0001 F4
arc: E1_H02E0701 F7
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00B0000
arc: M2 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F2
arc: N1_V01N0101 F2
arc: N1_V02N0001 Q0
arc: N1_V02N0301 Q1
arc: N3_V06N0103 F2
arc: V00B0000 F6
arc: V00B0100 F5
arc: W1_H02W0001 F2
arc: W1_H02W0201 F2
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q1
word: SLICEC.K0.INIT 0010001000110000
word: SLICEC.K1.INIT 0011001100001111
word: SLICEB.K0.INIT 0000101000100010
word: SLICEB.K1.INIT 0101111101110111
word: SLICED.K1.INIT 1111010110100000
word: SLICED.K0.INIT 1111111111110011
word: SLICEA.K0.INIT 0000000001011111
word: SLICEA.K1.INIT 0101001100000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R23C45:PLC2
arc: H00L0100 V02N0301
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0301 H01E0101
arc: N1_V02N0601 H01E0001
arc: S1_V02S0701 H06W0203
arc: V00B0100 W1_H02E0701
arc: V00T0000 V02S0401
arc: V00T0100 N1_V02S0701
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0003 W3_H06E0303
arc: W3_H06W0103 E3_H06W0103
arc: A1 H00L0100
arc: A2 H02E0501
arc: A7 H02E0701
arc: B1 E1_H02W0101
arc: B2 W1_H02E0101
arc: B7 S1_V02N0701
arc: C1 W1_H02E0601
arc: C7 V02S0201
arc: D1 V00T0100
arc: D2 V00B0100
arc: D7 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F7 F7_SLICE
arc: M0 V00T0000
arc: N1_V02N0201 F0
arc: N1_V02N0701 F7
word: SLICEB.K0.INIT 1100110010101010
word: SLICED.K1.INIT 0000101100001000
word: SLICEA.K1.INIT 1111111100000100
word: SLICEA.K0.INIT 1111111111111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R23C46:PLC2
arc: H00R0000 E1_H02W0401
arc: H00R0100 E1_H02W0501
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 N3_V06S0103
arc: S1_V02S0701 E1_H02W0701
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0601 E1_H02W0601
arc: B2 V02S0301
arc: B3 V02S0301
arc: C1 H02W0401
arc: C2 V02N0401
arc: C3 H02W0401
arc: CE2 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 H02W0201
arc: D2 H02W0201
arc: D3 V02N0001
arc: E1_H02E0501 Q5
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: M0 E1_H02W0601
arc: M1 H00R0100
arc: M2 E1_H02W0601
arc: M5 V01S0000
arc: MUXCLK2 CLK0
arc: V01S0000 F1
word: SLICEA.K1.INIT 1111000011110000
word: SLICEA.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 1111000011001100
word: SLICEB.K0.INIT 0000110011111100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R23C47:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0201 V02N0201
arc: H00R0000 H02W0401
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 W1_H02E0601
arc: N3_V06N0203 H06E0203
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 H02W0701
arc: V00B0000 H02W0601
arc: V00B0100 E1_H02W0701
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0401 N1_V02S0401
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0301 W3_H06E0003
arc: W1_H02W0101 W3_H06E0103
arc: W3_H06W0203 E3_H06W0103
arc: A6 H02E0501
arc: A7 H02E0501
arc: B2 H01W0100
arc: B3 Q3
arc: B4 N1_V02S0701
arc: B6 N1_V02S0701
arc: C1 E1_H02W0401
arc: C2 V02N0401
arc: C3 V02N0401
arc: C5 N1_V02S0001
arc: C7 N1_V02S0001
arc: CE1 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 H02W0001
arc: D2 H02W0001
arc: D3 V00B0100
arc: D6 V02N0401
arc: D7 V02N0401
arc: E1_H02E0501 Q7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H00L0100 F1
arc: H00R0100 F5
arc: H01W0100 Q3
arc: M0 H02W0601
arc: M1 E1_H02W0001
arc: M2 H02W0601
arc: M3 H00R0100
arc: M4 V00B0000
arc: M5 E1_H02W0001
arc: M6 V00B0000
arc: M7 H00L0100
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
word: SLICEA.K1.INIT 1111000011110000
word: SLICEA.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 1111110000001100
word: SLICEB.K0.INIT 0000110011111100
word: SLICEC.K1.INIT 1111000011110000
word: SLICEC.K0.INIT 0011001100110011
word: SLICED.K1.INIT 1111000010101010
word: SLICED.K0.INIT 0011001110101010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R23C48:PLC2
arc: N1_V02N0001 H06E0003
arc: N1_V02N0501 H02W0501
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0201 N1_V02S0201
arc: V00B0100 N1_V02S0301
arc: W1_H02W0001 N1_V02S0001
arc: A2 V02N0501
arc: A3 V02N0701
arc: A4 N1_V02S0101
arc: A5 E1_H02W0701
arc: A6 E1_H02W0501
arc: B2 V01N0001
arc: B3 V01N0001
arc: B4 H02W0101
arc: B5 V02N0501
arc: B6 V02N0701
arc: C4 H02W0601
arc: C5 F4
arc: C7 H02W0601
arc: CE1 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D1 H02W0201
arc: D2 V00B0100
arc: D3 H02W0201
arc: D4 H02E0201
arc: D5 H01W0000
arc: D6 H01W0000
arc: D7 H02E0201
arc: E1_H01E0001 F7
arc: E1_H01E0101 F6
arc: E1_H02E0101 Q3
arc: E1_H02E0401 F4
arc: E1_H02E0501 F7
arc: E1_H02E0601 F4
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F1
arc: H00R0000 F6
arc: H00R0100 F7
arc: H01W0000 F7
arc: H01W0100 F6
arc: M0 V00B0000
arc: M1 H00R0100
arc: M2 V00B0000
arc: M3 H00L0100
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F4
arc: N1_V01N0101 F6
arc: N1_V02N0401 F4
arc: N1_V02N0601 F6
arc: N1_V02N0701 F7
arc: S1_V02S0401 F4
arc: S1_V02S0501 F7
arc: S1_V02S0601 F6
arc: S3_V06S0203 F4
arc: S3_V06S0303 F5
arc: V00B0000 F4
arc: V01S0000 F4
arc: V01S0100 F6
arc: W1_H02W0401 F6
arc: W1_H02W0501 F7
arc: W1_H02W0601 F4
arc: W1_H02W0701 F7
arc: W3_H06W0203 F7
word: SLICEA.K1.INIT 1111111100000000
word: SLICEA.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 1110111001000100
word: SLICEB.K0.INIT 0100010011101110
word: SLICED.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 0001010101010101
word: SLICEC.K1.INIT 0000111100101110
word: SLICED.K0.INIT 1111111111101110
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R23C49:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 H01E0101
arc: H00R0000 V02S0601
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0501 H01E0101
arc: S1_V02S0001 H01E0001
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 V01N0101
arc: S1_V02S0401 H01E0001
arc: V00B0100 N1_V02S0301
arc: V00T0100 H02E0101
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0401 V06S0203
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 V06S0203
arc: N1_V02N0301 W3_H06E0003
arc: A2 W1_H02E0501
arc: A3 W1_H02E0501
arc: A5 S1_V02N0101
arc: A7 S1_V02N0101
arc: B2 N1_V02S0301
arc: B4 N1_V02S0501
arc: B6 N1_V02S0501
arc: B7 H02E0101
arc: C3 V02S0601
arc: C6 V00T0100
arc: CE1 W1_H02E0101
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D1 H00R0000
arc: D2 V02N0201
arc: D3 V02N0201
arc: D6 V02N0601
arc: D7 V02N0601
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H00R0100 F5
arc: H01W0100 F1
arc: M0 H02E0601
arc: M1 W1_H02E0001
arc: M2 H02E0601
arc: M3 H01W0100
arc: M4 H02E0401
arc: M5 W1_H02E0001
arc: M6 H02E0401
arc: M7 H00R0100
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q3
arc: W1_H02W0501 Q7
word: SLICEA.K1.INIT 1111111100000000
word: SLICEA.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 1111000010101010
word: SLICEB.K0.INIT 0011001110101010
word: SLICEC.K1.INIT 1010101010101010
word: SLICEC.K0.INIT 0011001100110011
word: SLICED.K1.INIT 1010101011001100
word: SLICED.K0.INIT 0011001111110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R23C50:PLC2
arc: E1_H02E0601 W1_H02E0601
arc: N1_V02N0601 N1_V01S0000
arc: S1_V02S0501 W1_H02E0501
arc: V00B0000 W1_H02E0601
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0303 E1_H01W0100
arc: B2 V01N0001
arc: B3 V01N0001
arc: B6 V02N0701
arc: B7 V02N0701
arc: C2 N1_V01N0001
arc: C3 N1_V01N0001
arc: C5 N1_V02S0001
arc: C6 V01N0101
arc: C7 N1_V02S0001
arc: CE1 H02E0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0000
arc: D0 V02S0201
arc: D1 V02N0201
arc: D2 V02S0201
arc: D3 V02N0201
arc: D4 V02S0601
arc: D6 V02S0601
arc: D7 V01N0001
arc: E1_H02E0701 Q7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H00L0100 F1
arc: H00R0100 F5
arc: M0 W1_H02E0601
arc: M1 H02E0001
arc: M2 W1_H02E0601
arc: M3 H00R0100
arc: M4 V00B0000
arc: M5 H02E0001
arc: M6 V00B0000
arc: M7 H00L0100
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q3
word: SLICEA.K1.INIT 1111111100000000
word: SLICEA.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 1111110000110000
word: SLICEB.K0.INIT 0011000011111100
word: SLICEC.K1.INIT 1111000011110000
word: SLICEC.K0.INIT 0000000011111111
word: SLICED.K1.INIT 1111000011001100
word: SLICED.K0.INIT 0000110011111100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R23C51:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0301 N3_V06S0003
arc: H00R0000 N1_V02S0401
arc: H00R0100 H02W0501
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 V01N0001
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0701 H06E0203
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0501 H02W0501
arc: S1_V02S0701 E1_H01W0100
arc: V00B0000 N1_V02S0201
arc: V00B0100 H02W0501
arc: V00T0100 N1_V02S0501
arc: W1_H02W0101 N3_V06S0103
arc: A1 V01N0101
arc: A2 V02S0701
arc: A5 H02W0501
arc: A6 H02E0701
arc: B0 F3
arc: B1 F3
arc: B2 V02N0101
arc: B3 H02W0101
arc: B4 H00R0000
arc: B5 H00R0000
arc: B6 V02S0701
arc: C0 N1_V02S0401
arc: C1 N1_V02S0401
arc: C3 E1_H02W0401
arc: C4 N1_V02S0001
arc: C5 N1_V02S0001
arc: C6 E1_H02W0601
arc: C7 E1_H02W0601
arc: CLK0 G_HPBX0000
arc: D0 N1_V02S0001
arc: D1 N1_V02S0001
arc: D2 V00T0100
arc: D3 V00B0100
arc: D4 H00R0100
arc: D5 V01N0001
arc: D6 V02S0401
arc: D7 N1_V02S0601
arc: E1_H02E0601 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: LSR0 V00T0000
arc: M0 V00B0000
arc: M4 V00B0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V02N0601 F4
arc: V00T0000 F0
arc: W3_H06W0103 Q2
word: SLICED.K1.INIT 1111000000000000
word: SLICED.K0.INIT 0001001101011111
word: SLICEB.K1.INIT 0011000000000000
word: SLICEA.K0.INIT 1111001111111111
word: SLICEA.K1.INIT 1111011111111111
word: SLICEB.K0.INIT 1000100000000000
word: SLICEC.K0.INIT 1100111111111111
word: SLICEC.K1.INIT 1101111111111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R23C52:PLC2
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0701 N1_V02S0701
arc: H00L0000 V02N0001
arc: H00R0000 H02W0601
arc: H00R0100 H02W0701
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 W1_H02E0601
arc: S1_V02S0601 N1_V02S0601
arc: V00B0100 N1_V02S0301
arc: V00T0000 V02S0401
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0501 N1_V02S0501
arc: A0 H00R0000
arc: A2 N1_V02S0701
arc: A3 N1_V02S0701
arc: A5 E1_H01W0000
arc: A7 N1_V02S0301
arc: B0 H02W0301
arc: B4 V02N0701
arc: B5 V02N0501
arc: B6 F3
arc: C0 H00R0100
arc: C2 N1_V01S0100
arc: C4 V00B0100
arc: C5 V00B0100
arc: CE2 V02S0601
arc: CLK0 G_HPBX0000
arc: D0 N1_V01S0000
arc: D2 V02S0001
arc: D3 N1_V01S0000
arc: D4 E1_H01W0100
arc: D5 H00R0100
arc: D6 H02E0001
arc: D7 N1_V02S0601
arc: E1_H01E0101 F7
arc: E1_H02E0501 Q5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 Q5
arc: LSR1 H02W0501
arc: M0 V00B0000
arc: M4 V00T0000
arc: M5 H00L0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: N1_V01N0101 Q5
arc: N1_V02N0001 F0
arc: N1_V02N0401 F4
arc: N1_V02N0701 Q5
arc: S1_V02S0101 F3
arc: S1_V02S0201 F2
arc: S1_V02S0401 F6
arc: S1_V02S0701 Q5
arc: S3_V06S0303 Q5
arc: V00B0000 F6
arc: V01S0000 F3
word: SLICEB.K0.INIT 0000000000001010
word: SLICED.K0.INIT 1100110000000000
word: SLICEA.K0.INIT 1111000010000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 1010101000000000
word: SLICEC.K0.INIT 1111001111111111
word: SLICEC.K1.INIT 1010001011110111
word: SLICED.K1.INIT 0101010100000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1

.tile R23C53:PLC2
arc: H00R0000 N1_V02S0401
arc: N1_V02N0101 H01E0101
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0003 N1_V01S0000
arc: V00T0000 N1_V02S0401
arc: W1_H02W0301 H01E0101
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 N1_V02S0701
arc: A0 V02S0701
arc: A1 N1_V02S0701
arc: A4 H02E0701
arc: A6 H02E0501
arc: A7 H02E0701
arc: B0 S1_V02N0301
arc: B6 V00T0000
arc: B7 H02E0301
arc: C0 V02S0601
arc: C1 F4
arc: C4 H02E0401
arc: C6 V02N0001
arc: C7 H02E0401
arc: CLK0 G_HPBX0000
arc: D0 V02S0001
arc: D4 H02E0201
arc: D6 H00R0100
arc: D7 H02E0201
arc: E1_H01E0001 F6
arc: E1_H01E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 F4
arc: H01W0100 F4
arc: M3 H00R0000
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F4
arc: N1_V02N0201 F0
arc: N1_V02N0401 F6
arc: N1_V02N0601 F6
arc: S1_V02S0301 Q3
arc: V01S0000 F4
arc: W1_H02W0401 F6
arc: W3_H06W0103 F1
word: SLICEA.K1.INIT 0000010100000101
word: SLICED.K1.INIT 1010000000100000
word: SLICED.K0.INIT 1111101000110011
word: SLICEC.K0.INIT 0000101000000000
word: SLICEA.K0.INIT 0000010010001000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX INV
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R23C54:PLC2
arc: E1_H02E0201 V02N0201
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 E1_H01W0100
arc: S1_V02S0101 H02W0101
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0601 E1_H01W0000
arc: V00T0000 H02W0201
arc: A0 H00L0000
arc: A2 H02W0701
arc: A5 V02N0301
arc: A7 H00L0000
arc: B0 V00T0000
arc: B2 H00L0000
arc: B4 H00L0000
arc: B5 H02W0301
arc: B6 V02N0701
arc: B7 V02N0501
arc: C0 V02N0401
arc: C2 V02N0601
arc: C4 V00T0000
arc: C5 V02S0001
arc: C6 V02N0201
arc: C7 V02N0201
arc: CLK0 G_HPBX0000
arc: D0 V02N0001
arc: D2 Q2
arc: D4 V02S0401
arc: D5 E1_H01W0100
arc: D6 E1_H02W0001
arc: D7 E1_H02W0001
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0000 F6
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q0
arc: N1_V02N0401 F6
arc: S1_V02S0401 F4
arc: S1_V02S0501 F5
arc: S1_V02S0701 F7
arc: V01S0000 Q2
word: SLICEC.K0.INIT 0000000000000011
word: SLICED.K0.INIT 0011000011000000
word: SLICEB.K0.INIT 1000101010000000
word: SLICED.K1.INIT 0010101010101010
word: SLICEC.K1.INIT 0011000100110000
word: SLICEA.K0.INIT 1100101000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R23C55:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0601 V01N0001
arc: H00L0000 H02W0001
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0601 V01N0001
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N1_V01S0000
arc: W1_H02W0701 V02N0701
arc: A0 F5
arc: A1 H00L0100
arc: A3 V01N0101
arc: A4 F5
arc: B0 V02N0101
arc: B1 V02N0301
arc: B2 E1_H01W0100
arc: B3 V02N0101
arc: B4 S1_V02N0501
arc: C0 E1_H01W0000
arc: C1 V02N0601
arc: C2 E1_H01W0000
arc: C3 H00L0000
arc: C4 H02W0601
arc: C5 V00T0000
arc: CLK0 G_HPBX0000
arc: D0 V02N0201
arc: D1 V02N0201
arc: D3 H02E0201
arc: D4 H02E0201
arc: D5 V01N0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00L0100 Q1
arc: H01W0000 F2
arc: H01W0100 Q1
arc: MUXCLK0 CLK0
arc: N1_V01N0001 Q1
arc: S1_V02S0101 Q1
arc: S1_V02S0201 F2
arc: S3_V06S0003 Q0
arc: V00T0000 Q0
arc: V01S0000 F4
arc: V01S0100 Q0
arc: W1_H02W0101 F3
arc: W1_H02W0201 Q0
arc: W1_H02W0301 F3
word: SLICEC.K1.INIT 0000000011110000
word: SLICEB.K0.INIT 0000001100000011
word: SLICEC.K0.INIT 1000001010101010
word: SLICEA.K0.INIT 1110101000000000
word: SLICEB.K1.INIT 0110000000000000
word: SLICEA.K1.INIT 1110001000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R23C56:PLC2
arc: W1_H02W0001 V02N0001
arc: W1_H02W0601 V01N0001
arc: A0 V01N0101
arc: A4 V00B0000
arc: B0 V00B0000
arc: C0 H02E0601
arc: C4 H02E0601
arc: CLK0 G_HPBX0000
arc: D0 H02E0201
arc: D4 H02E0201
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q4
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: S1_V02S0201 Q0
arc: V00B0000 Q4
arc: V01S0000 Q0
arc: V01S0100 Q4
word: SLICEA.K0.INIT 1101010100000000
word: SLICEC.K0.INIT 0000101011111111
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1

.tile R23C70:PLC2
arc: E1_H02E0701 N1_V01S0100

.tile R24C31:PLC2
arc: E1_H02E0601 E1_H01W0000

.tile R24C32:PLC2
arc: E1_H02E0401 E1_H01W0000
arc: H00R0000 S1_V02N0401
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 E3_H06W0303
arc: S1_V02S0601 N1_V01S0000
arc: V00B0000 S1_V02N0201
arc: CLK0 G_HPBX0000
arc: E1_H01E0001 Q7
arc: E1_H02E0001 Q0
arc: H01W0000 Q4
arc: M0 H02E0601
arc: M4 V00B0000
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: N1_V02N0001 Q0
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C33:PLC2
arc: E1_H02E0201 E1_H01W0000
arc: N1_V02N0201 H01E0001
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0203 E3_H06W0203
arc: V00T0000 S1_V02N0601
arc: CLK0 G_HPBX0000
arc: H00R0000 Q6
arc: H01W0000 Q1
arc: M1 H00R0000
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C34:PLC2
arc: H00L0100 H02W0101
arc: H00R0000 W1_H02E0401
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 W1_H02E0001
arc: V00B0000 V02S0201
arc: CLK0 G_HPBX0000
arc: E1_H01E0001 Q3
arc: E1_H01E0101 Q5
arc: H01W0000 Q4
arc: M1 H00L0100
arc: M3 H00R0100
arc: M4 V00T0100
arc: M5 H00R0000
arc: M6 V00B0000
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N3_V06N0303 Q5
arc: S1_V02S0401 Q6
arc: S1_V02S0501 Q7
arc: V00T0100 Q1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C35:PLC2
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0701 H01E0101
arc: A0 H01E0001
arc: B1 H02W0301
arc: C0 H02W0601
arc: C1 H02W0601
arc: CLK0 G_HPBX0000
arc: D0 N1_V02S0001
arc: D1 S1_V02N0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: LSR1 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0201 Q0
arc: W1_H02W0101 Q1
word: SLICEA.K0.INIT 1111101000001010
word: SLICEA.K1.INIT 1100111111000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R24C36:PLC2
arc: E1_H02E0601 V06S0303
arc: N1_V02N0701 N3_V06S0203
arc: W1_H02W0301 V06S0003
arc: W1_H02W0601 N1_V02S0601
arc: B0 S1_V02N0301
arc: C0 N1_V02S0601
arc: CLK0 G_HPBX0000
arc: D0 N1_V01S0000
arc: F0 F0_SLICE
arc: LSR0 H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S1_V02S0001 Q0
word: SLICEA.K0.INIT 1100111111000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C37:PLC2
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 V02S0501
arc: E1_H02E0701 V02N0701
arc: H00L0100 V02S0101
arc: H00R0100 V02S0701
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 N1_V02S0301
arc: V00B0100 V02S0101
arc: W1_H02W0501 N1_V01S0100
arc: A0 N1_V02S0701
arc: A2 H00L0100
arc: A4 V02S0301
arc: B2 V02S0301
arc: B4 E1_H02W0101
arc: C0 V02S0601
arc: C1 V02S0601
arc: C2 V02S0601
arc: C4 V02S0201
arc: CE0 H00R0000
arc: CE1 H00R0100
arc: CLK0 G_HPBX0000
arc: D1 V00B0100
arc: D2 V02S0201
arc: D4 V02S0601
arc: E1_H01E0001 Q2
arc: E1_H01E0101 Q0
arc: E1_H02E0101 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: H00R0000 F4
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
word: SLICEB.K0.INIT 1111111110111111
word: SLICEC.K0.INIT 1010000000110011
word: SLICEA.K1.INIT 1111111100001111
word: SLICEA.K0.INIT 1010111110101111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C38:PLC2
arc: E1_H02E0201 V02S0201
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 V02S0501
arc: H00L0000 H02W0201
arc: H00L0100 E1_H02W0101
arc: H00R0000 V02S0601
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0701 H06W0203
arc: S1_V02S0201 H02W0201
arc: V00B0000 V02S0201
arc: A0 H01E0001
arc: A2 H00L0100
arc: A6 H02E0501
arc: A7 V02S0101
arc: B1 H02E0101
arc: B2 H02E0301
arc: B4 H02E0101
arc: B6 V02S0501
arc: C0 N1_V02S0601
arc: C1 N1_V02S0601
arc: C2 V02S0401
arc: C4 H01E0001
arc: C6 W1_H02E0601
arc: C7 V00T0000
arc: CE1 H00R0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 H02E0201
arc: D4 V02N0401
arc: D6 S1_V02N0601
arc: D7 V02N0401
arc: E1_H01E0001 F0
arc: E1_H01E0101 Q6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: M0 V00B0000
arc: M6 H02W0401
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 F4
arc: N1_V02N0201 F0
arc: N3_V06N0003 F0
arc: N3_V06N0303 Q6
arc: S1_V02S0601 F6
arc: V00B0100 F7
arc: V00T0000 Q2
arc: V01S0100 F7
arc: W3_H06W0303 Q6
word: SLICEA.K0.INIT 0101000001011111
word: SLICEA.K1.INIT 0011000000111111
word: SLICEC.K0.INIT 1111000011001100
word: SLICEB.K0.INIT 1111111111101111
word: SLICED.K1.INIT 1111000010101010
word: SLICED.K0.INIT 0011001011111110
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R24C39:PLC2
arc: E1_H02E0101 H01E0101
arc: H00R0000 E1_H02W0401
arc: H00R0100 E1_H02W0501
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H01E0001
arc: S1_V02S0101 E3_H06W0103
arc: V00B0100 H02W0701
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0401 S1_V02N0401
arc: W3_H06W0203 E3_H06W0103
arc: A0 H02W0501
arc: A1 H02W0501
arc: A2 V02N0701
arc: A3 H00L0100
arc: A4 E1_H01W0000
arc: A6 W1_H02E0701
arc: A7 H02E0501
arc: B0 H02W0301
arc: B1 H02W0301
arc: B2 V02S0101
arc: B3 V02S0101
arc: B7 N1_V02S0501
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 H00L0100
arc: C3 H02E0401
arc: C4 V00B0100
arc: C6 Q6
arc: C7 S1_V02N0001
arc: CE1 E1_H02W0101
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0201
arc: D1 E1_H02W0201
arc: D2 V02N0001
arc: D3 E1_H02W0201
arc: D4 H02E0201
arc: D6 H00L0100
arc: D7 S1_V02N0601
arc: E1_H01E0001 F2
arc: E1_H01E0101 F2
arc: E3_H06E0003 F0
arc: E3_H06E0103 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H01W0000 Q6
arc: H01W0100 F2
arc: M0 V00B0000
arc: M2 N1_V01N0001
arc: M3 H00R0000
arc: M6 E1_H02W0401
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F4
arc: N1_V01N0101 F0
arc: N3_V06N0103 F2
arc: S1_V02S0701 F7
arc: V00B0000 F6
arc: V01S0100 Q6
word: SLICED.K0.INIT 0000101001011111
word: SLICEA.K0.INIT 0000000001010011
word: SLICEA.K1.INIT 1111111101010011
word: SLICEC.K0.INIT 0101010100001111
word: SLICEB.K0.INIT 0000000000011101
word: SLICEB.K1.INIT 1111111101000111
word: SLICED.K1.INIT 0101111101001110
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R24C40:PLC2
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 V02S0601
arc: H00R0000 H02W0401
arc: H00R0100 E1_H02W0501
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0303 E1_H01W0100
arc: V00B0100 S1_V02N0101
arc: W1_H02W0101 V02S0101
arc: A0 V02S0501
arc: A1 V02S0501
arc: A2 V00B0000
arc: A3 F5
arc: A6 F5
arc: B0 V02S0301
arc: B1 V02S0301
arc: C0 V02N0601
arc: C1 V02N0601
arc: C2 V02N0401
arc: C3 H00L0000
arc: C5 S1_V02N0001
arc: CE0 E1_H02W0101
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0001
arc: D1 E1_H02W0001
arc: D2 E1_H02W0001
arc: D3 H01E0101
arc: D5 E1_H01W0100
arc: D6 F0
arc: E1_H01E0001 F6
arc: E1_H01E0101 F0
arc: E3_H06E0003 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0000 F0
arc: H01W0000 Q1
arc: H01W0100 F0
arc: M0 V00T0000
arc: M1 H00R0000
arc: M2 V00B0100
arc: M5 H00R0000
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F3
arc: N1_V01N0101 F6
arc: V00B0000 Q6
arc: V00T0000 F2
arc: V01S0000 Q2
arc: V01S0100 Q6
arc: W1_H02W0301 Q1
arc: W1_H02W0501 Q5
arc: W1_H02W0701 Q5
word: SLICEB.K0.INIT 0101010100001111
word: SLICEA.K0.INIT 0000010100000011
word: SLICEA.K1.INIT 1111010111110011
word: SLICEC.K1.INIT 1111000000000000
word: SLICEB.K1.INIT 0000101000000000
word: SLICED.K0.INIT 1010101000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C41:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 V02N0501
arc: H00L0000 E1_H02W0201
arc: H00L0100 V02S0301
arc: H00R0100 V02S0701
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0103 H01E0101
arc: N3_V06N0303 H01E0101
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0301 E1_H02W0301
arc: V00B0000 H02W0601
arc: V00B0100 H02W0701
arc: V00T0000 V02S0401
arc: V00T0100 W1_H02E0101
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 V02S0501
arc: W3_H06W0003 E1_H01W0000
arc: A0 E1_H02W0701
arc: A1 E1_H02W0501
arc: A2 E1_H02W0701
arc: A3 E1_H02W0701
arc: A4 E1_H02W0501
arc: A5 E1_H02W0501
arc: A7 V02N0301
arc: B0 V02N0301
arc: B1 Q1
arc: B2 E1_H02W0101
arc: B3 E1_H02W0301
arc: B4 N1_V01S0000
arc: B5 N1_V01S0000
arc: B6 V00B0000
arc: B7 V02N0701
arc: C0 N1_V01N0001
arc: C1 V02S0601
arc: C2 H02W0601
arc: C3 H02W0601
arc: C4 V02S0201
arc: C5 V00T0000
arc: C6 Q6
arc: CE0 H00L0100
arc: CE1 H00R0100
arc: CE2 H00L0100
arc: CE3 H02W0101
arc: CLK0 G_HPBX0000
arc: D0 V02S0201
arc: D1 V01S0100
arc: D2 H00R0000
arc: D3 H00R0000
arc: D4 V02S0401
arc: D5 V02S0601
arc: D6 V02S0601
arc: D7 H01W0000
arc: E1_H01E0001 F7
arc: E1_H01E0101 F6
arc: E1_H02E0201 F0
arc: E3_H06E0103 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q6
arc: H01W0000 Q1
arc: H01W0100 F4
arc: M0 V00B0100
arc: M1 H00L0000
arc: M2 H02E0601
arc: M3 E1_H02W0201
arc: M4 E1_H01E0101
arc: M5 E1_H02W0001
arc: M6 V00T0100
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q1
arc: N1_V01N0101 F0
arc: N1_V02N0001 F0
arc: N3_V06N0003 F0
arc: N3_V06N0203 F4
arc: S1_V02S0501 Q7
arc: S1_V02S0701 Q7
arc: V01S0000 Q5
arc: V01S0100 Q3
arc: W1_H02W0001 F2
arc: W3_H06W0203 F4
word: SLICEB.K0.INIT 0000010000010101
word: SLICEB.K1.INIT 1010111010111111
word: SLICED.K0.INIT 0000111100110011
word: SLICEC.K0.INIT 0000000101010001
word: SLICEC.K1.INIT 1010111110111011
word: SLICED.K1.INIT 0100010001110111
word: SLICEA.K0.INIT 0000010100010001
word: SLICEA.K1.INIT 1011101010111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C42:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0601 H01E0001
arc: E3_H06E0003 N3_V06S0003
arc: H00L0000 H02E0001
arc: H00L0100 S1_V02N0301
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 S1_V02N0701
arc: V00T0000 V02N0601
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0301 N3_V06S0003
arc: A0 H00R0000
arc: A1 H02W0701
arc: A2 H02W0501
arc: A3 H02W0701
arc: A5 Q5
arc: A7 H02E0501
arc: B0 H02W0301
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: B4 V02N0701
arc: B5 V00B0100
arc: C0 E1_H02W0601
arc: C1 V02N0401
arc: C2 N1_V01S0100
arc: C3 N1_V01S0100
arc: C4 V02N0001
arc: C5 V02S0201
arc: C7 W1_H02E0401
arc: CE0 H00R0100
arc: CE1 H02E0101
arc: CE2 E1_H02W0101
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V00T0100
arc: D1 H00R0000
arc: D2 V01S0100
arc: D3 V02N0001
arc: D4 V02N0401
arc: D7 V02S0401
arc: E1_H01E0001 F7
arc: E1_H01E0101 F2
arc: E1_H02E0201 F0
arc: E1_H02E0501 Q7
arc: E1_H02E0701 F7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: H00R0100 F7
arc: H01W0000 F2
arc: H01W0100 Q5
arc: M0 V00B0000
arc: M1 E1_H02W0001
arc: M2 H02W0601
arc: M3 E1_H02W0201
arc: M4 V00T0000
arc: M5 H00L0100
arc: M6 H02E0401
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F2
arc: N1_V01N0101 F7
arc: N1_V02N0501 F7
arc: N3_V06N0003 F0
arc: N3_V06N0103 F2
arc: S1_V02S0101 Q1
arc: S1_V02S0601 Q4
arc: S1_V02S0701 F7
arc: V00B0000 F4
arc: V00B0100 Q7
arc: V00T0100 Q1
arc: V01S0000 F7
arc: V01S0100 Q3
arc: W1_H02W0201 F2
arc: W1_H02W0501 F7
arc: W1_H02W0601 Q6
arc: W1_H02W0701 F5
arc: W3_H06W0003 F0
word: SLICEC.K0.INIT 0011001100001111
word: SLICEA.K0.INIT 0000000100001101
word: SLICEA.K1.INIT 1011101010111111
word: SLICEB.K0.INIT 0001000000010101
word: SLICEB.K1.INIT 1010101111111011
word: SLICEC.K1.INIT 0101001101010011
word: SLICED.K1.INIT 0000101000000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1

.tile R24C43:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0301 N3_V06S0003
arc: H00R0100 H02E0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0201 H01E0001
arc: N1_V02N0601 N1_V01S0000
arc: N3_V06N0103 H01E0101
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0601 H01E0001
arc: V00B0100 N1_V02S0301
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 V01N0101
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 N1_V02S0701
arc: A0 H02E0501
arc: A1 H02E0501
arc: A4 S1_V02N0301
arc: A5 E1_H02W0701
arc: A7 N1_V01N0101
arc: B0 W1_H02E0301
arc: B1 W1_H02E0301
arc: B2 S1_V02N0101
arc: B4 N1_V02S0701
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 V02N0401
arc: C4 Q4
arc: C7 S1_V02N0201
arc: CE2 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0001
arc: D1 S1_V02N0001
arc: D2 H00R0000
arc: D4 V02S0401
arc: D5 H01W0000
arc: D7 H02E0001
arc: E1_H01E0001 F5
arc: E1_H01E0101 F5
arc: E1_H02E0201 F0
arc: E1_H02E0501 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: H01W0000 F7
arc: H01W0100 F5
arc: M0 H02E0601
arc: M4 V00B0100
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F5
arc: N1_V02N0001 F2
arc: N1_V02N0401 F4
arc: S1_V02S0701 F5
arc: V01S0000 F5
arc: W3_H06W0003 F0
arc: W3_H06W0303 F5
word: SLICEB.K0.INIT 1111110000001100
word: SLICEA.K0.INIT 0000000001010011
word: SLICEA.K1.INIT 1111111101010011
word: SLICEC.K0.INIT 0100010000001100
word: SLICED.K1.INIT 1111111110101111
word: SLICEC.K1.INIT 0000000010101010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1

.tile R24C44:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0601 S1_V02N0601
arc: H00L0100 H02E0301
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0103 S1_V02N0101
arc: V00B0100 H02W0501
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0601 V02N0601
arc: W3_H06W0303 E3_H06W0203
arc: B0 H02E0101
arc: C0 H00L0100
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: E1_H02E0201 Q0
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: LSR0 H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N3_V06N0003 Q0
word: SLICEA.K0.INIT 0011111111000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C45:PLC2
arc: H00R0100 V02S0701
arc: N1_V02N0001 H06E0003
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H02E0301
arc: N1_V02N0601 H02E0601
arc: S1_V02S0001 N3_V06S0003
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0701 N1_V02S0701
arc: E1_H01E0001 W3_H06E0003
arc: N3_V06N0103 W3_H06E0103
arc: E3_H06E0103 W3_H06E0103
arc: W3_H06W0103 E3_H06W0003
arc: B2 H02W0101
arc: B3 V02N0101
arc: C2 H02E0401
arc: C3 E1_H01W0000
arc: D0 E1_H02W0001
arc: D1 V02N0201
arc: D2 E1_H02W0001
arc: D3 H01E0101
arc: E1_H02E0301 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: M0 H02W0601
arc: M1 H00R0100
arc: M2 H02W0601
word: SLICEA.K1.INIT 1111111100000000
word: SLICEA.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 1100110011110000
word: SLICEB.K0.INIT 0000110011111100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1

.tile R24C46:PLC2
arc: E1_H02E0201 V06S0103
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 V02N0001
arc: H00L0100 S1_V02N0101
arc: H00R0100 V02S0701
arc: N1_V02N0001 H06W0003
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 H01E0001
arc: S1_V02S0001 H06W0003
arc: V00T0100 H02E0301
arc: W1_H02W0601 E1_H02W0601
arc: N3_V06N0003 W3_H06E0003
arc: B2 N1_V02S0101
arc: B3 N1_V02S0101
arc: C2 W1_H02E0401
arc: C3 H00L0000
arc: CE1 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0001
arc: D1 V02N0001
arc: D2 S1_V02N0001
arc: D3 E1_H02W0201
arc: E1_H02E0401 Q6
arc: E1_H02E0501 Q7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: H01W0000 Q3
arc: H01W0100 F1
arc: M0 E1_H02W0601
arc: M1 H00R0100
arc: M2 E1_H02W0601
arc: M3 H01W0100
arc: M6 V00T0100
arc: M7 H00L0100
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: W1_H02W0101 Q3
word: SLICEA.K1.INIT 1111111100000000
word: SLICEA.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 1111000011001100
word: SLICEB.K0.INIT 0000110011111100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C47:PLC2
arc: H00R0100 V02S0701
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 H06W0203
arc: S1_V02S0201 H06W0103
arc: V00B0100 V02S0301
arc: W1_H02W0001 V06S0003
arc: A2 N1_V02S0501
arc: A3 N1_V02S0501
arc: B3 V02N0301
arc: C2 V02S0601
arc: C5 V02S0201
arc: CE3 H02W0101
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D1 V02N0001
arc: D2 E1_H02W0201
arc: D3 E1_H02W0201
arc: D5 H02E0201
arc: E1_H01E0001 Q7
arc: E1_H02E0501 F5
arc: E1_H02E0701 Q7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: H00L0100 F1
arc: M0 H02W0601
arc: M1 H00R0100
arc: M2 H02W0601
arc: M7 H00L0100
arc: MUXCLK3 CLK0
arc: N3_V06N0303 F5
word: SLICEA.K1.INIT 1111111100000000
word: SLICEA.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 1100110010101010
word: SLICEB.K0.INIT 0000111110101010
word: SLICEC.K1.INIT 0000111100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R24C48:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 N1_V01S0000
arc: H00R0000 V02S0601
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0103 H06E0103
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0701 E1_H02W0701
arc: V00B0000 V02S0001
arc: V00B0100 E1_H02W0701
arc: V00T0000 V02S0401
arc: V00T0100 H02W0301
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0601 N1_V01S0000
arc: A2 E1_H02W0501
arc: A3 S1_V02N0701
arc: A6 H02E0701
arc: A7 E1_H02W0501
arc: B3 H02W0301
arc: C2 V02N0601
arc: C6 V00B0100
arc: C7 H01E0001
arc: CE1 H00R0000
arc: CE3 V02S0601
arc: CLK0 G_HPBX0000
arc: D0 V02S0201
arc: D1 V00T0100
arc: D2 V02S0201
arc: D3 V00B0100
arc: D4 V00B0000
arc: D5 V02N0401
arc: D6 V00B0000
arc: D7 V02N0401
arc: E1_H02E0301 Q3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H00R0100 F5
arc: H01W0100 F1
arc: M0 V00T0000
arc: M1 H02W0001
arc: M2 V00T0000
arc: M3 H01W0100
arc: M4 V00T0000
arc: M5 H02W0001
arc: M6 V00T0000
arc: M7 H00R0100
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
word: SLICEC.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 0000000011111111
word: SLICED.K1.INIT 1111101001010000
word: SLICED.K0.INIT 0000101011111010
word: SLICEA.K1.INIT 1111111100000000
word: SLICEA.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 1100110010101010
word: SLICEB.K0.INIT 0101000011111010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C49:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0601 S1_V02N0601
arc: H00R0000 V02S0401
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0601 E1_H01W0000
arc: V00B0000 V02S0201
arc: V00B0100 V02S0301
arc: V00T0100 E1_H02W0101
arc: W1_H02W0001 V02S0001
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 N3_V06S0003
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0203 E1_H01W0000
arc: A6 H02E0501
arc: A7 H02E0501
arc: B2 E1_H01W0100
arc: B3 E1_H02W0101
arc: C0 V02N0601
arc: C2 V02N0601
arc: C3 E1_H01W0000
arc: C5 V02N0201
arc: C6 V02S0201
arc: C7 V02N0201
arc: CE1 H02E0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0000
arc: D1 V00B0100
arc: D2 V00T0100
arc: D3 V00B0100
arc: D4 V00B0000
arc: D6 E1_H01W0100
arc: D7 E1_H01W0100
arc: E1_H01E0101 Q3
arc: E1_H02E0501 Q7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H00L0100 F1
arc: H00R0100 F5
arc: M0 H02E0601
arc: M1 H00R0000
arc: M2 H02E0601
arc: M3 H00R0100
arc: M4 H02E0401
arc: M5 H00R0000
arc: M6 H02E0401
arc: M7 H00L0100
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
word: SLICEA.K1.INIT 1111111100000000
word: SLICEA.K0.INIT 0000111100001111
word: SLICEB.K1.INIT 1111110000001100
word: SLICEB.K0.INIT 0011111100001100
word: SLICEC.K1.INIT 1111000011110000
word: SLICEC.K0.INIT 0000000011111111
word: SLICED.K1.INIT 1111000010101010
word: SLICED.K0.INIT 0000111110101010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C50:PLC2
arc: H00L0100 W1_H02E0301
arc: H00R0100 V02S0501
arc: N1_V02N0201 H02W0201
arc: N1_V02N0701 H01E0101
arc: V00B0000 W1_H02E0401
arc: W3_H06W0103 E1_H01W0100
arc: B2 W1_H02E0301
arc: B3 V02N0301
arc: C0 S1_V02N0601
arc: C2 S1_V02N0601
arc: C3 H00L0100
arc: C7 H02E0601
arc: CE2 W1_H02E0101
arc: CLK0 G_HPBX0000
arc: D1 V02N0001
arc: D2 V01S0100
arc: D3 V01S0100
arc: D7 H02E0201
arc: E1_H01E0101 Q5
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F7
arc: M0 V00B0000
arc: M1 H00R0100
arc: M2 W1_H02E0601
arc: M5 V01S0000
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F7
arc: N1_V01N0101 F7
arc: N1_V02N0501 F7
arc: N3_V06N0203 F7
arc: V01S0000 F1
arc: V01S0100 F7
arc: W1_H02W0501 F7
arc: W1_H02W0701 F7
arc: W3_H06W0203 F7
word: SLICED.K1.INIT 0000000011110000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEA.K0.INIT 0000111100001111
word: SLICEB.K1.INIT 1100110011110000
word: SLICEB.K0.INIT 0000111111001100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C51:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0501 N1_V02S0501
arc: H00L0100 V02S0301
arc: H00R0000 S1_V02N0401
arc: H00R0100 V02S0501
arc: N1_V02N0101 H02W0101
arc: S1_V02S0501 W1_H02E0501
arc: V00B0000 E1_H02W0601
arc: V00B0100 N1_V02S0301
arc: V00T0100 N1_V02S0701
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 N3_V06S0103
arc: A0 V02S0701
arc: A1 V02S0701
arc: A2 F7
arc: A3 F5
arc: A4 N1_V02S0301
arc: A6 V02S0301
arc: A7 H00L0000
arc: B0 H02W0101
arc: B1 H02W0101
arc: B2 H00R0000
arc: B3 H02W0301
arc: B4 H02W0101
arc: B5 H02W0101
arc: B6 H02W0101
arc: B7 V02S0701
arc: C0 H00L0000
arc: C1 H00L0000
arc: C2 F4
arc: C3 E1_H02W0601
arc: C4 E1_H02W0601
arc: C5 E1_H02W0401
arc: C6 E1_H02W0601
arc: C7 V00B0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 H02W0001
arc: D1 H02W0001
arc: D2 H02W0201
arc: D3 W1_H02E0001
arc: D4 H00L0100
arc: D6 H01W0000
arc: D7 V00B0000
arc: E1_H01E0001 Q2
arc: E1_H01E0101 F0
arc: E1_H02E0001 Q2
arc: E1_H02E0201 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H01W0000 Q2
arc: H01W0100 F6
arc: LSR0 H02W0501
arc: M0 V00T0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F5
arc: N1_V02N0401 F4
arc: N3_V06N0303 F5
arc: S1_V02S0201 Q2
arc: V01S0000 F6
arc: W3_H06W0003 F3
word: SLICEC.K1.INIT 0000110000001100
word: SLICED.K0.INIT 0000000000100000
word: SLICEC.K0.INIT 0000000000100000
word: SLICED.K1.INIT 0100010100000000
word: SLICEB.K0.INIT 1111111111101010
word: SLICEA.K0.INIT 1111111011111111
word: SLICEA.K1.INIT 0011001000110011
word: SLICEB.K1.INIT 1111010100110001
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R24C52:PLC2
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 V06S0203
arc: H00L0000 H02E0201
arc: H00R0100 S1_V02N0701
arc: S1_V02S0201 H06W0103
arc: V00B0000 V02S0201
arc: V00B0100 H02E0501
arc: V00T0000 V02S0401
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 V06S0103
arc: W1_H02W0301 H01E0101
arc: W1_H02W0501 V06S0303
arc: N1_V02N0601 W3_H06E0303
arc: A0 F5
arc: A1 F5
arc: A2 H02E0501
arc: A3 H02E0501
arc: A4 H02W0701
arc: A5 V02S0101
arc: A7 Q7
arc: B0 N1_V02S0101
arc: B1 N1_V02S0101
arc: B2 H00R0000
arc: B3 H00R0000
arc: B4 N1_V01S0000
arc: B5 H02E0301
arc: B7 V02S0701
arc: C0 H00L0000
arc: C1 H00L0000
arc: C2 H02W0601
arc: C3 H02W0601
arc: C4 V02S0201
arc: C5 E1_H01E0101
arc: C7 H01E0001
arc: CE3 H02E0101
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 H02E0001
arc: D3 H02E0201
arc: D4 H02E0201
arc: D5 H01W0000
arc: D7 V00B0000
arc: E1_H01E0101 Q7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0000 F7
arc: M0 V00T0000
arc: M2 V00T0000
arc: M7 H00R0100
arc: MUXCLK3 CLK0
arc: N1_V02N0001 F0
arc: N1_V02N0501 Q7
arc: N1_V02N0701 Q7
arc: W1_H02W0201 F2
word: SLICEC.K0.INIT 0001001100010000
word: SLICED.K1.INIT 0101010100111111
word: SLICEC.K1.INIT 1101111110001010
word: SLICEA.K0.INIT 0101010111000000
word: SLICEA.K1.INIT 1101010111000000
word: SLICEB.K0.INIT 0000001000000111
word: SLICEB.K1.INIT 0000000000000111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R24C53:PLC2
arc: E1_H02E0401 V02S0401
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0301 H02E0301
arc: W1_H02W0401 V06S0203
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 S1_V02N0701
arc: A0 H02W0501
arc: A5 V02N0101
arc: B5 S1_V02N0501
arc: C0 V02S0401
arc: C5 V00T0000
arc: CE0 H02W0101
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D5 V02S0601
arc: F0 F0_SLICE
arc: F5 F5_SLICE
arc: MUXCLK0 CLK0
arc: S3_V06S0303 F5
arc: V00T0000 Q0
word: SLICEC.K1.INIT 0011001011111010
word: SLICEA.K0.INIT 0000101000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C54:PLC2
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0601 N1_V01S0000
arc: H00R0000 H02W0401
arc: H00R0100 V02S0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 E1_H01W0100
arc: V00B0100 V02S0101
arc: V00T0000 V02S0401
arc: V00T0100 V02S0701
arc: W1_H02W0501 V02S0501
arc: A1 E1_H01E0001
arc: A2 F5
arc: A4 F5
arc: A5 V02S0301
arc: A6 H00R0000
arc: A7 E1_H01W0000
arc: B0 H02W0101
arc: B1 E1_H02W0101
arc: B2 S1_V02N0301
arc: B4 H00L0000
arc: B5 N1_V01S0000
arc: B6 E1_H02W0101
arc: B7 N1_V01S0000
arc: C0 F4
arc: C1 H02W0401
arc: C2 V02S0601
arc: C4 H02E0401
arc: C6 E1_H01E0101
arc: C7 V00T0000
arc: CE0 H00L0100
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D1 H02W0201
arc: D2 V00T0100
arc: D4 H00R0100
arc: D5 V02S0401
arc: D6 H02W0001
arc: D7 V02S0601
arc: E1_H01E0001 F2
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00L0100 F1
arc: M2 H02W0601
arc: MUXCLK0 CLK0
arc: N1_V01N0001 F1
arc: S1_V02S0201 Q0
arc: S1_V02S0401 F6
arc: W1_H02W0101 F1
word: SLICEA.K1.INIT 1010000000100000
word: SLICEC.K0.INIT 0000000101010101
word: SLICEA.K0.INIT 1100111100001111
word: SLICEB.K0.INIT 0000000001001100
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K1.INIT 1100101011111010
word: SLICED.K0.INIT 1010000000100000
word: SLICEC.K1.INIT 0001000100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1

.tile R24C55:PLC2
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 S1_V02N0701
arc: V00B0000 V02S0201
arc: V00B0100 V02S0101
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0601 N1_V01S0000
arc: A0 F7
arc: A6 V02S0301
arc: A7 H00L0000
arc: B0 H01W0100
arc: B1 F3
arc: B2 F3
arc: B4 F3
arc: B5 H00R0000
arc: B7 H02W0101
arc: C0 E1_H01W0000
arc: C1 H02E0601
arc: C2 H02W0601
arc: C3 E1_H01W0000
arc: C4 H02W0401
arc: C5 H02E0601
arc: C6 H02E0401
arc: C7 V02S0001
arc: CE1 H00R0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0201
arc: D1 V00B0100
arc: D2 H02E0201
arc: D3 V01S0100
arc: D4 H02E0201
arc: D5 V00B0000
arc: D6 V02N0401
arc: D7 V02S0401
arc: E1_H01E0001 F7
arc: E1_H01E0101 F7
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00L0100 F1
arc: H00R0000 F4
arc: H00R0100 F5
arc: H01W0000 F3
arc: H01W0100 Q0
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F3
arc: N1_V01N0101 Q0
arc: N1_V02N0301 F3
arc: V01S0000 Q6
arc: V01S0100 Q0
arc: W1_H02W0001 Q2
arc: W1_H02W0201 Q2
arc: W1_H02W0301 F3
arc: W1_H02W0401 F4
arc: W3_H06W0103 Q2
word: SLICED.K0.INIT 1111010110100000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1111111100001100
word: SLICEC.K1.INIT 1100000011001100
word: SLICEC.K0.INIT 1100000011110000
word: SLICEB.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 0001010011011100
word: SLICED.K1.INIT 1011101110111000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C56:PLC2
arc: S1_V02S0501 H01E0101
arc: V00B0000 S1_V02N0001
arc: V00B0100 S1_V02N0301
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0601 N1_V01S0000
arc: A0 H00R0000
arc: A1 H00R0000
arc: A2 V00B0000
arc: B0 V00B0000
arc: B2 H00L0000
arc: B3 H00R0000
arc: B6 N1_V01S0000
arc: C0 H00L0000
arc: C1 H00L0000
arc: C2 F6
arc: C3 H00L0000
arc: C6 Q6
arc: CLK0 G_HPBX0000
arc: D0 V02S0201
arc: D1 N1_V01S0000
arc: D2 H01E0101
arc: D3 S1_V02N0001
arc: E1_H01E0001 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q6
arc: H01W0000 F3
arc: H01W0100 Q6
arc: LSR1 V00B0100
arc: M0 H01E0001
arc: M6 V00T0000
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q6
arc: N1_V01N0101 F6
arc: N1_V02N0001 Q2
arc: S1_V02S0601 F6
arc: V00T0000 F0
arc: W1_H02W0401 F6
word: SLICEB.K1.INIT 1100000000000000
word: SLICED.K0.INIT 1111001111110011
word: SLICEA.K0.INIT 0111101001101010
word: SLICEA.K1.INIT 0101000000000000
word: SLICEB.K0.INIT 0000001101100111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C57:PLC2
arc: W1_H02W0201 H01E0001

.tile R24C61:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R24C67:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R24C69:PLC2
arc: E1_H02E0501 N3_V06S0303

.tile R24C70:PLC2
arc: S3_V06S0303 H06E0303

.tile R26C10:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R26C16:PLC2
arc: W3_H06W0103 E3_H06W0103

.tile R26C17:PLC2
arc: S3_V06S0103 E3_H06W0103

.tile R26C22:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R26C23:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R26C28:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R26C29:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R26C31:PLC2
arc: E1_H02E0601 E1_H01W0000
arc: H00L0100 H02W0301
arc: CLK0 G_HPBX0000
arc: H00L0000 Q0
arc: M0 V00T0100
arc: M3 H00L0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0501 Q7
arc: V00T0100 Q3
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C32:PLC2
arc: H00R0000 N1_V02S0601
arc: H00R0100 V02S0701
arc: N1_V02N0401 V01N0001
arc: N3_V06N0003 S3_V06N0003
arc: V00B0000 V02N0001
arc: V00B0100 V02S0301
arc: CLK0 G_HPBX0000
arc: E1_H01E0001 Q5
arc: H01W0000 Q6
arc: M0 H02E0601
arc: M1 V01S0100
arc: M2 V00B0100
arc: M3 H00R0000
arc: M4 V00B0000
arc: M5 H00R0100
arc: M6 V00T0100
arc: M7 H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q4
arc: N1_V02N0201 Q0
arc: N3_V06N0203 Q4
arc: S1_V02S0201 Q2
arc: V00T0100 Q1
arc: V01S0100 Q7
arc: W1_H02W0301 Q3
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C33:PLC2
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0203 E3_H06W0203
arc: W1_H02W0201 H01E0001
arc: CLK0 G_HPBX0000
arc: H00R0000 Q6
arc: M4 V00B0100
arc: M5 H00R0000
arc: M6 H02W0401
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0601 Q4
arc: V00B0100 Q5
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C34:PLC2
arc: H00R0100 N1_V02S0501
arc: W1_H02W0401 N1_V02S0401
arc: W3_H06W0303 E3_H06W0303
arc: CLK0 G_HPBX0000
arc: E1_H02E0001 Q2
arc: H00R0000 Q4
arc: H01W0100 Q5
arc: M1 H02W0001
arc: M2 N1_V01N0001
arc: M3 H01W0100
arc: M4 V00B0000
arc: M5 H00R0100
arc: M6 V00T0100
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q3
arc: N1_V02N0701 Q7
arc: V00B0000 Q6
arc: V00T0100 Q1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C35:PLC2
arc: H00L0000 N1_V02S0201
arc: H00R0100 V02N0501
arc: V00B0100 S1_V02N0101
arc: V00T0000 H02E0001
arc: W3_H06W0303 E3_H06W0203
arc: CLK0 G_HPBX0000
arc: E1_H01E0101 Q7
arc: H00R0000 Q6
arc: M0 V00T0100
arc: M1 H00R0000
arc: M2 V00T0000
arc: M3 H00L0000
arc: M4 E1_H01E0101
arc: M6 V00B0100
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0001 Q2
arc: N1_V02N0401 Q4
arc: N3_V06N0103 Q2
arc: S1_V02S0301 Q1
arc: V00T0100 Q3
arc: W1_H02W0001 Q0
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C36:PLC2
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 N1_V02S0001
arc: N1_V02N0301 N3_V06S0003
arc: V00T0000 V02N0401
arc: CLK0 G_HPBX0000
arc: E1_H01E0101 Q0
arc: H00R0100 Q7
arc: H01W0100 Q1
arc: M0 V00T0100
arc: M1 V01S0100
arc: M2 V00T0000
arc: M3 H01W0100
arc: M4 E1_H01E0101
arc: M5 H00R0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q4
arc: V00T0100 Q3
arc: V01S0000 Q2
arc: V01S0100 Q5
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C37:PLC2
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0701 E3_H06W0203
arc: H00R0000 H02W0401
arc: N3_V06N0003 E3_H06W0003
arc: V00B0100 E1_H02W0701
arc: A0 V02N0701
arc: A1 V02N0701
arc: A3 V02N0501
arc: B0 E1_H02W0301
arc: B1 H02W0101
arc: B3 N1_V02S0301
arc: C0 E1_H02W0601
arc: C1 E1_H02W0601
arc: C3 E1_H02W0601
arc: CE0 N1_V02S0201
arc: CLK0 G_HPBX0000
arc: D0 H00R0000
arc: D1 E1_H02W0001
arc: D3 V00B0100
arc: E1_H01E0101 Q1
arc: E3_H06E0103 Q1
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: M0 V00T0100
arc: M1 V01S0100
arc: MUXCLK0 CLK0
arc: N3_V06N0103 Q1
arc: V00T0100 F3
arc: V01S0100 F0
word: SLICEB.K1.INIT 0000111111101110
word: SLICEA.K0.INIT 1111101111101010
word: SLICEA.K1.INIT 0101000001000100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R26C38:PLC2
arc: H00R0000 V02N0401
arc: N1_V02N0101 H01E0101
arc: N1_V02N0601 E1_H01W0000
arc: N3_V06N0003 S3_V06N0003
arc: V00T0000 N1_V02S0601
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0401 E1_H02W0101
arc: A0 H02E0701
arc: A1 H02E0701
arc: A2 E1_H02W0701
arc: A3 E1_H02W0701
arc: A7 H02W0701
arc: B0 H02W0301
arc: B1 H02W0301
arc: B2 H02W0101
arc: B3 H00R0000
arc: B7 S1_V02N0501
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 V02N0401
arc: C3 H02W0401
arc: C7 H02E0401
arc: CE0 N1_V02S0201
arc: CLK0 G_HPBX0000
arc: D0 H02W0201
arc: D1 H02W0201
arc: D2 H02W0001
arc: D3 H02W0001
arc: D7 E1_H02W0201
arc: E1_H01E0001 F0
arc: E1_H01E0101 Q1
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F7 F7_SLICE
arc: M0 V00T0000
arc: M1 V01S0100
arc: M2 V00B0100
arc: MUXCLK0 CLK0
arc: N3_V06N0103 Q1
arc: V00B0100 F7
arc: V01S0100 F2
word: SLICEA.K0.INIT 1111111011110010
word: SLICEA.K1.INIT 0000111000000010
word: SLICED.K1.INIT 0101010011111110
word: SLICEB.K0.INIT 1111110011111010
word: SLICEB.K1.INIT 0011000000100010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R26C39:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0501 H01E0101
arc: E3_H06E0303 H01E0101
arc: H00L0100 N1_V02S0101
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 H06W0203
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 E1_H02W0701
arc: A0 E1_H01E0001
arc: A1 E1_H01E0001
arc: B0 H02W0301
arc: B1 H02W0301
arc: C0 V02N0401
arc: C1 V02N0401
arc: CE2 H00L0100
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0001
arc: D1 E1_H02W0001
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: M0 V00T0100
arc: M4 E1_H01E0101
arc: MUXCLK2 CLK0
arc: N1_V01N0101 Q4
arc: N3_V06N0203 Q4
arc: W3_H06W0203 Q4
word: SLICEA.K0.INIT 1111111011110100
word: SLICEA.K1.INIT 0000111000000100
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R26C40:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 V02S0101
arc: E1_H02E0401 S1_V02N0401
arc: H00L0100 V02S0101
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 H06E0103
arc: N1_V02N0501 E1_H02W0501
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 H00L0100
arc: A1 H00L0100
arc: B0 E1_H01W0100
arc: B1 E1_H01W0100
arc: C0 V02S0601
arc: C1 V02S0601
arc: D0 E1_H02W0201
arc: D1 E1_H02W0201
arc: E1_H01E0001 F0
arc: F0 F5A_SLICE
arc: M0 E1_H02W0601
arc: N1_V02N0201 F0
arc: N3_V06N0003 F0
word: SLICEA.K0.INIT 0000001100000101
word: SLICEA.K1.INIT 1111001111110101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R26C41:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 V06S0103
arc: E1_H02E0601 V06S0303
arc: H00L0100 V02N0101
arc: H00R0000 V02S0601
arc: H00R0100 H02W0701
arc: H01W0000 E3_H06W0103
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 H01E0001
arc: N3_V06N0203 H01E0001
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0701 V06S0203
arc: W3_H06W0203 E3_H06W0203
arc: A0 E1_H02W0501
arc: A1 S1_V02N0501
arc: A2 N1_V02S0501
arc: A3 N1_V02S0501
arc: B0 V02S0101
arc: B1 Q1
arc: B2 N1_V02S0101
arc: B3 N1_V02S0301
arc: B4 N1_V02S0701
arc: B6 H02E0101
arc: B7 V01S0000
arc: C0 N1_V01N0001
arc: C1 E1_H02W0401
arc: C2 E1_H02W0601
arc: C3 S1_V02N0601
arc: C4 Q4
arc: C6 V00T0100
arc: C7 V02S0001
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 H02W0201
arc: D1 V02S0001
arc: D2 V01S0100
arc: D3 V01S0100
arc: D4 H02W0201
arc: D6 V02S0401
arc: D7 V02S0401
arc: E1_H01E0001 F6
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q3
arc: M0 V00B0000
arc: M1 H02E0001
arc: M2 V00B0100
arc: M3 H00L0100
arc: M4 H02E0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q1
arc: N1_V01N0101 F0
arc: N1_V02N0001 F2
arc: N1_V02N0201 F0
arc: N3_V06N0003 F0
arc: N3_V06N0103 F2
arc: V00B0000 F4
arc: V00B0100 F7
arc: V00T0100 Q3
arc: V01S0000 Q1
arc: V01S0100 Q4
word: SLICED.K0.INIT 0011001100001111
word: SLICEC.K0.INIT 0011001100001111
word: SLICEA.K0.INIT 0000010100010001
word: SLICEA.K1.INIT 1011101010111111
word: SLICEB.K0.INIT 0000000100001101
word: SLICEB.K1.INIT 1111000111111101
word: SLICED.K1.INIT 0000111100110011
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1

.tile R26C42:PLC2
arc: E1_H02E0201 V06S0103
arc: H00L0100 V02N0101
arc: H00R0100 H02W0701
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 H01E0101
arc: V00B0000 V02N0201
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0203 E1_H01W0000
arc: A0 V02S0501
arc: A1 V02S0701
arc: A4 V02S0301
arc: B0 H01W0100
arc: B1 H01W0100
arc: B2 N1_V02S0101
arc: C0 V02S0401
arc: C1 H02W0601
arc: C2 N1_V02S0601
arc: C4 Q4
arc: CE1 H00R0100
arc: CE2 V02S0601
arc: CLK0 G_HPBX0000
arc: D0 V00T0100
arc: D1 V00T0100
arc: D2 V02S0201
arc: D4 H01W0000
arc: E1_H01E0001 F2
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: H01W0000 Q3
arc: H01W0100 Q4
arc: M0 H01E0001
arc: M3 H00L0100
arc: M4 V00B0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N3_V06N0003 F0
arc: V00T0100 Q3
arc: W1_H02W0601 F4
word: SLICEB.K0.INIT 0000111100110011
word: SLICEA.K0.INIT 0001000000010101
word: SLICEA.K1.INIT 1111001011110111
word: SLICEC.K0.INIT 0000010110101111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C43:PLC2
arc: H00R0000 W1_H02E0601
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0601 H01E0001
arc: N3_V06N0303 H01E0101
arc: V00B0100 E1_H02W0501
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0203 E1_H01W0000
arc: A0 H00L0100
arc: A1 V02N0701
arc: A3 H00L0100
arc: A4 N1_V01N0101
arc: A5 N1_V01N0101
arc: B0 V02N0101
arc: B1 Q1
arc: B2 H00L0000
arc: B4 S1_V02N0501
arc: B5 V02S0701
arc: C0 S1_V02N0601
arc: C1 S1_V02N0601
arc: C2 N1_V01N0001
arc: C3 V02S0401
arc: C4 V02N0201
arc: C5 N1_V02S0201
arc: CE0 H00R0000
arc: CE1 H00R0100
arc: CE2 W1_H02E0101
arc: CE3 N1_V02S0601
arc: CLK0 G_HPBX0000
arc: D0 H02E0201
arc: D1 H02E0201
arc: D2 H02E0201
arc: D3 V01S0100
arc: D4 V02S0401
arc: D5 V00B0000
arc: E1_H01E0001 F4
arc: E1_H01E0101 F0
arc: E3_H06E0003 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: H00L0000 Q2
arc: H00L0100 Q1
arc: H01W0000 F4
arc: H01W0100 F0
arc: M0 V00T0000
arc: M1 W1_H02E0001
arc: M2 V00B0100
arc: M3 H02W0201
arc: M4 V00T0100
arc: M5 W1_H02E0001
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q2
arc: N1_V02N0101 Q3
arc: N1_V02N0301 Q3
arc: N3_V06N0003 F0
arc: V00B0000 Q6
arc: V00T0000 F2
arc: V00T0100 F3
arc: V01S0000 Q6
arc: V01S0100 Q5
arc: W3_H06W0003 F0
word: SLICEB.K1.INIT 0101000001011111
word: SLICEC.K0.INIT 0000001100010001
word: SLICEC.K1.INIT 1111000111111101
word: SLICEB.K0.INIT 0011001100001111
word: SLICEA.K0.INIT 0000001100000101
word: SLICEA.K1.INIT 1111010111110011
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C44:PLC2
arc: H01W0000 E3_H06W0103
arc: N1_V02N0101 H01E0101
arc: N1_V02N0601 H01E0001
arc: W1_H02W0201 S1_V02N0201

.tile R26C45:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: W1_H02W0501 W3_H06E0303
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103

.tile R26C46:PLC2
arc: E1_H02E0601 E3_H06W0303
arc: H00L0000 N1_V02S0001
arc: H00R0100 V02S0701
arc: N1_V02N0001 N3_V06S0003
arc: N3_V06N0003 H06E0003
arc: V00B0000 E1_H02W0401
arc: V00B0100 E1_H02W0701
arc: V01S0000 N3_V06S0103
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0203
arc: B2 H01W0100
arc: B3 H01W0100
arc: C2 V02N0401
arc: C3 H00L0000
arc: CE3 V02S0601
arc: CLK0 G_HPBX0000
arc: D0 V02N0201
arc: D1 H02E0001
arc: D2 N1_V02S0001
arc: D3 H02E0001
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: H01W0100 Q7
arc: LSR0 E1_H02W0501
arc: M0 V00B0000
arc: M1 H00R0100
arc: M2 V00B0100
arc: M7 E1_H02W0201
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N1_V02N0101 F1
word: SLICEA.K0.INIT 0000000011111111
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 0000111111001100
word: SLICEB.K1.INIT 1111110000001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C47:PLC2
arc: E1_H02E0201 N1_V02S0201
arc: H00L0100 E1_H02W0301
arc: H00R0000 E1_H02W0401
arc: H00R0100 E1_H02W0501
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: B0 E1_H02W0301
arc: C0 N1_V01N0001
arc: CE0 N1_V02S0201
arc: CE1 N1_V02S0201
arc: CE2 H00R0100
arc: CE3 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 V02N0001
arc: E3_H06E0203 Q7
arc: F0 F0_SLICE
arc: H00L0000 F0
arc: H01W0000 Q2
arc: H01W0100 Q0
arc: M2 H02E0601
arc: M5 H00L0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q5
arc: W3_H06W0003 F0
word: SLICEA.K0.INIT 1100110011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C48:PLC2
arc: E1_H02E0401 E3_H06W0203
arc: H00L0000 V02S0001
arc: H00R0100 V02S0701
arc: N1_V01N0101 N3_V06S0203
arc: V00B0100 V02S0101
arc: V00T0000 V02S0401
arc: V00T0100 N1_V02S0701
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 V06S0303
arc: W1_H02W0701 V06S0203
arc: W3_H06W0003 E1_H01W0000
arc: A2 N1_V02S0501
arc: A3 N1_V02S0501
arc: B3 V02S0301
arc: C0 V02N0601
arc: C2 V02N0601
arc: CE2 H00R0100
arc: CLK0 G_HPBX0000
arc: D1 V00B0100
arc: D2 V00T0100
arc: D3 V00T0100
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: M0 V00T0000
arc: M1 H00L0000
arc: M2 V00T0000
arc: M5 V01S0000
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q5
arc: N1_V02N0701 Q5
arc: V01S0000 F1
word: SLICEA.K1.INIT 1111111100000000
word: SLICEA.K0.INIT 0000111100001111
word: SLICEB.K1.INIT 1100110010101010
word: SLICEB.K0.INIT 0000111110101010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C49:PLC2
arc: H00L0000 W1_H02E0201
arc: H00R0000 H02E0401
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0601 N3_V06S0303
arc: V00T0000 V02N0601
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 E3_H06W0303
arc: B0 V00B0000
arc: C0 V02N0601
arc: CE0 H00L0000
arc: CE2 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 V02N0001
arc: F0 F0_SLICE
arc: H01W0000 Q0
arc: M4 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: V00B0000 Q4
arc: W3_H06W0003 F0
word: SLICEA.K0.INIT 1111000011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C4:PLC2
arc: W3_H06W0303 E3_H06W0203

.tile R26C50:PLC2
arc: E1_H02E0401 W1_H02E0401
arc: N1_V02N0601 N3_V06S0303
arc: W3_H06W0103 E1_H01W0100

.tile R26C51:PLC2
arc: E1_H02E0601 S1_V02N0601
arc: H00L0100 E1_H02W0101
arc: H00R0000 H02E0401
arc: N1_V02N0401 E1_H02W0401
arc: V00B0000 N1_V02S0201
arc: V00B0100 E1_H02W0701
arc: V00T0000 V02N0401
arc: A1 N1_V02S0501
arc: B1 V00T0000
arc: B2 E1_H02W0101
arc: B6 V00B0000
arc: C1 S1_V02N0601
arc: C2 H00R0100
arc: C6 H02W0601
arc: CE1 V02S0201
arc: CE2 H00R0000
arc: CLK0 G_HPBX0000
arc: D1 E1_H02W0001
arc: D2 V02N0001
arc: D6 S1_V02N0601
arc: E1_H01E0001 F0
arc: E1_H01E0101 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: H00R0100 Q5
arc: H01W0100 Q2
arc: M0 V00B0100
arc: M5 H00L0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: W3_H06W0103 F2
arc: W3_H06W0303 F6
word: SLICEB.K0.INIT 1100110011110000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001010100111111
word: SLICED.K0.INIT 0000001100000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1

.tile R26C52:PLC2
arc: E1_H02E0201 V02N0201
arc: N1_V02N0701 H01E0101
arc: W1_H02W0601 V06S0303
arc: W3_H06W0303 E1_H01W0100
arc: A5 V02N0101
arc: A7 V02N0101
arc: B7 V02S0701
arc: C5 N1_V02S0201
arc: C7 H01E0001
arc: D5 V02S0601
arc: D7 E1_H02W0201
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: S3_V06S0303 F5
arc: W3_H06W0203 F7
word: SLICEC.K1.INIT 1111101001010000
word: SLICED.K1.INIT 1100111110001010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R26C53:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0601 V02S0601
arc: H00L0000 V02N0001
arc: H00L0100 S1_V02N0101
arc: H00R0100 E1_H02W0701
arc: V00B0000 W1_H02E0601
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 S3_V06N0103
arc: N1_V02N0701 W3_H06E0203
arc: W1_H02W0401 W3_H06E0203
arc: A4 H02W0701
arc: A5 V00B0000
arc: B0 S1_V02N0101
arc: B4 H00L0000
arc: C0 N1_V01N0001
arc: C4 V02N0201
arc: C5 V02N0001
arc: CE0 H00L0000
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V02N0001
arc: D4 E1_H01W0100
arc: D5 H02E0201
arc: E1_H01E0001 Q0
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0100 F0
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: N1_V01N0101 F5
arc: N1_V02N0501 F5
arc: W1_H02W0701 F5
arc: W3_H06W0003 F0
arc: W3_H06W0203 F4
word: SLICEA.K0.INIT 1100110011110000
word: SLICEC.K0.INIT 1010001010000000
word: SLICEC.K1.INIT 1111000001010000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C54:PLC2
arc: H00L0000 H02W0001
arc: H00R0000 N1_V02S0401
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E1_H01W0100
arc: V00B0000 V02N0001
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0701 V02N0701
arc: W3_H06W0203 E1_H01W0000
arc: A6 N1_V01N0101
arc: B0 V00B0000
arc: B1 V00B0000
arc: B6 V02N0701
arc: C0 V02N0401
arc: C1 H02E0601
arc: C2 V02S0401
arc: C6 V02N0001
arc: CE1 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0201
arc: D1 E1_H02W0001
arc: D2 H02W0001
arc: D6 H02E0201
arc: E3_H06E0003 F0
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: H01W0100 Q2
arc: LSR0 H02W0501
arc: M0 H01E0001
arc: M7 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q7
word: SLICEA.K1.INIT 1111001111000000
word: SLICED.K0.INIT 1100100000001000
word: SLICEA.K0.INIT 1111001111000000
word: SLICEB.K0.INIT 1111111111110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C55:PLC2
arc: H00R0100 V02N0701
arc: W1_H02W0001 V06S0003
arc: CLK0 G_HPBX0000
arc: D5 H01W0000
arc: E1_H01E0101 F5
arc: E1_H02E0501 F5
arc: F5 F5_SLICE
arc: H01W0000 Q5
arc: H01W0100 Q5
arc: M5 H00R0100
arc: MUXCLK2 CLK0
arc: N1_V02N0701 Q5
arc: N3_V06N0303 F5
arc: W1_H02W0501 F5
arc: W1_H02W0701 Q5
arc: W3_H06W0303 Q5
word: SLICEC.K1.INIT 0000000011111111
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX INV
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1

.tile R26C56:PLC2
arc: H00R0000 N1_V02S0601
arc: N1_V02N0301 H01E0101
arc: V00T0100 N1_V02S0501
arc: C0 H00L0000
arc: CE0 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 V00T0100
arc: F0 F0_SLICE
arc: H00L0000 Q0
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V02N0001 Q0
arc: W1_H02W0001 Q0
arc: W1_H02W0201 Q0
word: SLICEA.K0.INIT 0000000000001111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1

.tile R26C60:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303

.tile R26C66:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303

.tile R26C69:PLC2
arc: E1_H02E0701 S1_V02N0701
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 H06E0303

.tile R27C12:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R27C31:PLC2
arc: E1_H02E0601 E1_H01W0000
arc: H00R0100 V02S0501
arc: CLK0 G_HPBX0000
arc: E1_H02E0701 Q7
arc: M7 H00R0100
arc: MUXCLK3 CLK0
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R27C32:PLC2
arc: H00R0100 H02E0701
arc: V00B0000 V02S0201
arc: CLK0 G_HPBX0000
arc: H01W0000 Q6
arc: M0 V00T0100
arc: M1 V01S0100
arc: M2 H02E0601
arc: M4 V00B0000
arc: M5 H00R0100
arc: M6 N1_V01N0101
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q5
arc: N1_V01N0101 Q4
arc: N1_V02N0001 Q0
arc: V00T0100 Q1
arc: V01S0100 Q2
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R27C34:PLC2
arc: H00R0100 H02W0501
arc: CLK0 G_HPBX0000
arc: M3 H00R0100
arc: M5 V01S0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N3_V06N0303 Q5
arc: V01S0000 Q3
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R27C35:PLC2
arc: V00B0100 V02S0301
arc: CLK0 G_HPBX0000
arc: H00L0000 Q0
arc: M0 V00B0000
arc: M2 H02W0601
arc: M5 V01S0000
arc: M6 V00B0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0501 Q7
arc: V00B0000 Q6
arc: V01S0000 Q2
arc: W1_H02W0501 Q5
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R27C36:PLC2
arc: N1_V02N0401 N3_V06S0203
arc: W1_H02W0601 N1_V01S0000

.tile R27C37:PLC2
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0701 H06W0203

.tile R27C38:PLC2
arc: N1_V02N0401 E1_H02W0401

.tile R27C39:PLC2
arc: N1_V02N0401 H02W0401

.tile R27C40:PLC2
arc: W1_H02W0401 N3_V06S0203
arc: W3_H06W0203 N3_V06S0203

.tile R27C41:PLC2
arc: N1_V02N0101 H02W0101

.tile R27C42:PLC2
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 N3_V06S0103
arc: W1_H02W0101 N3_V06S0103

.tile R27C43:PLC2
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0701 N1_V01S0100

.tile R27C46:PLC2
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0401 N1_V01S0000

.tile R27C47:PLC2
arc: E1_H02E0601 N3_V06S0303
arc: N1_V02N0001 E1_H02W0001

.tile R27C48:PLC2
arc: N1_V02N0601 H02E0601

.tile R27C49:PLC2
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0601 S1_V02N0301
arc: W1_H02W0001 N3_V06S0003

.tile R27C51:PLC2
arc: N1_V02N0001 H02W0001
arc: N1_V02N0401 N3_V06S0203

.tile R27C52:PLC2
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 N3_V06S0103
arc: W1_H02W0001 N3_V06S0003

.tile R27C53:PLC2
arc: E1_H02E0401 N3_V06S0203
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 N3_V06S0103
arc: W1_H02W0101 E1_H02W0001

.tile R27C54:PLC2
arc: N1_V02N0001 H02W0001
arc: N1_V02N0401 H02E0401
arc: N1_V02N0701 H02W0701

.tile R27C55:PLC2
arc: N1_V02N0701 S1_V02N0701
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0701 S1_V02N0701

.tile R28C13:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R28C19:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R28C25:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R28C31:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R28C35:PLC2
arc: N1_V02N0101 N3_V06S0103

.tile R28C37:PLC2
arc: E1_H02E0501 N3_V06S0303
arc: E3_H06E0303 W3_H06E0303

.tile R28C38:PLC2
arc: N1_V02N0501 H02E0501

.tile R28C40:PLC2
arc: N1_V02N0401 N3_V06S0203

.tile R28C41:PLC2
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 E1_H02W0601

.tile R28C43:PLC2
arc: E1_H02E0201 N3_V06S0103
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 N3_V06S0303
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 N3_V06S0303
arc: E3_H06E0003 W3_H06E0303

.tile R28C44:PLC2
arc: N1_V02N0201 H02E0201

.tile R28C49:PLC2
arc: N1_V02N0301 W3_H06E0003

.tile R28C51:PLC2
arc: N1_V02N0601 N3_V06S0303

.tile R28C53:PLC2
arc: N1_V02N0101 S3_V06N0103

.tile R28C69:PLC2
arc: N1_V02N0701 N3_V06S0203
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303

.tile R28C7:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R29C13:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R29C14:PLC2
arc: S1_V02S0201 H06W0103

.tile R29C17:PLC2
arc: W3_H06W0103 V06S0103

.tile R29C19:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R29C25:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R29C31:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R29C37:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R29C43:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R29C49:PLC2
arc: N1_V02N0301 E1_H02W0301
arc: E3_H06E0203 W3_H06E0103

.tile R29C51:PLC2
arc: W1_H02W0301 E1_H02W0201

.tile R29C53:PLC2
arc: W1_H02W0201 S3_V06N0103

.tile R29C55:PLC2
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0203 W3_H06E0203

.tile R29C7:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R2C13:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R2C19:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R2C25:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R2C30:PLC2
arc: E1_H02E0601 E1_H01W0000

.tile R2C31:PLC2
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0203 S3_V06N0203
arc: H00L0100 V02N0301
arc: H00R0000 S1_V02N0601
arc: V00B0000 S1_V02N0201
arc: V01S0000 S3_V06N0103
arc: E3_H06E0303 W3_H06E0203
arc: A1 E1_H02W0501
arc: A4 E1_H02W0701
arc: B1 V02N0101
arc: B4 V00B0100
arc: C1 E1_H02W0401
arc: C4 Q4
arc: CE0 H00R0000
arc: CE2 S1_V02N0601
arc: CLK0 G_HPBX0000
arc: D1 V00T0100
arc: D4 V02N0601
arc: E1_H01E0001 F0
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: H01W0000 F4
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M0 H02E0601
arc: M1 H00L0100
arc: M4 V00B0000
arc: M5 V01S0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: V00B0100 Q5
arc: V00T0100 Q1
word: SLICEC.K0.INIT 1000010000100001
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1000010000100001
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C32:PLC2
arc: H00R0000 V02N0401
arc: S1_V02S0001 H01E0001
arc: V00T0000 V02N0601
arc: W1_H02W0501 E1_H02W0501
arc: A0 V02N0701
arc: A2 V01N0101
arc: A4 E1_H01W0000
arc: B3 V01N0001
arc: B5 H00R0000
arc: B6 V02N0501
arc: B7 V00T0000
arc: E1_H02E0401 F4
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: S1_V02S0501 F5
arc: S1_V02S0601 F6
arc: V01S0000 F7
arc: V01S0100 F3
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1100110011000000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1100110011000000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R2C33:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0701 V02N0701
arc: H00L0000 E1_H02W0201
arc: V00B0000 H02E0401
arc: W1_H02W0501 E1_H01W0100
arc: A6 E1_H01W0000
arc: B0 H00R0100
arc: B6 V01S0000
arc: C4 V02N0201
arc: C5 V02N0001
arc: C6 E1_H02W0601
arc: CE2 H00L0000
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0000
arc: D4 V00B0000
arc: D5 F0
arc: D6 E1_H02W0201
arc: E1_H02E0601 Q6
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00R0100 Q5
arc: H01W0000 Q4
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: V01S0000 Q6
arc: W1_H02W0401 Q4
arc: W1_H02W0701 Q5
word: SLICEC.K0.INIT 0000111100000000
word: SLICEC.K1.INIT 0000111100000000
word: SLICED.K0.INIT 1100100100000000
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R2C34:PLC2
arc: E1_H02E0501 E3_H06W0303
arc: H00L0100 V02S0101
arc: H00R0100 V02N0501
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 E1_H01W0100
arc: S3_V06S0103 E1_H01W0100
arc: V00B0000 S1_V02N0201
arc: V00T0000 E1_H02W0001
arc: V00T0100 E1_H02W0301
arc: W1_H02W0501 E3_H06W0303
arc: A0 V01N0101
arc: A1 E1_H01E0001
arc: A2 H02E0701
arc: A5 Q5
arc: A7 N1_V01N0101
arc: B0 F1
arc: B1 V00T0000
arc: B2 F1
arc: B4 F1
arc: B7 V00B0100
arc: C1 H02E0601
arc: C2 E1_H01W0000
arc: C4 V01N0101
arc: C5 H02W0601
arc: C7 H02E0601
arc: CE0 H00R0100
arc: CE1 V02N0201
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0000
arc: D1 V00B0100
arc: D2 V01S0100
arc: D4 H02E0201
arc: D5 E1_H01W0100
arc: D7 E1_H02W0001
arc: E1_H01E0001 Q5
arc: E1_H01E0101 F2
arc: E1_H02E0201 F2
arc: E1_H02E0401 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H00L0000 F2
arc: H00R0000 F6
arc: H01W0000 Q5
arc: H01W0100 Q3
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M2 V00B0000
arc: M3 H00L0100
arc: M6 V00T0100
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q5
arc: S1_V02S0701 Q7
arc: V00B0100 Q7
arc: V01S0100 Q0
word: SLICEA.K1.INIT 0000000000000001
word: SLICEA.K0.INIT 0010001000100010
word: SLICEB.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0010000000000000
word: SLICEC.K0.INIT 1100000000000000
word: SLICED.K0.INIT 1111111111111111
word: SLICED.K1.INIT 1100110011001001
word: SLICEC.K1.INIT 1010010100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C35:PLC2
arc: E1_H02E0401 E1_H01W0000
arc: H00L0000 H02E0201
arc: V00B0000 H02W0401
arc: W1_H02W0101 H01E0101
arc: A0 E1_H02W0501
arc: B0 V00B0000
arc: B2 H01W0100
arc: C0 H02E0401
arc: C3 H02E0401
arc: C4 Q4
arc: CE1 H00L0100
arc: CE2 H00L0000
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D2 V02N0001
arc: D3 S1_V02N0001
arc: D4 H01W0000
arc: E1_H01E0001 Q4
arc: E1_H01E0101 Q0
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H00L0100 F3
arc: H01W0000 Q0
arc: H01W0100 Q0
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: V01S0000 Q0
arc: W1_H02W0201 Q0
arc: W1_H02W0601 Q4
word: SLICEB.K1.INIT 1111111111110000
word: SLICEB.K0.INIT 1100110000000000
word: SLICEA.K0.INIT 0000111100000100
word: SLICEC.K0.INIT 0000111100000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C36:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V06N0203
arc: S1_V02S0601 S3_V06N0303
arc: V00B0000 S1_V02N0001
arc: W1_H02W0001 H01E0001
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 E1_H02W0501
arc: A0 E1_H01E0001
arc: A2 E1_H01E0001
arc: A3 H00L0100
arc: A6 H00R0000
arc: B0 H01W0100
arc: B2 H00R0000
arc: B3 H00R0000
arc: B4 H00R0000
arc: B6 V00T0000
arc: C0 N1_V01N0001
arc: C2 H00L0100
arc: C3 H02E0401
arc: C4 V00T0000
arc: C6 Q6
arc: C7 F6
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V01S0100
arc: D2 Q2
arc: D3 V01S0100
arc: D4 H01W0000
arc: D6 H00L0100
arc: D7 V02N0401
arc: E1_H01E0001 Q6
arc: E1_H01E0101 Q4
arc: E1_H02E0001 Q2
arc: E1_H02E0101 Q3
arc: E1_H02E0201 Q2
arc: E1_H02E0601 Q4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H00R0000 Q4
arc: H00R0100 F7
arc: H01W0000 Q6
arc: H01W0100 Q3
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M0 V00B0000
arc: M6 N1_V01N0101
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q4
arc: N1_V01N0101 F0
arc: S1_V02S0401 F6
arc: S3_V06S0303 F6
arc: V00T0000 Q2
arc: V01S0100 Q2
word: SLICED.K0.INIT 1111111111111110
word: SLICEA.K0.INIT 0101000101010100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0100010110101010
word: SLICEB.K1.INIT 0110100010101010
word: SLICEC.K0.INIT 0011110011001100
word: SLICED.K1.INIT 0000111111111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C37:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0401 S1_V02N0401
arc: E3_H06E0103 S3_V06N0103
arc: H00L0000 H02E0201
arc: V00T0000 H02W0001
arc: V00T0100 H02E0101
arc: V01S0000 S3_V06N0103
arc: W1_H02W0501 S1_V02N0501
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0601 W3_H06E0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: A0 H01E0001
arc: A1 H01E0001
arc: A6 V00T0100
arc: B0 H02E0101
arc: B1 H02E0101
arc: B6 H01E0101
arc: C0 H00L0000
arc: C1 H02E0601
arc: C6 S1_V02N0001
arc: D0 H01E0101
arc: D1 H02E0201
arc: D6 H02E0001
arc: D7 S1_V02N0601
arc: E1_H02E0601 F6
arc: F0 F5A_SLICE
arc: F6 F5D_SLICE
arc: M0 V00T0000
arc: M6 H02E0401
arc: S1_V02S0001 F0
arc: S1_V02S0401 F6
arc: V01S0100 F6
word: SLICEA.K0.INIT 1100110011000001
word: SLICEA.K1.INIT 1111111111111101
word: SLICED.K0.INIT 1111010111110110
word: SLICED.K1.INIT 1111111100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1

.tile R2C38:PLC2
arc: H00R0000 H02E0601
arc: S1_V02S0501 S3_V06N0303
arc: W1_H02W0501 E1_H02W0501
arc: B0 W1_H02E0301
arc: B1 V01N0001
arc: C0 H00L0100
arc: C1 H02E0401
arc: CE0 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 H02E0001
arc: D1 H02W0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H00L0100 Q1
arc: LSR1 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: W1_H02W0001 Q0
word: SLICEA.K0.INIT 1100110011110000
word: SLICEA.K1.INIT 1111110000001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R2C39:PLC2
arc: S1_V02S0101 E1_H02W0101
arc: W1_H02W0001 V06N0003

.tile R2C40:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0501 V06N0303
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0301 E1_H02W0301
arc: S3_V06S0003 H06E0003
arc: W1_H02W0501 V06N0303
arc: W3_H06W0303 V06N0303

.tile R2C41:PLC2
arc: H00R0100 E1_H02W0501
arc: S1_V02S0001 S3_V06N0003
arc: V00B0100 H02W0501
arc: S1_V02S0101 W3_H06E0103
arc: S3_V06S0103 W3_H06E0103
arc: W1_H02W0101 W3_H06E0103
arc: A0 H00L0100
arc: B1 V00T0000
arc: B2 E1_H02W0101
arc: B3 H00L0000
arc: C0 E1_H02W0401
arc: C1 E1_H02W0601
arc: C3 V02N0401
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 V00B0100
arc: E1_H02E0301 Q3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H00L0000 Q0
arc: H00L0100 Q1
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: V00T0000 Q2
word: SLICEB.K1.INIT 1111000011001100
word: SLICEA.K0.INIT 1111000010101010
word: SLICEA.K1.INIT 1111000011001100
word: SLICEB.K0.INIT 1100110000000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1

.tile R2C42:PLC2
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 N1_V01S0100
arc: H00R0000 V02S0601
arc: H00R0100 H02W0501
arc: S1_V02S0301 S3_V06N0003
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0501 N1_V01S0100
arc: A0 H00L0100
arc: A4 N1_V01S0100
arc: B1 V00T0000
arc: B2 H02E0301
arc: C0 N1_V01S0100
arc: C1 N1_V01S0100
arc: C2 V02N0601
arc: C4 S1_V02N0001
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V02N0001
arc: D1 W1_H02E0001
arc: D2 H00R0000
arc: D4 H01W0000
arc: E1_H02E0401 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: H00L0100 Q1
arc: H01W0000 Q0
arc: LSR1 W1_H02E0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: V00T0000 Q2
word: SLICEC.K0.INIT 1111010110100000
word: SLICEA.K0.INIT 1111101000001010
word: SLICEA.K1.INIT 1111110000001100
word: SLICEB.K0.INIT 1111000011001100
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1

.tile R2C43:PLC2
arc: H00R0000 V02N0401
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0601 W3_H06E0303
arc: A0 H00R0000
arc: A7 H02E0701
arc: B0 V01N0001
arc: B7 V02N0701
arc: C0 H02E0401
arc: C7 E1_H02W0601
arc: CLK0 G_HPBX0000
arc: D0 V02N0001
arc: D7 V01N0001
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V01S0100 Q0
arc: W1_H02W0501 F7
word: SLICEA.K0.INIT 1111001101110100
word: SLICED.K1.INIT 1110101010111010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R2C45:PLC2
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0701 S3_V06N0203
arc: V00B0100 V02N0101
arc: A0 V01N0101
arc: A4 F5
arc: B0 V01N0001
arc: B4 H00L0000
arc: C0 S1_V02N0401
arc: C4 V01N0101
arc: C5 V02N0001
arc: CE0 V02N0201
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D4 S1_V02N0601
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00L0000 Q0
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: V01S0000 F4
arc: V01S0100 F4
arc: W1_H02W0601 F4
word: SLICEA.K0.INIT 0111111110000000
word: SLICEC.K1.INIT 0000111100001111
word: SLICEC.K0.INIT 0000000000010000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R2C47:PLC2
arc: H00R0100 V02N0501
arc: CE0 E1_H02W0101
arc: CE1 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0000
arc: E1_H01E0101 Q0
arc: H00R0000 Q4
arc: M0 V00B0000
arc: M3 H00R0100
arc: M4 E1_H01E0101
arc: M5 H00R0000
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0501 Q5
arc: V00B0000 Q6
arc: V00T0100 Q3
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C48:PLC2
arc: H00R0100 V02N0701
arc: CE0 S1_V02N0201
arc: CE2 V02N0601
arc: CE3 V02N0601
arc: CLK0 G_HPBX0000
arc: M0 V00B0100
arc: M1 V01S0100
arc: M5 V01S0000
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: S3_V06S0003 Q0
arc: V00B0100 Q5
arc: V01S0000 Q1
arc: V01S0100 Q7
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C49:PLC2
arc: W1_H02W0101 S1_V02N0101

.tile R2C50:PLC2
arc: S1_V02S0001 V01N0001

.tile R2C51:PLC2
arc: E1_H02E0301 V06N0003
arc: E1_H02E0601 S1_V02N0601
arc: H00L0100 H02W0301
arc: V00B0100 V02N0101
arc: CE0 H00L0100
arc: CLK0 G_HPBX0000
arc: E1_H02E0201 Q0
arc: M0 V00B0100
arc: MUXCLK0 CLK0
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C52:PLC2
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 S1_V02N0401
arc: V00T0100 V02N0701
arc: W1_H02W0301 S3_V06N0003
arc: CE0 S1_V02N0201
arc: CE1 S1_V02N0201
arc: CLK0 G_HPBX0000
arc: H00L0000 Q0
arc: M0 V00T0000
arc: M2 V00T0100
arc: M3 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q3
arc: V00T0000 Q2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C53:PLC2
arc: E1_H02E0201 W1_H02E0201
arc: H00L0000 S1_V02N0201
arc: H00R0000 S1_V02N0601
arc: A2 V01N0101
arc: A7 S1_V02N0101
arc: B0 V02N0301
arc: B1 V01N0001
arc: B2 W1_H02E0301
arc: B3 V01N0001
arc: C0 H02E0401
arc: C2 H02E0401
arc: C7 E1_H02W0601
arc: CE1 H00R0000
arc: CE2 S1_V02N0601
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0000
arc: D0 V01S0100
arc: D1 V01S0100
arc: D2 V01S0100
arc: D3 V01S0100
arc: D7 S1_V02N0401
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F7 F7_SLICE
arc: H00R0100 Q5
arc: H01W0000 Q6
arc: M0 W1_H02E0601
arc: M1 H00L0000
arc: M2 W1_H02E0601
arc: M3 H00R0100
arc: M4 V00T0100
arc: M5 V01S0000
arc: M6 V00B0000
arc: M7 H02E0201
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0501 Q7
arc: S1_V02S0701 F7
arc: S3_V06S0203 F7
arc: V00B0000 Q4
arc: V00T0100 Q3
arc: V01S0000 F1
arc: V01S0100 F7
word: SLICED.K1.INIT 0101000000000000
word: SLICEA.K0.INIT 1111000011001100
word: SLICEA.K1.INIT 1111111111001100
word: SLICEB.K0.INIT 0011000010101010
word: SLICEB.K1.INIT 1111111111001100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C54:PLC2
arc: H00L0100 W1_H02E0301
arc: CE2 H00L0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0000
arc: M4 V00B0100
arc: M7 H02E0201
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0601 Q4
arc: V00B0100 Q7
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R2C55:PLC2
arc: W1_H02W0601 S1_V02N0601

.tile R2C7:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R30C14:PLC2
arc: D2 V02S0201
arc: F2 F2_SLICE
arc: W3_H06W0103 F2
word: SLICEB.K0.INIT 0000000011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1

.tile R30C2:PLC2
arc: S3_V06S0103 E3_H06W0103

.tile R30C53:PLC2
arc: E3_H06E0303 N3_V06S0303

.tile R30C59:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R30C65:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R30C70:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R30C8:PLC2
arc: W3_H06W0103 E3_H06W0103

.tile R31C36:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0103

.tile R31C39:PLC2
arc: N3_V06N0303 S3_V06N0303

.tile R31C42:PLC2
arc: N3_V06N0003 S3_V06N0303

.tile R32C10:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R32C16:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R32C22:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R32C28:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R32C32:PLC2
arc: N3_V06N0003 S3_V06N0303

.tile R32C34:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R32C38:PLC2
arc: N3_V06N0003 S3_V06N0303

.tile R32C40:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R32C46:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R32C4:PLC2
arc: S3_V06S0203 E3_H06W0203

.tile R32C52:PLC2
arc: W3_H06W0303 N3_V06S0303

.tile R32C53:PLC2
arc: N3_V06N0103 S3_V06N0103

.tile R32C69:PLC2
arc: E1_H02E0201 N3_V06S0103
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303

.tile R32C70:PLC2
arc: D2 V02N0001
arc: E1_H02E0201 F2
arc: F2 F2_SLICE
word: SLICEB.K0.INIT 0000000011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1

.tile R33C12:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R33C70:PLC2
arc: E1_H02E0501 V06S0303
arc: N1_V02N0001 S1_V02N0501

.tile R34C53:PLC2
arc: N3_V06N0103 S3_V06N0003

.tile R34C69:PLC2
arc: S3_V06S0103 N3_V06S0103
arc: V01S0100 N3_V06S0303

.tile R35C13:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R35C19:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R35C25:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R35C2:PLC2
arc: H00R0100 H02E0701
arc: W1_H02W0501 E1_H02W0401
arc: D7 H00R0100
arc: F7 F7_SLICE
arc: H01W0100 F7
word: SLICED.K1.INIT 0000000011111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1

.tile R35C31:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R35C37:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R35C43:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R35C49:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R35C4:PLC2
arc: W1_H02W0401 V06S0203

.tile R35C53:PLC2
arc: N3_V06N0103 E3_H06W0103

.tile R35C55:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R35C59:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R35C61:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R35C65:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R35C67:PLC2
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203

.tile R35C69:PLC2
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 N1_V01S0100

.tile R35C70:PLC2
arc: N1_V02N0501 H06E0303
arc: S3_V06S0303 H06E0303
arc: C1 H02E0601
arc: D2 H02E0201
arc: E1_H02E0101 F1
arc: E1_H02E0201 F2
arc: F1 F1_SLICE
arc: F2 F2_SLICE
word: SLICEA.K1.INIT 0000111100001111
word: SLICEB.K0.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1

.tile R35C7:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R36C2:PLC2
arc: W1_H02W0201 N3_V06S0103

.tile R38C32:PLC2
arc: H00R0000 V02S0601
arc: CLK0 G_HPBX0000
arc: E3_H06E0303 Q5
arc: M5 H00R0000
arc: MUXCLK2 CLK0
arc: N3_V06N0303 Q5
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R38C38:PLC2
arc: N3_V06N0303 W3_H06E0303

.tile R38C53:PLC2
arc: N3_V06N0103 S3_V06N0103

.tile R38C69:PLC2
arc: E1_H02E0601 N3_V06S0303
arc: S1_V02S0501 N3_V06S0303
arc: S3_V06S0203 N3_V06S0103

.tile R38C70:PLC2
arc: C0 H02E0601
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
word: SLICEA.K0.INIT 0000111100001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1

.tile R39C12:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R3C12:PLC2
arc: S3_V06S0103 H06W0103

.tile R3C13:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R3C15:PLC2
arc: W3_H06W0103 E3_H06W0103

.tile R3C19:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R3C21:PLC2
arc: W3_H06W0103 E3_H06W0103

.tile R3C25:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R3C27:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R3C31:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0303 S3_V06N0303
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0601 E1_H01W0000
arc: E1_H02E0001 W3_H06E0003
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: F0 F0_SLICE
arc: LSR0 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S1_V02S0201 Q0
arc: V01S0100 Q0
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C32:PLC2
arc: H00R0100 V02N0501
arc: N1_V02N0701 H02W0701
arc: S1_V02S0101 V01N0101
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 E1_H01W0100
arc: V00B0100 H02E0701
arc: A0 H00L0100
arc: A1 H00L0000
arc: A2 V00T0000
arc: B0 F1
arc: B1 V00T0000
arc: B4 V02S0501
arc: B6 N1_V01S0000
arc: C0 N1_V01N0001
arc: C1 E1_H01W0000
arc: C3 N1_V01S0100
arc: C5 E1_H01E0101
arc: CE0 H00R0100
arc: CE1 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0000
arc: D0 V02S0001
arc: D1 V01S0100
arc: D2 F0
arc: D3 F0
arc: D4 F0
arc: D5 V02S0601
arc: D6 F0
arc: E1_H01E0001 F0
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0000 Q0
arc: H00L0100 Q1
arc: H01W0000 Q6
arc: H01W0100 Q4
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M0 V00B0100
arc: M1 H02W0001
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q2
arc: N1_V02N0401 Q4
arc: N1_V02N0501 Q5
arc: N1_V02N0601 Q6
arc: V00T0000 Q2
arc: V01S0100 Q5
word: SLICEA.K1.INIT 1000001001000001
word: SLICEA.K0.INIT 1000010000000000
word: SLICEB.K0.INIT 0000000001010101
word: SLICEB.K1.INIT 0000000011110000
word: SLICEC.K0.INIT 0000000011001100
word: SLICEC.K1.INIT 0000111100000000
word: SLICED.K0.INIT 0000000011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C33:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 H01E0001
arc: H00L0000 S1_V02N0001
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0701 H01E0101
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0501 V01N0101
arc: W1_H02W0701 V06N0203
arc: W3_H06W0003 E3_H06W0003
arc: A0 F5
arc: C0 S1_V02N0601
arc: C5 S1_V02N0201
arc: CE2 W1_H02E0101
arc: CLK0 G_HPBX0000
arc: D5 S1_V02N0401
arc: F0 F0_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q5
arc: H01W0100 Q0
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M5 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: S1_V02S0201 F0
word: SLICEC.K1.INIT 1111111100001111
word: SLICEA.K0.INIT 1111010111110101
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C34:PLC2
arc: E1_H02E0501 V02S0501
arc: E3_H06E0103 N1_V01S0100
arc: H00R0100 V02S0701
arc: N1_V02N0201 H06W0103
arc: V00T0100 V02S0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 V02S0101
arc: W1_H02W0501 S1_V02N0501
arc: A4 F5
arc: A6 V02N0101
arc: B0 H02E0101
arc: B1 F3
arc: B5 V02S0501
arc: B6 F3
arc: C0 V02N0401
arc: C1 F4
arc: C3 N1_V01S0100
arc: C5 V02N0201
arc: C6 F4
arc: CE0 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 V00T0100
arc: D3 V00T0100
arc: D4 H02W0001
arc: D5 H02E0201
arc: D6 H00R0100
arc: E1_H01E0001 Q0
arc: E1_H02E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00R0000 F6
arc: MUXCLK0 CLK0
arc: N1_V01N0101 F3
arc: N1_V02N0501 F5
arc: S1_V02S0101 F1
arc: S1_V02S0201 Q0
arc: V01S0100 F1
word: SLICEC.K1.INIT 1111110011110000
word: SLICEB.K1.INIT 0000111100000000
word: SLICEA.K1.INIT 0011000000110000
word: SLICEC.K0.INIT 1010101000000000
word: SLICED.K0.INIT 0011000010110000
word: SLICEA.K0.INIT 1100110011110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C35:PLC2
arc: E3_H06E0103 W1_H02E0101
arc: H00R0100 E1_H02W0501
arc: S1_V02S0401 V01N0001
arc: S1_V02S0601 H01E0001
arc: V00B0100 V02N0101
arc: W1_H02W0001 E1_H02W0001
arc: W3_H06W0203 E1_H01W0000
arc: A0 V01N0101
arc: C0 V02N0401
arc: C4 V02N0001
arc: CE0 H02E0101
arc: CE1 H00R0000
arc: CE2 V02N0601
arc: CLK0 G_HPBX0000
arc: D0 N1_V01S0000
arc: D4 E1_H02W0001
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: H00R0000 F4
arc: M2 V00B0100
arc: M5 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V02N0001 Q2
arc: S1_V02S0201 Q0
arc: V01S0000 Q5
arc: V01S0100 Q0
word: SLICEC.K0.INIT 1111000000000000
word: SLICEA.K0.INIT 1010101011110000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1

.tile R3C36:PLC2
arc: N1_V02N0401 S1_V02N0101
arc: S1_V02S0201 V01N0001
arc: S1_V02S0601 V01N0001
arc: V00B0100 W1_H02E0501
arc: B1 H00R0100
arc: C1 S1_V02N0401
arc: CE0 W1_H02E0101
arc: CE3 V02N0601
arc: CLK0 G_HPBX0000
arc: D1 V00B0100
arc: E1_H02E0101 Q1
arc: E1_H02E0301 Q3
arc: F1 F1_SLICE
arc: H00R0100 Q7
arc: H01W0000 Q3
arc: H01W0100 Q2
arc: M2 H02W0601
arc: M3 H01W0100
arc: M7 H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: V01S0100 Q7
word: SLICEA.K1.INIT 1111000011001100
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R3C37:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0401 V02N0401
arc: H00R0000 V02S0401
arc: S1_V02S0101 H02E0101
arc: V00B0000 V02S0001
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0601 V02S0601
arc: E1_H02E0601 W3_H06E0303
arc: W1_H02W0501 W3_H06E0303
arc: W3_H06W0103 V01N0101
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: A0 H00L0100
arc: B1 E1_H01W0100
arc: C0 V02N0401
arc: C1 V02N0601
arc: CE0 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 V02S0201
arc: D1 V02N0201
arc: E1_H01E0001 Q0
arc: E1_H01E0101 Q2
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H00L0100 Q1
arc: LSR1 E1_H02W0501
arc: M2 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
word: SLICEA.K0.INIT 1111101000001010
word: SLICEA.K1.INIT 1111110000001100
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R3C38:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0301 H01E0101
arc: H00L0000 E1_H02W0001
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 W1_H02E0301
arc: V00T0100 S1_V02N0501
arc: A0 H01E0001
arc: A2 H00L0100
arc: A3 V00T0000
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 H00L0000
arc: C3 H02E0601
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CLK0 G_HPBX0000
arc: D0 V02N0201
arc: D1 H02E0201
arc: D2 H02E0001
arc: D3 H02E0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H00L0100 Q3
arc: H01W0100 Q1
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q2
arc: V00T0000 Q0
word: SLICEB.K0.INIT 1111000010101010
word: SLICEB.K1.INIT 1111000010101010
word: SLICEA.K0.INIT 1111101000001010
word: SLICEA.K1.INIT 1111000000000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R3C39:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0401 V01N0001
arc: E1_H02E0701 W1_H02E0601
arc: H00R0000 V02N0601
arc: S1_V02S0501 H02W0501
arc: V00B0100 H02W0701
arc: V00T0000 H02W0001
arc: V00T0100 S1_V02N0501
arc: W1_H02W0501 S1_V02N0501
arc: A0 F5
arc: A1 F5
arc: A3 V00B0000
arc: A5 Q5
arc: A7 N1_V01N0101
arc: B0 H02W0301
arc: B1 H02W0301
arc: B3 V02S0101
arc: B5 V01S0000
arc: B7 H02E0301
arc: C0 V02N0401
arc: C3 H00R0100
arc: C5 V00B0100
arc: C7 V01N0101
arc: CE2 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0000
arc: D0 V01S0100
arc: D1 V01S0100
arc: D3 H02W0201
arc: D5 H02W0201
arc: D7 H02W0201
arc: E1_H01E0001 F7
arc: E1_H01E0101 Q5
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0100 Q5
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 H02W0601
arc: M5 H00R0000
arc: M6 V00T0000
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q5
arc: S1_V02S0401 Q6
arc: V00B0000 Q6
arc: V01S0000 Q6
arc: V01S0100 F3
arc: W3_H06W0003 F0
word: SLICEA.K0.INIT 1100111110001011
word: SLICEA.K1.INIT 1100110010001000
word: SLICEC.K1.INIT 0000000010000000
word: SLICED.K1.INIT 1011101101011111
word: SLICEB.K1.INIT 0000000000000100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C40:PLC2
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0601 V06N0303
arc: E1_H02E0701 S3_V06N0203
arc: H00L0000 S1_V02N0201
arc: H00R0100 H02E0701
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0701 S3_V06N0203
arc: V00B0000 S1_V02N0001
arc: V00B0100 V02N0301
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 V02S0001
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 S1_V02N0701
arc: E1_H02E0201 W3_H06E0103
arc: A1 S1_V02N0701
arc: A2 V00T0000
arc: A3 F5
arc: A4 F5
arc: A7 F5
arc: B0 V02N0101
arc: B1 V02N0101
arc: B2 V01N0001
arc: B3 S1_V02N0101
arc: B7 H02E0301
arc: C0 E1_H02W0401
arc: C2 E1_H01W0000
arc: C3 H00L0000
arc: C5 V02N0201
arc: C6 S1_V02N0201
arc: C7 S1_V02N0201
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CE2 H02W0101
arc: CE3 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 H02E0201
arc: D1 H02W0201
arc: D2 S1_V02N0201
arc: D3 H01E0101
arc: D4 S1_V02N0401
arc: D5 H02W0001
arc: D6 S1_V02N0401
arc: D7 H01W0000
arc: E1_H01E0001 F7
arc: E1_H01E0101 F6
arc: E1_H02E0001 F0
arc: E1_H02E0101 Q1
arc: E1_H02E0501 F5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0000 Q5
arc: H01W0100 Q7
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M0 E1_H02W0601
arc: M1 V01S0100
arc: M2 V00B0000
arc: M5 H00R0100
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: S1_V02S0201 F2
arc: S1_V02S0601 F4
arc: V00T0000 Q2
arc: V01S0000 F3
arc: W1_H02W0201 Q2
arc: W1_H02W0301 Q1
word: SLICEB.K1.INIT 0000011101110111
word: SLICEA.K1.INIT 0010001000000000
word: SLICEA.K0.INIT 0000001100000000
word: SLICEC.K1.INIT 0000111100000000
word: SLICEC.K0.INIT 1010101000000000
word: SLICED.K0.INIT 1111000000000000
word: SLICEB.K0.INIT 0000000100000011
word: SLICED.K1.INIT 0000011101110111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R3C41:PLC2
arc: E1_H02E0401 V02N0401
arc: H00L0100 V02N0301
arc: H00R0000 W1_H02E0401
arc: H00R0100 H02E0701
arc: N1_V02N0401 H02E0401
arc: S1_V02S0201 H02W0201
arc: S1_V02S0401 H01E0001
arc: S1_V02S0601 E1_H02W0601
arc: V00B0100 S1_V02N0301
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 H01E0101
arc: A0 H02E0501
arc: A1 V02N0501
arc: A2 F5
arc: A3 F5
arc: A6 H00R0000
arc: B0 V02N0101
arc: B1 V00T0000
arc: B2 H02W0301
arc: B3 H02E0101
arc: B4 H02W0101
arc: B6 S1_V02N0701
arc: B7 H02W0101
arc: C0 N1_V01N0001
arc: C1 F6
arc: C2 V02N0601
arc: C3 H02E0601
arc: C4 V02S0001
arc: C5 V02S0001
arc: C6 H02W0601
arc: C7 V02S0001
arc: CE1 H00L0100
arc: CLK0 G_HPBX0000
arc: D0 F2
arc: D1 H02E0001
arc: D2 Q2
arc: D3 V01S0100
arc: D4 V01N0001
arc: D5 H02W0201
arc: D6 E1_H02W0201
arc: D7 V02N0401
arc: E1_H01E0001 Q2
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: LSR1 H02E0301
arc: M2 V00B0100
arc: M3 H00R0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F7
arc: S1_V02S0001 F0
arc: S1_V02S0101 F3
arc: S1_V02S0501 F5
arc: S1_V02S0701 F5
arc: V00T0000 Q2
arc: V01S0100 Q3
arc: W1_H02W0201 Q2
word: SLICED.K0.INIT 1101001111011111
word: SLICEA.K1.INIT 0101010011111110
word: SLICEA.K0.INIT 0000011100000000
word: SLICEB.K0.INIT 0001010100111111
word: SLICED.K1.INIT 1100000000000000
word: SLICEC.K1.INIT 0000000011110000
word: SLICEC.K0.INIT 1100000000000000
word: SLICEB.K1.INIT 0001010100111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R3C42:PLC2
arc: E1_H02E0701 S1_V02N0701
arc: H00L0000 W1_H02E0201
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0601 H02W0601
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 V01N0001
arc: S1_V02S0701 W1_H02E0701
arc: V00B0100 V02N0301
arc: V00T0000 V02N0401
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 V06N0103
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 H01E0001
arc: W1_H02W0601 V02N0601
arc: B0 V00T0000
arc: B1 S1_V02N0101
arc: C0 H00L0000
arc: C1 V02N0401
arc: C5 V01N0101
arc: D0 V02N0201
arc: D1 V02N0201
arc: D5 S1_V02N0401
arc: F0 F5A_SLICE
arc: F5 F5_SLICE
arc: M0 V00B0100
arc: S1_V02S0501 F5
arc: V01S0100 F0
word: SLICEA.K1.INIT 0000000011000000
word: SLICEA.K0.INIT 0000000000110000
word: SLICEC.K1.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R3C43:PLC2
arc: E1_H02E0201 S3_V06N0103
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0701 H02E0701
arc: V00B0100 V02N0101
arc: V00T0000 V02N0601
arc: W1_H02W0501 S1_V02N0501
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0201 W3_H06E0103
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0601 W3_H06E0303
arc: A0 H00L0100
arc: A2 H00L0100
arc: A6 E1_H01W0000
arc: B0 V00B0000
arc: B1 V00B0000
arc: B2 H00L0000
arc: C0 E1_H01W0000
arc: C1 H00L0100
arc: C2 E1_H01W0000
arc: C4 E1_H01E0101
arc: C6 F4
arc: C7 F6
arc: CE0 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D1 V01S0100
arc: D2 H00R0000
arc: D4 H01W0000
arc: D6 V00B0000
arc: D7 E1_H02W0001
arc: E1_H01E0001 F6
arc: E1_H01E0101 Q0
arc: E1_H02E0001 Q0
arc: E1_H02E0101 Q1
arc: E1_H02E0601 Q6
arc: E1_H02E0701 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00L0100 Q1
arc: H00R0000 Q6
arc: H00R0100 F7
arc: H01W0000 Q1
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M2 V00T0000
arc: M6 N1_V01N0101
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F4
arc: N1_V01N0101 F2
arc: N1_V02N0401 Q6
arc: S3_V06S0303 F6
arc: V00B0000 Q6
arc: V01S0100 Q0
word: SLICEB.K0.INIT 0000000010111110
word: SLICEB.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 0010001111001100
word: SLICEA.K1.INIT 0011110011110000
word: SLICEC.K0.INIT 0000000000001111
word: SLICED.K1.INIT 1111111100001111
word: SLICED.K0.INIT 1111111110101111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1

.tile R3C44:PLC2
arc: E1_H02E0201 H01E0001
arc: H00L0000 H02E0001
arc: H00R0100 H02E0701
arc: S1_V02S0201 H06E0103
arc: A0 H00L0000
arc: B0 H02E0101
arc: C0 H02E0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: F0 F0_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q0
arc: LSR0 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
word: SLICEA.K0.INIT 0111110110000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C45:PLC2
arc: E1_H02E0601 S1_V02N0601
arc: H00L0000 H02E0201
arc: N1_V02N0201 H02E0201
arc: S1_V02S0001 E1_H02W0001
arc: W1_H02W0001 N1_V01S0000
arc: A0 H00L0100
arc: B1 Q1
arc: C0 V02N0401
arc: C3 N1_V01S0100
arc: CE0 H00L0000
arc: CE1 H00L0000
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D1 V02N0001
arc: D2 Q2
arc: D3 W1_H02E0201
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H00L0100 Q1
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q1
arc: N1_V02N0001 Q0
arc: N1_V02N0101 F3
arc: V00T0100 F3
arc: V01S0000 Q2
word: SLICEA.K0.INIT 0101111110100000
word: SLICEA.K1.INIT 0011001111001100
word: SLICEB.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 1111000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R3C46:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0201 E1_H01W0000
arc: H00L0000 V02N0001
arc: H00R0000 H02E0601
arc: H00R0100 E1_H02W0501
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0301 E3_H06W0003
arc: W1_H02W0501 S1_V02N0501
arc: A2 V00B0000
arc: A3 V00B0000
arc: B0 V00B0000
arc: B1 V00B0000
arc: B2 V02N0101
arc: B4 V02N0701
arc: C0 V02N0401
arc: C1 F4
arc: C2 F4
arc: C3 F4
arc: C4 S1_V02N0201
arc: CE1 V02N0201
arc: CE2 V02N0601
arc: CE3 V02N0601
arc: CLK0 G_HPBX0000
arc: D0 V01S0100
arc: D2 H00R0000
arc: D4 E1_H02W0001
arc: E1_H01E0001 F4
arc: E1_H01E0101 F4
arc: E1_H02E0101 Q3
arc: E3_H06E0203 F4
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: H00L0100 F1
arc: H01W0100 Q7
arc: M0 E1_H02W0601
arc: M1 H00L0000
arc: M2 E1_H02W0601
arc: M3 H01W0100
arc: M4 V00B0100
arc: M5 H00R0100
arc: M6 N1_V01N0101
arc: M7 H00L0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q4
arc: S1_V02S0401 Q6
arc: V00B0000 Q6
arc: V00B0100 Q5
arc: V01S0000 Q6
arc: V01S0100 F4
word: SLICEC.K0.INIT 0000110000000000
word: SLICEA.K0.INIT 1111000011001100
word: SLICEA.K1.INIT 1111110011111100
word: SLICEB.K0.INIT 0000101011001010
word: SLICEB.K1.INIT 1111101011111010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C47:PLC2
arc: E1_H02E0601 E1_H01W0000
arc: E3_H06E0103 H01E0101
arc: H00L0100 H02E0101
arc: H00R0000 V02N0601
arc: S1_V02S0301 V01N0101
arc: S1_V02S0401 H01E0001
arc: V00B0100 V02N0101
arc: W1_H02W0001 E3_H06W0003
arc: A0 F5
arc: A1 F5
arc: A2 F5
arc: A3 F5
arc: B0 V01N0001
arc: B1 V01N0001
arc: B2 V01N0001
arc: B3 V01N0001
arc: C0 V02N0401
arc: C2 V02N0401
arc: C5 E1_H02W0401
arc: CE1 H00R0000
arc: CE2 V02N0601
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0000
arc: D2 E1_H02W0001
arc: D5 E1_H02W0201
arc: E1_H01E0001 Q5
arc: E1_H01E0101 Q3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q6
arc: H01W0100 Q4
arc: M0 V00B0100
arc: M1 H02E0001
arc: M2 V00B0100
arc: M3 H01W0100
arc: M4 H02W0401
arc: M5 H00L0100
arc: M6 V00T0100
arc: M7 H02E0201
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0501 Q7
arc: S1_V02S0701 F5
arc: V00T0100 F1
word: SLICEC.K1.INIT 1111000000000000
word: SLICEB.K1.INIT 1110111011101110
word: SLICEB.K0.INIT 0100010011100100
word: SLICEA.K1.INIT 1110111011101110
word: SLICEA.K0.INIT 1110010011100100
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C48:PLC2
arc: E1_H02E0101 V02N0101
arc: E3_H06E0303 V06N0303
arc: H00L0000 S1_V02N0001
arc: H00R0000 V02N0401
arc: N1_V02N0601 V01N0001
arc: S1_V02S0301 V01N0101
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 H01E0101
arc: W1_H02W0601 V02N0601
arc: CE0 V02N0201
arc: CE1 V02N0201
arc: CE2 S1_V02N0601
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0000
arc: H01W0000 Q2
arc: M0 H02E0601
arc: M1 V01S0100
arc: M2 V00B0100
arc: M3 H00L0000
arc: M4 V00T0100
arc: M5 V01S0000
arc: M6 V00T0000
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0701 Q5
arc: S1_V02S0601 Q4
arc: V00B0100 Q7
arc: V00T0000 Q0
arc: V00T0100 Q1
arc: V01S0000 Q3
arc: V01S0100 Q6
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C49:PLC2
arc: E1_H02E0301 V06N0003
arc: H00R0100 V02N0501
arc: S1_V02S0501 H06W0303
arc: S1_V02S0701 E1_H02W0701
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0401 S1_V02N0401
arc: C0 S1_V02N0601
arc: CE2 H02E0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0000
arc: D0 V02N0001
arc: F0 F0_SLICE
arc: M4 V00B0000
arc: M5 H00R0100
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0201 Q0
arc: S1_V02S0601 Q4
arc: V00B0000 Q6
arc: V00B0100 Q5
word: SLICEA.K0.INIT 0000000000001111
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1

.tile R3C50:PLC2
arc: E1_H02E0101 S3_V06N0103
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 V01N0101
arc: S1_V02S0501 N1_V02S0501
arc: W1_H02W0001 V01N0001
arc: A0 S1_V02N0501
arc: B0 H02E0301
arc: C0 E1_H02W0401
arc: CE0 W1_H02E0101
arc: CE1 W1_H02E0101
arc: CE2 V02N0601
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0001
arc: F0 F0_SLICE
arc: H00R0100 Q5
arc: H01W0100 Q0
arc: M1 H00R0100
arc: M3 H01W0100
arc: M5 V01S0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q1
arc: V01S0000 Q3
word: SLICEA.K0.INIT 0000101000111010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C51:PLC2
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V01N0001
arc: H00R0000 S1_V02N0401
arc: H00R0100 V02N0501
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 H02E0101
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 S3_V06N0303
arc: V00B0100 S1_V02N0101
arc: V00T0000 V02N0601
arc: V00T0100 V02N0701
arc: V01S0100 S3_V06N0303
arc: W1_H02W0501 S1_V02N0501
arc: A2 S1_V02N0501
arc: B0 S1_V02N0301
arc: B2 S1_V02N0301
arc: C0 V02N0401
arc: C1 S1_V02N0401
arc: C2 V02N0401
arc: C3 S1_V02N0401
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 H00R0000
arc: D1 V00B0100
arc: D2 H00R0000
arc: D3 V00B0100
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: H00L0100 Q3
arc: H01W0100 Q5
arc: M0 V00T0000
arc: M1 E1_H02W0001
arc: M2 V00T0000
arc: M3 H01W0100
arc: M4 V00B0000
arc: M5 V01S0000
arc: M6 V00T0100
arc: M7 H00L0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0101 F1
arc: V00B0000 Q6
arc: V01S0000 Q4
arc: W1_H02W0701 Q7
word: SLICEA.K0.INIT 1111000011001100
word: SLICEA.K1.INIT 1111111111110000
word: SLICEB.K0.INIT 0101000011001100
word: SLICEB.K1.INIT 1111111111110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C52:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 V06N0103
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 V01N0101
arc: V00B0000 N1_V02S0001
arc: W1_H02W0401 W3_H06E0203
arc: W3_H06W0303 E1_H01W0100
arc: A2 S1_V02N0501
arc: B0 H01W0100
arc: B2 H01W0100
arc: B3 Q3
arc: B7 S1_V02N0701
arc: C0 V02N0401
arc: C1 N1_V01N0001
arc: C2 V02N0401
arc: C7 V01N0101
arc: CE1 V02N0201
arc: CE2 S1_V02N0601
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D1 V01S0100
arc: D2 V00B0100
arc: D3 V01S0100
arc: D7 V02N0601
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F1
arc: H00R0000 Q6
arc: H01W0000 Q4
arc: H01W0100 Q3
arc: M0 H02E0601
arc: M1 H02W0001
arc: M2 H02E0601
arc: M3 H02E0201
arc: M4 V00B0000
arc: M5 H00R0000
arc: M6 N1_V01N0101
arc: M7 H00L0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q7
arc: N1_V02N0701 Q5
arc: S1_V02S0501 F7
arc: S1_V02S0701 F7
arc: V00B0100 F7
arc: V01S0100 F7
arc: W3_H06W0003 Q3
word: SLICED.K1.INIT 0011000000000000
word: SLICEA.K0.INIT 1111000011001100
word: SLICEA.K1.INIT 1111111111110000
word: SLICEB.K0.INIT 0101000011001100
word: SLICEB.K1.INIT 1111111111001100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C53:PLC2
arc: H00L0000 V02N0001
arc: H00R0000 V02N0601
arc: H00R0100 V02N0501
arc: S1_V02S0601 S3_V06N0303
arc: V00T0100 V02S0501
arc: W1_H02W0001 V02N0001
arc: A2 W1_H02E0501
arc: B0 V02N0301
arc: B2 V02N0301
arc: B4 H02E0301
arc: C0 F4
arc: C1 F4
arc: C2 F4
arc: C3 F4
arc: C4 S1_V02N0001
arc: CE1 H00R0000
arc: CE2 H02W0101
arc: CE3 V02N0601
arc: CLK0 G_HPBX0000
arc: D0 H02E0001
arc: D1 H02W0001
arc: D2 H02E0001
arc: D3 H02W0001
arc: D4 H00R0100
arc: E1_H01E0001 Q7
arc: E1_H01E0101 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: H01W0000 Q6
arc: H01W0100 Q3
arc: M0 W1_H02E0601
arc: M1 H00L0000
arc: M2 W1_H02E0601
arc: M3 H02W0201
arc: M4 E1_H01E0101
arc: M6 V00T0100
arc: M7 H02E0201
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q3
arc: N1_V02N0301 Q3
arc: S3_V06S0203 F4
arc: V01S0000 Q4
arc: W3_H06W0003 Q3
word: SLICEC.K0.INIT 0000110000000000
word: SLICEA.K0.INIT 1111110000001100
word: SLICEA.K1.INIT 1111111111110000
word: SLICEB.K0.INIT 0101110000001100
word: SLICEB.K1.INIT 1111111111110000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C54:PLC2
arc: E1_H02E0101 V02N0101
arc: S1_V02S0101 S3_V06N0103
arc: V00T0000 V02S0601
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 V06N0103
arc: W1_H02W0201 H01E0001
arc: CE0 W1_H02E0101
arc: CE1 W1_H02E0101
arc: CE2 V02N0601
arc: CE3 V02N0601
arc: CLK0 G_HPBX0000
arc: E1_H02E0701 Q5
arc: H00R0000 Q4
arc: H01W0100 Q2
arc: M0 V00T0000
arc: M1 V01S0100
arc: M2 V00T0100
arc: M3 H01W0100
arc: M4 V00B0000
arc: M5 H00R0000
arc: M6 H02W0401
arc: M7 E1_H01W0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: V00B0000 Q6
arc: V00T0100 Q1
arc: V01S0000 Q7
arc: V01S0100 Q0
arc: W3_H06W0003 Q3
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C55:PLC2
arc: H00R0100 H02E0701
arc: W1_H02W0401 V02N0401
arc: CE1 H02E0101
arc: CE2 H02E0101
arc: CLK0 G_HPBX0000
arc: H01W0000 Q5
arc: M3 H00R0100
arc: M5 V01S0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: V01S0000 Q3
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C7:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R40C53:PLC2
arc: N3_V06N0003 E3_H06W0003

.tile R40C59:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R40C65:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R40C69:PLC2
arc: E1_H02E0501 N1_V02S0501
arc: S3_V06S0203 N3_V06S0103

.tile R40C70:PLC2
arc: H00R0100 H02E0501
arc: D6 H00R0100
arc: E1_H01E0101 F6
arc: F6 F6_SLICE
word: SLICED.K0.INIT 0000000011111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1

.tile R41C69:PLC2
arc: E1_H02E0701 V06S0203

.tile R41C70:PLC2
arc: H00R0100 V02N0501
arc: V01S0100 N3_V06S0303
arc: D4 H00R0100
arc: E1_H01E0101 F4
arc: F4 F4_SLICE
word: SLICEC.K0.INIT 0000000011111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1

.tile R42C70:PLC2
arc: N1_V02N0501 N1_V01S0100

.tile R43C12:PLC2
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0103 W3_H06E0003

.tile R43C13:PLC2
arc: E3_H06E0003 S3_V06N0003

.tile R43C18:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103

.tile R43C19:PLC2
arc: E1_H02E0301 W3_H06E0003

.tile R43C21:PLC2
arc: E1_H02E0601 W1_H02E0301

.tile R43C23:PLC2
arc: V00B0000 W1_H02E0601
arc: CLK0 G_HPBX0000
arc: M4 V00B0000
arc: MUXCLK2 CLK0
arc: N3_V06N0203 Q4
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R43C24:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103

.tile R43C30:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203

.tile R43C36:PLC2
arc: N3_V06N0103 W3_H06E0103
arc: N3_V06N0203 W3_H06E0203
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203

.tile R43C39:PLC2
arc: N3_V06N0303 H06E0303

.tile R43C42:PLC2
arc: N3_V06N0203 W3_H06E0203

.tile R43C6:PLC2
arc: E3_H06E0003 S3_V06N0003

.tile R44C53:PLC2
arc: N3_V06N0103 E3_H06W0103

.tile R44C59:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R44C65:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R44C69:PLC2
arc: E1_H02E0701 S1_V02N0701

.tile R45C12:PLC2
arc: S1_V02S0501 N3_V06S0303

.tile R46C69:PLC2
arc: N1_V02N0701 N3_V06S0203

.tile R47C11:PLC2
arc: S1_V02S0501 H02W0501

.tile R47C12:PLC2
arc: W1_H02W0501 N1_V02S0501

.tile R4C31:PLC2
arc: H00L0000 V02S0201
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0601 E3_H06W0303
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0301 N1_V01S0100
arc: V00B0000 E1_H02W0401
arc: A0 E1_H02W0501
arc: A5 Q5
arc: A6 N1_V01N0101
arc: A7 Q7
arc: B2 H00L0000
arc: B3 Q3
arc: B4 H00R0000
arc: CLK0 G_HPBX0000
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: LSR0 V00B0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q6
arc: S1_V02S0101 Q3
arc: S1_V02S0401 Q4
arc: S1_V02S0501 Q5
arc: S1_V02S0601 Q6
arc: S1_V02S0701 Q7
arc: V01S0000 Q5
arc: V01S0100 Q4
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C32:PLC2
arc: N1_V02N0501 H06W0303
arc: A5 Q5
arc: A7 Q7
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CLK0 G_HPBX0000
arc: E1_H01E0101 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q4
arc: H01W0000 Q0
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q2
arc: S1_V02S0001 Q2
arc: S1_V02S0101 Q1
arc: S1_V02S0201 Q0
arc: S1_V02S0301 Q3
arc: S1_V02S0401 Q6
arc: S1_V02S0501 Q5
arc: S1_V02S0601 Q4
arc: V00B0000 Q6
arc: V00T0000 Q0
arc: V01S0100 Q7
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C33:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0401 N1_V01S0000
arc: S1_V02S0501 H01E0101
arc: W1_H02W0501 S1_V02N0501
arc: B0 V00T0000
arc: B1 Q1
arc: C4 V02S0201
arc: CLK0 G_HPBX0000
arc: D4 H02W0201
arc: E1_H01E0101 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0101 F4
arc: S1_V02S0101 Q1
arc: S1_V02S0201 Q0
arc: S1_V02S0301 Q1
arc: V00B0000 F4
arc: V00T0000 Q0
arc: W1_H02W0401 F4
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
word: SLICEC.K0.INIT 1111000011111111
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C34:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 V02N0201
arc: E1_H02E0501 N1_V02S0501
arc: H00R0000 N1_V02S0401
arc: H00R0100 H02W0501
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 E1_H01W0000
arc: S1_V02S0201 V01N0001
arc: S1_V02S0301 V01N0101
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 V01N0001
arc: V00B0000 V02S0201
arc: V00T0100 V02N0501
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0501 H01E0101
arc: A0 H02W0701
arc: A4 V00B0000
arc: B0 E1_H02W0101
arc: B4 N1_V02S0501
arc: C0 F4
arc: C4 E1_H02W0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V02N0201
arc: D4 V02N0401
arc: E1_H02E0001 F0
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: LSR0 V00T0100
arc: M0 H02W0601
arc: M1 H00R0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V02N0101 Q1
word: SLICEA.K0.INIT 0111000011111111
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0001010100111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C35:PLC2
arc: E1_H02E0601 N1_V01S0000
arc: H00L0000 E1_H02W0001
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0401 N1_V01S0000
arc: V00T0100 E1_H02W0101
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 V02N0601
arc: W3_H06W0303 E1_H02W0501
arc: A1 H02W0701
arc: A4 V00T0000
arc: A5 N1_V01N0101
arc: A7 F5
arc: B0 V00B0000
arc: B1 V02N0101
arc: B2 H01W0100
arc: B3 H00R0100
arc: B4 S1_V02N0701
arc: B5 V02N0501
arc: B6 S1_V02N0701
arc: B7 S1_V02N0701
arc: C0 N1_V01S0100
arc: C1 E1_H02W0401
arc: C2 V02S0601
arc: C3 V02N0401
arc: C4 E1_H02W0401
arc: C5 H02W0601
arc: C6 H02W0401
arc: C7 V00B0100
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 V02N0201
arc: D1 V02S0201
arc: D2 V02N0201
arc: D3 V02N0201
arc: D4 V00B0000
arc: D5 E1_H01W0100
arc: D6 E1_H02W0201
arc: D7 H02E0201
arc: E1_H01E0001 F6
arc: E1_H02E0001 Q2
arc: E1_H02E0401 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F6
arc: H00R0100 Q7
arc: H01W0000 Q5
arc: H01W0100 Q6
arc: M4 V00T0100
arc: M5 W1_H02E0001
arc: M6 W1_H02E0401
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q3
arc: N1_V02N0601 F6
arc: S1_V02S0401 F4
arc: S1_V02S0601 F6
arc: S1_V02S0701 F7
arc: S3_V06S0103 F1
arc: V00B0000 Q4
arc: V00B0100 Q7
arc: V00T0000 Q0
arc: V01S0000 Q2
arc: V01S0100 F6
arc: W1_H02W0701 Q5
word: SLICEB.K0.INIT 1111000011001100
word: SLICEB.K1.INIT 1111000011001100
word: SLICEA.K0.INIT 1111000011001100
word: SLICED.K1.INIT 1101010100000000
word: SLICEC.K1.INIT 0000011101110111
word: SLICEA.K1.INIT 1100010001000100
word: SLICED.K0.INIT 1100000000000000
word: SLICEC.K0.INIT 0001001101011111
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R4C36:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0501 V06N0303
arc: H00R0100 H02W0701
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0601 H01E0001
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 E1_H02W0701
arc: V00B0100 W1_H02E0501
arc: V00T0000 H02W0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0601 S1_V02N0601
arc: A0 S1_V02N0501
arc: A1 V02N0701
arc: A2 V00B0000
arc: A3 V00B0000
arc: A4 E1_H02W0701
arc: A6 S1_V02N0101
arc: A7 Q7
arc: B0 E1_H02W0301
arc: B1 F3
arc: B3 S1_V02N0101
arc: B7 S1_V02N0701
arc: C0 N1_V02S0401
arc: C1 V02N0601
arc: C2 F4
arc: C3 H02E0401
arc: C4 S1_V02N0201
arc: C5 F4
arc: C6 F4
arc: C7 H02E0601
arc: CE0 H00L0000
arc: CE1 V02S0201
arc: CE2 H00R0000
arc: CE3 V02S0601
arc: CLK0 G_HPBX0000
arc: D0 V02N0201
arc: D1 H02E0001
arc: D2 V00B0100
arc: D3 S1_V02N0001
arc: D4 E1_H02W0201
arc: D5 S1_V02N0401
arc: D6 F2
arc: D7 S1_V02N0601
arc: E1_H01E0001 F0
arc: E1_H01E0101 F4
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H00R0000 F6
arc: H01W0000 F2
arc: H01W0100 Q2
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M1 V01S0100
arc: M2 V00T0000
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F5
arc: N1_V02N0001 F0
arc: N1_V02N0401 Q4
arc: S1_V02S0301 F1
arc: V00B0000 Q4
arc: V01S0100 Q7
arc: W1_H02W0201 F2
arc: W1_H02W0401 F4
arc: W1_H02W0701 F7
word: SLICEA.K0.INIT 0000100000000000
word: SLICED.K0.INIT 1111111110100000
word: SLICEB.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1010001000100010
word: SLICEB.K1.INIT 0001010100111111
word: SLICEC.K1.INIT 1111000000000000
word: SLICED.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 1010000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1

.tile R4C37:PLC2
arc: E1_H02E0201 V06N0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 S1_V02N0601
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H01E0001
arc: S1_V02S0001 H02W0001
arc: S1_V02S0701 H02W0701
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V06N0103
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0401 V01N0001
arc: W1_H02W0701 N1_V01S0100
arc: A5 S1_V02N0101
arc: A7 V02S0101
arc: B5 H01E0101
arc: B7 H02E0301
arc: C5 V02N0001
arc: C7 V01N0101
arc: D5 S1_V02N0401
arc: D7 H00R0100
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0101 F5
arc: V01S0000 F7
arc: W1_H02W0501 F5
arc: W3_H06W0303 F5
word: SLICED.K1.INIT 0001001101011111
word: SLICEC.K1.INIT 0000000010000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R4C38:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 S1_V02N0601
arc: N1_V02N0201 H02E0201
arc: V00B0000 V02S0201
arc: V00B0100 W1_H02E0501
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 E1_H02W0601
arc: A1 S1_V02N0701
arc: A2 F7
arc: A7 V02S0301
arc: B1 S1_V02N0101
arc: B2 V02N0301
arc: B7 N1_V02S0501
arc: C1 E1_H02W0601
arc: C2 E1_H02W0401
arc: C7 H02W0601
arc: CLK0 G_HPBX0000
arc: D1 W1_H02E0001
arc: D2 V00B0100
arc: D7 H02W0201
arc: E1_H01E0101 Q3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: M0 V00T0000
arc: M2 V00B0000
arc: M3 H00L0000
arc: MUXCLK1 CLK0
arc: S3_V06S0003 F0
arc: V00T0000 F2
word: SLICED.K1.INIT 0000000000000111
word: SLICEB.K0.INIT 1010111100100011
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 0000010011110100
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R4C39:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 W1_H02E0401
arc: H00L0000 S1_V02N0001
arc: H00L0100 W1_H02E0301
arc: H00R0000 W1_H02E0601
arc: N1_V02N0201 H06E0103
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0601 S1_V02N0301
arc: V00B0000 S1_V02N0201
arc: V00B0100 H02E0501
arc: V00T0000 H02W0001
arc: W1_H02W0601 E1_H01W0000
arc: A0 F5
arc: A1 F5
arc: A3 V00B0000
arc: A5 S1_V02N0101
arc: B1 H01W0100
arc: B3 V02N0101
arc: B5 V02S0501
arc: C0 V02N0601
arc: C1 V02N0601
arc: C3 V02N0401
arc: C5 V02N0201
arc: CE1 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0000
arc: D0 V01S0100
arc: D1 H01E0101
arc: D3 V00T0100
arc: D5 S1_V02N0601
arc: E1_H02E0501 Q5
arc: E1_H02E0701 Q7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: H01W0100 Q6
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M0 V00B0100
arc: M2 H02E0601
arc: M3 H00L0000
arc: M5 H00L0100
arc: M6 V00T0000
arc: M7 H00R0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q3
arc: S1_V02S0001 F0
arc: S3_V06S0203 Q7
arc: V00T0100 Q3
arc: V01S0000 Q5
arc: V01S0100 Q6
arc: W1_H02W0201 F2
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000110100001000
word: SLICEA.K0.INIT 0000010101010101
word: SLICEA.K1.INIT 0000000000010101
word: SLICEC.K1.INIT 0000100000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R4C40:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0501 V01N0101
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0103 V01N0101
arc: H00L0000 V02N0001
arc: H00R0000 V02S0601
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 V01N0101
arc: S1_V02S0601 H06W0303
arc: V00B0000 N1_V02S0001
arc: V00B0100 V02S0101
arc: V00T0000 V02N0601
arc: V00T0100 V02S0701
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 S3_V06N0303
arc: A2 H00L0100
arc: A3 S1_V02N0501
arc: A4 V02N0301
arc: A5 V00T0000
arc: A6 N1_V01N0101
arc: B0 H01W0100
arc: B1 H01W0100
arc: B2 N1_V02S0301
arc: B3 H02E0101
arc: B4 N1_V01S0000
arc: B5 E1_H02W0301
arc: B6 V01S0000
arc: C0 H00L0100
arc: C1 H00L0100
arc: C2 H02E0401
arc: C3 H00L0100
arc: C4 S1_V02N0201
arc: C5 V02S0201
arc: C6 E1_H01E0101
arc: CE1 H00R0000
arc: CE2 V02S0601
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D1 W1_H02E0201
arc: D2 V01S0100
arc: D3 H02W0001
arc: D4 H02W0201
arc: D5 V01N0001
arc: D6 F0
arc: E1_H01E0001 Q5
arc: E1_H01E0101 Q4
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0100 Q3
arc: H01W0000 F4
arc: H01W0100 Q4
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M0 H02W0601
arc: M2 V00T0100
arc: M3 H00L0000
arc: M4 V00B0000
arc: M5 H02E0001
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F3
arc: N1_V01N0101 Q2
arc: S1_V02S0001 Q2
arc: S1_V02S0701 F5
arc: V01S0000 F2
arc: V01S0100 Q5
word: SLICEC.K0.INIT 0111000011110000
word: SLICEB.K0.INIT 1010111101110111
word: SLICED.K0.INIT 0101010011111110
word: SLICEA.K1.INIT 0000110000000000
word: SLICEA.K0.INIT 0000001100000000
word: SLICEB.K1.INIT 1011100000000000
word: SLICEC.K1.INIT 1101010100000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R4C41:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 E1_H01W0100
arc: H00L0000 H02E0001
arc: H00R0000 V02S0601
arc: H00R0100 H02W0701
arc: N1_V02N0101 H01E0101
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 H02W0601
arc: S1_V02S0101 N1_V02S0101
arc: V00B0100 V02N0301
arc: V00T0000 H02E0001
arc: V00T0100 E1_H02W0301
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 V02N0101
arc: W1_H02W0601 H01E0001
arc: A1 V02S0701
arc: A2 V02S0501
arc: A3 V02S0701
arc: A4 N1_V01N0101
arc: A5 V00T0100
arc: A6 W1_H02E0501
arc: B1 H02W0101
arc: B2 E1_H01W0100
arc: B4 S1_V02N0501
arc: B5 H02W0101
arc: B6 V01S0000
arc: C1 V02N0601
arc: C2 E1_H01W0000
arc: C3 V02N0401
arc: C4 V02S0201
arc: C5 V02N0201
arc: C6 V02N0201
arc: CE0 H00L0100
arc: CE1 H00L0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D1 V01S0100
arc: D2 Q2
arc: D4 H01W0000
arc: D5 E1_H02W0201
arc: D6 V00B0000
arc: E1_H01E0001 Q2
arc: E1_H01E0101 F0
arc: E1_H02E0401 Q4
arc: E1_H02E0501 Q7
arc: E1_H02E0601 F6
arc: E1_H02E0701 F5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0100 F3
arc: H01W0000 Q3
arc: H01W0100 Q1
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M0 E1_H02W0601
arc: M1 H02W0001
arc: M2 V00T0000
arc: M3 H00R0000
arc: M4 H02W0401
arc: M5 H00R0000
arc: M6 V00B0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q5
arc: N1_V02N0301 F3
arc: N1_V02N0401 Q6
arc: S1_V02S0601 F4
arc: V00B0000 Q4
arc: V01S0000 Q7
arc: V01S0100 Q1
arc: W1_H02W0201 F2
word: SLICED.K0.INIT 1100111101110111
word: SLICEB.K0.INIT 0001010100111111
word: SLICEC.K1.INIT 1001110110111111
word: SLICEB.K1.INIT 1010000010100000
word: SLICEC.K0.INIT 1000110010000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001010100111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R4C42:PLC2
arc: E1_H02E0401 V06N0203
arc: E1_H02E0601 V06N0303
arc: H00L0000 W1_H02E0001
arc: H00L0100 W1_H02E0101
arc: H00R0100 V02S0501
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0601 H01E0001
arc: S1_V02S0001 W1_H02E0001
arc: V00B0000 V02N0001
arc: V00B0100 V02S0301
arc: V00T0100 E1_H02W0301
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 V01N0101
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 V02N0501
arc: A1 H02W0701
arc: A2 V02N0701
arc: A4 N1_V01S0100
arc: A5 S1_V02N0101
arc: A6 N1_V02S0301
arc: B0 H02E0101
arc: B2 V01N0001
arc: B3 V02N0301
arc: B4 H00R0000
arc: B5 F3
arc: B6 H02E0301
arc: B7 S1_V02N0501
arc: C0 V02N0601
arc: C1 V02N0601
arc: C2 N1_V01N0001
arc: C3 H02W0401
arc: C4 F6
arc: C5 V00T0000
arc: C6 V00T0000
arc: C7 S1_V02N0001
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H02W0101
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 V02N0201
arc: D1 V02N0201
arc: D2 V01S0100
arc: D3 S1_V02N0001
arc: D4 V02S0401
arc: D5 S1_V02N0401
arc: D6 H02E0201
arc: D7 V02N0401
arc: E1_H01E0001 F5
arc: E1_H01E0101 F7
arc: E1_H02E0201 F0
arc: E1_H02E0701 Q5
arc: E3_H06E0203 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q6
arc: H01W0000 F3
arc: H01W0100 Q3
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: M0 V00T0100
arc: M1 H02W0001
arc: M2 V00B0100
arc: M3 H00L0000
arc: M5 H00L0100
arc: M6 V00B0000
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q7
arc: N1_V01N0101 F3
arc: N1_V02N0201 Q2
arc: N1_V02N0301 Q3
arc: N1_V02N0401 Q6
arc: S1_V02S0101 F3
arc: S1_V02S0301 Q1
arc: S1_V02S0701 Q5
arc: V00T0000 Q2
arc: V01S0000 F2
arc: V01S0100 F3
arc: W1_H02W0601 Q6
arc: W1_H02W0701 F7
word: SLICEA.K1.INIT 0000000010100000
word: SLICED.K0.INIT 1101001111011111
word: SLICEC.K0.INIT 0101010111111100
word: SLICEA.K0.INIT 0000000000001100
word: SLICED.K1.INIT 1100000000000000
word: SLICEC.K1.INIT 0001010100111111
word: SLICEB.K1.INIT 0011000000000000
word: SLICEB.K0.INIT 0000011101110111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R4C43:PLC2
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 S3_V06N0203
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0203 S3_V06N0203
arc: H00R0000 V02N0401
arc: H00R0100 W1_H02E0701
arc: N1_V02N0101 H06E0103
arc: N1_V02N0601 H02E0601
arc: S1_V02S0101 S3_V06N0103
arc: V00T0000 H02E0201
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 V02N0701
arc: W3_H06W0303 S3_V06N0303
arc: A0 V02S0701
arc: A1 V02S0701
arc: A2 W1_H02E0501
arc: A4 F5
arc: A5 H02E0701
arc: A6 H02E0701
arc: A7 W1_H02E0501
arc: B0 H00R0100
arc: B1 H00R0100
arc: B4 V02S0501
arc: B5 H00L0000
arc: B7 W1_H02E0101
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 W1_H02E0401
arc: C4 F6
arc: C5 E1_H01E0101
arc: C6 W1_H02E0601
arc: C7 W1_H02E0401
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 H00R0000
arc: D4 S1_V02N0401
arc: D5 V02S0401
arc: D6 V02S0401
arc: E1_H01E0101 F7
arc: E1_H02E0001 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: M0 V00T0000
arc: V01S0100 F4
word: SLICEA.K0.INIT 0000111100001110
word: SLICEA.K1.INIT 0000010100000100
word: SLICEB.K0.INIT 0000101000000000
word: SLICED.K1.INIT 0000010000000100
word: SLICEC.K1.INIT 1000100010100000
word: SLICED.K0.INIT 0000000000000101
word: SLICEC.K0.INIT 1111101011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R4C44:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0201 S1_V02N0201
arc: H00R0000 W1_H02E0401
arc: H00R0100 S1_V02N0701
arc: S1_V02S0401 H06W0203
arc: V00B0100 H02W0701
arc: V00T0000 V02N0601
arc: W1_H02W0301 V02N0301
arc: A2 H02W0701
arc: A4 H02W0701
arc: A6 H00R0000
arc: A7 F5
arc: B0 E1_H02W0101
arc: B2 E1_H02W0101
arc: B4 E1_H02W0301
arc: B5 H02E0301
arc: C0 N1_V01N0001
arc: C1 V02N0401
arc: C2 V02N0601
arc: C3 V02N0401
arc: C4 V00T0000
arc: C5 H02E0401
arc: C6 V02S0201
arc: C7 S1_V02N0001
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D1 V01S0100
arc: D2 V01S0100
arc: D3 V01S0100
arc: D4 E1_H01W0100
arc: D5 S1_V02N0601
arc: D6 V00B0000
arc: D7 H00R0100
arc: E1_H01E0001 F6
arc: E3_H06E0003 Q3
arc: E3_H06E0203 F7
arc: E3_H06E0303 F5
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F1
arc: M0 H02W0601
arc: M1 E1_H02W0001
arc: M2 H02W0601
arc: M3 H01W0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F7
arc: V00B0000 Q4
arc: V01S0100 F7
word: SLICEA.K0.INIT 1111110000001100
word: SLICEA.K1.INIT 1111111111110000
word: SLICEB.K0.INIT 0000101011001100
word: SLICEB.K1.INIT 1111111111110000
word: SLICED.K1.INIT 0000000000001010
word: SLICEC.K1.INIT 0011000000000000
word: SLICED.K0.INIT 1010111100000101
word: SLICEC.K0.INIT 1111111110001010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R4C45:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V01N0001
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0203 H01E0001
arc: H00R0000 E1_H02W0401
arc: H00R0100 N1_V02S0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0601 N1_V01S0000
arc: V00B0000 N1_V02S0001
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 E3_H06W0203
arc: C0 E1_H02W0601
arc: C3 H02W0401
arc: C7 S1_V02N0201
arc: CE3 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0201
arc: D3 S1_V02N0201
arc: D7 H02E0001
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0000
arc: M1 H00R0100
arc: M2 V00B0000
arc: M3 H02E0201
arc: M4 V00B0000
arc: M5 H00R0100
arc: M6 V00B0000
arc: M7 E1_H01W0000
arc: MUXCLK3 CLK0
arc: S1_V02S0101 F3
arc: S1_V02S0301 F3
arc: S1_V02S0701 Q7
arc: S3_V06S0003 F3
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C46:PLC2
arc: E1_H02E0201 W1_H02E0201
arc: H00R0000 H02W0401
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 H06E0203
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 E3_H06W0303
arc: V00B0100 H02W0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 V01N0101
arc: W1_H02W0401 N1_V01S0000
arc: E1_H02E0001 W3_H06E0003
arc: N1_V02N0001 W3_H06E0003
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0301 W3_H06E0003
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: A0 E1_H01E0001
arc: A2 F5
arc: A4 N1_V01S0100
arc: A5 S1_V02N0101
arc: A7 V02S0301
arc: B0 E1_H02W0101
arc: B2 E1_H01W0100
arc: B7 S1_V02N0701
arc: C0 F6
arc: C2 S1_V02N0401
arc: C4 H02E0601
arc: C7 V01N0101
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 H02W0201
arc: D2 S1_V02N0001
arc: D4 E1_H02W0201
arc: D5 V02N0401
arc: D7 S1_V02N0401
arc: E1_H01E0001 F2
arc: E1_H01E0101 F0
arc: E1_H02E0501 F5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H00L0000 Q2
arc: H00L0100 Q1
arc: H00R0100 Q5
arc: H01W0000 Q7
arc: H01W0100 Q4
arc: M0 E1_H02W0601
arc: M1 H00R0100
arc: M2 V00T0100
arc: M3 H01W0100
arc: M5 H00L0000
arc: M6 V00B0100
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0001 F0
arc: S3_V06S0303 F5
arc: V00T0100 Q3
word: SLICEC.K1.INIT 1010101000000000
word: SLICEB.K0.INIT 0000100000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0010001000110000
word: SLICEA.K0.INIT 0000000100000101
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 1111101001010000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C47:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 V02S0701
arc: H00L0000 V02N0001
arc: H00R0100 W1_H02E0501
arc: N1_V02N0101 H06W0103
arc: N1_V02N0401 W1_H02E0401
arc: S1_V02S0001 H06W0003
arc: S3_V06S0003 H06E0003
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 H01E0101
arc: V00T0000 E1_H02W0001
arc: V00T0100 N1_V02S0501
arc: W1_H02W0201 S1_V02N0201
arc: W3_H06W0203 E1_H01W0000
arc: A0 S1_V02N0701
arc: A2 S1_V02N0701
arc: A5 S1_V02N0101
arc: A6 H02W0701
arc: B0 S1_V02N0101
arc: B1 S1_V02N0101
arc: B2 S1_V02N0301
arc: B6 V02N0701
arc: C0 V02N0601
arc: C1 S1_V02N0401
arc: C2 V02N0601
arc: C6 V00B0100
arc: CE1 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0001
arc: D1 S1_V02N0001
arc: D2 S1_V02N0001
arc: D5 E1_H02W0001
arc: D6 V02S0401
arc: E1_H01E0001 F1
arc: E1_H01E0101 F6
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0100 Q3
arc: H00R0000 Q6
arc: H01W0000 F6
arc: H01W0100 Q4
arc: M0 V00T0000
arc: M1 H00R0100
arc: M2 V00T0000
arc: M3 H00R0000
arc: M4 V00T0100
arc: M5 H00L0100
arc: M6 E1_H02W0401
arc: M7 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q7
arc: N1_V02N0601 F6
arc: S1_V02S0701 F5
arc: V00B0100 F5
arc: V01S0000 Q5
arc: V01S0100 F6
arc: W1_H02W0401 F6
arc: W1_H02W0501 F5
arc: W1_H02W0601 Q4
word: SLICEA.K0.INIT 0000000001000000
word: SLICEA.K1.INIT 0000000000001100
word: SLICEB.K0.INIT 0000000001000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K1.INIT 0101010100000000
word: SLICED.K0.INIT 1111111111101010
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C48:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 H01E0101
arc: H00L0100 V02N0301
arc: H00R0100 H02E0501
arc: H01W0000 E3_H06W0103
arc: N1_V02N0101 H01E0101
arc: N1_V02N0601 H06W0303
arc: S1_V02S0301 S3_V06N0003
arc: V00B0100 H02E0701
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 V02N0201
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 S1_V02N0701
arc: E1_H02E0701 W3_H06E0203
arc: A0 W1_H02E0501
arc: A3 S1_V02N0501
arc: A4 H02E0701
arc: B0 F3
arc: B3 S1_V02N0101
arc: C0 S1_V02N0601
arc: C3 H02E0401
arc: C4 V01N0101
arc: CE0 H02W0101
arc: CE1 E1_H02W0101
arc: CE2 V02N0601
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0000
arc: D0 H02E0001
arc: D3 W1_H02E0201
arc: D4 H02W0201
arc: E1_H01E0001 Q5
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q6
arc: H01W0100 Q1
arc: M0 V00B0100
arc: M1 H00L0100
arc: M2 H02W0601
arc: M3 H00L0000
arc: M5 H00R0100
arc: M6 V00T0100
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F0
arc: N1_V01N0101 Q7
arc: N1_V02N0201 F0
arc: N1_V02N0401 Q4
arc: S1_V02S0001 F0
arc: S1_V02S0201 F0
arc: V00T0100 Q3
arc: V01S0000 F0
arc: V01S0100 F0
word: SLICEB.K1.INIT 0010000000000000
word: SLICEA.K0.INIT 1100111011001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEC.K0.INIT 1111101001010000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C49:PLC2
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 S3_V06N0203
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 H01E0101
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0601 H06E0303
arc: V00B0000 V02N0001
arc: V00B0100 E1_H02W0501
arc: V00T0100 H02W0301
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 H01E0001
arc: E1_H02E0201 W3_H06E0103
arc: H01W0000 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: A2 F7
arc: A6 H02E0701
arc: A7 F5
arc: B0 V02N0301
arc: B1 V01N0001
arc: B2 V02N0101
arc: B3 V01N0001
arc: B4 E1_H02W0301
arc: B5 S1_V02N0501
arc: B7 S1_V02N0701
arc: C0 E1_H02W0401
arc: C2 E1_H02W0401
arc: C4 V02S0201
arc: C5 W1_H02E0601
arc: C6 E1_H01E0101
arc: CE2 H02E0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0000
arc: D0 V01S0100
arc: D1 V01S0100
arc: D2 V00B0100
arc: D3 V01S0100
arc: D4 V00B0000
arc: D5 H02W0001
arc: D6 V00B0000
arc: D7 H01W0000
arc: E1_H01E0001 F7
arc: E1_H01E0101 Q3
arc: E1_H02E0501 F5
arc: E3_H06E0303 F5
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F1
arc: H00R0000 Q4
arc: M0 E1_H02W0601
arc: M1 H02E0001
arc: M2 E1_H02W0601
arc: M3 E1_H02W0201
arc: M4 V00T0100
arc: M5 H00R0000
arc: M6 N1_V01N0101
arc: M7 H00L0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q7
arc: N1_V02N0501 Q5
arc: S3_V06S0203 F4
arc: S3_V06S0303 F6
arc: V01S0000 F7
arc: V01S0100 F7
arc: W1_H02W0601 Q6
word: SLICEA.K0.INIT 1111000011001100
word: SLICEA.K1.INIT 1111111111001100
word: SLICEB.K0.INIT 0100010011100100
word: SLICEB.K1.INIT 1111111111001100
word: SLICEC.K0.INIT 0011000000110011
word: SLICEC.K1.INIT 0011000000000000
word: SLICED.K1.INIT 0000000010001000
word: SLICED.K0.INIT 1111000001010101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C50:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0701 S1_V02N0701
arc: H00L0100 V02S0301
arc: H00R0000 V02N0601
arc: H00R0100 H02W0701
arc: N1_V02N0601 H06E0303
arc: S1_V02S0201 H01E0001
arc: S1_V02S0401 V01N0001
arc: S1_V02S0601 H01E0001
arc: V00B0000 N1_V02S0001
arc: V00B0100 H02W0501
arc: V00T0000 V02N0601
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 V01N0101
arc: E1_H02E0601 W3_H06E0303
arc: S3_V06S0203 W3_H06E0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: A2 F7
arc: A7 F5
arc: B0 V00T0000
arc: B2 H00R0000
arc: B4 H02E0301
arc: B5 S1_V02N0701
arc: C0 H02W0401
arc: C1 V02N0601
arc: C2 H02W0401
arc: C3 V02N0601
arc: C4 V02S0201
arc: C5 H02E0401
arc: CE1 W1_H02E0101
arc: CE2 W1_H02E0101
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0000
arc: D0 V01S0100
arc: D1 V01S0100
arc: D2 V00B0100
arc: D3 V01S0100
arc: D4 H00R0100
arc: D5 S1_V02N0601
arc: D7 V02N0401
arc: E1_H01E0001 F7
arc: E1_H02E0101 F1
arc: E1_H02E0501 F5
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q7
arc: H01W0100 Q4
arc: M0 H02W0601
arc: M1 E1_H02W0001
arc: M2 H02W0601
arc: M3 H01W0100
arc: M5 V01S0000
arc: M6 V00B0000
arc: M7 H00L0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q5
arc: S1_V02S0501 F5
arc: V01S0000 Q6
arc: V01S0100 F7
arc: W1_H02W0301 Q3
word: SLICEC.K1.INIT 1100000000000000
word: SLICED.K1.INIT 1010101000000000
word: SLICEA.K0.INIT 1111000011001100
word: SLICEA.K1.INIT 1111111111110000
word: SLICEB.K0.INIT 0100010011100100
word: SLICEB.K1.INIT 1111111111110000
word: SLICEC.K0.INIT 1111110000001100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C51:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 W1_H02E0201
arc: E3_H06E0003 V06N0003
arc: H00L0000 V02N0001
arc: H00L0100 S1_V02N0101
arc: H00R0100 H02E0701
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0501 N1_V01S0100
arc: S1_V02S0001 V01N0001
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0601 H01E0001
arc: S3_V06S0003 H01E0001
arc: V00T0000 W1_H02E0201
arc: V00T0100 H02E0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 S3_V06N0203
arc: W1_H02W0301 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: A2 F7
arc: A4 H02W0701
arc: A6 V02S0101
arc: A7 F5
arc: B0 E1_H02W0101
arc: B2 E1_H02W0301
arc: B4 S1_V02N0701
arc: B5 W1_H02E0101
arc: B6 V02S0501
arc: C0 F4
arc: C1 E1_H02W0601
arc: C2 V02N0601
arc: C3 E1_H02W0601
arc: C4 V01N0101
arc: C5 V00T0000
arc: C6 E1_H02W0401
arc: C7 H02W0401
arc: CE1 S1_V02N0201
arc: CE2 V02S0601
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V01S0100
arc: D3 V00B0100
arc: D5 S1_V02N0601
arc: D6 H00L0100
arc: D7 H00R0100
arc: E1_H01E0001 F4
arc: E1_H01E0101 F4
arc: E1_H02E0401 F4
arc: E1_H02E0501 F5
arc: E1_H02E0601 F6
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: H01W0000 Q3
arc: H01W0100 F6
arc: M0 V00B0000
arc: M1 H02W0001
arc: M2 V00B0000
arc: M3 H00L0000
arc: M4 V00T0100
arc: M5 H00R0000
arc: M6 N1_V01N0101
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F6
arc: N1_V02N0401 F4
arc: N1_V02N0601 F6
arc: N1_V02N0701 Q5
arc: N3_V06N0303 Q6
arc: S1_V02S0101 Q3
arc: S1_V02S0301 Q3
arc: S1_V02S0401 F6
arc: S3_V06S0203 F7
arc: V00B0000 F6
arc: V00B0100 F7
arc: V01S0000 F1
arc: V01S0100 F4
arc: W1_H02W0401 F4
arc: W1_H02W0601 F6
arc: W3_H06W0203 F4
arc: W3_H06W0303 F6
word: SLICED.K0.INIT 1011001100000000
word: SLICEC.K0.INIT 1100100011001000
word: SLICEC.K1.INIT 0000110000000000
word: SLICED.K1.INIT 0000000000001010
word: SLICEA.K0.INIT 1111000011001100
word: SLICEA.K1.INIT 1111111111110000
word: SLICEB.K0.INIT 0100111001000100
word: SLICEB.K1.INIT 1111111111110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C52:PLC2
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 H01E0001
arc: E1_H02E0401 V02N0401
arc: H00R0000 V02N0601
arc: H00R0100 W1_H02E0501
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 V01N0001
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 W1_H02E0601
arc: S1_V02S0401 S3_V06N0203
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 V02N0001
arc: V01S0000 S3_V06N0103
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0701 S1_V02N0701
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 W3_H06E0003
arc: S1_V02S0001 W3_H06E0003
arc: W1_H02W0001 W3_H06E0003
arc: A2 V02N0501
arc: A4 H02W0701
arc: B0 V02N0101
arc: B1 V02N0101
arc: B2 V02N0301
arc: B3 V02N0301
arc: B7 H02E0301
arc: C0 H02E0401
arc: C2 N1_V01N0001
arc: C4 E1_H01E0101
arc: C7 V02N0201
arc: CE1 H00R0000
arc: CE2 E1_H02W0101
arc: CE3 V02N0601
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D1 V01S0100
arc: D2 H01E0101
arc: D3 V01S0100
arc: D4 H02E0201
arc: D7 H00R0100
arc: E1_H01E0101 Q5
arc: E1_H02E0701 Q7
arc: E3_H06E0203 Q4
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H01W0100 Q6
arc: M0 H02E0601
arc: M1 W1_H02E0001
arc: M2 H02E0601
arc: M3 H01W0100
arc: M5 E1_H02W0001
arc: M6 V00B0000
arc: M7 H00L0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F7
arc: S1_V02S0101 F1
arc: S1_V02S0501 F7
arc: V00B0100 F7
arc: V01S0100 F7
arc: W3_H06W0303 Q5
word: SLICEC.K0.INIT 1111101001010000
word: SLICED.K1.INIT 0011000000000000
word: SLICEA.K0.INIT 1111000011001100
word: SLICEA.K1.INIT 1111111111001100
word: SLICEB.K0.INIT 0101110000001100
word: SLICEB.K1.INIT 1111111111001100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1

.tile R4C53:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: H00R0000 V02N0401
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 W1_H02E0501
arc: V00B0100 H02E0701
arc: W1_H02W0101 V01N0101
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 N1_V02S0701
arc: A2 V02N0501
arc: A6 V02N0101
arc: B0 V02N0301
arc: B2 V02N0301
arc: B4 H02E0101
arc: C0 F4
arc: C1 F4
arc: C2 F4
arc: C3 F4
arc: C4 E1_H02W0401
arc: C6 H02E0401
arc: CE1 V02N0201
arc: CE2 V02N0601
arc: CE3 V02S0601
arc: CLK0 G_HPBX0000
arc: D0 H02E0201
arc: D1 H02W0201
arc: D2 H02E0201
arc: D3 H02W0201
arc: D4 W1_H02E0001
arc: D6 H00R0100
arc: E1_H01E0001 F6
arc: E1_H01E0101 F6
arc: E1_H02E0601 Q6
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H00L0100 F1
arc: H01W0100 F4
arc: M0 W1_H02E0601
arc: M1 H02E0001
arc: M2 W1_H02E0601
arc: M3 H00R0000
arc: M4 V00B0100
arc: M5 V01S0000
arc: M6 N1_V01N0101
arc: M7 H00L0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q7
arc: N1_V02N0601 F6
arc: S1_V02S0401 Q4
arc: S1_V02S0501 Q5
arc: S3_V06S0203 F4
arc: S3_V06S0303 F6
arc: V01S0000 Q3
word: SLICED.K0.INIT 1111111111111010
word: SLICEC.K0.INIT 0000001100000000
word: SLICEA.K0.INIT 1111110000001100
word: SLICEA.K1.INIT 1111111111110000
word: SLICEB.K0.INIT 0101110000001100
word: SLICEB.K1.INIT 1111111111110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C54:PLC2
arc: E1_H02E0101 V02S0101
arc: H00R0100 H02W0701
arc: N1_V02N0101 H01E0101
arc: N1_V02N0601 H01E0001
arc: S3_V06S0003 H06E0003
arc: V00B0100 S1_V02N0301
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 V01N0001
arc: CE0 S1_V02N0201
arc: CE1 S1_V02N0201
arc: CE2 V02N0601
arc: CE3 V02N0601
arc: CLK0 G_HPBX0000
arc: E1_H01E0001 Q5
arc: E1_H01E0101 Q7
arc: H00L0000 Q0
arc: H00R0000 Q6
arc: H01W0100 Q1
arc: M0 V00B0100
arc: M1 H00R0100
arc: M2 V00T0100
arc: M3 H00L0000
arc: M4 E1_H01E0101
arc: M5 H02E0001
arc: M6 V00T0000
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q1
arc: V00T0000 Q2
arc: V00T0100 Q3
arc: V01S0000 Q4
arc: W3_H06W0103 Q1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C55:PLC2
arc: H00R0000 W1_H02E0601
arc: N1_V02N0401 H06E0203
arc: N1_V02N0601 W3_H06E0303
arc: W1_H02W0401 W3_H06E0203
arc: CE0 S1_V02N0201
arc: CE1 S1_V02N0201
arc: CE2 H02E0101
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0000
arc: H00L0100 Q1
arc: M0 H01E0001
arc: M1 V01S0100
arc: M2 V00B0000
arc: M5 H00R0000
arc: M6 V00T0000
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0501 Q5
arc: V00B0000 Q6
arc: V00T0000 Q0
arc: V01S0100 Q2
arc: W1_H02W0701 Q7
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R4C57:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R4C63:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R4C69:PLC2
arc: S3_V06S0003 W3_H06E0003

.tile R5C13:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R5C19:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R5C25:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R5C31:PLC2
arc: E1_H02E0701 V06N0203
arc: H00L0100 V02S0301
arc: H00R0000 V02S0601
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 H06W0003
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 H02W0701
arc: V00B0000 E1_H02W0601
arc: V00T0100 V02S0701
arc: E3_H06E0103 W3_H06E0103
arc: A2 H00L0100
arc: A3 H02W0701
arc: A4 N1_V01S0100
arc: A5 E1_H02W0701
arc: A6 H00R0000
arc: A7 V00T0100
arc: B0 S1_V02N0301
arc: B2 V02N0301
arc: B3 V02S0101
arc: B4 H02W0301
arc: B5 N1_V01S0000
arc: B6 H02W0101
arc: B7 V00B0000
arc: E1_H02E0001 F2
arc: F2 F2_SLICE
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 1001100110011100
word: SLICEC.K0.INIT 1001100110011010
word: SLICEC.K1.INIT 1001100110011100
word: SLICED.K0.INIT 1001100110011010
word: SLICED.K1.INIT 1001100110011010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R5C32:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 V02S0601
arc: H00L0000 V02S0201
arc: H00L0100 V02S0101
arc: H00R0000 V02S0601
arc: S1_V02S0501 E1_H02W0501
arc: S3_V06S0103 H06W0103
arc: V00B0000 E1_H02W0601
arc: V00T0000 V02S0401
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0701 E1_H02W0701
arc: A0 H00L0000
arc: A1 H00L0100
arc: A7 N1_V01S0100
arc: B0 E1_H01W0100
arc: B1 V00B0000
arc: B2 N1_V02S0101
arc: B3 V02S0301
arc: B4 H00R0000
arc: B5 V02S0501
arc: B6 V00T0000
word: SLICEA.K0.INIT 1001100110011010
word: SLICEA.K1.INIT 1001100110011010
word: SLICEB.K0.INIT 0011001100111100
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0011001100111100
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0101010101011010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R5C33:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 V01N0001
arc: H00L0100 V02N0301
arc: H00R0000 H02W0401
arc: H00R0100 W1_H02E0701
arc: N1_V02N0001 V01N0001
arc: V00B0000 V02S0201
arc: W1_H02W0601 E1_H01W0000
arc: A4 V02S0301
arc: A5 F7
arc: A6 F5
arc: A7 H02E0501
arc: B0 V00B0000
arc: B1 V02S0101
arc: B4 H02E0101
arc: B5 V02S0501
arc: B7 H02E0301
arc: C4 H02E0401
arc: C5 F4
arc: C6 V02N0001
arc: C7 H02E0601
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0000
arc: D4 V00B0000
arc: D5 E1_H01W0100
arc: D6 W1_H02E0001
arc: D7 H02E0001
arc: E3_H06E0303 Q5
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q5
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M5 H00R0100
arc: M7 H00L0100
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V02N0201 F2
arc: N1_V02N0401 F6
arc: N1_V02N0601 F6
arc: S3_V06S0203 Q7
arc: V01S0000 Q5
arc: V01S0100 Q7
arc: W1_H02W0701 Q7
word: SLICEA.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
word: SLICED.K0.INIT 0000000010100000
word: SLICEC.K0.INIT 0000000000000001
word: SLICED.K1.INIT 0000000000000001
word: SLICEC.K1.INIT 1000000000100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R5C34:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 V06S0103
arc: H00L0100 S1_V02N0101
arc: H00R0000 V02S0401
arc: H00R0100 V02N0501
arc: N1_V02N0201 H06W0103
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 E3_H06W0303
arc: S1_V02S0101 V01N0101
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 E3_H06W0303
arc: S1_V02S0701 H06W0203
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 S1_V02N0201
arc: V00B0100 V02N0101
arc: V00T0100 H02W0301
arc: W1_H02W0501 E3_H06W0303
arc: A4 H02W0701
arc: A5 Q5
arc: A7 Q7
arc: B4 V02S0501
arc: B5 H02E0101
arc: B7 S1_V02N0701
arc: C4 V02N0201
arc: C5 E1_H02W0401
arc: C7 E1_H02W0601
arc: CE0 H00R0100
arc: CE1 V02S0201
arc: CE2 V02S0601
arc: CE3 V02S0601
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D4 H02E0201
arc: D5 V01N0001
arc: D7 V02N0401
arc: E1_H01E0001 F5
arc: E1_H01E0101 F7
arc: E1_H02E0301 Q3
arc: E1_H02E0401 Q6
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q4
arc: H01W0100 Q6
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M2 V00B0000
arc: M3 H00L0100
arc: M4 V00T0100
arc: M5 H02E0001
arc: M6 V00B0100
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F4
arc: N1_V01N0101 Q4
arc: S1_V02S0001 Q2
arc: V01S0000 Q5
arc: V01S0100 Q0
arc: W1_H02W0101 Q3
arc: W1_H02W0201 Q2
arc: W1_H02W0401 F4
arc: W1_H02W0601 Q6
arc: W1_H02W0701 Q7
arc: W3_H06W0003 Q3
arc: W3_H06W0103 Q2
word: SLICEC.K0.INIT 1000000000000000
word: SLICEA.K0.INIT 0000000011111111
word: SLICED.K1.INIT 0001001101011111
word: SLICEC.K1.INIT 1000000011001100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R5C35:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 N1_V01S0100
arc: H00L0000 V02N0001
arc: H00R0100 V02N0701
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 H01E0001
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0701 E1_H02W0701
arc: V00B0100 V02N0301
arc: V00T0000 V02N0401
arc: W1_H02W0301 V02N0301
arc: W1_H02W0701 E1_H02W0701
arc: A2 S1_V02N0701
arc: A3 V00T0000
arc: A4 E1_H02W0501
arc: A6 E1_H02W0701
arc: A7 V02N0101
arc: B0 H01W0100
arc: B1 E1_H02W0101
arc: B2 V01N0001
arc: B3 W1_H02E0101
arc: B4 H00L0000
arc: B6 H02E0301
arc: B7 W1_H02E0101
arc: C0 N1_V02S0401
arc: C1 V02S0401
arc: C2 V02N0601
arc: C3 V02N0601
arc: C4 H02E0401
arc: C6 V01N0101
arc: C7 E1_H02W0601
arc: CE0 H02E0101
arc: CE2 V02S0601
arc: CLK0 G_HPBX0000
arc: D0 H02E0201
arc: D1 F2
arc: D2 H00R0000
arc: D3 H01E0101
arc: D4 H00R0100
arc: D6 H00R0100
arc: D7 V00B0000
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F3
arc: E1_H02E0201 Q2
arc: E1_H02E0301 F1
arc: E1_H02E0401 Q4
arc: E1_H02E0701 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F6
arc: H01W0100 Q4
arc: M2 N1_V01N0001
arc: M4 V00B0100
arc: M7 E1_H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: V00B0000 F4
arc: W3_H06W0103 Q2
word: SLICEB.K1.INIT 1000000011001100
word: SLICEC.K0.INIT 0001001101011111
word: SLICED.K1.INIT 1000000011001100
word: SLICEA.K0.INIT 1111000011001100
word: SLICED.K0.INIT 0000011101110111
word: SLICEB.K0.INIT 1000000010101010
word: SLICEA.K1.INIT 0000000011110011
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R5C36:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 V01N0001
arc: E1_H02E0601 S1_V02N0601
arc: H00R0000 H02E0401
arc: H00R0100 V02N0701
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0501 H06E0303
arc: V00B0100 E1_H02W0701
arc: V00T0100 H02W0301
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 E1_H01W0000
arc: A1 H01E0001
arc: A2 F7
arc: A3 V02S0701
arc: A4 N1_V01N0101
arc: A6 H02W0501
arc: A7 E1_H02W0701
arc: B1 E1_H01W0100
arc: B2 S1_V02N0301
arc: B3 V02S0301
arc: B6 V01S0000
arc: C1 H00R0100
arc: C2 V02S0601
arc: C3 H02W0401
arc: C4 H01E0001
arc: C6 Q6
arc: C7 V01N0101
arc: CE2 W1_H02E0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0000
arc: D1 H00R0000
arc: D2 V02S0001
arc: D3 H01E0101
arc: D4 W1_H02E0201
arc: D6 H00R0100
arc: D7 V00B0000
arc: E1_H01E0101 F2
arc: E1_H02E0301 F3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0100
arc: M6 V00T0100
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q6
arc: N1_V02N0401 Q4
arc: V00B0000 F6
arc: V01S0000 Q4
arc: V01S0100 F0
word: SLICED.K0.INIT 0000011101110111
word: SLICED.K1.INIT 0000111100000101
word: SLICEB.K0.INIT 1010001011110011
word: SLICEC.K0.INIT 1111000010101010
word: SLICEB.K1.INIT 0101000001110000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1111100010001000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R5C37:PLC2
arc: E1_H02E0301 W1_H02E0201
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0401 H06W0203
arc: S1_V02S0601 S3_V06N0303
arc: V00B0000 H02E0601
arc: V00B0100 V02N0101
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V06N0203
arc: W1_H02W0601 V01N0001
arc: W1_H02W0201 W3_H06E0103
arc: W3_H06W0103 E1_H01W0100
arc: E3_H06E0103 W3_H06E0103
arc: A1 V02S0701
arc: A3 V01N0101
arc: A6 W1_H02E0701
arc: A7 E1_H02W0501
arc: B1 V00B0000
arc: B3 W1_H02E0301
arc: B6 N1_V01S0000
arc: B7 H02E0101
arc: C1 S1_V02N0601
arc: C3 H02E0601
arc: C6 V02S0001
arc: C7 V00B0100
arc: CLK0 G_HPBX0000
arc: D0 H02E0201
arc: D1 H01E0101
arc: D3 V02S0001
arc: D4 W1_H02E0001
arc: D6 E1_H01W0100
arc: D7 V02N0401
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F3
arc: E1_H02E0101 F1
arc: E1_H02E0201 Q0
arc: E1_H02E0701 F7
arc: E3_H06E0203 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F7
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F7
arc: N1_V01N0101 F7
arc: S3_V06S0203 F7
arc: V01S0000 F7
arc: V01S0100 F6
arc: W1_H02W0501 F7
arc: W1_H02W0701 F7
arc: W3_H06W0203 F7
word: SLICEC.K0.INIT 0000000011111111
word: SLICEA.K0.INIT 0000000011111111
word: SLICEA.K1.INIT 1111101100000000
word: SLICED.K0.INIT 1011000010100000
word: SLICED.K1.INIT 0000000000000100
word: SLICEB.K1.INIT 1100110010101111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R5C38:PLC2
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0203 H01E0001
arc: H00L0000 H02W0201
arc: H00R0000 S1_V02N0601
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 E1_H02W0501
arc: V00B0100 S1_V02N0301
arc: V00T0000 E1_H02W0001
arc: V00T0100 E1_H02W0301
arc: W1_H02W0501 E1_H02W0501
arc: A1 F5
arc: A2 E1_H02W0701
arc: A4 H02W0501
arc: A5 V02N0301
arc: A6 H00L0000
arc: B0 F1
arc: B1 V00T0000
arc: B2 W1_H02E0301
arc: B4 W1_H02E0101
arc: B5 H00R0000
arc: B6 S1_V02N0701
arc: C0 V02N0401
arc: C1 E1_H02W0401
arc: C4 V01N0101
arc: C5 V02N0001
arc: C6 V00T0100
arc: C7 V02N0201
arc: CE0 S1_V02N0201
arc: CE1 S1_V02N0201
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D1 H01E0101
arc: D2 E1_H02W0001
arc: D4 W1_H02E0001
arc: D5 E1_H02W0201
arc: D6 V02N0601
arc: D7 H02W0001
arc: E1_H01E0001 F4
arc: E1_H01E0101 F6
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F7
arc: S3_V06S0003 Q0
arc: W1_H02W0701 F7
word: SLICEC.K0.INIT 0110011111101111
word: SLICED.K1.INIT 0000000011110000
word: SLICEC.K1.INIT 0001010100111111
word: SLICEA.K1.INIT 0011101100000000
word: SLICEA.K0.INIT 0011111100110011
word: SLICEB.K0.INIT 0111011100110011
word: SLICED.K0.INIT 0010000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R5C39:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0103 W1_H02E0201
arc: H00R0000 H02E0401
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0003 S3_V06N0003
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0601 H01E0001
arc: V00B0100 W1_H02E0701
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 V02N0201
arc: W1_H02W0501 S1_V02N0501
arc: A0 V02N0701
arc: A3 H02E0501
arc: B0 E1_H02W0301
arc: B1 W1_H02E0101
arc: B2 V01N0001
arc: B3 S1_V02N0301
arc: C0 E1_H02W0601
arc: C1 H00L0100
arc: C2 V02N0401
arc: C3 H02E0601
arc: CE0 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 V02S0001
arc: D1 H02W0001
arc: D2 V00B0100
arc: D3 N1_V01S0000
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H00L0100 F3
arc: MUXCLK0 CLK0
arc: S3_V06S0003 Q0
arc: V01S0000 Q1
arc: V01S0100 F2
word: SLICEB.K1.INIT 0001001101011111
word: SLICEB.K0.INIT 0011000000000000
word: SLICEA.K1.INIT 0011111100110011
word: SLICEA.K0.INIT 1101010111011101
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R5C40:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0301 V06N0003
arc: H00L0000 H02E0201
arc: H00R0100 V02N0701
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0701 H06E0203
arc: S1_V02S0401 W1_H02E0401
arc: V00B0000 V02N0001
arc: V00T0000 N1_V02S0401
arc: V00T0100 H02W0101
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0701 V02S0701
arc: A0 H02E0701
arc: A1 E1_H01E0001
arc: A2 H00L0100
arc: A3 H02E0701
arc: A6 V02N0301
arc: A7 H00R0000
arc: B1 S1_V02N0301
arc: B2 V02N0101
arc: B3 V02N0301
arc: C0 H02W0401
arc: C1 H02E0601
arc: C2 V02N0601
arc: C4 S1_V02N0201
arc: C6 F4
arc: CE0 H02E0101
arc: CE1 H00L0000
arc: CE2 H00L0000
arc: CE3 H02E0101
arc: CLK0 G_HPBX0000
arc: D0 F2
arc: D1 F2
arc: D2 S1_V02N0201
arc: D4 V02S0601
arc: D5 S1_V02N0401
arc: D7 H00L0100
arc: E1_H01E0001 Q5
arc: E1_H01E0101 F3
arc: E1_H02E0401 F6
arc: E1_H02E0501 F5
arc: E1_H02E0601 F4
arc: E1_H02E0701 F7
arc: E3_H06E0103 Q2
arc: E3_H06E0203 Q7
arc: E3_H06E0303 F5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H00R0000 Q6
arc: H01W0000 F3
arc: H01W0100 Q6
arc: LSR0 V00B0100
arc: M0 W1_H02E0601
arc: M1 H02E0001
arc: M2 V00T0000
arc: M4 V00T0100
arc: M5 H02E0001
arc: M6 V00B0000
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F0
arc: N1_V01N0101 F5
arc: N1_V02N0401 F6
arc: N1_V02N0501 Q7
arc: N1_V02N0601 F4
arc: N3_V06N0303 F5
arc: S1_V02S0501 F5
arc: S1_V02S0601 Q4
arc: S3_V06S0303 F5
arc: V00B0100 F5
arc: V01S0000 F4
arc: V01S0100 F6
arc: W1_H02W0201 Q2
arc: W1_H02W0501 F5
arc: W3_H06W0203 Q4
arc: W3_H06W0303 F5
word: SLICEC.K1.INIT 0000000011111111
word: SLICEC.K0.INIT 1111000000000000
word: SLICEA.K0.INIT 0000000001011111
word: SLICEA.K1.INIT 0000000000000111
word: SLICEB.K0.INIT 0000000010000000
word: SLICED.K1.INIT 0101010111111111
word: SLICED.K0.INIT 1010000010100000
word: SLICEB.K1.INIT 1000100010001000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C41:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0201 H01E0001
arc: E1_H02E0601 V02S0601
arc: H00L0000 N1_V02S0001
arc: H00L0100 W1_H02E0301
arc: H00R0000 H02W0401
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0101 H06E0103
arc: S1_V02S0701 H06E0203
arc: V00B0000 H02E0601
arc: V00B0100 H02E0701
arc: V00T0100 V02N0501
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 H01E0001
arc: A0 V02N0701
arc: A1 E1_H01E0001
arc: A2 F5
arc: A3 V01N0101
arc: A4 E1_H01W0000
arc: A6 H00L0000
arc: A7 N1_V02S0101
arc: B0 V02N0101
arc: B1 V00B0000
arc: B2 F3
arc: B3 H02W0101
arc: B4 H02W0301
arc: B5 N1_V01S0000
arc: B6 V00T0000
arc: B7 E1_H02W0301
arc: C0 W1_H02E0401
arc: C1 N1_V02S0401
arc: C2 H02W0601
arc: C3 E1_H01W0000
arc: C4 V02N0001
arc: C5 V00T0100
arc: C6 H02E0601
arc: C7 H02E0601
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0201
arc: D1 H02W0001
arc: D2 H00R0000
arc: D3 V02N0001
arc: D4 V01N0001
arc: D5 S1_V02N0401
arc: D6 E1_H01W0100
arc: D7 H02W0201
arc: E1_H01E0001 F4
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F2
arc: LSR0 V00B0100
arc: M1 H00L0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: V00T0000 F0
arc: V01S0100 F1
arc: W1_H02W0601 F6
word: SLICEB.K1.INIT 0001010100111111
word: SLICEC.K1.INIT 1100000000000000
word: SLICEB.K0.INIT 0000010001000100
word: SLICEA.K0.INIT 0001001101011111
word: SLICED.K1.INIT 0111000011110000
word: SLICEC.K0.INIT 0000011101110111
word: SLICEA.K1.INIT 0100110011001100
word: SLICED.K0.INIT 0111000011110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R5C42:PLC2
arc: H00L0000 V02S0001
arc: H00L0100 V02S0101
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 W1_H02E0501
arc: S1_V02S0101 H06E0103
arc: S1_V02S0401 W1_H02E0401
arc: V00B0000 V02S0001
arc: V00B0100 S1_V02N0301
arc: V00T0000 W1_H02E0001
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0401 V02N0401
arc: A0 H00L0100
arc: A2 F7
arc: A5 V02N0301
arc: A6 V00T0100
arc: B0 V02S0301
arc: B2 V01N0001
arc: B3 E1_H02W0301
arc: B4 F3
arc: B5 V01S0000
arc: B6 V02N0701
arc: B7 V02S0701
arc: C0 V02N0401
arc: C2 V02N0401
arc: C3 V02N0601
arc: C4 W1_H02E0401
arc: C5 V01N0101
arc: C6 Q6
arc: C7 V02N0001
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 H02W0101
arc: CE3 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 V01S0100
arc: D2 V02N0201
arc: D3 S1_V02N0001
arc: D5 H02E0201
arc: D6 H02E0001
arc: D7 S1_V02N0401
arc: E1_H01E0001 Q6
arc: E1_H01E0101 F2
arc: E1_H02E0301 Q3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0000 F3
arc: H01W0100 F6
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: M0 H02E0601
arc: M1 H02W0001
arc: M2 V00B0100
arc: M3 H00L0000
arc: M4 V00B0000
arc: M5 H02W0001
arc: M6 V00T0000
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F3
arc: N1_V01N0101 Q2
arc: N1_V02N0201 Q2
arc: N1_V02N0601 Q6
arc: N1_V02N0701 Q7
arc: S1_V02S0601 Q4
arc: S1_V02S0701 F5
arc: V00T0100 F3
arc: V01S0000 Q4
arc: V01S0100 Q5
arc: W1_H02W0001 F0
arc: W1_H02W0101 Q3
arc: W1_H02W0301 Q1
arc: W1_H02W0601 Q4
word: SLICEC.K1.INIT 1101001111011111
word: SLICED.K0.INIT 0001001101011111
word: SLICEC.K0.INIT 1100000011000000
word: SLICEB.K1.INIT 0000000000110000
word: SLICED.K1.INIT 1100000000000000
word: SLICEB.K0.INIT 0000000000010101
word: SLICEA.K0.INIT 0000011101110111
word: SLICEA.K1.INIT 0000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R5C43:PLC2
arc: E3_H06E0103 N1_V01S0100
arc: H01W0100 E3_H06W0303
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0501 S3_V06N0303
arc: V00T0100 V02N0701
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 H01E0101
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0101 W3_H06E0103
arc: B0 V02N0301
arc: B1 H01W0100
arc: C0 E1_H02W0401
arc: C1 V02N0601
arc: D0 V02N0001
arc: D1 V02N0201
arc: E1_H02E0101 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: M0 V00T0100
arc: M1 H02W0001
arc: M2 V00T0100
word: SLICEA.K0.INIT 0000000000110000
word: SLICEA.K1.INIT 1100000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R5C44:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0301 V06N0003
arc: E1_H02E0701 S1_V02N0701
arc: H00R0000 S1_V02N0401
arc: H00R0100 H02W0701
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 H02W0601
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 E1_H01W0000
arc: V00T0100 H02W0301
arc: W1_H02W0001 V06N0003
arc: W1_H02W0301 S1_V02N0301
arc: B5 E1_H02W0101
arc: C5 E1_H02W0401
arc: C6 E1_H02W0601
arc: D5 V02S0401
arc: D6 S1_V02N0601
arc: E1_H01E0101 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00T0100
arc: M1 H00R0100
arc: M2 V00T0100
arc: M3 H00R0000
arc: M4 V00T0100
arc: M5 H00R0100
arc: M6 V00T0100
arc: S1_V02S0101 F3
arc: S1_V02S0301 F3
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1100111111000000
word: SLICED.K0.INIT 1111000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R5C45:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 V06N0003
arc: E1_H02E0301 V06N0003
arc: E1_H02E0401 V06N0203
arc: E1_H02E0601 V06N0303
arc: H00R0100 V02S0701
arc: N1_V02N0601 E3_H06W0303
arc: S1_V02S0301 H06W0003
arc: V00B0000 S1_V02N0201
arc: V00T0100 H02E0301
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 V06N0203
arc: A0 S1_V02N0501
arc: A1 E1_H01E0001
arc: A5 V02N0101
arc: A6 V02N0301
arc: A7 V02S0101
arc: B5 S1_V02N0701
arc: B6 W1_H02E0101
arc: B7 H01E0101
arc: C0 V02N0401
arc: C1 V02N0401
arc: C5 S1_V02N0201
arc: C6 F4
arc: C7 F6
arc: CE2 E1_H02W0101
arc: CLK0 G_HPBX0000
arc: D0 N1_V02S0001
arc: D1 S1_V02N0001
arc: D5 H02W0001
arc: D6 V02N0601
arc: D7 E1_H02W0201
arc: E1_H01E0101 F1
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q5
arc: M0 V00B0000
arc: M1 H02E0001
arc: M2 V00B0000
arc: M4 V00T0100
arc: M5 H00R0100
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q5
arc: S1_V02S0601 F6
arc: S3_V06S0203 F7
arc: S3_V06S0303 Q5
arc: V01S0000 Q5
word: SLICEA.K0.INIT 0101000000000000
word: SLICEA.K1.INIT 0000101000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000010000000000
word: SLICED.K0.INIT 0000000100000011
word: SLICED.K1.INIT 0001000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R5C46:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 H01E0101
arc: H00L0000 E1_H02W0001
arc: H00R0000 V02S0401
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0401 H06W0203
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 E1_H02W0301
arc: N1_V02N0501 W3_H06E0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 W3_H06E0203
arc: A2 V02N0501
arc: A4 V02N0301
arc: A6 F7
arc: A7 W1_H02E0701
arc: B1 H00R0100
arc: B4 H02E0301
arc: B6 V02S0501
arc: B7 S1_V02N0501
arc: C1 E1_H02W0601
arc: C2 H02E0601
arc: C4 S1_V02N0201
arc: C6 V02N0201
arc: C7 H02E0401
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0000
arc: D1 V02N0001
arc: D2 E1_H02W0201
arc: D4 V02N0601
arc: D6 V00B0000
arc: D7 H02E0001
arc: E1_H01E0001 Q7
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 Q7
arc: H01W0000 Q5
arc: M0 H02W0601
arc: M1 H02W0001
arc: M2 H02W0601
arc: M5 H00R0000
arc: M7 H00L0000
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q5
arc: S1_V02S0501 Q7
arc: S3_V06S0303 F6
arc: V00B0000 F4
arc: V01S0000 F1
arc: V01S0100 F6
word: SLICED.K0.INIT 0000000000000111
word: SLICEC.K0.INIT 0000100000000000
word: SLICED.K1.INIT 0000000000001000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000110000000000
word: SLICEB.K0.INIT 1010000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C47:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 V01N0001
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0303 H01E0101
arc: H00L0100 N1_V02S0301
arc: H00R0100 H02W0701
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 H02W0701
arc: V00B0000 S1_V02N0001
arc: V00B0100 E1_H02W0701
arc: V00T0000 S1_V02N0401
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0601 V01N0001
arc: W3_H06W0303 E1_H01W0100
arc: E3_H06E0203 W3_H06E0103
arc: C0 H02E0401
arc: CE3 H02W0101
arc: CLK0 G_HPBX0000
arc: D1 V00B0100
arc: D2 V02S0001
arc: D3 H02E0201
arc: E1_H01E0101 F3
arc: E1_H02E0501 Q7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0000
arc: M1 E1_H02W0001
arc: M2 V00B0000
arc: M3 H00R0100
arc: M4 V00T0000
arc: M5 E1_H02W0001
arc: M6 V00B0000
arc: M7 H00L0100
arc: MUXCLK3 CLK0
arc: S1_V02S0701 Q7
arc: S3_V06S0003 F3
word: SLICEA.K0.INIT 1111000011110000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C48:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V01N0001
arc: E3_H06E0203 V01N0001
arc: E3_H06E0303 V01N0101
arc: H00L0000 V02S0001
arc: H00L0100 N1_V02S0301
arc: H00R0000 N1_V02S0601
arc: H00R0100 H02E0501
arc: N1_V02N0201 H06W0103
arc: N1_V02N0601 N1_V01S0000
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 S3_V06N0203
arc: S3_V06S0103 E1_H01W0100
arc: V00B0100 W1_H02E0701
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 V01N0101
arc: A0 W1_H02E0501
arc: A2 H02E0701
arc: A3 H02E0701
arc: A5 H02E0501
arc: B0 H02W0301
arc: B3 H00R0100
arc: B4 H02E0301
arc: C0 V02N0401
arc: C2 H02E0601
arc: C3 W1_H02E0601
arc: C4 E1_H02W0401
arc: C5 V02N0201
arc: CE0 H02W0101
arc: CE1 V02S0201
arc: CE3 H00L0000
arc: CLK0 G_HPBX0000
arc: D0 V02N0001
arc: D2 H02W0201
arc: D3 E1_H02W0201
arc: D4 V02N0601
arc: D5 V02N0601
arc: E1_H02E0101 Q1
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F0
arc: H01W0100 F0
arc: M0 V00B0100
arc: M1 H00L0100
arc: M4 H02E0401
arc: M5 H02W0001
arc: M6 H02E0401
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q7
arc: N1_V02N0001 Q2
arc: N1_V02N0301 Q3
arc: S1_V02S0501 Q7
arc: S1_V02S0701 F5
arc: S3_V06S0203 Q7
arc: W3_H06W0003 F0
word: SLICED.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000010100000
word: SLICEC.K0.INIT 0011000000000000
word: SLICEB.K1.INIT 0100010001001110
word: SLICEB.K0.INIT 1111101001010000
word: SLICEA.K0.INIT 0001001101011111
word: SLICEA.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R5C49:PLC2
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 S1_V02N0701
arc: H00L0000 V02N0001
arc: H00L0100 H02E0101
arc: H00R0000 V02S0401
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0501 E1_H02W0501
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 E1_H01W0100
arc: V00B0100 V02N0101
arc: V00T0000 N1_V02S0601
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 E1_H02W0201
arc: W3_H06W0203 V01N0001
arc: E3_H06E0103 W3_H06E0103
arc: A4 V02N0301
arc: A7 V02N0101
arc: B1 E1_H02W0301
arc: B3 Q3
arc: B4 N1_V02S0501
arc: B7 W1_H02E0301
arc: C1 H02E0401
arc: C3 H02E0601
arc: C4 E1_H01E0101
arc: C7 H02E0401
arc: CE1 E1_H02W0101
arc: CE2 V02N0601
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0000
arc: D1 V02N0201
arc: D3 V02N0201
arc: D4 H02E0001
arc: D7 V01N0001
arc: E1_H01E0001 Q5
arc: E1_H01E0101 F7
arc: E1_H02E0501 Q7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q6
arc: M0 V00B0100
arc: M1 H00L0000
arc: M2 V00B0100
arc: M3 H00L0100
arc: M4 V00T0100
arc: M5 H00R0100
arc: M6 V00T0000
arc: M7 H00R0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q6
arc: N1_V02N0101 Q3
arc: N1_V02N0301 Q3
arc: S1_V02S0401 F4
arc: S1_V02S0601 Q6
arc: S1_V02S0701 Q7
arc: S3_V06S0203 F4
arc: V00T0100 F1
arc: V01S0000 Q7
arc: W1_H02W0301 Q3
arc: W1_H02W0701 Q5
arc: W3_H06W0303 Q5
word: SLICED.K1.INIT 0000010000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000011000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000110000000000
word: SLICEC.K0.INIT 0001010100111111
word: SLICEC.K1.INIT 0000000000000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C50:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0501 V02S0501
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 V06N0003
arc: E3_H06E0103 H01E0101
arc: H00L0100 W1_H02E0301
arc: H00R0000 V02S0401
arc: H00R0100 H02E0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H01E0001
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 H06W0203
arc: S3_V06S0203 H06E0203
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 E1_H01W0000
arc: A0 H00L0100
arc: A2 W1_H02E0501
arc: B0 E1_H02W0301
arc: B5 N1_V02S0501
arc: C0 V02S0601
arc: C2 S1_V02N0601
arc: C5 H02E0601
arc: CE0 H00L0000
arc: CE1 H00L0000
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0201
arc: D2 V02S0201
arc: D5 H00R0100
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: H00L0000 F2
arc: H01W0000 Q2
arc: H01W0100 F2
arc: M1 H00R0000
arc: M2 V00B0100
arc: M3 H02E0201
arc: M4 V00B0000
arc: M5 H02W0001
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 F2
arc: S1_V02S0001 F2
arc: S3_V06S0103 F2
arc: S3_V06S0303 F5
arc: V00B0000 Q6
arc: V00B0100 Q5
arc: V00T0100 Q1
arc: V01S0000 Q4
arc: V01S0100 F2
word: SLICEB.K0.INIT 1111111111111010
word: SLICEA.K0.INIT 0000101000111010
word: SLICEC.K1.INIT 1100110000001111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C51:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0501 S3_V06N0303
arc: H00L0000 N1_V02S0001
arc: H00R0000 H02W0601
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0003 S3_V06N0303
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0601 H06E0303
arc: V00B0000 V02S0001
arc: V00B0100 V02S0301
arc: V00T0000 V02S0401
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 S3_V06N0103
arc: S3_V06S0203 W3_H06E0203
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0303 S3_V06N0303
arc: A0 F5
arc: A1 F5
arc: A2 F5
arc: A3 F5
arc: A4 H02W0501
arc: A5 H02E0501
arc: A6 H02E0701
arc: B2 V02S0101
arc: B4 H02E0301
arc: B6 H02E0101
arc: C0 N1_V01S0100
arc: C2 N1_V01S0100
arc: C4 V02N0001
arc: C5 V02S0201
arc: C6 H02W0401
arc: CE1 E1_H02W0101
arc: CE2 H00R0000
arc: CE3 H02W0101
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V01S0100
arc: D3 V00B0100
arc: D4 V02N0401
arc: D5 H02W0201
arc: D6 V02N0601
arc: E1_H01E0001 Q4
arc: E1_H02E0601 Q6
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0100 F1
arc: H01W0000 Q5
arc: H01W0100 Q5
arc: M0 V00T0000
arc: M1 H02W0001
arc: M2 V00T0000
arc: M3 H00L0000
arc: M5 E1_H02W0001
arc: M6 V00B0000
arc: M7 H00L0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: N1_V02N0101 Q3
arc: N1_V02N0301 Q3
arc: N1_V02N0401 F6
arc: S1_V02S0501 F5
arc: S1_V02S0701 F5
arc: S3_V06S0303 F6
arc: W1_H02W0301 Q3
arc: W1_H02W0501 Q5
arc: W3_H06W0003 Q3
word: SLICED.K0.INIT 0100000000000000
word: SLICEC.K0.INIT 0100010001001110
word: SLICEC.K1.INIT 0000000000001010
word: SLICEA.K0.INIT 1111010110100000
word: SLICEA.K1.INIT 1111111110101010
word: SLICEB.K0.INIT 0100010011100100
word: SLICEB.K1.INIT 1111111110101010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C52:PLC2
arc: E1_H02E0201 V01N0001
arc: E1_H02E0601 E1_H01W0000
arc: H00L0100 H02E0301
arc: H00R0000 H02E0601
arc: H00R0100 V02N0501
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0501 H02E0501
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0701 N1_V02S0701
arc: V00B0100 V02S0101
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0701 S1_V02N0701
arc: N1_V02N0401 W3_H06E0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0303 W3_H06E0303
arc: W3_H06W0303 E1_H01W0100
arc: A4 E1_H02W0701
arc: B4 H02W0301
arc: C4 V02N0001
arc: CE0 V02N0201
arc: CE1 H02E0101
arc: CE2 H02E0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0000
arc: D4 V02N0401
arc: E1_H01E0001 F4
arc: E1_H02E0401 F4
arc: F4 F5C_SLICE
arc: H00L0000 Q2
arc: H01W0000 Q5
arc: H01W0100 Q6
arc: M0 V00B0100
arc: M1 H00R0100
arc: M2 H02W0601
arc: M3 H00R0000
arc: M4 V00T0100
arc: M5 H00L0000
arc: M6 N1_V01N0101
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F4
arc: N1_V01N0101 Q3
arc: N1_V02N0101 Q1
arc: N1_V02N0301 Q1
arc: N1_V02N0601 F4
arc: S1_V02S0601 F4
arc: V01S0000 Q0
arc: V01S0100 F4
arc: W1_H02W0601 F4
arc: W3_H06W0103 Q1
arc: W3_H06W0203 Q7
word: SLICEC.K0.INIT 1111001011110000
word: SLICEC.K1.INIT 1111111111111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C53:PLC2
arc: H00R0000 H02E0401
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 H01E0001
arc: S1_V02S0201 V01N0001
arc: V00T0000 V02S0401
arc: V00T0100 V02S0501
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 V02N0301
arc: W1_H02W0601 W3_H06E0303
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0000
arc: E1_H02E0501 Q7
arc: H00L0000 Q0
arc: H00L0100 Q3
arc: H01W0000 Q1
arc: H01W0100 Q6
arc: M0 V00T0000
arc: M1 H00L0100
arc: M2 H02E0601
arc: M3 H02E0201
arc: M4 V00T0100
arc: M5 H00L0000
arc: M6 E1_H02W0401
arc: M7 W1_H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q6
arc: V01S0000 Q5
arc: V01S0100 Q2
arc: W3_H06W0203 Q4
arc: W3_H06W0303 Q6
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C54:PLC2
arc: H00L0100 V02N0101
arc: H00R0000 W1_H02E0401
arc: H00R0100 H02E0501
arc: N1_V02N0601 V01N0001
arc: S3_V06S0203 N1_V01S0000
arc: W1_H02W0701 W3_H06E0203
arc: CE0 S1_V02N0201
arc: CE1 H00R0000
arc: CE2 S1_V02N0601
arc: CE3 V02N0601
arc: CLK0 G_HPBX0000
arc: E1_H01E0001 Q1
arc: E1_H01E0101 Q5
arc: E1_H02E0401 Q4
arc: H01W0000 Q3
arc: H01W0100 Q0
arc: M0 V00B0000
arc: M1 H02W0001
arc: M3 H00L0100
arc: M4 E1_H01E0101
arc: M5 H00R0100
arc: M6 V00B0100
arc: M7 H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q0
arc: V00B0000 Q6
arc: V00B0100 Q7
arc: W3_H06W0003 Q0
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C55:PLC2
arc: H00R0000 S1_V02N0401
arc: V00T0100 V02S0501
arc: W1_H02W0201 H01E0001
arc: E3_H06E0203 W3_H06E0103
arc: CE0 H00R0000
arc: CE1 S1_V02N0201
arc: CE2 S1_V02N0601
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0000
arc: M0 V00B0100
arc: M2 V00T0100
arc: M4 H02E0401
arc: M5 V01S0000
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: V00B0100 Q5
arc: V00T0000 Q0
arc: V01S0000 Q4
arc: W1_H02W0001 Q2
arc: W1_H02W0401 Q6
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R5C61:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R5C67:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R5C70:PLC2
arc: S3_V06S0203 H06E0203

.tile R5C7:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R6C31:PLC2
arc: E1_H02E0301 V06N0003
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H06W0003
arc: V00B0100 E1_H02W0701
arc: V00T0000 N1_V02S0601
arc: A2 N1_V02S0501
arc: A3 V00T0000
arc: A4 F5
arc: A5 N1_V02S0101
arc: A7 V02S0301
arc: B2 F3
arc: B3 V02S0301
arc: B4 N1_V02S0701
arc: B5 V02S0701
arc: B7 V00T0000
arc: C2 F4
arc: C3 E1_H02W0401
arc: C4 E1_H01E0101
arc: C5 V02S0201
arc: C7 N1_V02S0001
arc: D2 V00B0100
arc: D3 N1_V02S0001
arc: D4 V02S0601
arc: D5 N1_V02S0401
arc: D7 E1_H02W0201
arc: E1_H01E0101 F7
arc: E1_H02E0001 F2
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
word: SLICEC.K1.INIT 1001000000001001
word: SLICED.K1.INIT 1101000011011101
word: SLICEC.K0.INIT 1000000000100000
word: SLICEB.K1.INIT 1101000011011101
word: SLICEB.K0.INIT 1000000001000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R6C32:PLC2
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 V06S0303
arc: H00R0000 V02N0601
arc: CE0 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: F0 F0_SLICE
arc: LSR1 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0201 Q0
arc: V01S0100 Q0
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C33:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 V06N0103
arc: E3_H06E0003 S3_V06N0003
arc: H00R0100 H02E0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0501 S1_V02N0401
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0501 H02E0501
arc: S3_V06S0003 H06W0003
arc: V00T0000 S1_V02N0401
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0701 N1_V01S0100
arc: A5 Q5
arc: A7 Q7
arc: B0 V00T0000
arc: B2 H02W0101
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: E1_H02E0301 Q3
arc: E1_H02E0401 Q6
arc: E1_H02E0501 Q5
arc: E1_H02E0701 Q7
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q4
arc: V00B0000 Q6
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R6C34:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 V02S0501
arc: H00L0000 H02E0001
arc: H00R0000 W1_H02E0601
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 W1_H02E0501
arc: S1_V02S0101 E1_H01W0100
arc: V00B0000 S1_V02N0001
arc: V00T0000 V02S0601
arc: V00T0100 H02E0101
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0501 V02S0501
arc: W3_H06W0003 N1_V01S0000
arc: A4 N1_V02S0301
arc: A5 E1_H02W0701
arc: A7 E1_H01W0000
arc: B0 H01W0100
arc: B1 Q1
arc: B4 V02S0701
arc: B5 S1_V02N0501
arc: B7 V00B0100
arc: C4 Q4
arc: C5 E1_H02W0401
arc: C7 E1_H02W0601
arc: CE0 H00R0000
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D4 H02W0201
arc: D5 E1_H02W0201
arc: D7 H02W0201
arc: E1_H01E0001 F4
arc: E1_H01E0101 Q1
arc: E1_H02E0001 Q0
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F5
arc: H01W0100 Q0
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M4 V00B0000
arc: M6 V00T0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F7
arc: N1_V01N0101 Q6
arc: S1_V02S0501 F5
arc: S1_V02S0701 Q7
arc: V00B0100 Q7
arc: V01S0000 Q4
arc: V01S0100 Q6
word: SLICEC.K1.INIT 1000000000000000
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
word: SLICED.K1.INIT 0001001101011111
word: SLICEC.K0.INIT 0000011101110111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R6C35:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 H01E0001
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0701 E1_H01W0100
arc: H00L0100 V02N0101
arc: H00R0000 E1_H02W0601
arc: H00R0100 H02E0701
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0701 E1_H02W0701
arc: V00B0000 W1_H02E0401
arc: V00B0100 V02N0101
arc: V00T0000 H02W0001
arc: V00T0100 H02E0101
arc: W1_H02W0201 E1_H02W0701
arc: A2 E1_H01E0001
arc: A3 V00T0000
arc: A4 V02S0301
arc: A5 W1_H02E0501
arc: A6 H02W0501
arc: A7 W1_H02E0701
arc: B0 H02W0301
arc: B2 H02E0301
arc: B3 W1_H02E0301
arc: B4 V01S0000
arc: B5 V02N0501
arc: B6 V00B0000
arc: B7 H02W0101
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0000
arc: E1_H01E0001 Q4
arc: E1_H01E0101 Q6
arc: E1_H02E0301 Q3
arc: H01W0000 Q4
arc: H01W0100 Q1
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M1 H00L0100
arc: M2 V00T0100
arc: M3 E1_H02W0201
arc: M4 H02E0401
arc: M5 H00R0000
arc: M6 V00B0100
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q1
arc: N1_V02N0001 Q2
arc: S1_V02S0001 Q2
arc: S1_V02S0301 Q3
arc: V01S0000 Q7
arc: V01S0100 Q5
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 1001100110011100
word: SLICEC.K0.INIT 1001100110011010
word: SLICEC.K1.INIT 1001100110011010
word: SLICED.K0.INIT 1001100110011100
word: SLICED.K1.INIT 1001100110011010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R6C36:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 V06N0203
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0203 V01N0001
arc: H00L0000 W1_H02E0001
arc: H00L0100 W1_H02E0101
arc: H00R0000 S1_V02N0601
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0301 H02W0301
arc: V00B0000 H02E0401
arc: V00T0100 H02W0301
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 H01E0101
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0003 E3_H06W0003
arc: A0 H00L0000
arc: A1 H02E0701
arc: A4 E1_H01W0000
arc: A5 F7
arc: A6 E1_H01W0000
arc: A7 Q7
arc: B0 H00R0100
arc: B1 H02E0101
arc: B4 H00R0000
arc: B5 H02E0301
arc: B6 V00T0000
arc: B7 V02S0501
arc: C4 V02N0201
arc: C5 V02N0201
arc: C6 V02N0201
arc: C7 V02S0001
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0000
arc: D4 S1_V02N0401
arc: D5 E1_H01W0100
arc: D6 H02E0201
arc: D7 E1_H02W0001
arc: E1_H01E0001 F6
arc: E1_H01E0101 F4
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 Q7
arc: H01W0000 Q0
arc: H01W0100 Q1
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M0 V00B0000
arc: M1 H00L0100
arc: M2 V00T0100
arc: M7 H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F2
arc: N1_V01N0101 F5
arc: V00T0000 Q2
arc: V01S0100 Q2
arc: W1_H02W0001 Q0
word: SLICEC.K0.INIT 1000000000000000
word: SLICED.K1.INIT 0001010100111111
word: SLICEC.K1.INIT 1101000001010000
word: SLICEA.K0.INIT 1001100110011010
word: SLICEA.K1.INIT 1001100110011100
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
word: SLICED.K0.INIT 1000000011110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R6C37:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0501 S1_V02N0501
arc: H00R0000 V02S0601
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 H06W0103
arc: S3_V06S0003 N1_V01S0000
arc: V00B0000 S1_V02N0001
arc: V00T0000 W1_H02E0001
arc: V00T0100 H02W0101
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0601 V06N0303
arc: A0 H00L0000
arc: A1 V02N0701
arc: A2 E1_H02W0701
arc: A3 V02N0501
arc: A4 V00B0000
arc: A5 V00T0000
arc: A6 H02E0701
arc: A7 E1_H02W0501
arc: B0 V02N0301
arc: B1 V02N0101
arc: B2 E1_H02W0101
arc: B4 H02E0101
arc: B5 V02N0701
arc: B6 V02N0701
arc: B7 H02E0301
arc: C0 N1_V01S0100
arc: C1 S1_V02N0401
arc: C2 H02W0601
arc: C3 V02N0401
arc: C4 H01E0001
arc: C5 V01N0101
arc: C6 H02W0601
arc: C7 V00T0100
arc: CE0 H00R0000
arc: CE2 V02S0601
arc: CLK0 G_HPBX0000
arc: D0 V02N0201
arc: D1 W1_H02E0001
arc: D2 H02W0201
arc: D3 V00T0100
arc: D4 S1_V02N0601
arc: D5 V01N0001
arc: D6 E1_H02W0001
arc: D7 V02N0401
arc: E1_H01E0001 F3
arc: E1_H01E0101 F1
arc: E1_H02E0701 F5
arc: E3_H06E0003 Q0
arc: E3_H06E0203 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H01W0000 F3
arc: H01W0100 F7
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F3
arc: N1_V01N0101 F6
arc: N1_V02N0501 F7
arc: V01S0100 F3
arc: W1_H02W0701 F7
arc: W3_H06W0203 F7
word: SLICEC.K1.INIT 1000000000000000
word: SLICEA.K1.INIT 0011110111111101
word: SLICEB.K0.INIT 0000011101110111
word: SLICEB.K1.INIT 0000000000001010
word: SLICED.K1.INIT 0000000000000010
word: SLICEC.K0.INIT 1010100011111101
word: SLICEA.K0.INIT 1111010011111111
word: SLICED.K0.INIT 0001010100111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R6C38:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0101 V02N0101
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 S1_V02N0701
arc: H00L0000 S1_V02N0201
arc: H00R0100 V02N0501
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0001 H01E0001
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0501 S3_V06N0303
arc: V00B0000 S1_V02N0001
arc: V00B0100 H02W0501
arc: V00T0000 S1_V02N0401
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 V06N0103
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0401 V06N0203
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 V02N0601
arc: A1 H02W0501
arc: A2 F7
arc: A3 F7
arc: A6 H00R0000
arc: A7 S1_V02N0301
arc: B1 W1_H02E0301
arc: B2 V02N0101
arc: B3 V02N0101
arc: B6 V00B0000
arc: B7 W1_H02E0301
arc: C1 H00L0100
arc: C2 S1_V02N0601
arc: C3 S1_V02N0601
arc: C6 V02N0001
arc: C7 V00B0100
arc: CE0 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D1 S1_V02N0001
arc: D2 H01E0101
arc: D3 H01E0101
arc: D6 H00L0100
arc: D7 V02N0401
arc: E1_H01E0001 F6
arc: E1_H01E0101 F2
arc: E1_H02E0401 Q6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H00R0000 Q4
arc: H01W0100 Q4
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: M0 H02W0601
arc: M1 H00L0000
arc: M2 N1_V01N0001
arc: M4 V00T0000
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F0
arc: N1_V01N0101 Q4
arc: S1_V02S0601 Q6
arc: V01S0000 Q6
arc: V01S0100 Q1
word: SLICED.K0.INIT 1000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1001101111011111
word: SLICED.K1.INIT 1101001111011111
word: SLICEB.K0.INIT 0001001100110011
word: SLICEB.K1.INIT 0001000000110000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R6C39:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0401 V02N0401
arc: H00L0100 W1_H02E0101
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H06E0203
arc: S1_V02S0101 S3_V06N0103
arc: S3_V06S0203 N1_V01S0000
arc: V00B0000 H02E0401
arc: V00B0100 H02E0701
arc: V00T0000 H02E0001
arc: V00T0100 V02N0701
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 V02N0701
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0301 W3_H06E0003
arc: A0 H02W0701
arc: A2 S1_V02N0701
arc: A3 F7
arc: A4 H02E0501
arc: A5 W1_H02E0701
arc: A6 H00L0000
arc: A7 Q7
arc: B0 V02N0101
arc: B2 S1_V02N0101
arc: B3 W1_H02E0301
arc: B4 V02N0701
arc: B6 F3
arc: B7 V00B0000
arc: C0 V02N0401
arc: C2 V02S0401
arc: C3 N1_V01S0100
arc: C4 H02W0401
arc: C5 H01E0001
arc: C6 V02N0201
arc: C7 V00T0100
arc: CE0 V02S0201
arc: CE3 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0201
arc: D2 H01E0101
arc: D3 V00B0100
arc: D4 V02N0601
arc: D5 S1_V02N0601
arc: D6 F2
arc: D7 E1_H01W0100
arc: E1_H01E0101 Q1
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H00R0000 F4
arc: H01W0000 Q7
arc: H01W0100 F6
arc: LSR0 H02W0501
arc: M0 V00T0000
arc: M1 H00L0100
arc: M7 H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F5
arc: S1_V02S0501 F5
arc: W1_H02W0101 Q1
word: SLICEC.K0.INIT 0000100000000000
word: SLICEC.K1.INIT 1010000000000000
word: SLICEA.K0.INIT 0010000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0011000000110010
word: SLICEB.K1.INIT 0000001000001010
word: SLICED.K1.INIT 0001001101011111
word: SLICED.K0.INIT 0100010000000100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C40:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 V06N0203
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 S1_V02N0601
arc: H00R0000 V02S0401
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0301 H06E0003
arc: S1_V02S0501 H06W0303
arc: V00T0000 V02S0601
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 H01E0001
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 V02S0501
arc: A0 H02W0501
arc: A1 H02W0701
arc: A3 S1_V02N0501
arc: A4 V02N0301
arc: B0 S1_V02N0301
arc: B1 V02N0101
arc: B4 V02N0701
arc: B5 W1_H02E0101
arc: C0 F4
arc: C1 H02E0401
arc: C3 E1_H02W0401
arc: C4 V00T0000
arc: C5 S1_V02N0001
arc: CE0 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 V02N0001
arc: D1 S1_V02N0201
arc: D3 H02W0001
arc: D4 V02N0601
arc: D5 H02E0201
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0000 F1
arc: H01W0100 F1
arc: MUXCLK0 CLK0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F3
arc: N1_V02N0301 F3
arc: N3_V06N0303 F5
arc: S1_V02S0201 Q0
arc: S3_V06S0103 F1
arc: W1_H02W0301 F1
arc: W1_H02W0701 F5
arc: W3_H06W0103 F1
word: SLICEA.K1.INIT 0000001000000000
word: SLICEB.K1.INIT 0101000000000000
word: SLICEC.K1.INIT 0000000000000011
word: SLICEC.K0.INIT 0001001101011111
word: SLICEA.K0.INIT 1011111100110011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R6C41:PLC2
arc: E3_H06E0003 S3_V06N0003
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0701 H02E0701
arc: V00T0100 W1_H02E0301
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0701 E1_H01W0100
arc: A0 V02S0701
arc: A2 F5
arc: A4 N1_V02S0101
arc: A5 S1_V02N0301
arc: A6 E1_H02W0501
arc: A7 H00L0000
arc: B0 H01W0100
arc: B1 H02E0101
arc: B2 H00R0000
arc: B4 V01S0000
arc: B5 H02E0301
arc: B6 H02W0101
arc: B7 V00B0000
arc: C0 H00R0100
arc: C1 E1_H01W0000
arc: C2 S1_V02N0601
arc: C4 V00B0100
arc: C5 V00B0100
arc: C6 Q6
arc: C7 F4
arc: CE0 H00L0100
arc: CE2 H00L0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D2 V01S0100
arc: D4 H01W0000
arc: D5 H01W0000
arc: D6 H02E0001
arc: D7 F2
arc: E1_H01E0001 F6
arc: E1_H01E0101 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H00L0100 F1
arc: H00R0000 Q6
arc: H00R0100 Q5
arc: H01W0000 Q0
arc: H01W0100 Q7
arc: LSR1 H02E0501
arc: M0 V00T0100
arc: M1 E1_H02W0001
arc: M5 W1_H02E0001
arc: M6 H02E0401
arc: M7 H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q0
arc: S3_V06S0203 F7
arc: V00B0000 Q6
arc: V00B0100 Q7
arc: V01S0000 Q5
arc: V01S0100 Q5
word: SLICED.K1.INIT 1111101100000000
word: SLICEB.K0.INIT 1111000011100000
word: SLICEA.K0.INIT 1101000011110000
word: SLICEC.K1.INIT 1111001101011111
word: SLICEC.K0.INIT 0011001100110001
word: SLICEA.K1.INIT 1100000011000000
word: SLICED.K0.INIT 1010001010000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R6C42:PLC2
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0601 E3_H06W0303
arc: H00L0000 H02W0201
arc: H00R0000 V02N0601
arc: N1_V02N0001 H06W0003
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H01E0101
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0001 H06W0003
arc: S1_V02S0301 S3_V06N0003
arc: V00B0100 H02W0701
arc: V00T0100 V02S0701
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 V06N0103
arc: W1_H02W0401 S1_V02N0401
arc: W3_H06W0003 E3_H06W0003
arc: A0 F7
arc: A1 F7
arc: A2 H00L0100
arc: A4 V02N0101
arc: A7 N1_V01N0101
arc: B0 V00T0000
arc: B2 V02S0101
arc: B7 V00T0000
arc: C0 N1_V01N0001
arc: C1 N1_V01N0001
arc: C2 V02S0601
arc: C3 H02W0601
arc: C4 H02W0601
arc: C5 F4
arc: C7 S1_V02N0201
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 F2
arc: D1 F2
arc: D2 Q2
arc: D3 V00B0100
arc: D4 E1_H02W0201
arc: D5 V02S0401
arc: D7 V02S0601
arc: E1_H01E0101 F5
arc: E3_H06E0003 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H00R0100 F5
arc: H01W0000 F3
arc: H01W0100 F4
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: M0 V00T0100
arc: M1 H00R0000
arc: M2 W1_H02E0601
arc: M5 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q5
arc: N1_V01N0101 Q1
arc: N1_V02N0101 Q1
arc: N1_V02N0401 F4
arc: S1_V02S0201 Q2
arc: V00T0000 Q2
word: SLICEA.K0.INIT 1111001110100011
word: SLICEA.K1.INIT 1111000010100000
word: SLICEB.K0.INIT 0100000000000000
word: SLICED.K1.INIT 0000000000010000
word: SLICEB.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 0000000000001010
word: SLICEC.K1.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C43:PLC2
arc: H00R0000 H02E0401
arc: H00R0100 E1_H02W0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0401 N1_V02S0101
arc: V00T0100 H02W0301
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 V02N0201
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 N1_V01S0100
arc: S3_V06S0203 W3_H06E0203
arc: W3_H06W0303 S3_V06N0303
arc: A1 E1_H02W0701
arc: B1 V02N0101
arc: C1 E1_H02W0401
arc: D1 E1_H02W0001
arc: E3_H06E0003 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00T0100
arc: M1 H00R0100
arc: M2 V00T0100
arc: M3 H00R0000
arc: M4 V00T0100
arc: M5 H00R0100
arc: M6 V00T0100
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1111111111111101
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1111111111111111
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R6C44:PLC2
arc: H00L0100 H02W0101
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0201 S3_V06N0103
arc: W1_H02W0201 V02N0201
arc: B2 S1_V02N0101
arc: C3 V02S0601
arc: C5 H02W0601
arc: D2 E1_H02W0201
arc: D3 E1_H02W0201
arc: D5 H02W0201
arc: E1_H01E0001 F3
arc: E1_H02E0101 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 W1_H02E0601
arc: M1 H00L0100
arc: M2 E1_H02W0601
arc: M3 W1_H02E0201
arc: M4 E1_H02W0401
arc: M5 H00L0100
arc: M6 E1_H02W0401
arc: W1_H02W0301 F3
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1111111100110011
word: SLICEB.K1.INIT 0000111111111111
word: SLICEC.K0.INIT 1111111111111111
word: SLICEC.K1.INIT 0000111111111111
word: SLICED.K0.INIT 1111111111111111
word: SLICED.K1.INIT 1111111111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R6C45:PLC2
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 S1_V02N0701
arc: H00L0000 E1_H02W0201
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S3_V06N0303
arc: S1_V02S0001 H01E0001
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0501 S3_V06N0303
arc: S3_V06S0003 N1_V01S0000
arc: V00B0100 V02N0101
arc: V00T0000 E1_H02W0201
arc: V00T0100 H02E0101
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 S3_V06N0003
arc: A1 E1_H02W0501
arc: A6 H00L0000
arc: A7 H02W0501
arc: B1 V02N0301
arc: B6 E1_H02W0301
arc: B7 E1_H02W0301
arc: C1 E1_H01W0000
arc: C6 E1_H02W0601
arc: C7 V00T0000
arc: D1 S1_V02N0001
arc: D6 V02N0401
arc: D7 V02N0601
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H00R0100 F5
arc: M0 H01E0001
arc: M1 H00R0100
arc: M2 V00T0100
arc: M4 V00B0100
arc: M5 H02W0001
arc: M6 V00B0100
arc: S1_V02S0701 F5
arc: S3_V06S0103 F1
arc: W1_H02W0501 F5
word: SLICED.K0.INIT 1111011111111111
word: SLICED.K1.INIT 1011011111110111
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000010
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R6C46:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0003 S3_V06N0003
arc: H00L0100 H02W0101
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 N1_V01S0100
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 E1_H02W0601
arc: A4 E1_H01W0000
arc: C1 E1_H01W0000
arc: C4 S1_V02N0001
arc: D1 V00T0100
arc: D4 H02W0001
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F3
arc: M0 E1_H02W0601
arc: M1 H00L0100
arc: M2 E1_H02W0601
arc: M3 E1_H02W0201
arc: M4 E1_H02W0401
arc: M5 H00L0100
arc: M6 E1_H02W0401
arc: V01S0000 F3
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000111100000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 1111010110100000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R6C47:PLC2
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0203 W1_H02E0701
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 E1_H01W0100
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0601 E1_H01W0000
arc: E1_H02E0001 W3_H06E0003
arc: W3_H06W0303 S3_V06N0303
arc: A0 S1_V02N0701
arc: A1 H02E0701
arc: A2 H00L0100
arc: A4 V00T0000
arc: B0 S1_V02N0101
arc: B1 S1_V02N0301
arc: B2 H00L0000
arc: B7 V00T0000
arc: C0 N1_V01S0100
arc: C1 S1_V02N0601
arc: C2 E1_H01W0000
arc: C3 H00L0100
arc: C4 H02E0601
arc: C7 H02W0601
arc: CE0 H02W0101
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0201
arc: D1 V02N0201
arc: D2 E1_H02W0001
arc: D3 E1_H02W0201
arc: D4 E1_H01W0100
arc: D7 V02N0601
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F3
arc: E1_H02E0101 Q1
arc: E1_H02E0201 Q0
arc: E1_H02E0301 Q1
arc: E3_H06E0003 Q0
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H00L0000 Q0
arc: H00L0100 Q1
arc: H01W0000 Q0
arc: H01W0100 Q0
arc: M4 V00T0100
arc: M5 E1_H02W0001
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q0
arc: N1_V02N0001 Q0
arc: N1_V02N0101 Q1
arc: N1_V02N0201 F2
arc: N1_V02N0301 Q1
arc: S1_V02S0001 Q0
arc: S1_V02S0201 F2
arc: S1_V02S0501 F5
arc: S3_V06S0003 Q0
arc: S3_V06S0103 Q1
arc: V00T0000 Q0
arc: V00T0100 Q1
arc: V01S0000 Q1
arc: V01S0100 Q1
arc: W1_H02W0101 Q1
arc: W1_H02W0201 Q0
arc: W1_H02W0301 F3
arc: W1_H02W0501 F5
arc: W1_H02W0701 F5
word: SLICEA.K0.INIT 1111001111110111
word: SLICEA.K1.INIT 0011011111111111
word: SLICEB.K0.INIT 0000000000100000
word: SLICEB.K1.INIT 0000000000001111
word: SLICEC.K0.INIT 1111111101011111
word: SLICEC.K1.INIT 1111111111111111
word: SLICED.K0.INIT 1111111111111111
word: SLICED.K1.INIT 1100111111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1

.tile R6C48:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0103 H01E0101
arc: E3_H06E0303 S3_V06N0303
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0201 E1_H02W0201
arc: V00B0100 N1_V02S0301
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: E3_H06E0003 W3_H06E0003
arc: A1 H00L0000
arc: A2 H01E0001
arc: A4 E1_H01W0000
arc: A6 E1_H01W0000
arc: A7 S1_V02N0301
arc: B1 Q1
arc: B2 H02E0301
arc: B3 V02S0301
arc: B4 H02E0301
arc: B6 H02E0301
arc: B7 S1_V02N0701
arc: C0 H00L0100
arc: C1 V02S0401
arc: C2 E1_H01W0000
arc: C3 H02W0401
arc: C4 H01E0001
arc: C5 H01E0001
arc: C6 Q6
arc: C7 S1_V02N0001
arc: CE0 E1_H02W0101
arc: CE3 V02N0601
arc: CLK0 G_HPBX0000
arc: D0 F2
arc: D1 V02N0001
arc: D2 H00R0000
arc: D3 W1_H02E0001
arc: D4 H01W0000
arc: D5 H01W0000
arc: D6 H02E0201
arc: D7 W1_H02E0201
arc: E1_H01E0001 F0
arc: E1_H01E0101 F6
arc: E1_H02E0501 F5
arc: E1_H02E0601 Q6
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H00L0100 Q1
arc: H00R0000 Q6
arc: H01W0000 Q6
arc: H01W0100 Q6
arc: M0 V00B0000
arc: M1 E1_H02W0001
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q6
arc: N1_V01N0101 F5
arc: N1_V02N0301 Q1
arc: N1_V02N0601 Q6
arc: S1_V02S0401 Q6
arc: S1_V02S0501 F7
arc: S1_V02S0601 Q6
arc: S3_V06S0003 F3
arc: S3_V06S0103 F2
arc: S3_V06S0303 Q6
arc: V00B0000 F4
arc: V01S0000 Q1
arc: V01S0100 F2
arc: W1_H02W0401 Q6
arc: W1_H02W0601 Q6
arc: W3_H06W0003 F3
arc: W3_H06W0303 Q6
word: SLICED.K0.INIT 0000000100000000
word: SLICEC.K1.INIT 1111000000000000
word: SLICEA.K1.INIT 0111000001110111
word: SLICEA.K0.INIT 0000111111111111
word: SLICED.K1.INIT 0100000000000000
word: SLICEB.K1.INIT 0011000000000000
word: SLICEC.K0.INIT 0000000000001000
word: SLICEB.K0.INIT 0000000000001000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R6C49:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0401 W1_H02E0101
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 H01E0101
arc: H00R0000 H02E0601
arc: H00R0100 S1_V02N0501
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S3_V06N0003
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0601 H01E0001
arc: V00T0100 W1_H02E0101
arc: W1_H02W0401 V02S0401
arc: A0 H02E0701
arc: A1 H00L0000
arc: A3 E1_H02W0501
arc: B1 W1_H02E0101
arc: B3 W1_H02E0101
arc: B4 H00R0000
arc: B6 H02E0301
arc: C0 H00R0100
arc: C1 H02E0601
arc: C3 H02E0601
arc: C4 V02N0001
arc: C6 H02E0601
arc: CE0 H02E0101
arc: CLK0 G_HPBX0000
arc: D0 W1_H02E0001
arc: D1 W1_H02E0201
arc: D3 W1_H02E0201
arc: D4 W1_H02E0201
arc: D6 W1_H02E0201
arc: E1_H01E0001 Q0
arc: E1_H02E0201 F2
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H00L0000 Q0
arc: H01W0000 Q0
arc: H01W0100 Q0
arc: M2 V00T0000
arc: M4 V00T0100
arc: M5 V01S0000
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: N1_V01N0001 Q0
arc: N1_V02N0001 Q0
arc: S1_V02S0201 Q0
arc: S1_V02S0501 F5
arc: S3_V06S0003 Q0
arc: S3_V06S0103 F1
arc: V00T0000 Q0
arc: V01S0000 Q0
arc: V01S0100 Q0
arc: W1_H02W0001 Q0
arc: W1_H02W0201 Q0
word: SLICEA.K0.INIT 0000010111111111
word: SLICEA.K1.INIT 1000000000000000
word: SLICEB.K1.INIT 0000000010000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000110000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1

.tile R6C50:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V01N0001
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0303 W1_H02E0501
arc: H00R0100 W1_H02E0501
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0001 H06E0003
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 H06E0203
arc: V00B0000 W1_H02E0401
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 E1_H01W0000
arc: B5 V02N0501
arc: C4 H02E0401
arc: C5 H02E0401
arc: D4 E1_H01W0100
arc: D5 H02E0001
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F3
arc: M0 H01E0001
arc: M1 H00R0100
arc: M2 V00B0000
arc: M3 H02E0201
arc: M4 W1_H02E0401
arc: M5 H00R0100
arc: M6 W1_H02E0401
arc: S3_V06S0003 F3
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000111111111111
word: SLICEC.K1.INIT 0011000000111111
word: SLICED.K0.INIT 1111111111111111
word: SLICED.K1.INIT 1111111111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R6C51:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0601 S1_V02N0601
arc: H00R0000 E1_H02W0601
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 V01N0001
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H02E0701
arc: S1_V02S0101 H06E0103
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 S3_V06N0203
arc: V00B0100 H02W0501
arc: V00T0000 E1_H02W0201
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 V06N0303
arc: A0 H02W0501
arc: A2 V02N0701
arc: B0 V00B0000
arc: B1 S1_V02N0301
arc: B2 H02W0301
arc: B3 H02E0301
arc: C1 S1_V02N0601
arc: C2 N1_V02S0601
arc: C3 S1_V02N0401
arc: CE0 H00R0000
arc: CE1 S1_V02N0201
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 V02S0201
arc: D1 V00B0100
arc: D2 S1_V02N0001
arc: E1_H01E0101 F3
arc: E1_H02E0201 Q0
arc: E1_H02E0301 Q1
arc: E1_H02E0501 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H01W0000 Q5
arc: H01W0100 Q5
arc: M4 E1_H02W0401
arc: M5 V01S0000
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0001 Q2
arc: V00B0000 Q6
arc: V01S0000 Q4
arc: W3_H06W0303 Q6
word: SLICEB.K1.INIT 0011000000110000
word: SLICEB.K0.INIT 0000101000111010
word: SLICEA.K0.INIT 1110111001000100
word: SLICEA.K1.INIT 1111000011001100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C52:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 H01E0101
arc: H00R0000 V02S0601
arc: H00R0100 H02W0501
arc: N1_V02N0001 H02W0001
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0103 S1_V02N0201
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0701 H02W0701
arc: W1_H02W0501 N1_V02S0501
arc: E1_H02E0001 W3_H06E0003
arc: N1_V02N0301 W3_H06E0003
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0301 W3_H06E0003
arc: A0 V02S0701
arc: A2 V00B0000
arc: C0 W1_H02E0401
arc: C2 H02E0601
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 V02S0601
arc: CE3 V02S0601
arc: CLK0 G_HPBX0000
arc: D0 H02E0001
arc: D2 V02S0201
arc: E1_H01E0101 Q5
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: H00L0100 Q3
arc: H01W0000 Q6
arc: M1 H00L0100
arc: M3 H00R0100
arc: M4 H02E0401
arc: M5 V01S0000
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q2
arc: S3_V06S0203 Q4
arc: V00B0000 Q4
arc: V00T0100 Q1
arc: V01S0000 Q0
arc: W1_H02W0401 Q4
word: SLICEA.K0.INIT 1111101001010000
word: SLICEB.K0.INIT 1111000010101010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C53:PLC2
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0701 H01E0101
arc: H00L0100 W1_H02E0301
arc: H00R0100 W1_H02E0501
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0401 S3_V06N0203
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0201 E1_H01W0000
arc: V00B0100 H02E0501
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0701 V06S0203
arc: E1_H02E0201 W3_H06E0103
arc: N1_V02N0301 W3_H06E0003
arc: A2 H02E0501
arc: A4 H02W0701
arc: B0 V02N0301
arc: B2 H00R0100
arc: B4 V02N0701
arc: C0 V02N0401
arc: C2 H02E0601
arc: C4 H02W0601
arc: CE0 E1_H02W0101
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 W1_H02E0001
arc: D2 H02E0001
arc: D4 E1_H02W0001
arc: E1_H01E0101 F4
arc: E1_H02E0001 Q2
arc: E1_H02E0601 F4
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F5C_SLICE
arc: H00R0000 F4
arc: H01W0000 F4
arc: H01W0100 Q5
arc: M1 V01S0100
arc: M3 H01W0100
arc: M4 V00B0100
arc: M5 V01S0000
arc: M6 H02W0401
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q3
arc: S1_V02S0301 Q1
arc: S1_V02S0401 F4
arc: S1_V02S0601 F4
arc: V01S0000 Q7
arc: V01S0100 Q0
arc: W1_H02W0401 Q6
arc: W1_H02W0601 F4
word: SLICEC.K0.INIT 1010101011101010
word: SLICEC.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 1111110000001100
word: SLICEB.K0.INIT 0100010001001110
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C54:PLC2
arc: E1_H02E0101 H01E0101
arc: H00R0000 H02E0601
arc: H00R0100 H02E0701
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0001 V01N0001
arc: V00B0000 H02E0401
arc: V00B0100 H02E0501
arc: V00T0000 H02E0001
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0003
arc: A2 W1_H02E0701
arc: B2 W1_H02E0301
arc: C2 H02W0601
arc: CE0 H00R0000
arc: CE1 W1_H02E0101
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0000
arc: D2 H02E0201
arc: E1_H01E0001 F2
arc: E1_H01E0101 F2
arc: E1_H02E0601 Q4
arc: F2 F5B_SLICE
arc: H00L0000 Q0
arc: H00L0100 Q1
arc: H01W0000 F2
arc: H01W0100 Q6
arc: M0 V00B0100
arc: M1 H00L0000
arc: M2 V00B0000
arc: M3 H00R0100
arc: M4 W1_H02E0401
arc: M5 H00L0100
arc: M6 V00T0000
arc: M7 E1_H01W0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F2
arc: N1_V02N0101 Q3
arc: N1_V02N0201 F2
arc: N3_V06N0103 F2
arc: S1_V02S0201 F2
arc: V01S0000 Q5
arc: V01S0100 F2
arc: W1_H02W0501 Q7
word: SLICEB.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1111111100100000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C55:PLC2
arc: H00R0000 H02E0601
arc: N1_V02N0201 H01E0001
arc: N1_V02N0601 H01E0001
arc: S1_V02S0601 H01E0001
arc: V00B0100 H02W0701
arc: V00T0100 W1_H02E0301
arc: W1_H02W0101 H01E0101
arc: W1_H02W0601 E1_H02W0301
arc: S3_V06S0303 W3_H06E0303
arc: W1_H02W0001 W3_H06E0003
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CE2 H02E0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0000
arc: E1_H02E0301 Q1
arc: H00L0100 Q3
arc: H01W0000 Q4
arc: H01W0100 Q6
arc: M0 V00T0100
arc: M1 H00R0000
arc: M2 N1_V01N0001
arc: M3 H01W0100
arc: M4 V00B0100
arc: M5 V01S0000
arc: M6 V00T0000
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q5
arc: V00T0000 Q2
arc: V01S0000 Q0
arc: W1_H02W0701 Q7
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C56:PLC2
arc: H00L0100 H02E0301
arc: W1_H02W0601 W3_H06E0303
arc: CE2 W1_H02E0101
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0000
arc: H00R0100 Q5
arc: M5 H00L0100
arc: M7 H00R0100
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: W1_H02W0701 Q7
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R6C57:PLC2
arc: W1_H02W0301 S1_V02N0301

.tile R6C60:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R6C66:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R6C69:PLC2
arc: S3_V06S0203 H06E0203

.tile R7C13:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R7C19:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R7C25:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R7C30:PLC2
arc: E1_H02E0201 E1_H01W0000

.tile R7C31:PLC2
arc: N1_V02N0301 S1_V02N0301
arc: H01W0000 W3_H06E0103
arc: CLK0 G_HPBX0000
arc: E3_H06E0103 Q2
arc: M2 V00B0100
arc: M7 H02E0201
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0001 Q2
arc: V00B0100 Q7
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C32:PLC2
arc: E1_H02E0301 N1_V01S0100
arc: H00R0000 S1_V02N0601
arc: N1_V02N0601 S1_V02N0601
arc: V00B0000 V02S0201
arc: V00T0100 N1_V02S0501
arc: A0 V02N0701
arc: A2 V00B0000
arc: A5 Q5
arc: A6 N1_V01N0101
arc: A7 Q7
arc: B3 Q3
arc: B4 V01S0000
arc: CE1 H00R0000
arc: CE2 S1_V02N0601
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0000
arc: E1_H01E0101 Q6
arc: E1_H02E0101 Q3
arc: E1_H02E0501 Q5
arc: E1_H02E0601 Q4
arc: E1_H02E0701 Q7
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q6
arc: V01S0000 Q4
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R7C33:PLC2
arc: E1_H02E0101 H01E0101
arc: E1_H02E0501 E3_H06W0303
arc: H00R0100 V02S0501
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 E3_H06W0103
arc: S1_V02S0501 V01N0101
arc: S3_V06S0003 E3_H06W0003
arc: B0 V00T0000
arc: B1 Q1
arc: CE0 H00R0100
arc: CLK0 G_HPBX0000
arc: E1_H01E0101 Q0
arc: E1_H02E0301 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: LSR0 H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: V00T0000 Q0
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R7C34:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V02N0401
arc: E1_H02E0701 H01E0101
arc: H00L0100 N1_V02S0101
arc: H00R0000 S1_V02N0601
arc: H00R0100 V02S0501
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0103 S1_V02N0101
arc: S3_V06S0203 H06W0203
arc: V00B0000 W1_H02E0601
arc: V00T0000 V02N0601
arc: V00T0100 N1_V02S0501
arc: W1_H02W0501 N1_V02S0501
arc: A2 V02S0701
arc: A3 H00L0100
arc: A4 V00B0000
arc: A5 W1_H02E0501
arc: A6 V02S0101
arc: A7 W1_H02E0701
arc: B0 V02N0301
arc: B2 W1_H02E0301
arc: B3 W1_H02E0101
arc: B4 H00L0000
arc: B5 V01S0000
arc: B6 H02E0101
arc: B7 N1_V01S0000
arc: CE0 H00R0100
arc: CLK0 G_HPBX0000
arc: E1_H01E0001 Q1
arc: E1_H02E0201 Q0
arc: H00L0000 Q0
arc: LSR0 V00T0100
arc: M0 V00T0000
arc: M1 H00R0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: V01S0000 Q1
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 1001100110011100
word: SLICEC.K0.INIT 1001100110011010
word: SLICEC.K1.INIT 1001100110011010
word: SLICED.K0.INIT 1001100110011100
word: SLICED.K1.INIT 1001100110011010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C35:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 V02N0401
arc: H00L0000 V02S0001
arc: H00L0100 H02W0301
arc: H00R0000 E1_H02W0401
arc: H00R0100 V02S0701
arc: N1_V02N0101 H02E0101
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0701 H06W0203
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 H06W0103
arc: S1_V02S0701 H06W0203
arc: V00T0100 V02S0701
arc: A0 H02E0701
arc: A1 H00L0000
arc: A4 E1_H02W0501
arc: A6 N1_V01S0100
arc: A7 F5
arc: B0 V02S0301
arc: B1 W1_H02E0301
arc: B4 N1_V01S0000
arc: B5 N1_V02S0701
arc: B6 E1_H02W0101
arc: B7 V02N0501
arc: C4 V00T0100
arc: C5 F4
arc: C6 H01E0001
arc: C7 V02S0201
arc: CE1 H00R0000
arc: CE3 V02N0601
arc: CLK0 G_HPBX0000
arc: D4 H02E0201
arc: D5 H02E0001
arc: D6 H00R0100
arc: D7 E1_H02W0001
arc: E1_H01E0101 F7
arc: E1_H02E0701 Q7
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M3 H00L0100
arc: M7 H02W0201
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q7
arc: N1_V02N0001 F2
arc: S1_V02S0601 F6
arc: V01S0000 Q3
word: SLICEA.K0.INIT 1001100110011010
word: SLICEA.K1.INIT 1001100110011100
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
word: SLICEC.K0.INIT 0000011101110111
word: SLICEC.K1.INIT 0011000011110000
word: SLICED.K0.INIT 0000011101110111
word: SLICED.K1.INIT 1100010011000000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R7C36:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 V06N0103
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0601 W1_H02E0301
arc: H00L0000 H02E0201
arc: H00R0000 S1_V02N0601
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0003 H06W0003
arc: V00T0100 H02W0301
arc: W1_H02W0201 V02N0201
arc: W1_H02W0501 E1_H02W0501
arc: A0 V01N0101
arc: A1 V01N0101
arc: A2 V02N0501
arc: A5 S1_V02N0101
arc: A6 V02N0101
arc: B0 E1_H01W0100
arc: B2 V01N0001
arc: B5 E1_H02W0101
arc: B6 H01E0101
arc: C0 V02N0601
arc: C1 E1_H01W0000
arc: C2 H00R0100
arc: C5 V02N0001
arc: C6 E1_H02W0401
arc: CE0 H00R0000
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0000
arc: D0 H02E0001
arc: D2 E1_H02W0201
arc: D5 F2
arc: D6 E1_H01W0100
arc: E1_H01E0001 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0100 Q1
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M0 V00T0100
arc: M1 H00L0000
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F6
arc: N3_V06N0303 F5
arc: V01S0000 Q7
arc: V01S0100 Q7
arc: W1_H02W0301 Q1
word: SLICEB.K0.INIT 0001010100111111
word: SLICEC.K1.INIT 0000011100000000
word: SLICEA.K0.INIT 1011000010111011
word: SLICEA.K1.INIT 1010111110101111
word: SLICED.K0.INIT 0000001000000011
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R7C37:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0601 N1_V01S0000
arc: E3_H06E0303 V01N0101
arc: H00L0000 V02S0201
arc: H00R0000 E1_H02W0401
arc: H00R0100 S1_V02N0501
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 E3_H06W0303
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0101 E1_H01W0100
arc: V00B0100 H02W0701
arc: V00T0000 H02W0001
arc: V00T0100 H02W0101
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 N1_V01S0100
arc: E3_H06E0203 W3_H06E0103
arc: W3_H06W0203 E3_H06W0203
arc: A0 F5
arc: A1 W1_H02E0701
arc: A3 V02N0701
arc: A4 E1_H02W0501
arc: A5 E1_H02W0701
arc: B0 V00T0000
arc: B1 V02S0101
arc: B2 H02W0101
arc: B3 H02W0101
arc: B4 H00L0000
arc: B5 W1_H02E0101
arc: C0 E1_H01W0000
arc: C1 E1_H02W0601
arc: C2 H02E0601
arc: C3 H02E0601
arc: C4 Q4
arc: C5 V00T0100
arc: C6 V02N0001
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 F2
arc: D1 H02W0201
arc: D2 E1_H02W0201
arc: D3 E1_H02W0201
arc: D4 H02W0201
arc: D5 H02W0201
arc: D6 E1_H02W0201
arc: E1_H01E0001 Q4
arc: E1_H01E0101 F6
arc: E1_H02E0101 Q3
arc: E1_H02E0401 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F6
arc: H01W0100 F6
arc: LSR1 H02W0501
arc: M2 V00B0100
arc: M3 H02E0201
arc: M4 W1_H02E0401
arc: M5 H00R0100
arc: M6 H02E0401
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q4
arc: N1_V02N0601 F4
arc: N1_V02N0701 Q5
arc: S1_V02S0301 Q3
arc: S1_V02S0401 F6
arc: V01S0000 F0
arc: W1_H02W0301 F1
word: SLICEC.K0.INIT 0000011101110111
word: SLICEC.K1.INIT 0001001101011111
word: SLICEA.K1.INIT 0001010100111111
word: SLICED.K0.INIT 0000111100000000
word: SLICEB.K0.INIT 1100000000000000
word: SLICEB.K1.INIT 1110101000000000
word: SLICEA.K0.INIT 0000000000001011
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R7C38:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0601 V01N0001
arc: H00L0100 H02E0101
arc: H00R0000 S1_V02N0401
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0701 N1_V01S0100
arc: V00B0100 V02S0301
arc: V00T0100 V02N0701
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0701 V01N0101
arc: W3_H06W0203 E1_H01W0000
arc: A3 H00L0100
arc: A4 V02S0301
arc: A6 E1_H02W0701
arc: A7 H00L0000
arc: B2 H02W0101
arc: B3 H02W0101
arc: B4 E1_H02W0101
arc: B5 H00L0000
arc: C0 N1_V01N0001
arc: C1 H02E0601
arc: C2 E1_H02W0601
arc: C3 E1_H02W0601
arc: C4 V02N0001
arc: C5 V00T0000
arc: C6 E1_H02W0401
arc: C7 V00T0000
arc: CLK0 G_HPBX0000
arc: D0 V02S0201
arc: D1 V02S0001
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 V01N0001
arc: D5 H02E0001
arc: D6 V00B0000
arc: D7 H02E0001
arc: E1_H01E0001 F7
arc: E1_H01E0101 F1
arc: E1_H02E0301 F1
arc: E1_H02E0501 F5
arc: E1_H02E0701 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0000 F2
arc: H01W0100 F7
arc: M2 V00T0100
arc: M3 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 F1
arc: N1_V02N0501 F7
arc: S1_V02S0501 F5
arc: V00B0000 F4
arc: V00T0000 F0
arc: V01S0000 F1
arc: V01S0100 F7
arc: W1_H02W0101 F1
arc: W1_H02W0401 F6
arc: W1_H02W0501 F5
arc: W3_H06W0103 F1
word: SLICEC.K1.INIT 0000000011001111
word: SLICED.K1.INIT 0101000011111111
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 1100000000000000
word: SLICEB.K1.INIT 1110000010100000
word: SLICEC.K0.INIT 0000011101110111
word: SLICED.K0.INIT 0000000001010000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1

.tile R7C39:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0301 S3_V06N0003
arc: H00L0000 S1_V02N0201
arc: H00R0000 S1_V02N0601
arc: H00R0100 H02E0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H01E0101
arc: S1_V02S0201 H01E0001
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0601 H01E0001
arc: V00B0100 S1_V02N0101
arc: V00T0000 E1_H02W0201
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V06S0203
arc: W3_H06W0303 E1_H01W0100
arc: W3_H06W0003 E3_H06W0303
arc: A0 V01N0101
arc: A3 S1_V02N0501
arc: A4 F7
arc: A6 V02S0101
arc: A7 H00R0000
arc: B0 V01N0001
arc: B2 V02S0101
arc: B3 V02N0301
arc: B4 F3
arc: B6 V00B0000
arc: B7 S1_V02N0701
arc: C0 S1_V02N0401
arc: C2 N1_V01N0001
arc: C3 S1_V02N0401
arc: C4 S1_V02N0001
arc: C6 V02N0201
arc: C7 V00T0000
arc: CE2 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0201
arc: D2 H02E0201
arc: D3 V00B0100
arc: D4 E1_H02W0001
arc: D6 F0
arc: D7 H02E0001
arc: E1_H01E0101 Q5
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: LSR1 H02E0501
arc: M5 H00L0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: S1_V02S0501 Q5
arc: V00B0000 F4
arc: V01S0000 Q5
arc: V01S0100 F6
arc: W1_H02W0001 F2
arc: W3_H06W0103 F2
word: SLICEA.K0.INIT 0000101000001100
word: SLICED.K0.INIT 0010001000000010
word: SLICED.K1.INIT 0000000001111111
word: SLICEB.K1.INIT 1100011111110111
word: SLICEC.K0.INIT 0000100010001000
word: SLICEB.K0.INIT 0000000011000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1

.tile R7C40:PLC2
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 H06E0203
arc: W1_H02W0101 H01E0101
arc: W1_H02W0701 V02N0701
arc: A0 F5
arc: A1 H02W0701
arc: A2 V02S0501
arc: A3 H02W0701
arc: A4 H02W0701
arc: B1 H02W0301
arc: B2 F3
arc: B3 H02W0301
arc: B4 H02E0301
arc: C0 V02N0401
arc: C1 E1_H01W0000
arc: C2 F4
arc: C3 E1_H01W0000
arc: C4 H02W0401
arc: C5 H02W0601
arc: D1 H02E0001
arc: D2 S1_V02N0001
arc: D3 H02E0001
arc: D4 E1_H01W0100
arc: D5 F2
arc: E1_H01E0001 F1
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0000 F3
arc: H01W0100 F4
arc: N1_V01N0001 F0
arc: N1_V01N0101 F4
arc: N1_V02N0001 F0
arc: S3_V06S0203 F4
arc: V01S0000 F3
arc: W1_H02W0201 F2
arc: W1_H02W0301 F1
arc: W1_H02W0401 F4
arc: W1_H02W0501 F5
arc: W1_H02W0601 F4
arc: W3_H06W0003 F0
word: SLICEB.K1.INIT 0000000010000000
word: SLICEB.K0.INIT 0000001000000001
word: SLICEC.K0.INIT 0000000010000000
word: SLICEA.K1.INIT 1000000000000000
word: SLICEC.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 0000101000001010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1

.tile R7C41:PLC2
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H02W0401
arc: S1_V02S0101 N1_V02S0101
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 V02N0201
arc: A3 S1_V02N0701
arc: B0 V02N0101
arc: B2 H02W0301
arc: B4 H02W0101
arc: B5 E1_H02W0301
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F4
arc: H01W0100 F3
arc: W1_H02W0301 F3
arc: W1_H02W0401 F4
arc: W1_H02W0601 F6
arc: W1_H02W0701 F5
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0011001100110000
word: SLICEB.K1.INIT 0101010101010000
word: SLICEC.K0.INIT 0011001100110000
word: SLICEC.K1.INIT 0011001100110000
word: SLICED.K0.INIT 1111111111110000
word: SLICED.K1.INIT 1111111111110000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R7C42:PLC2
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 V01N0001
arc: N1_V02N0601 S1_V02N0301
arc: V00T0100 S1_V02N0501
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 N1_V01S0000
arc: W3_H06W0103 E1_H01W0100
arc: A4 V02S0301
arc: A5 N1_V01N0101
arc: B3 V01N0001
arc: B4 H02W0101
arc: B5 E1_H02W0301
arc: C3 V02N0401
arc: C4 S1_V02N0201
arc: C5 V02S0001
arc: CE2 V02N0601
arc: CLK0 G_HPBX0000
arc: D3 V00T0100
arc: D5 S1_V02N0401
arc: E3_H06E0203 Q4
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: MUXCLK2 CLK0
arc: N1_V01N0101 F3
arc: N3_V06N0203 Q4
arc: N3_V06N0303 F5
word: SLICEC.K1.INIT 0010000000000000
word: SLICEB.K1.INIT 0000000011000000
word: SLICEC.K0.INIT 1010110010101100
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.D0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R7C43:PLC2
arc: H00R0100 E1_H02W0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 S1_V02N0701
arc: V00B0000 E1_H02W0401
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0301 N1_V01S0100
arc: H01W0100 W3_H06E0303
arc: W3_H06W0303 V06N0303
arc: W3_H06W0203 E3_H06W0203
arc: A2 E1_H02W0701
arc: A4 V02N0101
arc: B2 V02N0301
arc: C2 H00R0100
arc: D2 S1_V02N0201
arc: D4 V02S0401
arc: E1_H01E0001 F1
arc: E1_H01E0101 F4
arc: E3_H06E0203 F4
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: M0 V00B0000
arc: M1 H02W0001
arc: M2 V00B0000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 1000110010000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 1010101000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1

.tile R7C44:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0601 S1_V02N0601
arc: H00L0000 V02S0201
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 V01N0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 V01N0001
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 V01N0101
arc: S1_V02S0001 H01E0001
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0303 H01E0101
arc: V00B0000 H02W0601
arc: W1_H02W0001 V01N0001
arc: W1_H02W0301 S3_V06N0003
arc: A1 V02N0501
arc: A5 N1_V02S0101
arc: B1 N1_V02S0101
arc: B5 S1_V02N0501
arc: C0 V02N0401
arc: C1 S1_V02N0601
arc: C2 V02N0401
arc: C3 V02N0401
arc: C4 V02N0001
arc: C5 V02N0001
arc: C6 V02N0001
arc: C7 V02N0001
arc: D1 H02W0001
arc: D4 V02N0401
arc: D5 H02W0001
arc: D6 V02N0401
arc: D7 V02N0401
arc: E1_H01E0001 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 H02W0601
arc: M1 H00R0100
arc: M2 H02W0601
arc: M3 H00L0000
arc: M4 V00B0000
arc: M5 H00R0100
arc: M6 V00B0000
word: SLICEA.K0.INIT 0000111100001111
word: SLICEA.K1.INIT 0101010101100101
word: SLICEB.K0.INIT 0000111100001111
word: SLICEB.K1.INIT 0000111100001111
word: SLICEC.K0.INIT 0000111111110000
word: SLICEC.K1.INIT 0011110001101100
word: SLICED.K0.INIT 0000111111110000
word: SLICED.K1.INIT 0000111111110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R7C45:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 V01N0001
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 V01N0101
arc: E3_H06E0203 H01E0001
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 V01N0101
arc: S1_V02S0101 E3_H06W0103
arc: V00B0000 S1_V02N0201
arc: V00B0100 N1_V02S0301
arc: V00T0100 V02S0701
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 V06S0003
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 V02N0701
arc: A0 V01N0101
arc: A3 V01N0101
arc: A5 V02S0301
arc: A7 E1_H02W0501
arc: B5 H02E0301
arc: B7 E1_H02W0301
arc: C0 H02E0401
arc: C3 E1_H01W0000
arc: C5 H02E0601
arc: C7 V02S0001
arc: D0 V02N0201
arc: D3 V02N0201
arc: D4 V02N0401
arc: D5 N1_V02S0601
arc: D7 H02W0201
arc: E1_H01E0101 F4
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0000
arc: M1 H02E0001
arc: M2 V00B0000
arc: M4 V00B0100
arc: M6 V00T0100
arc: V01S0000 F1
arc: W3_H06W0303 F6
word: SLICEB.K1.INIT 0000000010100000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000010100000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000100000
word: SLICEC.K0.INIT 1111111100000000
word: SLICEC.K1.INIT 1110000011110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R7C46:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0601 V01N0001
arc: E3_H06E0303 V06S0303
arc: H00L0100 V02S0101
arc: H01W0000 E3_H06W0103
arc: N1_V02N0201 V01N0001
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 V01N0101
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 E3_H06W0103
arc: S3_V06S0103 H01E0101
arc: S3_V06S0303 H01E0101
arc: V00B0000 H02E0401
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0601 V01N0001
arc: A0 V01N0101
arc: A1 H02W0701
arc: B5 N1_V02S0501
arc: B7 V02S0501
arc: C0 V02N0601
arc: C1 V02N0601
arc: C5 V02N0201
arc: C7 V01N0101
arc: CLK0 G_HPBX0000
arc: D0 V00T0100
arc: D1 V02N0201
arc: D5 V02N0601
arc: D7 V02N0401
arc: E1_H02E0101 F1
arc: E3_H06E0003 Q3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0000
arc: M1 W1_H02E0001
arc: M2 V00B0000
arc: M3 H00L0100
arc: M4 H02E0401
arc: M5 W1_H02E0001
arc: M6 H02E0401
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F5
arc: S1_V02S0501 F5
arc: V00T0100 Q3
word: SLICED.K1.INIT 1100000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K1.INIT 0000101000000000
word: SLICEA.K0.INIT 0000010100000000
word: SLICEC.K1.INIT 0000000011000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1

.tile R7C47:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 V02S0201
arc: E1_H02E0401 V01N0001
arc: E1_H02E0601 N1_V01S0000
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 V01N0101
arc: H00R0000 E1_H02W0601
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0601 W1_H02E0601
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0401 H06W0203
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0501 V02S0501
arc: W1_H02W0701 N1_V02S0701
arc: A0 V01N0101
arc: A4 W1_H02E0701
arc: A7 W1_H02E0701
arc: B0 W1_H02E0301
arc: C0 V02N0401
arc: C4 H02E0601
arc: C7 H02E0601
arc: D0 H02W0201
arc: D4 E1_H02W0001
arc: D7 W1_H02E0001
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0100
arc: M1 H00R0000
arc: M2 V00B0100
arc: M4 W1_H02E0401
arc: M5 H02E0001
arc: M6 W1_H02E0401
arc: S1_V02S0301 F1
arc: S3_V06S0103 F1
arc: V00B0100 F5
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0001010100111111
word: SLICEC.K0.INIT 0101000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000010100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1

.tile R7C48:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0401 V02S0401
arc: E1_H02E0701 N1_V02S0701
arc: H00L0100 W1_H02E0101
arc: H00R0000 V02N0601
arc: H00R0100 S1_V02N0701
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 S3_V06N0303
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 N1_V02S0501
arc: S3_V06S0303 H06E0303
arc: V00T0100 V02S0501
arc: W1_H02W0201 N1_V01S0000
arc: E1_H01E0101 W3_H06E0203
arc: W3_H06W0003 E1_H01W0000
arc: A4 H02W0701
arc: A5 H02W0701
arc: A7 Q7
arc: B5 V00B0100
arc: C4 V00B0100
arc: C5 V02S0201
arc: C6 V00B0100
arc: C7 V02S0201
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0000
arc: D4 V02N0401
arc: D5 V02N0401
arc: D6 V02N0401
arc: D7 V02N0401
arc: E1_H02E0501 Q7
arc: E3_H06E0203 Q7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00T0100
arc: M1 H00R0000
arc: M2 V00T0100
arc: M3 H00L0100
arc: M4 V00T0100
arc: M5 H00R0000
arc: M6 V00T0100
arc: M7 H00R0100
arc: MUXCLK3 CLK0
arc: S3_V06S0003 F3
arc: V00B0100 Q7
arc: W1_H02W0101 F3
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000010101010101
word: SLICEC.K1.INIT 0000000100000101
word: SLICED.K0.INIT 0000111111111111
word: SLICED.K1.INIT 0000010100001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C49:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0601 W1_H02E0601
arc: H00L0000 V02S0201
arc: H00R0000 S1_V02N0601
arc: N1_V02N0001 H06E0003
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 H01E0101
arc: S1_V02S0401 H06W0203
arc: S1_V02S0601 N1_V02S0601
arc: W1_H02W0001 V02N0001
arc: W1_H02W0701 N1_V02S0701
arc: E1_H01E0101 W3_H06E0203
arc: N1_V02N0401 W3_H06E0203
arc: A0 H02W0501
arc: A4 F7
arc: A5 V02N0301
arc: A6 F5
arc: A7 E1_H01W0000
arc: B1 H00R0100
arc: B5 H02W0301
arc: B6 N1_V02S0501
arc: B7 V02S0501
arc: C0 H02E0401
arc: C1 H02E0401
arc: C4 H02W0601
arc: C5 V02N0201
arc: C6 W1_H02E0401
arc: CE2 E1_H02W0101
arc: CLK0 G_HPBX0000
arc: D0 W1_H02E0001
arc: D1 W1_H02E0001
arc: D4 V02S0401
arc: D5 H02E0001
arc: D6 E1_H02W0001
arc: D7 V02S0601
arc: E1_H02E0501 F5
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 Q5
arc: H01W0000 F1
arc: M0 W1_H02E0601
arc: M1 H00L0000
arc: M2 W1_H02E0601
arc: M5 H00R0000
arc: MUXCLK2 CLK0
arc: S1_V02S0701 F5
arc: S3_V06S0203 F4
arc: V01S0000 Q5
arc: V01S0100 F7
arc: W1_H02W0301 F1
arc: W1_H02W0601 F6
arc: W3_H06W0103 F1
arc: W3_H06W0203 F4
word: SLICEC.K1.INIT 0000001000000000
word: SLICED.K0.INIT 0001010100111111
word: SLICEA.K0.INIT 0000000010100000
word: SLICEA.K1.INIT 1100000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 1010000000000000
word: SLICED.K1.INIT 0001000100000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C50:PLC2
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0701 V02S0701
arc: H00R0000 V02S0601
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 H06E0303
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0201 H06W0103
arc: S1_V02S0401 H06E0203
arc: S3_V06S0003 E1_H01W0000
arc: V00B0100 W1_H02E0701
arc: W1_H02W0301 V02N0301
arc: A4 V02S0301
arc: A6 E1_H02W0701
arc: B0 V02S0301
arc: B2 V02S0301
arc: B4 H02E0301
arc: B6 E1_H02W0301
arc: C0 V02N0401
arc: C2 V02S0601
arc: C4 H02E0401
arc: C6 F4
arc: CE3 N1_V02S0601
arc: CLK0 G_HPBX0000
arc: D0 H00R0000
arc: D2 H02W0001
arc: D4 V02S0601
arc: D6 H02E0201
arc: E3_H06E0203 F4
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F1
arc: M0 H02E0601
arc: M1 H02E0001
arc: M2 H02E0601
arc: M6 V00B0100
arc: M7 H00R0100
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: V01S0000 F6
arc: W1_H02W0501 Q7
arc: W1_H02W0601 F6
arc: W3_H06W0203 Q7
word: SLICED.K0.INIT 0001010100111111
word: SLICEC.K0.INIT 0000000000010000
word: SLICED.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 1100000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000011000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C51:PLC2
arc: E1_H02E0401 V06S0203
arc: E1_H02E0701 V06S0203
arc: N1_V02N0701 H06E0203
arc: S1_V02S0001 V01N0001
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0501 V01N0101
arc: V00B0100 W1_H02E0501
arc: V00T0100 V02S0501
arc: W1_H02W0101 V02N0101
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A0 N1_V02S0501
arc: A1 N1_V02S0701
arc: A3 V02S0701
arc: A4 H02E0701
arc: B0 F3
arc: B1 V02S0101
arc: B4 N1_V02S0701
arc: C0 H02E0401
arc: C1 N1_V02S0601
arc: C3 V02S0601
arc: CE0 H00L0100
arc: CE1 H00L0100
arc: CE2 H00L0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0000
arc: D0 H02W0001
arc: D1 V00B0100
arc: D3 V00T0100
arc: D4 S1_V02N0401
arc: E1_H01E0001 F3
arc: E1_H01E0101 F3
arc: E1_H02E0101 F1
arc: E1_H02E0301 F3
arc: E1_H02E0601 Q4
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H00L0000 Q0
arc: H00L0100 F1
arc: H00R0000 Q6
arc: H00R0100 Q7
arc: H01W0000 F3
arc: H01W0100 Q5
arc: M1 H00R0100
arc: M2 E1_H02W0601
arc: M3 H01W0100
arc: M5 H00R0000
arc: M6 N1_V01N0101
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F3
arc: N1_V01N0101 Q1
arc: N1_V02N0101 F1
arc: N3_V06N0003 Q3
arc: S1_V02S0101 F1
arc: S1_V02S0301 F1
arc: S3_V06S0003 F3
arc: V01S0000 F3
arc: V01S0100 F1
arc: W1_H02W0001 Q2
arc: W1_H02W0301 F3
arc: W3_H06W0103 F1
word: SLICEA.K1.INIT 1111111111101010
word: SLICEB.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1110111000100010
word: SLICEA.K0.INIT 0101000001110010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C52:PLC2
arc: H00R0000 E1_H02W0601
arc: N1_V02N0101 H02E0101
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H01E0101
arc: S1_V02S0001 V01N0001
arc: S1_V02S0301 V01N0101
arc: S1_V02S0701 E1_H01W0100
arc: V00B0000 H02E0601
arc: W1_H02W0001 V02S0001
arc: S1_V02S0501 W3_H06E0303
arc: S3_V06S0003 W3_H06E0003
arc: A0 V02S0701
arc: A2 H00L0100
arc: B0 V02S0301
arc: B2 V02S0301
arc: C0 N1_V01N0001
arc: C2 H02E0401
arc: CE0 E1_H02W0101
arc: CE1 H00R0000
arc: CE2 H02E0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0000
arc: D0 H01E0101
arc: D2 H01E0101
arc: E1_H01E0001 Q5
arc: E1_H01E0101 Q1
arc: E1_H02E0001 Q2
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: H00L0100 Q3
arc: H01W0000 Q3
arc: H01W0100 Q1
arc: M1 H02W0001
arc: M3 H02W0201
arc: M4 V00B0000
arc: M5 E1_H02W0001
arc: M7 E1_H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: S1_V02S0601 Q4
arc: W1_H02W0301 Q3
arc: W1_H02W0701 Q7
arc: W3_H06W0103 Q1
arc: W3_H06W0203 Q7
word: SLICEA.K0.INIT 0101000001110010
word: SLICEB.K0.INIT 0000101000111010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C53:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0201 W1_H02E0701
arc: H00L0100 V02S0301
arc: H00R0100 H02W0701
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 E1_H01W0000
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 W1_H02E0301
arc: V00B0000 N1_V02S0201
arc: V00B0100 V02N0301
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0601 H01E0001
arc: N1_V02N0701 W3_H06E0203
arc: A0 W1_H02E0701
arc: C0 N1_V01N0001
arc: CE0 E1_H02W0101
arc: CE1 V02S0201
arc: CE2 V02S0601
arc: CE3 V02S0601
arc: CLK0 G_HPBX0000
arc: D0 V02N0201
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: H00R0000 Q6
arc: H01W0100 Q7
arc: M1 H00R0100
arc: M2 V00B0100
arc: M3 H00L0100
arc: M4 V00B0000
arc: M6 N1_V01N0101
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q4
arc: V01S0000 Q3
arc: W1_H02W0001 Q2
arc: W3_H06W0103 Q1
word: SLICEA.K0.INIT 1111101001010000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C54:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: H00L0000 V02S0001
arc: H00L0100 H02E0101
arc: H00R0100 S1_V02N0501
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 N1_V01S0000
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0701 V01N0101
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 V01N0001
arc: A6 V02N0101
arc: C6 E1_H02W0401
arc: CE0 H00R0000
arc: CE1 H02W0101
arc: CE2 H00R0000
arc: CE3 H02W0101
arc: CLK0 G_HPBX0000
arc: D6 H02E0201
arc: E1_H01E0001 F6
arc: E1_H01E0101 F6
arc: E1_H02E0401 F6
arc: F6 F6_SLICE
arc: H00R0000 F6
arc: H01W0000 F6
arc: H01W0100 Q4
arc: M0 V00T0100
arc: M1 H02E0001
arc: M2 V00B0100
arc: M3 H00L0000
arc: M4 V00T0000
arc: M5 H00R0100
arc: M6 N1_V01N0101
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q1
arc: N1_V02N0601 F6
arc: S1_V02S0601 F6
arc: V00B0100 Q5
arc: V00T0000 Q0
arc: V00T0100 Q3
arc: V01S0000 Q2
arc: W1_H02W0601 F6
arc: W1_H02W0701 Q7
word: SLICED.K0.INIT 1111111111111010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C55:PLC2
arc: H00R0000 H02E0401
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 H01E0001
arc: W1_H02W0101 H01E0101
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0000
arc: H00L0000 Q0
arc: H01W0100 Q2
arc: M0 V00B0000
arc: M1 H02E0001
arc: M2 N1_V01N0001
arc: M3 H01W0100
arc: M4 V00T0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q1
arc: V00B0000 Q4
arc: V00T0100 Q3
arc: W1_H02W0701 Q7
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R7C56:PLC2
arc: W1_H02W0401 W3_H06E0203
arc: W3_H06W0203 E1_H01W0000

.tile R7C57:PLC2
arc: H01W0000 W3_H06E0103

.tile R7C7:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R8C31:PLC2
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0103 S3_V06N0103
arc: N1_V02N0201 S3_V06N0103
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0701 H06W0203
arc: S3_V06S0103 E1_H01W0100
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: E1_H01E0001 Q0
arc: E1_H01E0101 Q0
arc: F0 F0_SLICE
arc: LSR1 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C32:PLC2
arc: N1_V02N0701 H02W0701
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 H06W0003
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 E1_H01W0100
arc: V00B0100 V02N0301
arc: A0 H02W0701
arc: A2 H01E0001
arc: A5 Q5
arc: A7 Q7
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CLK0 G_HPBX0000
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: H01W0100 Q3
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: S1_V02S0401 Q6
arc: S3_V06S0203 Q7
arc: S3_V06S0303 Q5
arc: V00B0000 Q6
arc: V01S0000 Q3
arc: V01S0100 Q4
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R8C33:PLC2
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0701 V06S0203
arc: N1_V02N0401 E1_H02W0401
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 H02W0101
arc: S1_V02S0501 H06W0303
arc: V00B0000 V02N0001
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 E1_H02W0601
arc: A5 Q5
arc: A6 H02W0701
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: B4 H00R0000
arc: CLK0 G_HPBX0000
arc: E1_H01E0101 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q4
arc: H01W0000 Q0
arc: H01W0100 Q1
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q1
arc: S1_V02S0201 Q0
arc: S1_V02S0301 Q1
arc: S1_V02S0401 Q4
arc: S1_V02S0601 Q6
arc: S1_V02S0701 Q5
arc: S3_V06S0003 Q0
arc: S3_V06S0203 Q4
arc: V00T0000 Q0
arc: V01S0000 Q3
arc: V01S0100 Q2
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R8C34:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 V02N0701
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0303 S3_V06N0303
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0203 E1_H01W0000
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0701 H01E0101
arc: W3_H06W0203 E1_H01W0000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R8C35:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0003 N1_V01S0000
arc: H00L0100 H02W0101
arc: H00R0000 V02N0601
arc: H00R0100 E1_H02W0701
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 H06W0303
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 H02W0501
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0203 E1_H01W0000
arc: V00B0000 S1_V02N0201
arc: V00B0100 H02E0701
arc: V00T0000 H02E0201
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A1 E1_H01E0001
arc: A2 H00L0100
arc: A3 E1_H02W0701
arc: A5 W1_H02E0701
arc: A6 F5
arc: B0 H01W0100
arc: B1 V02S0101
arc: B2 V02S0101
arc: B3 V02N0101
arc: B5 V02S0701
arc: C0 S1_V02N0401
arc: C1 H00R0100
arc: C2 H00R0100
arc: C3 N1_V01N0001
arc: C5 E1_H02W0401
arc: C6 H02E0601
arc: CE1 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0201
arc: D1 V02N0201
arc: D2 H02E0001
arc: D3 V02S0201
arc: D5 V02S0601
arc: D6 V00B0000
arc: E1_H01E0001 Q4
arc: E1_H01E0101 F1
arc: E1_H02E0101 F3
arc: E1_H02E0401 F6
arc: E3_H06E0103 F2
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q4
arc: H01W0100 Q0
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M2 V00T0000
arc: M3 H00R0000
arc: M4 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 Q3
arc: S1_V02S0301 Q3
arc: S3_V06S0003 Q0
arc: S3_V06S0103 Q2
arc: V01S0000 Q4
arc: V01S0100 Q2
arc: W1_H02W0001 Q2
arc: W1_H02W0401 F4
arc: W1_H02W0601 F4
arc: W3_H06W0003 Q3
word: SLICEC.K0.INIT 0000000000000000
word: SLICEA.K0.INIT 0011000011111100
word: SLICEC.K1.INIT 1000000011001100
word: SLICEB.K1.INIT 0001001101011111
word: SLICED.K0.INIT 1111000010100000
word: SLICEB.K0.INIT 0001001101011111
word: SLICEA.K1.INIT 0001001101011111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R8C36:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0203 S3_V06N0203
arc: H00R0000 W1_H02E0401
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 W1_H02E0601
arc: V00B0100 N1_V02S0301
arc: V00T0000 V02N0401
arc: V00T0100 W1_H02E0301
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0701 S3_V06N0203
arc: A0 H02E0501
arc: A1 E1_H02W0501
arc: A3 V00T0000
arc: A4 E1_H02W0701
arc: A5 E1_H02W0501
arc: A6 F7
arc: A7 E1_H02W0501
arc: B1 H02E0301
arc: B2 H00R0100
arc: B3 H02W0301
arc: B4 W1_H02E0301
arc: B5 W1_H02E0101
arc: B6 V02S0501
arc: B7 V02S0701
arc: C1 S1_V02N0601
arc: C2 V02N0401
arc: C3 V02S0401
arc: C4 V02N0201
arc: C5 E1_H02W0401
arc: C6 E1_H02W0601
arc: C7 F4
arc: CE1 H02W0101
arc: CE2 H00L0100
arc: CE3 H02W0101
arc: CLK0 G_HPBX0000
arc: D0 V00T0100
arc: D1 E1_H02W0001
arc: D2 E1_H02W0201
arc: D3 E1_H02W0201
arc: D4 E1_H02W0001
arc: D5 H02W0001
arc: D6 V00B0000
arc: D7 H01W0000
arc: E1_H01E0001 F6
arc: E1_H01E0101 Q6
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: H00R0100 Q5
arc: H01W0000 Q7
arc: H01W0100 Q2
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: M2 H02E0601
arc: M3 H00R0000
arc: M5 H02E0001
arc: M6 V00B0100
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q2
arc: N1_V01N0101 F1
arc: N1_V02N0001 F2
arc: N3_V06N0303 F5
arc: S1_V02S0101 Q3
arc: S1_V02S0501 Q7
arc: S3_V06S0003 Q3
arc: V01S0000 Q6
arc: V01S0100 Q5
arc: W1_H02W0101 Q3
arc: W1_H02W0601 Q6
arc: W3_H06W0303 Q6
word: SLICEC.K1.INIT 0001010100111111
word: SLICEB.K1.INIT 1000000000000000
word: SLICEA.K1.INIT 0000011101110111
word: SLICEB.K0.INIT 1100000000000000
word: SLICEA.K0.INIT 0101010100000000
word: SLICEC.K0.INIT 0000011101110111
word: SLICED.K1.INIT 1000110000001100
word: SLICED.K0.INIT 0101010101010001
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R8C37:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 V02N0701
arc: H00R0000 V02N0601
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 H01E0101
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 H01E0001
arc: V00T0000 V02S0401
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 E1_H01W0100
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0301 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: A0 S1_V02N0701
arc: A1 H02E0701
arc: A2 F7
arc: A3 V00T0000
arc: A7 H02W0701
arc: B0 H02W0101
arc: B3 W1_H02E0101
arc: B7 H02E0301
arc: C0 H02W0401
arc: C1 E1_H01W0000
arc: C2 H02E0601
arc: C3 W1_H02E0401
arc: C7 V02N0201
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 V02N0601
arc: CE3 V02N0601
arc: CLK0 G_HPBX0000
arc: D0 H02E0201
arc: D1 V00T0100
arc: D2 V00T0100
arc: D3 F2
arc: D7 V02N0401
arc: E1_H01E0101 Q2
arc: E3_H06E0003 F3
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0000 Q3
arc: H01W0100 F1
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M0 V00B0000
arc: M2 N1_V01N0001
arc: M3 H00L0000
arc: M4 V00B0100
arc: M5 V01S0000
arc: M6 H02E0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q0
arc: V00B0000 Q6
arc: V00B0100 Q5
arc: V01S0000 Q3
arc: V01S0100 Q6
arc: W1_H02W0101 F1
arc: W1_H02W0201 F0
arc: W3_H06W0203 Q4
word: SLICEA.K1.INIT 0000000010100000
word: SLICED.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 0000000001010000
word: SLICEB.K1.INIT 0000000000001101
word: SLICEA.K0.INIT 0010000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R8C38:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 V01N0001
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0103 H01E0101
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 H06E0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0601 V01N0001
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0601 E1_H01W0000
arc: S3_V06S0003 E1_H01W0000
arc: V00B0100 N1_V02S0301
arc: V00T0000 E1_H02W0001
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 V01N0101
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 N1_V01S0000
arc: W3_H06W0303 N1_V01S0100
arc: A2 H02W0501
arc: A4 F5
arc: A5 V02N0101
arc: B0 H02E0101
arc: B2 E1_H02W0301
arc: B4 V02S0701
arc: C0 H02E0601
arc: C1 E1_H02W0601
arc: C2 N1_V02S0601
arc: C4 V00B0100
arc: C5 V02N0001
arc: C7 V00T0000
arc: CE0 V02N0201
arc: CE1 V02N0201
arc: CE2 V02N0601
arc: CE3 V02N0601
arc: CLK0 G_HPBX0000
arc: D1 V01S0100
arc: D2 W1_H02E0001
arc: D4 H02W0201
arc: D5 F0
arc: D7 F0
arc: E1_H01E0001 Q5
arc: E1_H01E0101 F2
arc: E1_H02E0101 Q3
arc: E1_H02E0201 Q0
arc: E1_H02E0401 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00L0100 Q3
arc: H00R0000 Q6
arc: H01W0000 F1
arc: H01W0100 F7
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M0 H02W0601
arc: M2 V00B0000
arc: M3 H00R0000
arc: M4 V00T0100
arc: M5 H00L0100
arc: M6 E1_H02W0401
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F7
arc: N1_V02N0201 Q2
arc: N1_V02N0401 Q4
arc: N1_V02N0501 Q5
arc: N1_V02N0701 F5
arc: N3_V06N0303 F5
arc: S1_V02S0301 F1
arc: S1_V02S0701 F5
arc: S3_V06S0103 F1
arc: V00B0000 Q4
arc: V01S0000 Q7
arc: V01S0100 F7
arc: W1_H02W0201 F0
arc: W1_H02W0501 F7
arc: W1_H02W0601 F4
arc: W1_H02W0701 F5
arc: W3_H06W0103 Q2
word: SLICEA.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 0110011111101111
word: SLICEA.K0.INIT 1100000011000000
word: SLICED.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 0000011101110111
word: SLICEC.K1.INIT 0101000000000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1

.tile R8C39:PLC2
arc: E1_H02E0301 V06S0003
arc: E3_H06E0003 S3_V06N0003
arc: H00L0100 H02E0101
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0301 H02W0301
arc: N1_V02N0701 H02W0701
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0201 N1_V01S0000
arc: V00T0000 H02E0201
arc: V00T0100 V02N0701
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 H01E0001
arc: A1 W1_H02E0701
arc: A2 V02S0501
arc: A3 E1_H02W0501
arc: A4 V00B0000
arc: A5 Q5
arc: A6 F5
arc: A7 H00R0000
arc: B1 Q1
arc: B2 H02W0301
arc: B4 V00B0100
arc: B5 H02W0301
arc: B6 F3
arc: B7 H02W0301
arc: C1 H02E0601
arc: C2 V02N0401
arc: C3 H00L0000
arc: C4 Q4
arc: C5 V01N0101
arc: C6 E1_H02W0401
arc: C7 V01N0101
arc: CE0 V02S0201
arc: CE1 V02S0201
arc: CE2 V02S0601
arc: CE3 V02S0601
arc: CLK0 G_HPBX0000
arc: D0 H02E0001
arc: D1 H02W0201
arc: D2 Q2
arc: D3 H01E0101
arc: D4 V02S0401
arc: D5 V02S0401
arc: D6 H00R0100
arc: D7 V00B0000
arc: E1_H01E0101 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H00R0000 Q4
arc: H00R0100 F7
arc: H01W0000 Q2
arc: H01W0100 Q7
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M0 V00T0100
arc: M1 W1_H02E0001
arc: M2 V00T0000
arc: M3 W1_H02E0201
arc: M4 H02W0401
arc: M5 H00L0100
arc: M6 H02E0401
arc: M7 E1_H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q3
arc: N1_V02N0201 F0
arc: N1_V02N0601 F4
arc: S1_V02S0401 Q6
arc: S1_V02S0501 Q5
arc: S1_V02S0601 Q4
arc: S1_V02S0701 Q7
arc: V00B0000 Q6
arc: V00B0100 Q5
arc: V01S0000 Q1
arc: V01S0100 Q3
arc: W1_H02W0201 Q2
word: SLICEC.K0.INIT 1000000000000000
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 0101000000110000
word: SLICEB.K0.INIT 1100011111110111
word: SLICEB.K1.INIT 0000101010101010
word: SLICED.K1.INIT 1101001111011111
word: SLICEC.K1.INIT 0111110001111111
word: SLICED.K0.INIT 0010001100000011
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R8C40:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 V06N0103
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S3_V06N0303
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0601 N1_V02S0301
arc: V00B0000 N1_V02S0201
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 H01E0101
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0601 W3_H06E0303
arc: W3_H06W0303 V06S0303
arc: A0 F7
arc: A3 V00B0000
arc: B0 V02N0301
arc: B3 H00L0000
arc: C0 H00L0000
arc: C3 V02N0401
arc: C4 H02W0601
arc: C7 E1_H02W0401
arc: CLK0 G_HPBX0000
arc: D0 V02N0201
arc: D3 H00R0000
arc: D4 E1_H01W0100
arc: D7 H01W0000
arc: E1_H02E0501 F7
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00R0000 F4
arc: H01W0000 F4
arc: MUXCLK0 CLK0
arc: S3_V06S0003 F3
arc: S3_V06S0203 F7
arc: V01S0000 F7
word: SLICED.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1101100011011101
word: SLICEB.K1.INIT 0001001101011111
word: SLICEC.K0.INIT 0000000011110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1

.tile R8C41:PLC2
arc: E1_H02E0201 N3_V06S0103
arc: H00L0000 H02E0001
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 E1_H01W0000
arc: N3_V06N0003 E1_H01W0000
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 E1_H01W0100
arc: V00T0000 H02W0001
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V01N0001
arc: E3_H06E0303 W3_H06E0203
arc: A5 V02S0101
arc: B0 S1_V02N0101
arc: B2 H00R0000
arc: B5 S1_V02N0701
arc: C0 E1_H02W0401
arc: C2 H00L0000
arc: C5 V01N0101
arc: CLK0 G_HPBX0000
arc: D0 V02N0001
arc: D2 V02N0201
arc: D3 H02E0201
arc: D5 F0
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: H00R0000 Q4
arc: H01W0000 F0
arc: H01W0100 F0
arc: M2 V00T0000
arc: M4 E1_H01E0101
arc: MUXCLK2 CLK0
arc: N1_V02N0601 Q4
arc: S1_V02S0001 F0
arc: S1_V02S0701 F5
arc: S3_V06S0003 F0
arc: V01S0100 Q4
word: SLICEB.K0.INIT 1100110000001111
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K1.INIT 0000000000001101
word: SLICEA.K0.INIT 0000001100110011
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R8C42:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E3_H06E0303 S3_V06N0303
arc: H00L0000 V02N0001
arc: N1_V02N0201 H02E0201
arc: S1_V02S0601 E1_H01W0000
arc: V00B0000 H02W0601
arc: V00B0100 H02W0501
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 S1_V02N0201
arc: E1_H01E0101 W3_H06E0203
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 W3_H06E0203
arc: N3_V06N0003 W3_H06E0003
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 W3_H06E0203
arc: W3_H06W0103 E1_H01W0100
arc: A0 E1_H01E0001
arc: A1 W1_H02E0501
arc: A2 V00B0000
arc: A3 H02W0501
arc: B0 H02W0101
arc: B1 Q1
arc: B2 S1_V02N0301
arc: B3 S1_V02N0101
arc: B6 V02N0701
arc: C0 E1_H01W0000
arc: C1 W1_H02E0601
arc: C2 V02N0601
arc: C3 H00L0000
arc: C6 V02N0201
arc: C7 V02N0001
arc: CLK0 G_HPBX0000
arc: D0 F2
arc: D1 V02N0201
arc: D2 V00B0100
arc: D3 E1_H02W0201
arc: D6 H00L0100
arc: D7 E1_H02W0201
arc: E1_H01E0001 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: H01W0000 F7
arc: H01W0100 Q1
arc: MUXCLK0 CLK0
arc: N1_V01N0001 F7
arc: N1_V02N0501 F7
arc: N1_V02N0601 F6
arc: S1_V02S0501 F7
arc: V01S0000 Q1
arc: V01S0100 Q0
arc: W1_H02W0001 F2
arc: W1_H02W0501 F7
word: SLICED.K1.INIT 0000111100000000
word: SLICEA.K1.INIT 1110010010100000
word: SLICEB.K0.INIT 1000000000000000
word: SLICEA.K0.INIT 1111000010001000
word: SLICEB.K1.INIT 0000000000000010
word: SLICED.K0.INIT 0011111100001111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1

.tile R8C43:PLC2
arc: E1_H02E0401 S3_V06N0203
arc: H00R0100 H02W0501
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 S3_V06N0003
arc: S3_V06S0203 E1_H01W0000
arc: V00B0100 E1_H02W0701
arc: W1_H02W0101 V02N0101
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 H01E0101
arc: W1_H02W0601 V06N0303
arc: H01W0000 W3_H06E0103
arc: H01W0100 W3_H06E0303
arc: A4 E1_H01W0000
arc: B6 E1_H02W0101
arc: C4 E1_H02W0401
arc: C6 V02N0201
arc: D4 E1_H02W0001
arc: D6 E1_H02W0001
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0100
arc: M1 H02W0001
arc: M2 V00B0100
arc: M3 H00R0100
arc: M4 V00B0100
arc: M5 H02W0001
arc: M6 V00B0100
arc: V01S0000 F3
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 1111111111110101
word: SLICEC.K1.INIT 1111111111111111
word: SLICED.K0.INIT 1111111100111111
word: SLICED.K1.INIT 1111111111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R8C44:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 V02S0701
arc: H00L0100 E1_H02W0301
arc: H00R0000 S1_V02N0601
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S3_V06N0303
arc: S1_V02S0301 H06W0003
arc: S3_V06S0303 H06E0303
arc: V00B0100 H02W0701
arc: W1_H02W0201 V02N0201
arc: W1_H02W0101 W3_H06E0103
arc: E3_H06E0103 W3_H06E0003
arc: A0 H00L0000
arc: A1 H02W0501
arc: A3 H02W0701
arc: A7 E1_H01W0000
arc: B0 H02W0301
arc: B1 V00T0000
arc: B3 Q3
arc: B7 E1_H02W0101
arc: C0 H02E0401
arc: C1 H02W0601
arc: C3 E1_H01W0000
arc: C7 E1_H02W0401
arc: CE0 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 W1_H02E0001
arc: D1 V02S0001
arc: D3 E1_H02W0001
arc: D7 E1_H02W0201
arc: E1_H01E0001 Q0
arc: E1_H02E0001 Q0
arc: E1_H02E0201 Q0
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H00L0000 Q0
arc: H01W0000 Q3
arc: M2 N1_V01N0001
arc: M3 H00L0100
arc: M4 V00B0100
arc: M5 H00L0000
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q0
arc: N1_V02N0101 Q3
arc: N1_V02N0201 Q0
arc: N3_V06N0003 Q0
arc: S1_V02S0101 F1
arc: S1_V02S0501 F5
arc: S1_V02S0701 F5
arc: S3_V06S0003 Q0
arc: V00T0000 F2
arc: V01S0000 F1
arc: V01S0100 Q0
arc: W1_H02W0001 Q0
arc: W1_H02W0501 F5
word: SLICEA.K1.INIT 0000000000010011
word: SLICEA.K0.INIT 0110011000001111
word: SLICEB.K1.INIT 0000000000000100
word: SLICEB.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0101000001000100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C45:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0601 N1_V01S0000
arc: H00L0100 V02S0101
arc: H00R0000 H02E0601
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 S1_V02N0401
arc: V00B0000 S1_V02N0001
arc: V00T0100 N1_V02S0501
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 V06S0303
arc: E1_H02E0301 W3_H06E0003
arc: A1 H01E0001
arc: A2 H02E0701
arc: A4 F7
arc: A5 F7
arc: A6 E1_H01W0000
arc: A7 Q7
arc: B0 H02E0301
arc: B1 V00T0000
arc: B3 H00R0100
arc: B4 V00B0100
arc: B5 V00B0100
arc: B6 V00T0000
arc: C0 E1_H02W0601
arc: C1 H00R0100
arc: C3 N1_V01S0100
arc: C4 V00T0000
arc: C5 V00T0000
arc: C6 V02N0201
arc: CE0 H00R0000
arc: CE2 H00L0100
arc: CE3 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0001
arc: D1 H02W0001
arc: D3 H02E0001
arc: D4 E1_H01W0100
arc: D5 H02W0201
arc: D6 H02E0201
arc: D7 H02E0001
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F7
arc: E1_H02E0001 Q0
arc: E1_H02E0501 Q7
arc: E1_H02E0701 Q7
arc: E3_H06E0003 Q0
arc: E3_H06E0203 Q7
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H00R0100 Q7
arc: H01W0000 Q0
arc: H01W0100 Q7
arc: M2 V00B0000
arc: M4 V00T0100
arc: M5 E1_H02W0001
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q0
arc: N1_V02N0301 F1
arc: N1_V02N0701 Q5
arc: N3_V06N0003 Q0
arc: N3_V06N0203 Q7
arc: N3_V06N0303 Q5
arc: S1_V02S0401 F4
arc: S1_V02S0601 F4
arc: V00B0100 Q5
arc: V00T0000 Q0
arc: V01S0000 Q7
arc: V01S0100 Q0
arc: W1_H02W0001 Q0
arc: W1_H02W0201 Q0
arc: W1_H02W0601 F6
arc: W1_H02W0701 Q7
word: SLICEC.K1.INIT 1000000010100000
word: SLICEC.K0.INIT 1000000000000000
word: SLICED.K1.INIT 0000000001010101
word: SLICEB.K1.INIT 0011110011001100
word: SLICEA.K0.INIT 0000111100110011
word: SLICEB.K0.INIT 0101010101010101
word: SLICEA.K1.INIT 0000000000100000
word: SLICED.K0.INIT 0000100000000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C46:PLC2
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 V02S0501
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0303 H01E0101
arc: H00R0000 W1_H02E0601
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 H01E0001
arc: S1_V02S0201 W1_H02E0201
arc: V00B0000 N1_V02S0001
arc: V00B0100 H02E0501
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 E1_H01W0000
arc: W3_H06W0103 S3_V06N0103
arc: A0 H00L0000
arc: A1 H01E0001
arc: A3 H02W0701
arc: A4 V00T0000
arc: A5 V00T0000
arc: B0 E1_H02W0101
arc: B1 W1_H02E0101
arc: B2 S1_V02N0101
arc: B3 S1_V02N0301
arc: C0 W1_H02E0401
arc: C1 H00L0000
arc: C2 V02N0601
arc: C3 V02N0601
arc: C4 H01E0001
arc: C5 H01E0001
arc: CE0 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0001
arc: D1 W1_H02E0001
arc: D2 E1_H02W0201
arc: D3 E1_H02W0201
arc: D4 N1_V02S0601
arc: D5 H02E0201
arc: E1_H01E0001 Q0
arc: E1_H02E0001 Q0
arc: E1_H02E0101 F1
arc: E3_H06E0003 Q0
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H00L0000 Q0
arc: H01W0000 Q0
arc: H01W0100 Q0
arc: M2 V00B0000
arc: M4 V00B0100
arc: M5 W1_H02E0001
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q0
arc: N1_V02N0201 Q0
arc: S1_V02S0501 F5
arc: S1_V02S0701 F5
arc: S3_V06S0103 F2
arc: V00T0000 Q0
arc: V01S0000 Q0
arc: V01S0100 Q0
arc: W1_H02W0001 Q0
arc: W1_H02W0201 Q0
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 0110011000001111
word: SLICEB.K0.INIT 1111000011000000
word: SLICEB.K1.INIT 1110111111101100
word: SLICEC.K0.INIT 0000101000000000
word: SLICEC.K1.INIT 0101000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R8C47:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0701 W1_H02E0701
arc: H00L0000 W1_H02E0001
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H02E0701
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0601 E3_H06W0303
arc: S1_V02S0701 W1_H02E0701
arc: V00B0100 H02E0501
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 S3_V06N0203
arc: S3_V06S0303 W3_H06E0303
arc: A0 F7
arc: A2 W1_H02E0701
arc: A3 W1_H02E0501
arc: A4 F7
arc: A6 W1_H02E0501
arc: A7 W1_H02E0501
arc: B0 W1_H02E0101
arc: B2 H02E0301
arc: B3 H02E0301
arc: B4 F3
arc: B6 H02E0301
arc: B7 H02E0301
arc: C0 E1_H02W0401
arc: C2 W1_H02E0401
arc: C3 H00L0000
arc: C4 E1_H02W0601
arc: C6 H01E0001
arc: C7 H01E0001
arc: CE2 E1_H02W0101
arc: CLK0 G_HPBX0000
arc: D0 F2
arc: D2 W1_H02E0001
arc: D3 H02E0001
arc: D4 V02S0401
arc: D6 W1_H02E0001
arc: D7 W1_H02E0001
arc: E1_H01E0001 F7
arc: E1_H01E0101 F6
arc: E3_H06E0003 F3
arc: E3_H06E0103 F2
arc: E3_H06E0303 Q5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q5
arc: M0 W1_H02E0601
arc: M4 V00B0100
arc: M5 H00R0100
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F3
arc: N1_V01N0101 F6
arc: V01S0000 F4
arc: W3_H06W0003 F0
word: SLICEA.K0.INIT 0001001101011111
word: SLICEB.K0.INIT 0000100000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000100000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000001000000
word: SLICEC.K0.INIT 0001001101011111
word: SLICED.K1.INIT 1000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R8C48:PLC2
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 H01E0001
arc: H00L0100 W1_H02E0301
arc: H00R0100 H02E0701
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 H06E0203
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 N1_V02S0601
arc: V00T0100 H02E0101
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 V01N0001
arc: E1_H02E0501 W3_H06E0303
arc: W1_H02W0601 W3_H06E0303
arc: A0 V02S0501
arc: C2 S1_V02N0601
arc: C5 E1_H02W0601
arc: D0 W1_H02E0001
arc: D2 W1_H02E0001
arc: D5 W1_H02E0001
arc: E1_H01E0101 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00T0100
arc: M1 H00R0100
arc: M2 V00T0100
arc: M3 H00L0100
arc: M4 V00T0100
arc: M5 H00R0100
arc: M6 V00T0100
arc: S1_V02S0301 F3
word: SLICEA.K0.INIT 1010101000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1111000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R8C49:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0201 N1_V02S0201
arc: E3_H06E0203 N1_V01S0000
arc: H00L0000 N1_V02S0201
arc: H00L0100 N1_V02S0101
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0001 H06E0003
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0303 H01E0101
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 V06S0103
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0601 N1_V01S0000
arc: A0 H02E0701
arc: C3 V02S0601
arc: C7 E1_H02W0401
arc: CE3 H02W0101
arc: CLK0 G_HPBX0000
arc: D0 W1_H02E0001
arc: D3 W1_H02E0001
arc: D7 W1_H02E0001
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 H02E0601
arc: M1 H00L0100
arc: M2 H02E0601
arc: M3 H00L0000
arc: M4 H02E0401
arc: M5 H00L0100
arc: M6 H02E0401
arc: M7 H00R0100
arc: MUXCLK3 CLK0
arc: S1_V02S0301 F3
arc: S3_V06S0003 F3
arc: W1_H02W0701 Q7
word: SLICEA.K0.INIT 1010101000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R8C50:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 V06S0103
arc: E1_H02E0601 N1_V02S0601
arc: H00R0000 V02S0401
arc: H00R0100 N1_V02S0501
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0003 S3_V06N0303
arc: S1_V02S0001 N1_V02S0001
arc: S3_V06S0003 N1_V01S0000
arc: V00B0000 N1_V02S0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0601 E1_H02W0301
arc: N1_V02N0301 W3_H06E0003
arc: S1_V02S0301 W3_H06E0003
arc: W1_H02W0301 W3_H06E0003
arc: C3 N1_V02S0401
arc: C4 V02S0201
arc: C6 V02N0001
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D3 N1_V02S0001
arc: D4 V00B0000
arc: D6 V00B0000
arc: E1_H01E0101 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 W1_H02E0601
arc: M1 H00R0000
arc: M2 W1_H02E0601
arc: M3 H02E0201
arc: M4 W1_H02E0401
arc: M5 H00R0000
arc: M6 W1_H02E0401
arc: M7 E1_H01W0000
arc: MUXCLK3 CLK0
arc: S1_V02S0101 F3
arc: V01S0000 Q7
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1111111100001111
word: SLICEC.K0.INIT 1111111100001111
word: SLICEC.K1.INIT 1111111111111111
word: SLICED.K0.INIT 0000111111111111
word: SLICED.K1.INIT 1111111111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C51:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 V06S0303
arc: H00L0100 V02S0101
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 H02W0301
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0201 V01N0001
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0601 E1_H01W0000
arc: S3_V06S0103 H01E0101
arc: S3_V06S0303 E1_H01W0100
arc: V00B0100 V02N0101
arc: N1_V02N0401 W3_H06E0203
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0701 W3_H06E0203
arc: W3_H06W0103 E1_H01W0100
arc: E3_H06E0003 W3_H06E0003
arc: A2 E1_H02W0501
arc: B0 V02N0301
arc: C0 S1_V02N0601
arc: C2 V02N0601
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CE2 H02E0101
arc: CE3 H00L0100
arc: CLK0 G_HPBX0000
arc: D0 W1_H02E0001
arc: D2 W1_H02E0001
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: H01W0000 Q5
arc: H01W0100 Q0
arc: M1 V01S0100
arc: M3 H01W0100
arc: M5 V01S0000
arc: M6 V00B0100
arc: M7 E1_H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q6
arc: V01S0000 Q2
arc: V01S0100 Q3
arc: W1_H02W0401 Q6
arc: W1_H02W0501 Q7
arc: W3_H06W0303 Q6
word: SLICEB.K0.INIT 1111000010101010
word: SLICEA.K0.INIT 1111000011001100
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C52:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: H00L0100 V02S0301
arc: H00R0000 H02W0401
arc: H00R0100 V02S0701
arc: S1_V02S0401 H06E0203
arc: V00B0000 V02S0001
arc: V00B0100 S1_V02N0101
arc: V00T0000 V02S0601
arc: W1_H02W0401 S1_V02N0401
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 W3_H06E0103
arc: N1_V02N0301 W3_H06E0003
arc: S1_V02S0601 W3_H06E0303
arc: W3_H06W0103 E1_H01W0100
arc: A0 V02S0501
arc: B0 H02W0101
arc: C0 W1_H02E0601
arc: CE0 H00R0000
arc: CE1 H02E0101
arc: CE2 H02E0101
arc: CE3 H00L0000
arc: CLK0 G_HPBX0000
arc: D0 W1_H02E0001
arc: E1_H01E0001 Q3
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: H00L0000 F0
arc: H01W0000 F0
arc: H01W0100 Q6
arc: M0 H02E0601
arc: M1 H00R0100
arc: M2 V00T0000
arc: M3 H00L0100
arc: M4 V00B0000
arc: M5 V01S0000
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q5
arc: N1_V01N0101 Q4
arc: N1_V02N0201 F0
arc: N3_V06N0003 F0
arc: S1_V02S0001 F0
arc: S1_V02S0201 F0
arc: S3_V06S0003 F0
arc: V01S0000 Q2
arc: V01S0100 F0
arc: W1_H02W0301 Q1
arc: W3_H06W0303 Q6
word: SLICEA.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 1100110011101100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C53:PLC2
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0601 E1_H01W0000
arc: H00L0000 N1_V02S0001
arc: H00R0100 W1_H02E0501
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 E1_H01W0100
arc: S1_V02S0001 V01N0001
arc: S1_V02S0101 H01E0101
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 H02W0601
arc: V00T0000 W1_H02E0001
arc: W1_H02W0201 H01E0001
arc: W1_H02W0401 N1_V02S0401
arc: N1_V02N0001 W3_H06E0003
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0501 W3_H06E0303
arc: B0 V00B0000
arc: B2 H01W0100
arc: C0 V02N0401
arc: C2 W1_H02E0401
arc: CE0 N1_V02S0201
arc: CE1 V02S0201
arc: CE2 H00R0100
arc: CE3 H00L0000
arc: CLK0 G_HPBX0000
arc: D0 H02E0201
arc: D2 V02N0201
arc: E1_H01E0001 Q0
arc: E1_H02E0001 Q2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: H00R0000 Q4
arc: H01W0100 Q3
arc: M3 H02W0201
arc: M4 V00T0000
arc: M5 H00R0000
arc: M6 H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: V00B0000 Q6
arc: V01S0000 Q5
arc: W3_H06W0003 Q3
arc: W3_H06W0303 Q6
word: SLICEA.K0.INIT 1111110000001100
word: SLICEB.K0.INIT 1111110000001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C54:PLC2
arc: E1_H02E0201 V02S0201
arc: H00L0000 H02E0001
arc: H00R0100 V02S0701
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 V01N0101
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0301 H06E0003
arc: V00T0100 H02W0101
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0401 V06S0203
arc: W1_H02W0601 V01N0001
arc: CE0 N1_V02S0201
arc: CE1 N1_V02S0201
arc: CE2 V02S0601
arc: CE3 V02S0601
arc: CLK0 G_HPBX0000
arc: E1_H01E0101 Q7
arc: H00R0000 Q4
arc: H01W0000 Q3
arc: H01W0100 Q1
arc: M0 V00T0100
arc: M1 H00R0100
arc: M2 H02E0601
arc: M3 H02E0201
arc: M4 E1_H01E0101
arc: M5 H00R0000
arc: M6 V00B0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q2
arc: V00B0100 Q5
arc: V01S0100 Q6
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C55:PLC2
arc: H00R0000 N1_V02S0601
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 N1_V02S0601
arc: CE3 N1_V02S0601
arc: CLK0 G_HPBX0000
arc: H00R0100 Q7
arc: H01W0100 Q2
arc: M1 H00R0100
arc: M2 V00B0100
arc: M3 H01W0100
arc: M5 V01S0000
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: V00B0100 Q5
arc: V01S0000 Q1
arc: W1_H02W0101 Q3
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R8C57:PLC2
arc: N1_V02N0301 W3_H06E0003

.tile R9C12:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R9C31:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 V02S0701
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0303 S3_V06N0303
arc: H00L0100 S1_V02N0101
arc: N1_V02N0301 S1_V02N0301
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: V01S0000 S3_V06N0103
arc: CE0 H00L0100
arc: CE1 H00L0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0000
arc: E1_H01E0001 Q0
arc: E1_H01E0101 Q7
arc: E1_H02E0201 Q2
arc: E1_H02E0301 Q1
arc: E1_H02E0401 Q6
arc: H00R0000 Q6
arc: M0 V00T0000
arc: M1 H02W0001
arc: M2 V00B0100
arc: M6 V00T0100
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: V00B0100 Q7
arc: V00T0000 Q2
arc: V00T0100 Q1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C32:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 V02S0701
arc: H00R0000 V02S0601
arc: H00R0100 H02E0701
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0601 N3_V06S0303
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0501 N1_V01S0100
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02S0201
arc: V00B0100 H02W0501
arc: A0 H00R0000
arc: A2 V00B0000
arc: A5 N1_V01S0100
arc: A6 F5
arc: A7 V02N0101
arc: B0 V02S0301
arc: B5 N1_V01S0000
arc: B7 H02W0301
arc: C0 N1_V01S0100
arc: C2 E1_H02W0601
arc: C3 V02S0401
arc: C5 V02S0001
arc: C6 E1_H01E0101
arc: C7 V00B0100
arc: CE1 E1_H02W0101
arc: CLK0 G_HPBX0000
arc: D0 H02W0001
arc: D2 H02E0001
arc: D3 V00B0100
arc: D5 H00R0100
arc: D6 F0
arc: D7 V02S0401
arc: E1_H01E0001 F6
arc: E1_H01E0101 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 E1_H02W0501
arc: M0 V00T0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: S1_V02S0201 F2
arc: V00T0100 F3
arc: W1_H02W0001 Q2
word: SLICEB.K0.INIT 1111101000001010
word: SLICEB.K1.INIT 0000111100000000
word: SLICEA.K0.INIT 1111001101010001
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K1.INIT 1111010100110001
word: SLICED.K1.INIT 1101000011011101
word: SLICED.K0.INIT 1010000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1

.tile R9C33:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 W1_H02E0601
arc: H00R0000 S1_V02N0401
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0501 S1_V02N0501
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0601 N1_V01S0000
arc: V00B0100 V02S0101
arc: W1_H02W0001 V02S0001
arc: W1_H02W0301 V02S0301
arc: W1_H02W0501 V02S0501
arc: A1 H00R0000
arc: A2 H02E0701
arc: A3 F7
arc: A4 N1_V01S0100
arc: A5 V00T0100
arc: A6 H02E0701
arc: A7 V02N0101
arc: B0 E1_H02W0301
arc: B1 V02N0301
arc: B2 H02E0101
arc: B3 S1_V02N0301
arc: B5 F3
arc: B6 H02E0101
arc: B7 N1_V02S0501
arc: C0 V02S0601
arc: C1 S1_V02N0601
arc: C2 V02S0401
arc: C3 F6
arc: C4 V02N0201
arc: C5 H01E0001
arc: C6 E1_H02W0401
arc: C7 V02N0001
arc: CE0 W1_H02E0101
arc: CE2 W1_H02E0101
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0000
arc: D0 V02S0201
arc: D1 V00B0100
arc: D2 V02N0001
arc: D3 F0
arc: D4 F2
arc: D5 V02N0601
arc: D6 H02E0201
arc: D7 V02S0401
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0000 Q5
arc: H01W0100 Q6
arc: M0 V00B0000
arc: M5 H00L0000
arc: M6 H02E0401
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0701 F5
arc: S3_V06S0303 F5
arc: V00B0000 Q6
arc: V00T0100 F1
arc: V01S0000 F4
word: SLICEA.K0.INIT 0000111100000011
word: SLICED.K1.INIT 1011101100001011
word: SLICED.K0.INIT 1011101100001011
word: SLICEB.K1.INIT 1000000000000000
word: SLICEB.K0.INIT 1101110100001101
word: SLICEC.K0.INIT 1010010100000000
word: SLICEA.K1.INIT 1001000000001001
word: SLICEC.K1.INIT 0111111111111111
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R9C34:PLC2
arc: E1_H02E0301 V01N0101
arc: E1_H02E0701 V02N0701
arc: H00L0100 W1_H02E0301
arc: H00R0000 H02E0601
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0103 S3_V06N0103
arc: V00B0100 W1_H02E0501
arc: W1_H02W0101 H01E0101
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 E1_H02W0301
arc: A7 V02S0301
arc: C7 H02W0601
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: E1_H01E0001 Q4
arc: E1_H01E0101 Q2
arc: E1_H02E0101 Q1
arc: E1_H02E0201 Q0
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: M0 H01E0001
arc: M1 W1_H02E0001
arc: M2 W1_H02E0601
arc: M3 H00L0100
arc: M4 V00B0100
arc: M5 H00R0000
arc: M6 H02E0401
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q6
arc: N1_V02N0301 Q3
arc: V01S0000 Q5
word: SLICED.K1.INIT 0101000001010000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C35:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 N1_V01S0100
arc: H00L0000 H02W0201
arc: H00L0100 V02S0101
arc: H00R0000 V02S0401
arc: H00R0100 V02S0701
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 E1_H02W0601
arc: V00B0000 S1_V02N0201
arc: V00B0100 H02E0701
arc: V00T0000 V02N0601
arc: V00T0100 H02W0101
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0601 E1_H02W0301
arc: A2 V00B0000
arc: A3 V02N0701
arc: A4 V02N0101
arc: A5 V02S0301
arc: A6 V00T0100
arc: A7 H00L0000
arc: B0 S1_V02N0101
arc: B2 H00R0100
arc: B3 H00R0000
arc: B4 N1_V01S0000
arc: B5 V02N0501
arc: B6 V00T0000
arc: B7 V00B0100
arc: CLK0 G_HPBX0000
arc: E1_H01E0101 F2
arc: F2 F2_SLICE
arc: M7 H00L0100
arc: MUXCLK3 CLK0
arc: V01S0000 Q7
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 1001100110011010
word: SLICEC.K0.INIT 1001100110011010
word: SLICEC.K1.INIT 1001100110011100
word: SLICED.K0.INIT 1001100110011100
word: SLICED.K1.INIT 1001100110011100
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R9C36:PLC2
arc: E3_H06E0003 S3_V06N0003
arc: H00R0000 H02E0601
arc: H00R0100 H02W0701
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 E1_H01W0000
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0701 H01E0101
arc: V00B0000 V02N0001
arc: V00B0100 H02W0501
arc: V00T0100 V02S0701
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 N1_V01S0100
arc: A0 V02N0701
arc: A1 H02E0701
arc: A2 V00B0000
arc: A3 V02N0501
arc: A4 V02N0101
arc: A5 H02E0501
arc: B0 V01N0001
arc: B1 H02E0301
arc: B2 V02N0301
arc: B3 H00R0000
arc: B4 S1_V02N0701
arc: B5 S1_V02N0501
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CE2 H02W0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0000
arc: E1_H01E0001 Q0
arc: E1_H01E0101 Q6
arc: E1_H02E0101 Q3
arc: E1_H02E0301 Q1
arc: E1_H02E0401 Q4
arc: E1_H02E0501 Q7
arc: E1_H02E0601 Q6
arc: E1_H02E0701 Q5
arc: E3_H06E0103 Q1
arc: E3_H06E0303 Q5
arc: F6 F6_SLICE
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M0 V00T0100
arc: M1 H00R0100
arc: M3 H02E0201
arc: M4 V00B0100
arc: M5 H02W0001
arc: M6 H02W0401
arc: M7 H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q3
arc: N1_V02N0001 Q0
arc: N3_V06N0203 Q7
arc: S1_V02S0601 F6
word: SLICEA.K0.INIT 1001100110011010
word: SLICEA.K1.INIT 1001100110011100
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 1001100110011100
word: SLICEC.K0.INIT 1001100110011100
word: SLICEC.K1.INIT 1001100110011010
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000001110
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R9C37:PLC2
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0301 V06S0003
arc: E3_H06E0303 S3_V06N0303
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 H06W0103
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 H02W0201
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 E1_H01W0000
arc: V00T0000 V02N0401
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 V01N0001
arc: N3_V06N0303 W3_H06E0303
arc: W1_H02W0601 W3_H06E0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0103
arc: B1 W1_H02E0101
arc: B6 W1_H02E0101
arc: C1 V02N0401
arc: C6 V00T0000
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0000
arc: D1 S1_V02N0001
arc: D6 S1_V02N0401
arc: E1_H01E0001 F6
arc: E1_H01E0101 F1
arc: E3_H06E0103 Q1
arc: F1 F1_SLICE
arc: F6 F6_SLICE
arc: H00L0000 Q0
arc: H00R0000 F6
arc: H00R0100 Q5
arc: H01W0000 F6
arc: H01W0100 Q4
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M0 V00B0000
arc: M1 V01S0100
arc: M2 V00B0100
arc: M3 H01W0100
arc: M4 V00T0100
arc: M5 H00L0000
arc: M6 H02W0401
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q4
arc: N1_V01N0101 F1
arc: N1_V02N0601 F6
arc: S1_V02S0301 F1
arc: S1_V02S0601 F6
arc: V00B0000 Q6
arc: V00B0100 Q7
arc: V00T0100 Q1
arc: V01S0000 Q3
arc: V01S0100 Q2
arc: W1_H02W0001 Q2
arc: W1_H02W0201 Q0
arc: W1_H02W0501 Q7
arc: W1_H02W0701 Q5
arc: W3_H06W0303 Q6
word: SLICEA.K1.INIT 0000000011110011
word: SLICED.K0.INIT 0000110011111111
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1

.tile R9C38:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 V02S0701
arc: H00L0000 V02N0001
arc: H00R0000 S1_V02N0601
arc: H00R0100 W1_H02E0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 H02W0701
arc: V00T0100 V02S0701
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 N1_V02S0501
arc: A1 V02N0701
arc: A2 V02N0501
arc: A3 F5
arc: A4 V02S0101
arc: A5 W1_H02E0701
arc: A7 H02W0501
arc: B0 E1_H02W0101
arc: B1 E1_H02W0101
arc: B2 N1_V02S0301
arc: B4 H02W0301
arc: B5 W1_H02E0301
arc: B7 W1_H02E0101
arc: C0 V02N0401
arc: C1 H02W0601
arc: C2 E1_H02W0601
arc: C3 F4
arc: C4 W1_H02E0601
arc: C5 W1_H02E0401
arc: C7 N1_V02S0001
arc: CE0 H00R0000
arc: CE1 H02E0101
arc: CLK0 G_HPBX0000
arc: D0 H02W0001
arc: D1 H02W0001
arc: D2 N1_V02S0201
arc: D3 V00B0100
arc: D4 H02W0201
arc: D5 H00R0100
arc: D7 V02S0601
arc: E1_H01E0101 F3
arc: E1_H02E0101 Q1
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: M0 V00T0100
arc: M1 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0101 Q2
arc: N3_V06N0003 F3
arc: S1_V02S0201 F0
arc: S1_V02S0301 F3
arc: V00B0100 F7
arc: V01S0000 F2
word: SLICEA.K0.INIT 1100000000000000
word: SLICEA.K1.INIT 1010100010100000
word: SLICEB.K0.INIT 1010100010101010
word: SLICEC.K0.INIT 1000000000000000
word: SLICEC.K1.INIT 1000000000000000
word: SLICED.K1.INIT 1000000000000000
word: SLICEB.K1.INIT 1010000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1

.tile R9C39:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 S3_V06N0303
arc: E3_H06E0003 S3_V06N0003
arc: H00R0100 S1_V02N0501
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0001 H06E0003
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0601 H06W0303
arc: V00B0100 H02E0501
arc: V00T0000 N1_V02S0401
arc: V00T0100 V02S0501
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 N1_V01S0100
arc: A0 S1_V02N0701
arc: A1 V02N0701
arc: A2 F5
arc: A3 H02E0701
arc: A4 H02E0701
arc: A5 H02E0701
arc: B0 F1
arc: B1 W1_H02E0301
arc: B3 H02W0101
arc: B4 V02S0701
arc: C0 V02N0401
arc: C1 F4
arc: C3 H02E0601
arc: C4 V00T0000
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0201
arc: D1 H01E0101
arc: D2 V00B0100
arc: D3 V00T0100
arc: D4 H02W0201
arc: D5 V02N0401
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: LSR0 H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: S1_V02S0101 F3
arc: S1_V02S0501 F5
arc: S1_V02S0701 F5
arc: V01S0100 Q2
word: SLICEC.K0.INIT 0001001101011111
word: SLICEA.K1.INIT 1111000001110000
word: SLICEC.K1.INIT 1010101000000000
word: SLICEB.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 1010101000000000
word: SLICEA.K0.INIT 1011101000110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C40:PLC2
arc: E1_H02E0401 N1_V01S0000
arc: H00R0100 H02W0701
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 S1_V02N0101
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0201 H06E0103
arc: S1_V02S0401 E1_H02W0401
arc: S3_V06S0103 E1_H01W0100
arc: V00B0000 W1_H02E0401
arc: V00B0100 V02N0101
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 V06S0103
arc: W1_H02W0601 V01N0001
arc: W3_H06W0103 V06S0103
arc: A0 H02E0501
arc: A1 F7
arc: A2 V01N0101
arc: A4 F5
arc: A6 S1_V02N0101
arc: A7 H02W0501
arc: B0 V02N0101
arc: B1 V02S0301
arc: B2 F1
arc: B3 H02W0101
arc: B4 W1_H02E0101
arc: B6 V00B0000
arc: B7 E1_H02W0301
arc: C0 E1_H02W0601
arc: C1 W1_H02E0401
arc: C2 F4
arc: C3 E1_H01W0000
arc: C4 V00B0100
arc: C5 E1_H02W0401
arc: C6 E1_H01E0101
arc: D0 H02E0201
arc: D1 V02N0001
arc: D2 F0
arc: D3 E1_H02W0001
arc: D4 S1_V02N0601
arc: D5 H00R0100
arc: D6 V02S0601
arc: D7 V02S0401
arc: E1_H01E0101 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: S1_V02S0001 F2
arc: S3_V06S0303 F6
word: SLICEB.K1.INIT 0000001100001111
word: SLICED.K0.INIT 1000110000001100
word: SLICED.K1.INIT 0000000001110111
word: SLICEA.K0.INIT 1010001010100000
word: SLICEA.K1.INIT 0101000011010000
word: SLICEB.K0.INIT 0000000000000001
word: SLICEC.K0.INIT 0101110100000000
word: SLICEC.K1.INIT 0000000000001111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R9C41:PLC2
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0701 S3_V06N0203
arc: S3_V06S0103 N1_V01S0100
arc: V00B0100 V02S0301
arc: V00T0100 E1_H02W0101
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0701 E1_H01W0100
arc: A1 S1_V02N0501
arc: A3 F5
arc: A4 S1_V02N0301
arc: A5 V02N0301
arc: A6 S1_V02N0301
arc: A7 F5
arc: B1 V02N0101
arc: B2 H02W0101
arc: B5 E1_H02W0301
arc: B6 F3
arc: B7 V02S0501
arc: C1 V02S0401
arc: C2 E1_H01W0000
arc: C4 V00B0100
arc: C5 S1_V02N0001
arc: C6 W1_H02E0401
arc: D0 E1_H02W0001
arc: D1 V02N0001
arc: D2 F0
arc: D3 H02W0201
arc: D4 H00R0100
arc: D6 F2
arc: D7 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 F0
arc: H01W0100 F0
arc: M0 V00T0100
arc: N1_V01N0001 F5
arc: N1_V01N0101 F5
arc: S1_V02S0201 F0
arc: S1_V02S0401 F6
arc: S1_V02S0601 F4
arc: S3_V06S0003 F0
arc: W1_H02W0501 F5
word: SLICED.K1.INIT 0000000001110111
word: SLICEC.K0.INIT 0101111100000000
word: SLICEB.K1.INIT 1010101000000000
word: SLICEB.K0.INIT 0000000000111111
word: SLICED.K0.INIT 0001001100000000
word: SLICEA.K0.INIT 0000000011111111
word: SLICEA.K1.INIT 0000000100010001
word: SLICEC.K1.INIT 0100000001000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.D1MUX 1

.tile R9C42:PLC2
arc: E1_H02E0601 N1_V01S0000
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0003
arc: V00B0000 H02W0401
arc: V00T0000 V02S0601
arc: V00T0100 S1_V02N0501
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 N1_V01S0100
arc: A0 H00L0000
arc: A1 H00L0100
arc: A3 S1_V02N0501
arc: A4 H02W0501
arc: A5 H02W0701
arc: A6 V02N0301
arc: B0 V00T0000
arc: B1 V00B0000
arc: B2 V02N0301
arc: B4 V02N0501
arc: B5 F3
arc: B6 V02S0501
arc: C0 W1_H02E0401
arc: C1 W1_H02E0401
arc: C2 E1_H01W0000
arc: C3 V02N0401
arc: C4 S1_V02N0001
arc: C5 S1_V02N0201
arc: C6 E1_H01E0101
arc: CLK0 G_HPBX0000
arc: D0 H02W0201
arc: D1 H02W0201
arc: D2 V00T0100
arc: D3 E1_H02W0201
arc: D4 S1_V02N0401
arc: D5 E1_H01W0100
arc: D6 V02N0401
arc: E1_H01E0101 F3
arc: E1_H02E0101 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0000 Q0
arc: H00L0100 Q1
arc: H01W0000 F2
arc: H01W0100 F4
arc: MUXCLK0 CLK0
arc: S1_V02S0501 F5
arc: V01S0000 Q0
arc: W1_H02W0001 F2
arc: W1_H02W0201 Q0
arc: W1_H02W0301 Q1
arc: W1_H02W0401 F6
arc: W1_H02W0601 F6
arc: W3_H06W0303 F6
word: SLICEA.K1.INIT 1100101011001111
word: SLICEA.K0.INIT 1100101011000000
word: SLICEB.K0.INIT 1100000000000000
word: SLICEB.K1.INIT 0000000001011111
word: SLICED.K0.INIT 0111000011110000
word: SLICEC.K1.INIT 0000000000110001
word: SLICEC.K0.INIT 0000100011000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R9C43:PLC2
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 N1_V01S0000
arc: H00R0000 H02W0601
arc: H00R0100 V02N0501
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 H06W0103
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0201 S3_V06N0103
arc: V00B0100 H02W0501
arc: V00T0100 V02N0701
arc: W1_H02W0001 V01N0001
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0701 V06S0203
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0601 W3_H06E0303
arc: W1_H02W0401 W3_H06E0203
arc: W3_H06W0103 S3_V06N0103
arc: A0 V02N0501
arc: A1 H02W0701
arc: A5 F7
arc: A7 H02W0501
arc: B0 H02E0101
arc: B1 V02S0301
arc: B5 H00R0000
arc: B7 H02E0101
arc: C0 H02E0601
arc: C1 S1_V02N0601
arc: C3 V02N0401
arc: C5 V02S0001
arc: C7 H02E0601
arc: D0 V00B0100
arc: D1 E1_H02W0001
arc: D3 V02S0201
arc: D5 F0
arc: D7 H00R0100
arc: E1_H01E0001 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: H01W0100 F1
arc: M4 V00T0100
arc: N1_V01N0001 F3
arc: W1_H02W0101 F3
arc: W1_H02W0301 F3
word: SLICEA.K0.INIT 1011101100001011
word: SLICED.K1.INIT 1100010011110101
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1000001000000000
word: SLICEA.K1.INIT 0000000010000000
word: SLICEB.K1.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R9C44:PLC2
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0303 S3_V06N0303
arc: H00R0000 S1_V02N0601
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 V01N0001
arc: S1_V02S0201 H01E0001
arc: S3_V06S0203 H01E0001
arc: V00B0100 V02S0301
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0201 V02N0201
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 V06N0303
arc: W1_H02W0701 V06N0203
arc: A1 V02S0701
arc: A3 V02S0501
arc: B1 V01N0001
arc: B3 V01N0001
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 V02N0401
arc: C3 V02N0401
arc: C6 V01N0101
arc: C7 V01N0101
arc: D1 N1_V01S0000
arc: D2 S1_V02N0201
arc: D3 N1_V01S0000
arc: D4 V02N0401
arc: D5 V02N0401
arc: D6 V01N0001
arc: D7 V01N0001
arc: E1_H01E0001 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0100
arc: M1 H00R0000
arc: M2 V00B0100
arc: M3 E1_H02W0201
arc: M4 V00B0100
arc: M5 H00R0000
arc: M6 V00B0100
word: SLICEA.K0.INIT 0000111100001111
word: SLICEA.K1.INIT 0100101100001111
word: SLICEB.K0.INIT 0000111111110000
word: SLICEB.K1.INIT 0111100000111100
word: SLICEC.K0.INIT 0000000011111111
word: SLICEC.K1.INIT 0000000011111111
word: SLICED.K0.INIT 0000111111110000
word: SLICED.K1.INIT 0000111111110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R9C45:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0601 N1_V01S0000
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 N1_V01S0100
arc: H00R0000 S1_V02N0401
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 E1_H01W0000
arc: S1_V02S0301 S3_V06N0003
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0303 N1_V01S0100
arc: W1_H02W0001 V06N0003
arc: E3_H06E0103 W3_H06E0003
arc: A1 H02W0501
arc: A5 H02W0701
arc: B1 H02W0301
arc: B5 H02W0101
arc: C1 V02S0601
arc: C5 V02N0201
arc: D1 V02N0201
arc: D4 V02N0401
arc: D5 V02S0401
arc: D6 V02N0401
arc: D7 V02N0401
arc: E1_H01E0001 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 W1_H02E0601
arc: M1 E1_H02W0001
arc: M2 W1_H02E0601
arc: M3 H00R0000
arc: M4 W1_H02E0401
arc: M5 E1_H02W0001
arc: M6 W1_H02E0401
arc: S1_V02S0101 F3
arc: V01S0000 F3
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1111111011111111
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1111111111111111
word: SLICEC.K0.INIT 1111111100000000
word: SLICEC.K1.INIT 1111000011100000
word: SLICED.K0.INIT 1111111100000000
word: SLICED.K1.INIT 1111111100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1

.tile R9C46:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 V06S0003
arc: E1_H02E0601 N1_V01S0000
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0303 N1_V01S0100
arc: H00L0100 N1_V02S0101
arc: H00R0100 W1_H02E0701
arc: H01W0000 E3_H06W0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0601 H01E0001
arc: S1_V02S0001 H06W0003
arc: S1_V02S0301 H06W0003
arc: S1_V02S0501 E1_H02W0501
arc: W1_H02W0201 V06S0103
arc: W1_H02W0501 V02S0501
arc: W1_H02W0701 V02S0701
arc: W3_H06W0103 E3_H06W0103
arc: A4 W1_H02E0701
arc: A5 F7
arc: B0 H02E0301
arc: B3 H02E0301
arc: B4 H02E0301
arc: B7 H02W0301
arc: C0 N1_V01S0100
arc: C3 N1_V01S0100
arc: C4 H02E0601
arc: C5 V02N0001
arc: C7 E1_H02W0401
arc: D0 H02E0001
arc: D3 N1_V02S0201
arc: D4 V02N0601
arc: D5 H02E0201
arc: D7 H00L0100
arc: E1_H01E0001 F4
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: M0 H02E0601
arc: M1 H00R0100
arc: M2 H02E0601
arc: S1_V02S0701 F5
arc: S3_V06S0203 F7
arc: W1_H02W0101 F1
arc: W1_H02W0301 F1
word: SLICEC.K0.INIT 1001001100110011
word: SLICEA.K0.INIT 1100000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000110000000000
word: SLICEC.K1.INIT 0101010111110000
word: SLICED.K1.INIT 1100000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1

.tile R9C47:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 V06S0103
arc: E1_H02E0601 V02S0601
arc: H00R0100 V02S0701
arc: N1_V02N0601 H01E0001
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0501 E1_H01W0100
arc: V00B0000 V02S0001
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0301 N1_V02S0301
arc: A4 N1_V02S0101
arc: C2 S1_V02N0401
arc: C5 H02E0601
arc: D2 H02E0001
arc: D4 H02E0001
arc: D5 V02S0601
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0000
arc: M1 H00R0100
arc: M2 V00B0000
arc: M3 H02E0201
arc: M4 V00B0000
arc: M5 H00R0100
arc: M6 V00B0000
arc: S1_V02S0301 F3
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000011110000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000010101010
word: SLICEC.K1.INIT 0000111100000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R9C48:PLC2
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 V06S0303
arc: H00R0100 S1_V02N0501
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 H06W0203
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0701 H06E0203
arc: V00B0100 E1_H02W0701
arc: V00T0000 H02E0201
arc: W1_H02W0401 E1_H01W0000
arc: A0 V02S0701
arc: A3 V02S0701
arc: A4 H02W0701
arc: A7 V02N0101
arc: B4 V02S0501
arc: B6 V02N0501
arc: C0 S1_V02N0601
arc: C3 H02E0601
arc: C4 S1_V02N0201
arc: C6 V01N0101
arc: C7 H02W0401
arc: D0 H02E0001
arc: D3 H02E0001
arc: D4 V02S0601
arc: D6 V02N0401
arc: D7 H00R0100
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F4
arc: M0 V00T0000
arc: M1 H02W0001
arc: M2 V00T0000
arc: M4 V00B0100
arc: N1_V01N0001 F7
arc: S1_V02S0401 F6
arc: S1_V02S0601 F4
arc: V01S0000 F1
arc: W1_H02W0501 F7
word: SLICEA.K0.INIT 0000000001010000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000010100000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000011101110111
word: SLICED.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1111000011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1

.tile R9C49:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 V06S0103
arc: E1_H02E0401 W1_H02E0101
arc: H00R0100 V02S0701
arc: N1_V02N0601 E1_H01W0000
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0501 H02E0501
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0203 H06E0203
arc: V00B0000 E1_H02W0601
arc: W1_H02W0001 V06S0003
arc: W1_H02W0401 V06N0203
arc: W1_H02W0701 N1_V02S0701
arc: C1 E1_H02W0401
arc: C5 V02S0001
arc: C6 V02S0001
arc: D1 V02S0001
arc: D5 N1_V02S0401
arc: D6 H02E0201
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F3
arc: M0 E1_H02W0601
arc: M1 H00R0100
arc: M2 E1_H02W0601
arc: M3 H02W0201
arc: M4 V00B0000
arc: M5 H00R0100
arc: M6 V00B0000
arc: W3_H06W0003 F3
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1111111100001111
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1111111111111111
word: SLICEC.K0.INIT 1111111111111111
word: SLICEC.K1.INIT 1111000011111111
word: SLICED.K0.INIT 0000111111111111
word: SLICED.K1.INIT 1111111111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R9C50:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: H00L0000 N1_V02S0001
arc: H00L0100 V02S0301
arc: H00R0000 E1_H02W0401
arc: H00R0100 H02W0501
arc: N1_V02N0001 H06W0003
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0401 N1_V01S0000
arc: V00B0000 H02E0401
arc: V00B0100 H02W0701
arc: S1_V02S0601 W3_H06E0303
arc: W1_H02W0201 W3_H06E0103
arc: A1 V02N0501
arc: A7 Q7
arc: B0 H02E0101
arc: B6 E1_H02W0101
arc: C0 W1_H02E0601
arc: C1 W1_H02E0601
arc: C6 E1_H02W0601
arc: C7 H02W0601
arc: CE1 H00R0100
arc: CE3 H00L0000
arc: CLK0 G_HPBX0000
arc: D0 E1_H02W0001
arc: D1 V02S0001
arc: D6 E1_H01W0100
arc: D7 E1_H02W0201
arc: E1_H01E0101 Q7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 Q3
arc: H01W0100 Q7
arc: M0 V00B0000
arc: M1 H02E0001
arc: M2 V00B0000
arc: M3 H00R0000
arc: M4 V00B0100
arc: M5 H00L0100
arc: M6 V00B0100
arc: M7 E1_H01W0000
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0301 F1
arc: W1_H02W0701 F5
word: SLICEA.K0.INIT 0000110000000000
word: SLICEA.K1.INIT 0000000010100000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000011000000
word: SLICED.K1.INIT 0000101000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C51:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 V02N0201
arc: H00L0100 N1_V02S0301
arc: H00R0100 V02N0701
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0001 V01N0001
arc: V00B0000 N1_V02S0001
arc: W1_H02W0401 V01N0001
arc: W1_H02W0701 V02S0701
arc: H01W0100 W3_H06E0303
arc: S1_V02S0201 W3_H06E0103
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0203 E1_H01W0000
arc: A1 N1_V02S0501
arc: A5 V02S0301
arc: C1 V02N0601
arc: C5 V02N0001
arc: CE0 H00L0100
arc: CE1 H00L0100
arc: CE2 H02E0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0000
arc: D1 N1_V02S0201
arc: D5 W1_H02E0201
arc: E1_H02E0501 F5
arc: E1_H02E0701 F5
arc: F1 F1_SLICE
arc: F5 F5_SLICE
arc: H00L0000 Q0
arc: H00R0000 Q6
arc: H01W0000 Q7
arc: M0 V00T0000
arc: M2 E1_H02W0601
arc: M3 H00L0000
arc: M4 V00B0000
arc: M5 H00R0100
arc: M6 V00B0100
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F5
arc: N1_V02N0101 Q3
arc: N3_V06N0303 F5
arc: S1_V02S0501 F5
arc: V00B0100 Q5
arc: V00T0000 Q2
arc: V01S0000 Q1
arc: V01S0100 Q4
arc: W1_H02W0501 F5
arc: W3_H06W0303 F5
word: SLICEC.K1.INIT 1111111111111010
word: SLICEA.K1.INIT 1111000010101010
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C52:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0601 V02S0601
arc: H00L0000 E1_H02W0001
arc: H00L0100 E1_H02W0101
arc: H00R0000 E1_H02W0401
arc: H00R0100 H02E0501
arc: S3_V06S0103 N1_V01S0100
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0601 W3_H06E0303
arc: B0 E1_H01W0100
arc: B2 V02N0301
arc: C0 V02N0601
arc: C2 V02S0401
arc: CE0 H00L0000
arc: CE1 H00R0100
arc: CE2 H02E0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0000
arc: D0 V02N0001
arc: D2 S1_V02N0001
arc: E1_H01E0001 Q4
arc: E1_H02E0001 Q2
arc: E1_H02E0101 Q1
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: H01W0000 Q3
arc: M1 H00L0100
arc: M3 H00R0000
arc: M4 V00B0100
arc: M5 V01S0000
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: V00B0100 Q5
arc: V01S0000 Q7
arc: V01S0100 Q0
arc: W3_H06W0103 Q1
word: SLICEA.K0.INIT 1111110000001100
word: SLICEB.K0.INIT 1111110000110000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C53:PLC2
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 W1_H02E0701
arc: H00L0000 V02S0001
arc: H00R0000 V02S0601
arc: H00R0100 W1_H02E0701
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 N3_V06S0203
arc: N3_V06N0303 E1_H01W0100
arc: V00B0100 N1_V02S0301
arc: V00T0000 H02E0001
arc: W1_H02W0601 H01E0001
arc: A2 V02N0701
arc: B2 H02W0301
arc: C2 V02N0601
arc: CE0 H00R0100
arc: CE1 E1_H02W0101
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0000
arc: D2 V00B0100
arc: E1_H01E0001 Q1
arc: E1_H01E0101 Q5
arc: E1_H02E0001 Q2
arc: F2 F2_SLICE
arc: H01W0000 Q6
arc: H01W0100 Q3
arc: M0 V00T0000
arc: M1 H00R0000
arc: M3 H02W0201
arc: M4 E1_H01E0101
arc: M5 V01S0000
arc: M6 N1_V01N0101
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q7
arc: V01S0000 Q0
arc: W3_H06W0003 Q3
word: SLICEB.K0.INIT 0100010001001110
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C54:PLC2
arc: E1_H02E0501 E1_H01W0100
arc: H00R0100 H02E0701
arc: N1_V02N0501 N1_V01S0100
arc: V00B0000 H02E0601
arc: V00B0100 H02E0501
arc: W1_H02W0201 V01N0001
arc: W1_H02W0401 H01E0001
arc: A2 H02W0501
arc: B0 W1_H02E0101
arc: B2 V02S0301
arc: C0 V02N0401
arc: C2 W1_H02E0601
arc: CE0 H00L0000
arc: CE1 H00L0000
arc: CE2 H00R0100
arc: CE3 H00L0000
arc: CLK0 G_HPBX0000
arc: D0 S1_V02N0201
arc: D2 V02S0001
arc: E1_H01E0001 F2
arc: E1_H01E0101 F2
arc: E1_H02E0001 F2
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: H00L0000 F2
arc: H00R0000 Q6
arc: H01W0000 Q7
arc: H01W0100 F2
arc: M1 E1_H02W0001
arc: M2 V00B0100
arc: M3 H00R0000
arc: M4 H02E0401
arc: M5 V01S0000
arc: M6 V00B0000
arc: M7 E1_H01W0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q5
arc: N1_V01N0101 F2
arc: N1_V02N0201 F2
arc: N3_V06N0103 F2
arc: S1_V02S0001 F2
arc: S1_V02S0201 F2
arc: V01S0000 Q4
arc: V01S0100 F2
arc: W1_H02W0001 F2
arc: W1_H02W0101 Q3
arc: W1_H02W0301 Q1
arc: W3_H06W0103 Q1
word: SLICEB.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1011101010101010
word: SLICEA.K0.INIT 1111110000001100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C55:PLC2
arc: H00L0000 H02E0001
arc: H00L0100 V02N0101
arc: N1_V02N0201 H01E0001
arc: V00B0100 H02E0501
arc: V00T0000 H02E0201
arc: W1_H02W0101 H01E0101
arc: W1_H02W0501 V06S0303
arc: CE0 H00L0000
arc: CE1 H00L0000
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0000
arc: E1_H01E0001 Q7
arc: H00R0000 Q6
arc: H01W0000 Q3
arc: H01W0100 Q2
arc: M0 V00B0100
arc: M1 W1_H02E0001
arc: M2 V00T0100
arc: M3 H00R0000
arc: M4 V00T0000
arc: M5 V01S0000
arc: M6 V00B0000
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0701 Q5
arc: V00B0000 Q4
arc: V00T0100 Q1
arc: V01S0000 Q0
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R9C56:PLC2
arc: W1_H02W0001 H01E0001

.tile TAP_R10C42:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R10C60:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R11C22:TAP_DRIVE
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R11C42:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R11C60:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R12C42:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R12C60:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R14C22:TAP_DRIVE
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R14C42:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R14C60:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R15C22:TAP_DRIVE
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R15C42:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R15C60:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R16C22:TAP_DRIVE
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R16C42:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R16C60:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R17C22:TAP_DRIVE
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R17C42:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R17C60:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R18C22:TAP_DRIVE
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R18C42:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R18C60:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R19C22:TAP_DRIVE
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R19C42:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R19C60:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R20C22:TAP_DRIVE
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R20C42:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R20C60:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R21C22:TAP_DRIVE
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R21C42:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R21C60:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R22C22:TAP_DRIVE
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R22C42:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R22C60:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R23C22:TAP_DRIVE
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R23C42:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R23C60:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R24C42:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R24C60:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R26C22:TAP_DRIVE
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R26C42:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R26C60:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R27C22:TAP_DRIVE
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R27C42:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R2C22:TAP_DRIVE
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R2C42:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R2C60:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R38C42:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R3C22:TAP_DRIVE
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R3C42:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R3C60:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R43C22:TAP_DRIVE
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R4C22:TAP_DRIVE
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R4C42:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R4C60:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R5C42:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R5C60:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R6C42:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R6C60:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R7C22:TAP_DRIVE
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R7C42:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R7C60:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R8C22:TAP_DRIVE
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R8C42:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R8C60:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile TAP_R9C22:TAP_DRIVE
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R9C42:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R9C60:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000

.tile_group MIB_R13C51:MIB_DSP0 MIB_R13C51:MIB2_DSP0 MIB_R13C52:MIB_DSP1 MIB_R13C52:MIB2_DSP1 MIB_R13C53:MIB_DSP2 MIB_R13C53:MIB2_DSP2 MIB_R13C54:MIB_DSP3 MIB_R13C54:MIB2_DSP3 MIB_R13C55:MIB_DSP4 MIB_R13C55:MIB2_DSP4
enum: MULT18_0.REG_INPUTA_CLK NONE
enum: MULT18_0.REG_INPUTA_CE CE0
enum: MULT18_0.REG_INPUTA_RST RST0
enum: MULT18_0.REG_INPUTB_CLK NONE
enum: MULT18_0.REG_INPUTB_CE CE0
enum: MULT18_0.REG_INPUTB_RST RST0
enum: MULT18_0.REG_INPUTC_CLK NONE
enum: MULT18_0.REG_PIPELINE_CLK NONE
enum: MULT18_0.REG_PIPELINE_CE CE0
enum: MULT18_0.REG_PIPELINE_RST RST0
enum: MULT18_0.REG_OUTPUT_CLK NONE
enum: MULT18_0.REG_OUTPUT_RST RST0
enum: MULT18_0.CLK0_DIV ENABLED
enum: MULT18_0.CLK1_DIV ENABLED
enum: MULT18_0.CLK2_DIV ENABLED
enum: MULT18_0.CLK3_DIV ENABLED
enum: MULT18_0.GSR ENABLED
enum: MULT18_0.SOURCEB_MODE B_SHIFT
enum: MULT18_0.RESETMODE SYNC
enum: MULT18_0.MODE MULT18X18D
enum: MULT18_0.CIBOUT_BYP ON
enum: DSP_LEFT.CIBOUT ON
enum: MULT18_0.CLK0MUX CLK0
enum: MULT18_0.CLK1MUX CLK1
enum: MULT18_0.CLK2MUX CLK2
enum: MULT18_0.CLK3MUX CLK3
enum: MULT18_0.CE0MUX CE0
enum: MULT18_0.CE1MUX CE1
enum: MULT18_0.CE2MUX CE2
enum: MULT18_0.CE3MUX CE3
enum: MULT18_0.RST0MUX RST0
enum: MULT18_0.RST1MUX RST1
enum: MULT18_0.RST2MUX RST2
enum: MULT18_0.RST3MUX RST3

