                                                                            D-MEM Bus &
Cycle:      IF      |     ID      |     EX      |     MEM     |     WB      Reg Result
    0:    4:-       |   0:-       |   0:-       |   0:-       |   0:-       
    1:    4:-       |   4:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[0] accepted 1
    2:    4:-       |   4:-       |   4:-       |   0:-       |   0:-       
    3:    4:-       |   4:-       |   4:-       |   4:-       |   0:-       
    4:    4:-       |   4:-       |   4:-       |   4:-       |   4:-       
    5:    4:-       |   4:-       |   4:-       |   4:-       |   4:-       
    6:    4:lda     |   4:-       |   4:-       |   4:-       |   4:-       
    7:    8:-       |   4:lda     |   4:-       |   4:-       |   4:-       
    8:    8:-       |   8:-       |   4:lda     |   4:-       |   4:-       
    9:    8:-       |   8:-       |   8:-       |   4:lda     |   4:-       
   10:    8:-       |   8:-       |   8:-       |   8:-       |   4:lda     r1=2  
   11:    8:lda     |   8:-       |   8:-       |   8:-       |   8:-       
   12:   12:-       |   8:lda     |   8:-       |   8:-       |   8:-       
   13:   12:-       |  12:-       |   8:lda     |   8:-       |   8:-       BUS_LOAD  MEM[8] accepted 1
   14:   12:-       |  12:-       |  12:-       |   8:lda     |   8:-       
   15:   12:-       |  12:-       |  12:-       |  12:-       |   8:lda     r2=0  
   16:   12:-       |  12:-       |  12:-       |  12:-       |  12:-       
   17:   12:-       |  12:-       |  12:-       |  12:-       |  12:-       
   18:   12:lda     |  12:-       |  12:-       |  12:-       |  12:-       
   19:   16:-       |  12:lda     |  12:-       |  12:-       |  12:-       
   20:   16:-       |  16:-       |  12:lda     |  12:-       |  12:-       
   21:   16:-       |  16:-       |  16:-       |  12:lda     |  12:-       
   22:   16:-       |  16:-       |  16:-       |  16:-       |  12:lda     r3=4  
   23:   16:lda     |  16:-       |  16:-       |  16:-       |  16:-       
   24:   20:-       |  16:lda     |  16:-       |  16:-       |  16:-       
   25:   20:-       |  20:-       |  16:lda     |  16:-       |  16:-       BUS_LOAD  MEM[16] accepted 1
   26:   20:-       |  20:-       |  20:-       |  16:lda     |  16:-       
   27:   20:-       |  20:-       |  20:-       |  20:-       |  16:lda     r4=6  
   28:   20:-       |  20:-       |  20:-       |  20:-       |  20:-       
   29:   20:-       |  20:-       |  20:-       |  20:-       |  20:-       
   30:   20:lda     |  20:-       |  20:-       |  20:-       |  20:-       
   31:   24:-       |  20:lda     |  20:-       |  20:-       |  20:-       
   32:   24:-       |  24:-       |  20:lda     |  20:-       |  20:-       
   33:   24:-       |  24:-       |  24:-       |  20:lda     |  20:-       
   34:   24:-       |  24:-       |  24:-       |  24:-       |  20:lda     r5=8  
   35:   24:lda     |  24:-       |  24:-       |  24:-       |  24:-       
   36:   28:-       |  24:lda     |  24:-       |  24:-       |  24:-       
   37:   28:-       |  28:-       |  24:lda     |  24:-       |  24:-       BUS_LOAD  MEM[24] accepted 1
   38:   28:-       |  28:-       |  28:-       |  24:lda     |  24:-       
   39:   28:-       |  28:-       |  28:-       |  28:-       |  24:lda     
   40:   28:-       |  28:-       |  28:-       |  28:-       |  28:-       
   41:   28:-       |  28:-       |  28:-       |  28:-       |  28:-       
   42:   28:addq    |  28:-       |  28:-       |  28:-       |  28:-       
   43:   32:-       |  28:addq    |  28:-       |  28:-       |  28:-       
   44:   32:-       |  32:-       |  28:addq    |  28:-       |  28:-       
   45:   32:-       |  32:-       |  32:-       |  28:addq    |  28:-       
   46:   32:-       |  32:-       |  32:-       |  32:-       |  28:addq    r6=2  
   47:   32:addq    |  32:-       |  32:-       |  32:-       |  32:-       
   48:   36:-       |  32:addq    |  32:-       |  32:-       |  32:-       
   49:   36:-       |  36:-       |  32:addq    |  32:-       |  32:-       BUS_LOAD  MEM[32] accepted 1
   50:   36:-       |  36:-       |  36:-       |  32:addq    |  32:-       
   51:   36:-       |  36:-       |  36:-       |  36:-       |  32:addq    r7=4  
   52:   36:-       |  36:-       |  36:-       |  36:-       |  36:-       
   53:   36:-       |  36:-       |  36:-       |  36:-       |  36:-       
   54:   36:mulq    |  36:-       |  36:-       |  36:-       |  36:-       
   55:   40:-       |  36:mulq    |  36:-       |  36:-       |  36:-       
   56:   40:-       |  40:-       |  36:mulq    |  36:-       |  36:-       
   57:   40:-       |  40:-       |  40:-       |  36:mulq    |  36:-       
   58:   40:-       |  40:-       |  40:-       |  40:-       |  36:mulq    r8=24  
   59:   40:addq    |  40:-       |  40:-       |  40:-       |  40:-       
   60:   44:-       |  40:addq    |  40:-       |  40:-       |  40:-       
   61:   44:-       |  44:-       |  40:addq    |  40:-       |  40:-       BUS_LOAD  MEM[40] accepted 1
   62:   44:-       |  44:-       |  44:-       |  40:addq    |  40:-       
   63:   44:-       |  44:-       |  44:-       |  44:-       |  40:addq    r9=6  
   64:   44:-       |  44:-       |  44:-       |  44:-       |  44:-       
   65:   44:-       |  44:-       |  44:-       |  44:-       |  44:-       
   66:   44:addq    |  44:-       |  44:-       |  44:-       |  44:-       
   67:   48:-       |  44:addq    |  44:-       |  44:-       |  44:-       
   68:   48:-       |  48:-       |  44:addq    |  44:-       |  44:-       
   69:   48:-       |  48:-       |  48:-       |  44:addq    |  44:-       
   70:   48:-       |  48:-       |  48:-       |  48:-       |  44:addq    r11=12  
   71:   48:mulq    |  48:-       |  48:-       |  48:-       |  48:-       
   72:   52:-       |  48:mulq    |  48:-       |  48:-       |  48:-       
   73:   52:-       |  52:-       |  48:mulq    |  48:-       |  48:-       BUS_LOAD  MEM[48] accepted 1
   74:   52:-       |  52:-       |  52:-       |  48:mulq    |  48:-       
   75:   52:-       |  52:-       |  52:-       |  52:-       |  48:mulq    r8=48  
   76:   52:-       |  52:-       |  52:-       |  52:-       |  52:-       
   77:   52:-       |  52:-       |  52:-       |  52:-       |  52:-       
   78:   52:mulq    |  52:-       |  52:-       |  52:-       |  52:-       
   79:   56:-       |  52:mulq    |  52:-       |  52:-       |  52:-       
   80:   56:-       |  56:-       |  52:mulq    |  52:-       |  52:-       
   81:   56:-       |  56:-       |  56:-       |  52:mulq    |  52:-       
   82:   56:-       |  56:-       |  56:-       |  56:-       |  52:mulq    r3=0  
   83:   56:mulq    |  56:-       |  56:-       |  56:-       |  56:-       
   84:   60:-       |  56:mulq    |  56:-       |  56:-       |  56:-       
   85:   60:-       |  60:-       |  56:mulq    |  56:-       |  56:-       BUS_LOAD  MEM[56] accepted 1
   86:   60:-       |  60:-       |  60:-       |  56:mulq    |  56:-       
   87:   60:-       |  60:-       |  60:-       |  60:-       |  56:mulq    r5=0  
   88:   60:-       |  60:-       |  60:-       |  60:-       |  60:-       
   89:   60:-       |  60:-       |  60:-       |  60:-       |  60:-       
   90:   60:addq    |  60:-       |  60:-       |  60:-       |  60:-       
   91:   64:-       |  60:addq    |  60:-       |  60:-       |  60:-       
   92:   64:-       |  64:-       |  60:addq    |  60:-       |  60:-       
   93:   64:-       |  64:-       |  64:-       |  60:addq    |  60:-       
   94:   64:-       |  64:-       |  64:-       |  64:-       |  60:addq    r6=0  
   95:   64:addq    |  64:-       |  64:-       |  64:-       |  64:-       
   96:   68:-       |  64:addq    |  64:-       |  64:-       |  64:-       
   97:   68:-       |  68:-       |  64:addq    |  64:-       |  64:-       BUS_LOAD  MEM[64] accepted 1
   98:   68:-       |  68:-       |  68:-       |  64:addq    |  64:-       
   99:   68:-       |  68:-       |  68:-       |  68:-       |  64:addq    r8=4  
  100:   68:-       |  68:-       |  68:-       |  68:-       |  68:-       
  101:   68:-       |  68:-       |  68:-       |  68:-       |  68:-       
  102:   68:mulq    |  68:-       |  68:-       |  68:-       |  68:-       
  103:   72:-       |  68:mulq    |  68:-       |  68:-       |  68:-       
  104:   72:-       |  72:-       |  68:mulq    |  68:-       |  68:-       
  105:   72:-       |  72:-       |  72:-       |  68:mulq    |  68:-       
  106:   72:-       |  72:-       |  72:-       |  72:-       |  68:mulq    r7=0  
  107:   72:addq    |  72:-       |  72:-       |  72:-       |  72:-       
  108:   76:-       |  72:addq    |  72:-       |  72:-       |  72:-       
  109:   76:-       |  76:-       |  72:addq    |  72:-       |  72:-       BUS_LOAD  MEM[72] accepted 1
  110:   76:-       |  76:-       |  76:-       |  72:addq    |  72:-       
  111:   76:-       |  76:-       |  76:-       |  76:-       |  72:addq    r2=2  
  112:   76:-       |  76:-       |  76:-       |  76:-       |  76:-       
  113:   76:-       |  76:-       |  76:-       |  76:-       |  76:-       
  114:   76:addq    |  76:-       |  76:-       |  76:-       |  76:-       
  115:   80:-       |  76:addq    |  76:-       |  76:-       |  76:-       
  116:   80:-       |  80:-       |  76:addq    |  76:-       |  76:-       
  117:   80:-       |  80:-       |  80:-       |  76:addq    |  76:-       
  118:   80:-       |  80:-       |  80:-       |  80:-       |  76:addq    r3=0  
  119:   80:mulq    |  80:-       |  80:-       |  80:-       |  80:-       
  120:   84:-       |  80:mulq    |  80:-       |  80:-       |  80:-       
  121:   84:-       |  84:-       |  80:mulq    |  80:-       |  80:-       BUS_LOAD  MEM[80] accepted 1
  122:   84:-       |  84:-       |  84:-       |  80:mulq    |  80:-       
  123:   84:-       |  84:-       |  84:-       |  84:-       |  80:mulq    r2=4  
  124:   84:-       |  84:-       |  84:-       |  84:-       |  84:-       
  125:   84:-       |  84:-       |  84:-       |  84:-       |  84:-       
  126:   84:addq    |  84:-       |  84:-       |  84:-       |  84:-       
  127:   88:-       |  84:addq    |  84:-       |  84:-       |  84:-       
  128:   88:-       |  88:-       |  84:addq    |  84:-       |  84:-       
  129:   88:-       |  88:-       |  88:-       |  84:addq    |  84:-       
  130:   88:-       |  88:-       |  88:-       |  88:-       |  84:addq    r2=8  
  131:   88:mulq    |  88:-       |  88:-       |  88:-       |  88:-       
  132:   92:-       |  88:mulq    |  88:-       |  88:-       |  88:-       
  133:   92:-       |  92:-       |  88:mulq    |  88:-       |  88:-       BUS_LOAD  MEM[88] accepted 1
  134:   92:-       |  92:-       |  92:-       |  88:mulq    |  88:-       
  135:   92:-       |  92:-       |  92:-       |  92:-       |  88:mulq    r2=64  
  136:   92:-       |  92:-       |  92:-       |  92:-       |  92:-       
  137:   92:-       |  92:-       |  92:-       |  92:-       |  92:-       
  138:   92:addq    |  92:-       |  92:-       |  92:-       |  92:-       
  139:   96:-       |  92:addq    |  92:-       |  92:-       |  92:-       
  140:   96:-       |  96:-       |  92:addq    |  92:-       |  92:-       
  141:   96:-       |  96:-       |  96:-       |  92:addq    |  92:-       
  142:   96:-       |  96:-       |  96:-       |  96:-       |  92:addq    r2=128  
  143:   96:mulq    |  96:-       |  96:-       |  96:-       |  96:-       
  144:  100:-       |  96:mulq    |  96:-       |  96:-       |  96:-       
  145:  100:-       | 100:-       |  96:mulq    |  96:-       |  96:-       BUS_LOAD  MEM[96] accepted 1
  146:  100:-       | 100:-       | 100:-       |  96:mulq    |  96:-       
  147:  100:-       | 100:-       | 100:-       | 100:-       |  96:mulq    r2=16384  
  148:  100:-       | 100:-       | 100:-       | 100:-       | 100:-       
  149:  100:-       | 100:-       | 100:-       | 100:-       | 100:-       
  150:  100:addq    | 100:-       | 100:-       | 100:-       | 100:-       
  151:  104:-       | 100:addq    | 100:-       | 100:-       | 100:-       
  152:  104:-       | 104:-       | 100:addq    | 100:-       | 100:-       
  153:  104:-       | 104:-       | 104:-       | 100:addq    | 100:-       
  154:  104:-       | 104:-       | 104:-       | 104:-       | 100:addq    r2=32768  
  155:  104:mulq    | 104:-       | 104:-       | 104:-       | 104:-       
  156:  108:-       | 104:mulq    | 104:-       | 104:-       | 104:-       
  157:  108:-       | 108:-       | 104:mulq    | 104:-       | 104:-       BUS_LOAD  MEM[104] accepted 1
  158:  108:-       | 108:-       | 108:-       | 104:mulq    | 104:-       
  159:  108:-       | 108:-       | 108:-       | 108:-       | 104:mulq    
  160:  108:-       | 108:-       | 108:-       | 108:-       | 108:-       
  161:  108:-       | 108:-       | 108:-       | 108:-       | 108:-       
  162:  108:addq    | 108:-       | 108:-       | 108:-       | 108:-       
  163:  112:-       | 108:addq    | 108:-       | 108:-       | 108:-       
  164:  112:-       | 112:-       | 108:addq    | 108:-       | 108:-       
  165:  112:-       | 112:-       | 112:-       | 108:addq    | 108:-       
  166:  112:-       | 112:-       | 112:-       | 112:-       | 108:addq    
  167:  112:addq    | 112:-       | 112:-       | 112:-       | 112:-       
  168:  116:-       | 112:addq    | 112:-       | 112:-       | 112:-       
  169:  116:-       | 116:-       | 112:addq    | 112:-       | 112:-       BUS_LOAD  MEM[112] accepted 1
  170:  116:-       | 116:-       | 116:-       | 112:addq    | 112:-       
  171:  116:-       | 116:-       | 116:-       | 116:-       | 112:addq    r3=32770  
  172:  116:-       | 116:-       | 116:-       | 116:-       | 116:-       
  173:  116:-       | 116:-       | 116:-       | 116:-       | 116:-       
  174:  116:halt    | 116:-       | 116:-       | 116:-       | 116:-       
  175:  120:-       | 116:halt    | 116:-       | 116:-       | 116:-       
  176:  120:-       | 120:-       | 116:halt    | 116:-       | 116:-       
  177:  120:-       | 120:-       | 120:-       | 116:halt    | 116:-       
  178:  120:-       | 120:-       | 120:-       | 120:-       | 116:halt    
