 
****************************************
Report : area
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:43:53 2025
****************************************

Library(s) Used:

    GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C (File: /pdk/GF22FDX_SC7P5T_116CPP_BASE_CSC20L_FDK_RELV02R80/db/GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C.db)

Number of ports:                        90011
Number of nets:                        329030
Number of cells:                       225343
Number of combinational cells:         152153
Number of sequential cells:             72999
Number of macros/black boxes:               0
Number of buf/inv:                      38018
Number of references:                      62

Combinational area:              67907.049224
Buf/Inv area:                     8838.295247
Noncombinational area:          127276.265622
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                195183.314846
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area              Local cell area
                                  --------------------  ------------------------------- 
Hierarchical cell                 Absolute     Percent  Combi-      Noncombi-    Black-
                                  Total        Total    national    national     boxes   Design
--------------------------------  -----------  -------  ----------  -----------  ------  -----------------------------------------------------------
top_fft_module                    195183.3148    100.0  10802.1288   23908.9921  0.0000  top_fft_module
clk_gate_cnt_val_reg                   1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_top_fft_module_0
clk_gate_dout_im_t_reg_15_             1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_top_fft_module_1
clk_gate_im_reg_2_reg_511_             1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_top_fft_module_2
u_fft_module_0                     78393.6103     40.2      0.0000       0.0000  0.0000  module_0
u_fft_module_0/u_cbfp_0             8955.7103      4.6   2591.7648     105.0264  0.0000  fft_cbfp_0_DATA23_ARRAY16_INDEX5
u_fft_module_0/u_cbfp_0/cbfp_sr     6251.2630      3.2      0.0000    6251.2630  0.0000  shift_register_DATA23_ARRAY16_INDEX5
u_fft_module_0/u_cbfp_0/clk_gate_im_min_4_reg
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_0_DATA23_ARRAY16_INDEX5_1
u_fft_module_0/u_cbfp_0/clk_gate_im_min_buf_reg_0_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_0_DATA23_ARRAY16_INDEX5_0
u_fft_module_0/u_cbfp_0/clk_gate_im_min_buf_reg_1_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_0_DATA23_ARRAY16_INDEX5_4
u_fft_module_0/u_cbfp_0/clk_gate_im_min_buf_reg_2_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_0_DATA23_ARRAY16_INDEX5_3
u_fft_module_0/u_cbfp_0/clk_gate_im_min_buf_reg_3_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_cbfp_0_DATA23_ARRAY16_INDEX5_2
u_fft_module_0/u_fft_stage_0       19716.0090     10.1      0.1392    1305.9744  0.0000  fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0
u_fft_module_0/u_fft_stage_0/u_bf00
                                    2316.7752      1.2   1010.6616    1303.0512  0.0000  bf_cntr_DATA9_ARRAY16_DELAY17_STAGE0
u_fft_module_0/u_fft_stage_0/u_bf00/clk_gate_region_cnt_reg
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_bf_cntr_DATA9_ARRAY16_DELAY17_STAGE0_1
u_fft_module_0/u_fft_stage_0/u_bf00/clk_gate_wait_cnt_reg
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_bf_cntr_DATA9_ARRAY16_DELAY17_STAGE0_0
u_fft_module_0/u_fft_stage_0/u_mul_fact8_0
                                     314.8008      0.2    303.8736      10.9272  0.0000  mul_fact8_0_DATA10_ARRAY16_CNT_MAX31
u_fft_module_0/u_fft_stage_0/u_mux_0
                                     227.8704      0.1    227.8704       0.0000  0.0000  mux4to2_ARRAY16_DATA10
u_fft_module_0/u_fft_stage_0/u_sr_bf00
                                    7926.7437      4.1      0.1392    7926.6045  0.0000  shift_register_DATA9_ARRAY16_INDEX17
u_fft_module_0/u_fft_stage_0/u_sr_v_reg
                                    7623.7053      3.9      0.0000    7623.7053  0.0000  shift_register_DATA10_ARRAY16_INDEX16
u_fft_module_0/u_fft_stage_1       21564.6548     11.0      0.1392    1512.6168  0.0000  fft_stage_1_DATA10_ARRAY16_DELAY9_STAGE1
u_fft_module_0/u_fft_stage_1/u_bf01
                                    2391.8040      1.2   1120.4904    1268.2512  0.0000  bf_cntr_DATA10_ARRAY16_DELAY9_STAGE1
u_fft_module_0/u_fft_stage_1/u_bf01/clk_gate_region_cnt_reg
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_bf_cntr_DATA10_ARRAY16_DELAY9_STAGE1_1
u_fft_module_0/u_fft_stage_1/u_bf01/clk_gate_wait_cnt_reg
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_bf_cntr_DATA10_ARRAY16_DELAY9_STAGE1_0
u_fft_module_0/u_fft_stage_1/u_mul_fact0_1
                                    8612.0951      4.4   6850.5191    1572.3336  0.0000  mul_twf0_1
u_fft_module_0/u_fft_stage_1/u_mul_fact0_1/u_twf0_1
                                     189.2424      0.1      0.1392     157.5744  0.0000  twf0_1
u_fft_module_0/u_fft_stage_1/u_mul_fact0_1/u_twf0_1/u_rom0
                                       2.0880      0.0      2.0880       0.0000  0.0000  twf0_1_rom_15
u_fft_module_0/u_fft_stage_1/u_mul_fact0_1/u_twf0_1/u_rom1
                                       1.7400      0.0      1.7400       0.0000  0.0000  twf0_1_rom_14
u_fft_module_0/u_fft_stage_1/u_mul_fact0_1/u_twf0_1/u_rom10
                                       2.0880      0.0      2.0880       0.0000  0.0000  twf0_1_rom_5
u_fft_module_0/u_fft_stage_1/u_mul_fact0_1/u_twf0_1/u_rom11
                                       2.0880      0.0      2.0880       0.0000  0.0000  twf0_1_rom_4
u_fft_module_0/u_fft_stage_1/u_mul_fact0_1/u_twf0_1/u_rom12
                                       1.7400      0.0      1.7400       0.0000  0.0000  twf0_1_rom_3
u_fft_module_0/u_fft_stage_1/u_mul_fact0_1/u_twf0_1/u_rom13
                                       1.8792      0.0      1.8792       0.0000  0.0000  twf0_1_rom_2
u_fft_module_0/u_fft_stage_1/u_mul_fact0_1/u_twf0_1/u_rom14
                                       2.0880      0.0      2.0880       0.0000  0.0000  twf0_1_rom_1
u_fft_module_0/u_fft_stage_1/u_mul_fact0_1/u_twf0_1/u_rom15
                                       2.0880      0.0      2.0880       0.0000  0.0000  twf0_1_rom_0
u_fft_module_0/u_fft_stage_1/u_mul_fact0_1/u_twf0_1/u_rom2
                                       1.7400      0.0      1.7400       0.0000  0.0000  twf0_1_rom_13
u_fft_module_0/u_fft_stage_1/u_mul_fact0_1/u_twf0_1/u_rom3
                                       2.0880      0.0      2.0880       0.0000  0.0000  twf0_1_rom_12
u_fft_module_0/u_fft_stage_1/u_mul_fact0_1/u_twf0_1/u_rom4
                                       2.0880      0.0      2.0880       0.0000  0.0000  twf0_1_rom_11
u_fft_module_0/u_fft_stage_1/u_mul_fact0_1/u_twf0_1/u_rom5
                                       2.0184      0.0      2.0184       0.0000  0.0000  twf0_1_rom_10
u_fft_module_0/u_fft_stage_1/u_mul_fact0_1/u_twf0_1/u_rom6
                                       2.0184      0.0      2.0184       0.0000  0.0000  twf0_1_rom_9
u_fft_module_0/u_fft_stage_1/u_mul_fact0_1/u_twf0_1/u_rom7
                                       1.7400      0.0      1.7400       0.0000  0.0000  twf0_1_rom_8
u_fft_module_0/u_fft_stage_1/u_mul_fact0_1/u_twf0_1/u_rom8
                                       2.0184      0.0      2.0184       0.0000  0.0000  twf0_1_rom_7
u_fft_module_0/u_fft_stage_1/u_mul_fact0_1/u_twf0_1/u_rom9
                                       2.0184      0.0      2.0184       0.0000  0.0000  twf0_1_rom_6
u_fft_module_0/u_fft_stage_1/u_mux_1
                                     240.8856      0.1    240.8856       0.0000  0.0000  mux4to2_ARRAY16_DATA11
u_fft_module_0/u_fft_stage_1/u_sr_bf00
                                    4675.6583      2.4      0.0000    4675.6583  0.0000  shift_register_DATA10_ARRAY16_INDEX9
u_fft_module_0/u_fft_stage_1/u_sr_v_reg_1
                                    4131.4558      2.1      0.0000    4131.4558  0.0000  shift_register_DATA11_ARRAY16_INDEX8
u_fft_module_0/u_fft_stage_2       28157.2363     14.4     18.0960    2346.8423  0.0000  fft_stage_2_DATA13_ARRAY16_DELAY5_STAGE2
u_fft_module_0/u_fft_stage_2/u_bf02
                                    3288.4608      1.7   1469.8824    1815.5160  0.0000  bf_cntr_DATA13_ARRAY16_DELAY5_STAGE2
u_fft_module_0/u_fft_stage_2/u_bf02/clk_gate_region_cnt_reg
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_bf_cntr_DATA13_ARRAY16_DELAY5_STAGE2_1
u_fft_module_0/u_fft_stage_2/u_bf02/clk_gate_wait_cnt_reg
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_bf_cntr_DATA13_ARRAY16_DELAY5_STAGE2_0
u_fft_module_0/u_fft_stage_2/u_mul_twf0_2
                                   15742.9629      8.1  12554.7958    2113.4736  0.0000  mul_twf0_2
u_fft_module_0/u_fft_stage_2/u_mul_twf0_2/u_twf0_2
                                    1074.6936      0.6      2.6448     555.3384  0.0000  twf0_2
u_fft_module_0/u_fft_stage_2/u_mul_twf0_2/u_twf0_2/u_rom0
                                      28.5360      0.0     28.5360       0.0000  0.0000  twf0_2_rom_15
u_fft_module_0/u_fft_stage_2/u_mul_twf0_2/u_twf0_2/u_rom1
                                      30.6240      0.0     30.6240       0.0000  0.0000  twf0_2_rom_14
u_fft_module_0/u_fft_stage_2/u_mul_twf0_2/u_twf0_2/u_rom10
                                      33.8952      0.0     33.8952       0.0000  0.0000  twf0_2_rom_5
u_fft_module_0/u_fft_stage_2/u_mul_twf0_2/u_twf0_2/u_rom11
                                      32.2944      0.0     32.2944       0.0000  0.0000  twf0_2_rom_4
u_fft_module_0/u_fft_stage_2/u_mul_twf0_2/u_twf0_2/u_rom12
                                      34.7304      0.0     34.7304       0.0000  0.0000  twf0_2_rom_3
u_fft_module_0/u_fft_stage_2/u_mul_twf0_2/u_twf0_2/u_rom13
                                      32.1552      0.0     32.1552       0.0000  0.0000  twf0_2_rom_2
u_fft_module_0/u_fft_stage_2/u_mul_twf0_2/u_twf0_2/u_rom14
                                      31.1808      0.0     31.1808       0.0000  0.0000  twf0_2_rom_1
u_fft_module_0/u_fft_stage_2/u_mul_twf0_2/u_twf0_2/u_rom15
                                      33.0600      0.0     33.0600       0.0000  0.0000  twf0_2_rom_0
u_fft_module_0/u_fft_stage_2/u_mul_twf0_2/u_twf0_2/u_rom2
                                      32.8512      0.0     32.8512       0.0000  0.0000  twf0_2_rom_13
u_fft_module_0/u_fft_stage_2/u_mul_twf0_2/u_twf0_2/u_rom3
                                      32.5032      0.0     32.5032       0.0000  0.0000  twf0_2_rom_12
u_fft_module_0/u_fft_stage_2/u_mul_twf0_2/u_twf0_2/u_rom4
                                      31.1808      0.0     31.1808       0.0000  0.0000  twf0_2_rom_11
u_fft_module_0/u_fft_stage_2/u_mul_twf0_2/u_twf0_2/u_rom5
                                      29.6496      0.0     29.6496       0.0000  0.0000  twf0_2_rom_10
u_fft_module_0/u_fft_stage_2/u_mul_twf0_2/u_twf0_2/u_rom6
                                      34.7304      0.0     34.7304       0.0000  0.0000  twf0_2_rom_9
u_fft_module_0/u_fft_stage_2/u_mul_twf0_2/u_twf0_2/u_rom7
                                      35.2176      0.0     35.2176       0.0000  0.0000  twf0_2_rom_8
u_fft_module_0/u_fft_stage_2/u_mul_twf0_2/u_twf0_2/u_rom8
                                      32.1552      0.0     32.1552       0.0000  0.0000  twf0_2_rom_7
u_fft_module_0/u_fft_stage_2/u_mul_twf0_2/u_twf0_2/u_rom9
                                      31.9464      0.0     31.9464       0.0000  0.0000  twf0_2_rom_6
u_fft_module_0/u_fft_stage_2/u_mux_02
                                     273.3192      0.1    273.3192       0.0000  0.0000  mux4to2_ARRAY16_DATA14
u_fft_module_0/u_fft_stage_2/u_sr_bf02
                                    3665.6927      1.9      0.0000    3665.6927  0.0000  shift_register_DATA13_ARRAY16_INDEX5
u_fft_module_0/u_fft_stage_2/u_sr_v_reg_02
                                    2821.8623      1.4      0.0000    2821.8623  0.0000  shift_register_DATA14_ARRAY16_INDEX4
u_fft_module_1                     42460.1060     21.8      0.8352       0.0000  0.0000  module_1
u_fft_module_1/u_cbfp_1             3874.2144      2.0   3173.4120     700.8024  0.0000  fft_cbfp_1_DATA25_ARRAY16
u_fft_module_1/u_fft_stage_3        7763.4623      4.0      0.1392    1505.3784  0.0000  fft_stage_3_DATA11_ARRAY16_DELAY3_STAGE3
u_fft_module_1/u_fft_stage_3/u_bf03
                                    2634.2904      1.3   1186.5408    1446.2184  0.0000  bf_cntr_DATA11_ARRAY16_DELAY3_STAGE3
u_fft_module_1/u_fft_stage_3/u_bf03/clk_gate_region_cnt_reg
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_bf_cntr_DATA11_ARRAY16_DELAY3_STAGE3
u_fft_module_1/u_fft_stage_3/u_fact8_0_3
                                     368.6016      0.2    364.0080       4.5936  0.0000  mul_fact8_0_DATA12_ARRAY16_CNT_MAX3
u_fft_module_1/u_fft_stage_3/u_mux_3
                                     272.2056      0.1    272.2056       0.0000  0.0000  mux4to2_ARRAY16_DATA12
u_fft_module_1/u_fft_stage_3/u_sr_bf03
                                    1782.3864      0.9      0.1392    1782.2472  0.0000  shift_register_DATA11_ARRAY16_INDEX3
u_fft_module_1/u_fft_stage_3/u_sr_v_reg_3
                                    1200.4608      0.6      0.0000    1200.4608  0.0000  shift_register_DATA12_ARRAY16_INDEX2_1
u_fft_module_1/u_fft_stage_4       12586.8815      6.4      0.1392    1634.5560  0.0000  fft_stage_4_DATA12_ARRAY16_DELAY2_STAGE4
u_fft_module_1/u_fft_stage_4/u_bf04
                                    2755.8816      1.4   1337.7120    1416.6384  0.0000  bf_cntr_DATA12_ARRAY16_DELAY2_STAGE4
u_fft_module_1/u_fft_stage_4/u_bf04/clk_gate_region_cnt_reg
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_bf_cntr_DATA12_ARRAY16_DELAY2_STAGE4
u_fft_module_1/u_fft_stage_4/u_fact8_1_4
                                    5794.5480      3.0   4161.3144    1556.5344  0.0000  mul_twf1_1
u_fft_module_1/u_fft_stage_4/u_fact8_1_4/u_twf1_1
                                      76.6992      0.0      0.2784      65.2848  0.0000  twf1_1
u_fft_module_1/u_fft_stage_4/u_fact8_1_4/u_twf1_1/u_rom10
                                       1.6704      0.0      1.6704       0.0000  0.0000  twf1_1_rom_5
u_fft_module_1/u_fft_stage_4/u_fact8_1_4/u_twf1_1/u_rom11
                                       1.3920      0.0      1.3920       0.0000  0.0000  twf1_1_rom_4
u_fft_module_1/u_fft_stage_4/u_fact8_1_4/u_twf1_1/u_rom12
                                       1.3920      0.0      1.3920       0.0000  0.0000  twf1_1_rom_3
u_fft_module_1/u_fft_stage_4/u_fact8_1_4/u_twf1_1/u_rom13
                                       1.3920      0.0      1.3920       0.0000  0.0000  twf1_1_rom_2
u_fft_module_1/u_fft_stage_4/u_fact8_1_4/u_twf1_1/u_rom14
                                       1.2528      0.0      1.2528       0.0000  0.0000  twf1_1_rom_1
u_fft_module_1/u_fft_stage_4/u_fact8_1_4/u_twf1_1/u_rom15
                                       1.3920      0.0      1.3920       0.0000  0.0000  twf1_1_rom_0
u_fft_module_1/u_fft_stage_4/u_fact8_1_4/u_twf1_1/u_rom8
                                       1.3920      0.0      1.3920       0.0000  0.0000  twf1_1_rom_7
u_fft_module_1/u_fft_stage_4/u_fact8_1_4/u_twf1_1/u_rom9
                                       1.2528      0.0      1.2528       0.0000  0.0000  twf1_1_rom_6
u_fft_module_1/u_fft_stage_4/u_mux_4
                                     296.0784      0.2    296.0784       0.0000  0.0000  mux4to2_ARRAY16_DATA13
u_fft_module_1/u_fft_stage_4/u_sr_bf04
                                    1381.6992      0.7      0.0000    1381.6992  0.0000  shift_register_DATA12_ARRAY16_INDEX2_0
u_fft_module_1/u_fft_stage_4/u_sr_v_reg_4
                                     723.9792      0.4      0.1392     723.8400  0.0000  shift_register_DATA13_ARRAY16_INDEX1
u_fft_module_1/u_fft_stage_5       18234.7125      9.3      4.7328    2701.3847  0.0000  fft_stage_5_DATA14_ARRAY16_PAIR0
u_fft_module_1/u_fft_stage_5/u_bf05
                                    1623.8376      0.8    789.1944     834.6432  0.0000  bf_cntr_no_sr_DATA14_PAIR0_ARRAY16
u_fft_module_1/u_fft_stage_5/u_mul_twf1_2
                                   13904.7574      7.1  11138.5751    2555.5727  0.0000  mul_twf1_2
u_fft_module_1/u_fft_stage_5/u_mul_twf1_2/u_twf1_2
                                     210.6096      0.1      1.2528     178.7328  0.0000  twf1_2
u_fft_module_1/u_fft_stage_5/u_mul_twf1_2/u_twf1_2/u_rom1
                                       2.5752      0.0      2.5752       0.0000  0.0000  twf1_2_rom_14
u_fft_module_1/u_fft_stage_5/u_mul_twf1_2/u_twf1_2/u_rom10
                                       1.8792      0.0      1.8792       0.0000  0.0000  twf1_2_rom_5
u_fft_module_1/u_fft_stage_5/u_mul_twf1_2/u_twf1_2/u_rom11
                                       2.5056      0.0      2.5056       0.0000  0.0000  twf1_2_rom_4
u_fft_module_1/u_fft_stage_5/u_mul_twf1_2/u_twf1_2/u_rom12
                                       2.4360      0.0      2.4360       0.0000  0.0000  twf1_2_rom_3
u_fft_module_1/u_fft_stage_5/u_mul_twf1_2/u_twf1_2/u_rom13
                                       1.8792      0.0      1.8792       0.0000  0.0000  twf1_2_rom_2
u_fft_module_1/u_fft_stage_5/u_mul_twf1_2/u_twf1_2/u_rom14
                                       1.6704      0.0      1.6704       0.0000  0.0000  twf1_2_rom_1
u_fft_module_1/u_fft_stage_5/u_mul_twf1_2/u_twf1_2/u_rom15
                                       1.9488      0.0      1.9488       0.0000  0.0000  twf1_2_rom_0
u_fft_module_1/u_fft_stage_5/u_mul_twf1_2/u_twf1_2/u_rom2
                                       1.1136      0.0      1.1136       0.0000  0.0000  twf1_2_rom_13
u_fft_module_1/u_fft_stage_5/u_mul_twf1_2/u_twf1_2/u_rom3
                                       2.5752      0.0      2.5752       0.0000  0.0000  twf1_2_rom_12
u_fft_module_1/u_fft_stage_5/u_mul_twf1_2/u_twf1_2/u_rom4
                                       2.1576      0.0      2.1576       0.0000  0.0000  twf1_2_rom_11
u_fft_module_1/u_fft_stage_5/u_mul_twf1_2/u_twf1_2/u_rom5
                                       2.7144      0.0      2.7144       0.0000  0.0000  twf1_2_rom_10
u_fft_module_1/u_fft_stage_5/u_mul_twf1_2/u_twf1_2/u_rom6
                                       2.7144      0.0      2.7144       0.0000  0.0000  twf1_2_rom_9
u_fft_module_1/u_fft_stage_5/u_mul_twf1_2/u_twf1_2/u_rom7
                                       2.5752      0.0      2.5752       0.0000  0.0000  twf1_2_rom_8
u_fft_module_1/u_fft_stage_5/u_mul_twf1_2/u_twf1_2/u_rom9
                                       1.8792      0.0      1.8792       0.0000  0.0000  twf1_2_rom_6
u_fft_module_2                     39613.8841     20.3      0.0000       0.0000  0.0000  module_2
u_fft_module_2/u_fft_stage_6        3043.8864      1.6      7.9344    1446.9144  0.0000  fft_stage_6_DATA12_ARRAY16_PAIR1
u_fft_module_2/u_fft_stage_6/u_bf06
                                    1356.5736      0.7    654.4488     702.1248  0.0000  bf_cntr_no_sr_DATA12_PAIR1_ARRAY16
u_fft_module_2/u_fft_stage_6/u_fact8_0_6
                                     232.4640      0.1    232.4640       0.0000  0.0000  mul20_fact8_0_DATA13_ARRAY16
u_fft_module_2/u_fft_stage_7        6822.4704      3.5      0.1392    1781.0640  0.0000  fft_stage_7_DATA13_ARRAY16_PAIR2
u_fft_module_2/u_fft_stage_7/u_bf07
                                    1494.3816      0.8    738.8040     755.5776  0.0000  bf_cntr_no_sr_DATA13_PAIR2_ARRAY16
u_fft_module_2/u_fft_stage_7/u_mul_twf2_1
                                    3546.8856      1.8   1961.3280    1583.5392  0.0000  mul_twf2_1
u_fft_module_2/u_fft_stage_7/u_mul_twf2_1/u_twf2_1
                                       2.0184      0.0      0.2784       1.7400  0.0000  twf2_1
u_fft_module_2/u_fft_stage_8       29747.5273     15.2      0.1392     992.3568  0.0000  fft_stage_8_DATA15_ARRAY16_PAIR3
u_fft_module_2/u_fft_stage_8/u_bf08
                                    1726.7760      0.9    860.3256     866.4504  0.0000  bf_cntr_no_sr_DATA15_PAIR3_ARRAY16
u_fft_module_2/u_fft_stage_8/u_bitshift
                                    2677.7208      1.4   1597.3200     748.6176  0.0000  bit_shift_2_2_DATA16_ARRAY16
u_fft_module_2/u_fft_stage_8/u_bitshift/bs_sr1
                                     193.4184      0.1      0.0000     193.4184  0.0000  shift_register_1_DATA5_INDEX26
u_fft_module_2/u_fft_stage_8/u_bitshift/bs_sr2
                                     138.3648      0.1      0.0000     138.3648  0.0000  shift_register_2_DATA5_INDEX9
u_fft_module_2/u_fft_stage_8/u_reorder_im
                                   12184.5937      6.2    544.8984   11590.6969  0.0000  fft_reorder_0
u_fft_module_2/u_fft_stage_8/u_reorder_im/clk_gate_dout_mem_reg_256_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_reorder_0_33
u_fft_module_2/u_fft_stage_8/u_reorder_im/clk_gate_dout_mem_reg_257_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_reorder_0_34
u_fft_module_2/u_fft_stage_8/u_reorder_im/clk_gate_dout_mem_reg_258_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_reorder_0_35
u_fft_module_2/u_fft_stage_8/u_reorder_im/clk_gate_dout_mem_reg_259_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_reorder_0_36
u_fft_module_2/u_fft_stage_8/u_reorder_im/clk_gate_dout_mem_reg_260_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_reorder_0_37
u_fft_module_2/u_fft_stage_8/u_reorder_im/clk_gate_dout_mem_reg_261_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_reorder_0_38
u_fft_module_2/u_fft_stage_8/u_reorder_im/clk_gate_dout_mem_reg_262_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_reorder_0_39
u_fft_module_2/u_fft_stage_8/u_reorder_im/clk_gate_dout_mem_reg_263_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_reorder_0_40
u_fft_module_2/u_fft_stage_8/u_reorder_im/clk_gate_dout_mem_reg_264_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_reorder_0_41
u_fft_module_2/u_fft_stage_8/u_reorder_im/clk_gate_dout_mem_reg_265_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_reorder_0_42
u_fft_module_2/u_fft_stage_8/u_reorder_im/clk_gate_dout_mem_reg_266_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_reorder_0_43
u_fft_module_2/u_fft_stage_8/u_reorder_im/clk_gate_dout_mem_reg_267_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_reorder_0_44
u_fft_module_2/u_fft_stage_8/u_reorder_im/clk_gate_dout_mem_reg_268_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_reorder_0_45
u_fft_module_2/u_fft_stage_8/u_reorder_im/clk_gate_dout_mem_reg_269_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_reorder_0_46
u_fft_module_2/u_fft_stage_8/u_reorder_im/clk_gate_dout_mem_reg_270_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_reorder_0_47
u_fft_module_2/u_fft_stage_8/u_reorder_im/clk_gate_dout_mem_reg_271_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_reorder_0_48
u_fft_module_2/u_fft_stage_8/u_reorder_im/clk_gate_dout_mem_reg_272_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_reorder_0_49
u_fft_module_2/u_fft_stage_8/u_reorder_im/clk_gate_dout_mem_reg_273_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_reorder_0_50
u_fft_module_2/u_fft_stage_8/u_reorder_im/clk_gate_dout_mem_reg_274_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_reorder_0_51
u_fft_module_2/u_fft_stage_8/u_reorder_im/clk_gate_dout_mem_reg_275_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_reorder_0_52
u_fft_module_2/u_fft_stage_8/u_reorder_im/clk_gate_dout_mem_reg_276_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_reorder_0_53
u_fft_module_2/u_fft_stage_8/u_reorder_im/clk_gate_dout_mem_reg_277_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_reorder_0_54
u_fft_module_2/u_fft_stage_8/u_reorder_im/clk_gate_dout_mem_reg_278_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_reorder_0_55
u_fft_module_2/u_fft_stage_8/u_reorder_im/clk_gate_dout_mem_reg_279_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_reorder_0_56
u_fft_module_2/u_fft_stage_8/u_reorder_im/clk_gate_dout_mem_reg_280_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_reorder_0_57
u_fft_module_2/u_fft_stage_8/u_reorder_im/clk_gate_dout_mem_reg_281_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_reorder_0_58
u_fft_module_2/u_fft_stage_8/u_reorder_im/clk_gate_dout_mem_reg_282_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_reorder_0_59
u_fft_module_2/u_fft_stage_8/u_reorder_im/clk_gate_dout_mem_reg_283_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_reorder_0_60
u_fft_module_2/u_fft_stage_8/u_reorder_im/clk_gate_dout_mem_reg_284_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_reorder_0_61
u_fft_module_2/u_fft_stage_8/u_reorder_im/clk_gate_dout_mem_reg_285_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_reorder_0_62
u_fft_module_2/u_fft_stage_8/u_reorder_im/clk_gate_dout_mem_reg_286_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_reorder_0_63
u_fft_module_2/u_fft_stage_8/u_reorder_im/clk_gate_dout_mem_reg_287_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_reorder_0_64
u_fft_module_2/u_fft_stage_8/u_reorder_re
                                   12165.9409      6.2    524.7840   11592.1585  0.0000  fft_reorder_1
u_fft_module_2/u_fft_stage_8/u_reorder_re/clk_gate_dout_mem_reg_256_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_reorder_1_33
u_fft_module_2/u_fft_stage_8/u_reorder_re/clk_gate_dout_mem_reg_257_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_reorder_1_34
u_fft_module_2/u_fft_stage_8/u_reorder_re/clk_gate_dout_mem_reg_258_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_reorder_1_35
u_fft_module_2/u_fft_stage_8/u_reorder_re/clk_gate_dout_mem_reg_259_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_reorder_1_36
u_fft_module_2/u_fft_stage_8/u_reorder_re/clk_gate_dout_mem_reg_260_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_reorder_1_37
u_fft_module_2/u_fft_stage_8/u_reorder_re/clk_gate_dout_mem_reg_261_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_reorder_1_38
u_fft_module_2/u_fft_stage_8/u_reorder_re/clk_gate_dout_mem_reg_262_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_reorder_1_39
u_fft_module_2/u_fft_stage_8/u_reorder_re/clk_gate_dout_mem_reg_263_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_reorder_1_40
u_fft_module_2/u_fft_stage_8/u_reorder_re/clk_gate_dout_mem_reg_264_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_reorder_1_41
u_fft_module_2/u_fft_stage_8/u_reorder_re/clk_gate_dout_mem_reg_265_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_reorder_1_42
u_fft_module_2/u_fft_stage_8/u_reorder_re/clk_gate_dout_mem_reg_266_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_reorder_1_43
u_fft_module_2/u_fft_stage_8/u_reorder_re/clk_gate_dout_mem_reg_267_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_reorder_1_44
u_fft_module_2/u_fft_stage_8/u_reorder_re/clk_gate_dout_mem_reg_268_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_reorder_1_45
u_fft_module_2/u_fft_stage_8/u_reorder_re/clk_gate_dout_mem_reg_269_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_reorder_1_46
u_fft_module_2/u_fft_stage_8/u_reorder_re/clk_gate_dout_mem_reg_270_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_reorder_1_47
u_fft_module_2/u_fft_stage_8/u_reorder_re/clk_gate_dout_mem_reg_271_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_reorder_1_48
u_fft_module_2/u_fft_stage_8/u_reorder_re/clk_gate_dout_mem_reg_272_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_reorder_1_49
u_fft_module_2/u_fft_stage_8/u_reorder_re/clk_gate_dout_mem_reg_273_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_reorder_1_50
u_fft_module_2/u_fft_stage_8/u_reorder_re/clk_gate_dout_mem_reg_274_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_reorder_1_51
u_fft_module_2/u_fft_stage_8/u_reorder_re/clk_gate_dout_mem_reg_275_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_reorder_1_52
u_fft_module_2/u_fft_stage_8/u_reorder_re/clk_gate_dout_mem_reg_276_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_reorder_1_53
u_fft_module_2/u_fft_stage_8/u_reorder_re/clk_gate_dout_mem_reg_277_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_reorder_1_54
u_fft_module_2/u_fft_stage_8/u_reorder_re/clk_gate_dout_mem_reg_278_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_reorder_1_55
u_fft_module_2/u_fft_stage_8/u_reorder_re/clk_gate_dout_mem_reg_279_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_reorder_1_56
u_fft_module_2/u_fft_stage_8/u_reorder_re/clk_gate_dout_mem_reg_280_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_reorder_1_57
u_fft_module_2/u_fft_stage_8/u_reorder_re/clk_gate_dout_mem_reg_281_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_reorder_1_58
u_fft_module_2/u_fft_stage_8/u_reorder_re/clk_gate_dout_mem_reg_282_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_reorder_1_59
u_fft_module_2/u_fft_stage_8/u_reorder_re/clk_gate_dout_mem_reg_283_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_reorder_1_60
u_fft_module_2/u_fft_stage_8/u_reorder_re/clk_gate_dout_mem_reg_284_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_reorder_1_61
u_fft_module_2/u_fft_stage_8/u_reorder_re/clk_gate_dout_mem_reg_285_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_reorder_1_62
u_fft_module_2/u_fft_stage_8/u_reorder_re/clk_gate_dout_mem_reg_286_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_reorder_1_63
u_fft_module_2/u_fft_stage_8/u_reorder_re/clk_gate_dout_mem_reg_287_
                                       1.5312      0.0      0.0000       1.5312  0.0000  SNPS_CLOCK_GATE_HIGH_fft_reorder_1_64
--------------------------------  -----------  -------  ----------  -----------  ------  -----------------------------------------------------------
Total                                                   67907.0492  127276.2656  0.0000

1
 
****************************************
Report : qor
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:43:55 2025
****************************************


  Timing Path Group 'cnt_clk'
  -----------------------------------
  Levels of Logic:              66.00
  Critical Path Length:       1310.69
  Critical Path Slack:           0.15
  Critical Path Clk Period:   1400.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:        -24.61
  Total Hold Violation:    -164655.86
  No. of Hold Violations:    23336.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        191
  Hierarchical Port Count:      89303
  Leaf Cell Count:             225152
  Buf/Inv Cell Count:           38018
  Buf Cell Count:                1938
  Inv Cell Count:               36080
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:    152153
  Sequential Cell Count:        72999
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    67907.049224
  Noncombinational Area:
                        127276.265622
  Buf/Inv Area:           8838.295247
  Total Buffer Area:          1825.75
  Total Inverter Area:        7012.55
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:            195183.314846
  Design Area:          195183.314846


  Design Rules
  -----------------------------------
  Total Number of Nets:        242116
  Nets With Violations:        240256
  Max Trans Violations:        240255
  Max Cap Violations:               0
  Max Fanout Violations:           25
  -----------------------------------


  Hostname: kccisynop2

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  100.00
  Logic Optimization:               5086.69
  Mapping Optimization:             1478.30
  -----------------------------------------
  Overall Compile Time:             7576.49
  Overall Compile Wall Clock Time:  4336.11

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 24.61  TNS: 164655.86  Number of Violating Paths: 23336

  --------------------------------------------------------------------


1
 
****************************************
Report : resources
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:43:56 2025
****************************************


Resource Report for this hierarchy in file ../FFT/final/top_fft_module.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_inc       | width=5    | add_78_S2 (top_fft_module.sv:78) |
| lt_x_2         | DW_cmp         | width=5    | lt_83 (top_fft_module.sv:83) |
| add_x_3        | DW01_inc       | width=5    | add_83_S2 (top_fft_module.sv:83) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_inc         | apparch (area)     |                |
| lt_x_2             | DW_cmp           | apparch (area)     |                |
| add_x_3            | DW01_inc         | apparch (area)     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : module_2
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : fft_stage_8_DATA15_ARRAY16_PAIR3
****************************************

No implementations to report
 
****************************************
Design : fft_reorder_0
****************************************

Resource Report for this hierarchy in file ../FFT/final/fft_reorder.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_inc       | width=5    | add_17_S2 (fft_reorder.sv:17) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_inc         | apparch (area)     |                |
===============================================================================

 
****************************************
Design : fft_reorder_1
****************************************

Resource Report for this hierarchy in file ../FFT/final/fft_reorder.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_inc       | width=5    | add_17_S2 (fft_reorder.sv:17) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_inc         | apparch (area)     |                |
===============================================================================

 
****************************************
Design : bit_shift_2_2_DATA16_ARRAY16
****************************************

Resource Report for this hierarchy in file ../FFT/final/bit_shift_2_2.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| gte_x_3        | DW_cmp         | width=5    | gte_79 (bit_shift_2_2.sv:79) |
| ashr_4         | DW_rightsh     | A_width=16 | sra_87 (bit_shift_2_2.sv:87) |
               |                | SH_width=5 |                            |
| ashr_5         | DW_rightsh     | A_width=16 | sra_88 (bit_shift_2_2.sv:88) |
               |                | SH_width=5 |                            |
| ashr_6         | DW_rightsh     | A_width=16 | sra_87_I2 (bit_shift_2_2.sv:87) |
            |                | SH_width=5 |                            |
| ashr_7         | DW_rightsh     | A_width=16 | sra_88_I2 (bit_shift_2_2.sv:88) |
            |                | SH_width=5 |                            |
| ashr_8         | DW_rightsh     | A_width=16 | sra_87_I3 (bit_shift_2_2.sv:87) |
            |                | SH_width=5 |                            |
| ashr_9         | DW_rightsh     | A_width=16 | sra_88_I3 (bit_shift_2_2.sv:88) |
            |                | SH_width=5 |                            |
| ashr_10        | DW_rightsh     | A_width=16 | sra_87_I4 (bit_shift_2_2.sv:87) |
            |                | SH_width=5 |                            |
| ashr_11        | DW_rightsh     | A_width=16 | sra_88_I4 (bit_shift_2_2.sv:88) |
            |                | SH_width=5 |                            |
| ashr_12        | DW_rightsh     | A_width=16 | sra_87_I5 (bit_shift_2_2.sv:87) |
            |                | SH_width=5 |                            |
| ashr_13        | DW_rightsh     | A_width=16 | sra_88_I5 (bit_shift_2_2.sv:88) |
            |                | SH_width=5 |                            |
| ashr_14        | DW_rightsh     | A_width=16 | sra_87_I6 (bit_shift_2_2.sv:87) |
            |                | SH_width=5 |                            |
| ashr_15        | DW_rightsh     | A_width=16 | sra_88_I6 (bit_shift_2_2.sv:88) |
            |                | SH_width=5 |                            |
| ashr_16        | DW_rightsh     | A_width=16 | sra_87_I7 (bit_shift_2_2.sv:87) |
            |                | SH_width=5 |                            |
| ashr_17        | DW_rightsh     | A_width=16 | sra_88_I7 (bit_shift_2_2.sv:88) |
            |                | SH_width=5 |                            |
| ashr_18        | DW_rightsh     | A_width=16 | sra_87_I8 (bit_shift_2_2.sv:87) |
            |                | SH_width=5 |                            |
| ashr_19        | DW_rightsh     | A_width=16 | sra_88_I8 (bit_shift_2_2.sv:88) |
            |                | SH_width=5 |                            |
| ash_20         | DW_leftsh      | A_width=13 | sla_92 (bit_shift_2_2.sv:92) |
               |                | SH_width=5 |                            |
| ash_21         | DW_leftsh      | A_width=13 | sla_93 (bit_shift_2_2.sv:93) |
               |                | SH_width=5 |                            |
| ash_22         | DW_leftsh      | A_width=13 | sla_92_I2 (bit_shift_2_2.sv:92) |
            |                | SH_width=5 |                            |
| ash_23         | DW_leftsh      | A_width=13 | sla_93_I2 (bit_shift_2_2.sv:93) |
            |                | SH_width=5 |                            |
| ash_24         | DW_leftsh      | A_width=13 | sla_92_I3 (bit_shift_2_2.sv:92) |
            |                | SH_width=5 |                            |
| ash_25         | DW_leftsh      | A_width=13 | sla_93_I3 (bit_shift_2_2.sv:93) |
            |                | SH_width=5 |                            |
| ash_26         | DW_leftsh      | A_width=13 | sla_92_I4 (bit_shift_2_2.sv:92) |
            |                | SH_width=5 |                            |
| ash_27         | DW_leftsh      | A_width=13 | sla_93_I4 (bit_shift_2_2.sv:93) |
            |                | SH_width=5 |                            |
| ash_28         | DW_leftsh      | A_width=13 | sla_92_I5 (bit_shift_2_2.sv:92) |
            |                | SH_width=5 |                            |
| ash_29         | DW_leftsh      | A_width=13 | sla_93_I5 (bit_shift_2_2.sv:93) |
            |                | SH_width=5 |                            |
| ash_30         | DW_leftsh      | A_width=13 | sla_92_I6 (bit_shift_2_2.sv:92) |
            |                | SH_width=5 |                            |
| ash_31         | DW_leftsh      | A_width=13 | sla_93_I6 (bit_shift_2_2.sv:93) |
            |                | SH_width=5 |                            |
| ash_32         | DW_leftsh      | A_width=13 | sla_92_I7 (bit_shift_2_2.sv:92) |
            |                | SH_width=5 |                            |
| ash_33         | DW_leftsh      | A_width=13 | sla_93_I7 (bit_shift_2_2.sv:93) |
            |                | SH_width=5 |                            |
| ash_34         | DW_leftsh      | A_width=13 | sla_92_I8 (bit_shift_2_2.sv:92) |
            |                | SH_width=5 |                            |
| ash_35         | DW_leftsh      | A_width=13 | sla_93_I8 (bit_shift_2_2.sv:93) |
            |                | SH_width=5 |                            |
| gte_x_40       | DW_cmp         | width=5    | gte_108 (bit_shift_2_2.sv:108) |
| ashr_41        | DW_rightsh     | A_width=16 | sra_116 (bit_shift_2_2.sv:116) |
             |                | SH_width=5 |                            |
| ashr_42        | DW_rightsh     | A_width=16 | sra_117 (bit_shift_2_2.sv:117) |
             |                | SH_width=5 |                            |
| ashr_43        | DW_rightsh     | A_width=16 | sra_116_I2 (bit_shift_2_2.sv:116) |
          |                | SH_width=5 |                            |
| ashr_44        | DW_rightsh     | A_width=16 | sra_117_I2 (bit_shift_2_2.sv:117) |
          |                | SH_width=5 |                            |
| ashr_45        | DW_rightsh     | A_width=16 | sra_116_I3 (bit_shift_2_2.sv:116) |
          |                | SH_width=5 |                            |
| ashr_46        | DW_rightsh     | A_width=16 | sra_117_I3 (bit_shift_2_2.sv:117) |
          |                | SH_width=5 |                            |
| ashr_47        | DW_rightsh     | A_width=16 | sra_116_I4 (bit_shift_2_2.sv:116) |
          |                | SH_width=5 |                            |
| ashr_48        | DW_rightsh     | A_width=16 | sra_117_I4 (bit_shift_2_2.sv:117) |
          |                | SH_width=5 |                            |
| ashr_49        | DW_rightsh     | A_width=16 | sra_116_I5 (bit_shift_2_2.sv:116) |
          |                | SH_width=5 |                            |
| ashr_50        | DW_rightsh     | A_width=16 | sra_117_I5 (bit_shift_2_2.sv:117) |
          |                | SH_width=5 |                            |
| ashr_51        | DW_rightsh     | A_width=16 | sra_116_I6 (bit_shift_2_2.sv:116) |
          |                | SH_width=5 |                            |
| ashr_52        | DW_rightsh     | A_width=16 | sra_117_I6 (bit_shift_2_2.sv:117) |
          |                | SH_width=5 |                            |
| ashr_53        | DW_rightsh     | A_width=16 | sra_116_I7 (bit_shift_2_2.sv:116) |
          |                | SH_width=5 |                            |
| ashr_54        | DW_rightsh     | A_width=16 | sra_117_I7 (bit_shift_2_2.sv:117) |
          |                | SH_width=5 |                            |
| ashr_55        | DW_rightsh     | A_width=16 | sra_116_I8 (bit_shift_2_2.sv:116) |
          |                | SH_width=5 |                            |
| ashr_56        | DW_rightsh     | A_width=16 | sra_117_I8 (bit_shift_2_2.sv:117) |
          |                | SH_width=5 |                            |
| ash_57         | DW_leftsh      | A_width=13 | sla_121 (bit_shift_2_2.sv:121) |
             |                | SH_width=5 |                            |
| ash_58         | DW_leftsh      | A_width=13 | sla_122 (bit_shift_2_2.sv:122) |
             |                | SH_width=5 |                            |
| ash_59         | DW_leftsh      | A_width=13 | sla_121_I2 (bit_shift_2_2.sv:121) |
          |                | SH_width=5 |                            |
| ash_60         | DW_leftsh      | A_width=13 | sla_122_I2 (bit_shift_2_2.sv:122) |
          |                | SH_width=5 |                            |
| ash_61         | DW_leftsh      | A_width=13 | sla_121_I3 (bit_shift_2_2.sv:121) |
          |                | SH_width=5 |                            |
| ash_62         | DW_leftsh      | A_width=13 | sla_122_I3 (bit_shift_2_2.sv:122) |
          |                | SH_width=5 |                            |
| ash_63         | DW_leftsh      | A_width=13 | sla_121_I4 (bit_shift_2_2.sv:121) |
          |                | SH_width=5 |                            |
| ash_64         | DW_leftsh      | A_width=13 | sla_122_I4 (bit_shift_2_2.sv:122) |
          |                | SH_width=5 |                            |
| ash_65         | DW_leftsh      | A_width=13 | sla_121_I5 (bit_shift_2_2.sv:121) |
          |                | SH_width=5 |                            |
| ash_66         | DW_leftsh      | A_width=13 | sla_122_I5 (bit_shift_2_2.sv:122) |
          |                | SH_width=5 |                            |
| ash_67         | DW_leftsh      | A_width=13 | sla_121_I6 (bit_shift_2_2.sv:121) |
          |                | SH_width=5 |                            |
| ash_68         | DW_leftsh      | A_width=13 | sla_122_I6 (bit_shift_2_2.sv:122) |
          |                | SH_width=5 |                            |
| ash_69         | DW_leftsh      | A_width=13 | sla_121_I7 (bit_shift_2_2.sv:121) |
          |                | SH_width=5 |                            |
| ash_70         | DW_leftsh      | A_width=13 | sla_122_I7 (bit_shift_2_2.sv:122) |
          |                | SH_width=5 |                            |
| ash_71         | DW_leftsh      | A_width=13 | sla_121_I8 (bit_shift_2_2.sv:121) |
          |                | SH_width=5 |                            |
| ash_72         | DW_leftsh      | A_width=13 | sla_122_I8 (bit_shift_2_2.sv:122) |
          |                | SH_width=5 |                            |
| gt_x_77        | DW_cmp         | width=5    | gt_70 (bit_shift_2_2.sv:70) |
                |                |            | gt_85 (bit_shift_2_2.sv:85) |
| gt_x_78        | DW_cmp         | width=5    | gt_114 (bit_shift_2_2.sv:114) |
              |                |            | gt_71 (bit_shift_2_2.sv:71) |
| DP_OP_163J29_122_1684           |            |                            |
|                | DP_OP_163J29_122_1684 |     |                            |
| DP_OP_164J29_123_1684           |            |                            |
|                | DP_OP_164J29_123_1684 |     |                            |
=============================================================================

Datapath Report for DP_OP_163J29_122_1684
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_163J29_122_1684 | add_67 (bit_shift_2_2.sv:67)                       |
|                      | sub_70 (bit_shift_2_2.sv:70)                        |
|                      | sub_70_2 (bit_shift_2_2.sv:70)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 5     |                                          |
| I2    | PI   | Unsigned | 5     |                                          |
| O1    | PO   | Unsigned | 5     | I1 + I2 (bit_shift_2_2.sv:67)            |
| O2    | PO   | Signed   | 5     | O1 - $unsigned(4'b1001) (bit_shift_2_2.sv:70) |
| O3    | PO   | Signed   | 5     | $unsigned(4'b1001) - O1 (bit_shift_2_2.sv:70) |
==============================================================================

Datapath Report for DP_OP_164J29_123_1684
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_164J29_123_1684 | add_68 (bit_shift_2_2.sv:68)                       |
|                      | sub_71 (bit_shift_2_2.sv:71)                        |
|                      | sub_71_2 (bit_shift_2_2.sv:71)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 5     |                                          |
| I2    | PI   | Unsigned | 5     |                                          |
| O1    | PO   | Unsigned | 5     | I1 + I2 (bit_shift_2_2.sv:68)            |
| O2    | PO   | Signed   | 5     | O1 - $unsigned(4'b1001) (bit_shift_2_2.sv:71) |
| O3    | PO   | Signed   | 5     | $unsigned(4'b1001) - O1 (bit_shift_2_2.sv:71) |
==============================================================================


Datapath Extraction Report

Information: Operator associated with resources 'gt_70 (bit_shift_2_2.sv:70) gt_85 (bit_shift_2_2.sv:85)' in design 'bit_shift_2_2_DATA16_ARRAY16' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_67 (bit_shift_2_2.sv:67)'.  (HDL-120)

Information: Operator associated with resources 'gt_71 (bit_shift_2_2.sv:71) gt_114 (bit_shift_2_2.sv:114)' in design 'bit_shift_2_2_DATA16_ARRAY16' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_68 (bit_shift_2_2.sv:68)'.  (HDL-120)


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| gte_x_3            | DW_cmp           | apparch (area)     |                |
| ashr_4             | DW_rightsh       | astr (area)        |                |
| ashr_5             | DW_rightsh       | astr (area)        |                |
| ashr_6             | DW_rightsh       | astr (area)        |                |
| ashr_7             | DW_rightsh       | astr (area)        |                |
| ashr_8             | DW_rightsh       | astr (area)        |                |
| ashr_9             | DW_rightsh       | astr (area)        |                |
| ashr_10            | DW_rightsh       | astr (area)        |                |
| ashr_11            | DW_rightsh       | astr (area)        |                |
| ashr_12            | DW_rightsh       | astr (area)        |                |
| ashr_13            | DW_rightsh       | astr (area)        |                |
| ashr_14            | DW_rightsh       | astr (area)        |                |
| ashr_15            | DW_rightsh       | astr (area)        |                |
| ashr_16            | DW_rightsh       | astr (area)        |                |
| ashr_17            | DW_rightsh       | astr (area)        |                |
| ashr_18            | DW_rightsh       | astr (area)        |                |
| ashr_19            | DW_rightsh       | astr (area)        |                |
| ash_20             | DW_leftsh        | astr (area)        |                |
| ash_21             | DW_leftsh        | astr (area)        |                |
| ash_22             | DW_leftsh        | astr (area)        |                |
| ash_23             | DW_leftsh        | astr (area)        |                |
| ash_24             | DW_leftsh        | astr (area)        |                |
| ash_25             | DW_leftsh        | astr (area)        |                |
| ash_26             | DW_leftsh        | astr (area)        |                |
| ash_27             | DW_leftsh        | astr (area)        |                |
| ash_28             | DW_leftsh        | astr (area)        |                |
| ash_29             | DW_leftsh        | astr (area)        |                |
| ash_30             | DW_leftsh        | astr (area)        |                |
| ash_31             | DW_leftsh        | astr (area)        |                |
| ash_32             | DW_leftsh        | astr (area)        |                |
| ash_33             | DW_leftsh        | astr (area)        |                |
| ash_34             | DW_leftsh        | astr (area)        |                |
| ash_35             | DW_leftsh        | astr (area)        |                |
| gte_x_40           | DW_cmp           | apparch (area)     |                |
| ashr_41            | DW_rightsh       | astr (area)        |                |
| ashr_42            | DW_rightsh       | astr (area)        |                |
| ashr_43            | DW_rightsh       | astr (area)        |                |
| ashr_44            | DW_rightsh       | astr (area)        |                |
| ashr_45            | DW_rightsh       | astr (area)        |                |
| ashr_46            | DW_rightsh       | astr (area)        |                |
| ashr_47            | DW_rightsh       | astr (area)        |                |
| ashr_48            | DW_rightsh       | astr (area)        |                |
| ashr_49            | DW_rightsh       | astr (area)        |                |
| ashr_50            | DW_rightsh       | astr (area)        |                |
| ashr_51            | DW_rightsh       | astr (area)        |                |
| ashr_52            | DW_rightsh       | astr (area)        |                |
| ashr_53            | DW_rightsh       | astr (area)        |                |
| ashr_54            | DW_rightsh       | astr (area)        |                |
| ashr_55            | DW_rightsh       | astr (area)        |                |
| ashr_56            | DW_rightsh       | astr (area)        |                |
| ash_57             | DW_leftsh        | astr (area)        |                |
| ash_58             | DW_leftsh        | astr (area)        |                |
| ash_59             | DW_leftsh        | astr (area)        |                |
| ash_60             | DW_leftsh        | astr (area)        |                |
| ash_61             | DW_leftsh        | astr (area)        |                |
| ash_62             | DW_leftsh        | astr (area)        |                |
| ash_63             | DW_leftsh        | astr (area)        |                |
| ash_64             | DW_leftsh        | astr (area)        |                |
| ash_65             | DW_leftsh        | astr (area)        |                |
| ash_66             | DW_leftsh        | astr (area)        |                |
| ash_67             | DW_leftsh        | astr (area)        |                |
| ash_68             | DW_leftsh        | astr (area)        |                |
| ash_69             | DW_leftsh        | astr (area)        |                |
| ash_70             | DW_leftsh        | astr (area)        |                |
| ash_71             | DW_leftsh        | astr (area)        |                |
| ash_72             | DW_leftsh        | astr (area)        |                |
| gt_x_77            | DW_cmp           | apparch (area)     |                |
| gt_x_78            | DW_cmp           | apparch (area)     |                |
| DP_OP_163J29_122_1684                 |                    |                |
|                    | DP_OP_163J29_122_1684 | str (area)    |                |
| DP_OP_164J29_123_1684                 |                    |                |
|                    | DP_OP_164J29_123_1684 | str (area)    |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : shift_register_2_DATA5_INDEX9
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : shift_register_1_DATA5_INDEX26
****************************************

No implementations to report
 
****************************************
Design : bf_cntr_no_sr_DATA15_PAIR3_ARRAY16
****************************************

Resource Report for this hierarchy in file ../FFT/final/bf_cntr_no_sr.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_add       | width=16   | add_69 (bf_cntr_no_sr.sv:69) |
| add_x_2        | DW01_add       | width=16   | add_70 (bf_cntr_no_sr.sv:70) |
| sub_x_3        | DW01_sub       | width=16   | sub_71 (bf_cntr_no_sr.sv:71) |
| sub_x_4        | DW01_sub       | width=16   | sub_72 (bf_cntr_no_sr.sv:72) |
| add_x_5        | DW01_add       | width=16   | add_69_I2 (bf_cntr_no_sr.sv:69) |
| add_x_6        | DW01_add       | width=16   | add_70_I2 (bf_cntr_no_sr.sv:70) |
| sub_x_7        | DW01_sub       | width=16   | sub_71_I2 (bf_cntr_no_sr.sv:71) |
| sub_x_8        | DW01_sub       | width=16   | sub_72_I2 (bf_cntr_no_sr.sv:72) |
| add_x_9        | DW01_add       | width=16   | add_69_I3 (bf_cntr_no_sr.sv:69) |
| add_x_10       | DW01_add       | width=16   | add_70_I3 (bf_cntr_no_sr.sv:70) |
| sub_x_11       | DW01_sub       | width=16   | sub_71_I3 (bf_cntr_no_sr.sv:71) |
| sub_x_12       | DW01_sub       | width=16   | sub_72_I3 (bf_cntr_no_sr.sv:72) |
| add_x_13       | DW01_add       | width=16   | add_69_I4 (bf_cntr_no_sr.sv:69) |
| add_x_14       | DW01_add       | width=16   | add_70_I4 (bf_cntr_no_sr.sv:70) |
| sub_x_15       | DW01_sub       | width=16   | sub_71_I4 (bf_cntr_no_sr.sv:71) |
| sub_x_16       | DW01_sub       | width=16   | sub_72_I4 (bf_cntr_no_sr.sv:72) |
| add_x_17       | DW01_add       | width=16   | add_69_I5 (bf_cntr_no_sr.sv:69) |
| add_x_18       | DW01_add       | width=16   | add_70_I5 (bf_cntr_no_sr.sv:70) |
| sub_x_19       | DW01_sub       | width=16   | sub_71_I5 (bf_cntr_no_sr.sv:71) |
| sub_x_20       | DW01_sub       | width=16   | sub_72_I5 (bf_cntr_no_sr.sv:72) |
| add_x_21       | DW01_add       | width=16   | add_69_I6 (bf_cntr_no_sr.sv:69) |
| add_x_22       | DW01_add       | width=16   | add_70_I6 (bf_cntr_no_sr.sv:70) |
| sub_x_23       | DW01_sub       | width=16   | sub_71_I6 (bf_cntr_no_sr.sv:71) |
| sub_x_24       | DW01_sub       | width=16   | sub_72_I6 (bf_cntr_no_sr.sv:72) |
| add_x_25       | DW01_add       | width=16   | add_69_I7 (bf_cntr_no_sr.sv:69) |
| add_x_26       | DW01_add       | width=16   | add_70_I7 (bf_cntr_no_sr.sv:70) |
| sub_x_27       | DW01_sub       | width=16   | sub_71_I7 (bf_cntr_no_sr.sv:71) |
| sub_x_28       | DW01_sub       | width=16   | sub_72_I7 (bf_cntr_no_sr.sv:72) |
| add_x_29       | DW01_add       | width=16   | add_69_I8 (bf_cntr_no_sr.sv:69) |
| add_x_30       | DW01_add       | width=16   | add_70_I8 (bf_cntr_no_sr.sv:70) |
| sub_x_31       | DW01_sub       | width=16   | sub_71_I8 (bf_cntr_no_sr.sv:71) |
| sub_x_32       | DW01_sub       | width=16   | sub_72_I8 (bf_cntr_no_sr.sv:72) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_add         | apparch (area)     |                |
| add_x_2            | DW01_add         | apparch (area)     |                |
| sub_x_3            | DW01_sub         | apparch (area)     |                |
| sub_x_4            | DW01_sub         | apparch (area)     |                |
| add_x_5            | DW01_add         | apparch (area)     |                |
| add_x_6            | DW01_add         | apparch (area)     |                |
| sub_x_7            | DW01_sub         | apparch (area)     |                |
| sub_x_8            | DW01_sub         | apparch (area)     |                |
| add_x_9            | DW01_add         | apparch (area)     |                |
| add_x_10           | DW01_add         | apparch (area)     |                |
| sub_x_11           | DW01_sub         | apparch (area)     |                |
| sub_x_12           | DW01_sub         | apparch (area)     |                |
| add_x_13           | DW01_add         | apparch (area)     |                |
| add_x_14           | DW01_add         | apparch (area)     |                |
| sub_x_15           | DW01_sub         | apparch (area)     |                |
| sub_x_16           | DW01_sub         | apparch (area)     |                |
| add_x_17           | DW01_add         | apparch (area)     |                |
| add_x_18           | DW01_add         | apparch (area)     |                |
| sub_x_19           | DW01_sub         | apparch (area)     |                |
| sub_x_20           | DW01_sub         | apparch (area)     |                |
| add_x_21           | DW01_add         | apparch (area)     |                |
| add_x_22           | DW01_add         | apparch (area)     |                |
| sub_x_23           | DW01_sub         | apparch (area)     |                |
| sub_x_24           | DW01_sub         | apparch (area)     |                |
| add_x_25           | DW01_add         | apparch (area)     |                |
| add_x_26           | DW01_add         | apparch (area)     |                |
| sub_x_27           | DW01_sub         | apparch (area)     |                |
| sub_x_28           | DW01_sub         | apparch (area)     |                |
| add_x_29           | DW01_add         | apparch (area)     |                |
| add_x_30           | DW01_add         | apparch (area)     |                |
| sub_x_31           | DW01_sub         | apparch (area)     |                |
| sub_x_32           | DW01_sub         | apparch (area)     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : fft_stage_7_DATA13_ARRAY16_PAIR2
****************************************

No implementations to report
 
****************************************
Design : mul_twf2_1
****************************************

Resource Report for this hierarchy in file ../FFT/final/mul_twf2_1.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_inc       | width=5    | add_33_S2 (mul_twf2_1.sv:33) |
| add_x_3        | DW01_add       | width=24   | add_104 (mul_twf2_1.sv:104) |
| gt_x_4         | DW_cmp         | width=16   | gt_96_C104 (mul_twf2_1.sv:96) |
| lt_x_5         | DW_cmp         | width=16   | lt_97_C104 (mul_twf2_1.sv:97) |
| add_x_6        | DW01_add       | width=24   | add_105 (mul_twf2_1.sv:105) |
| gt_x_7         | DW_cmp         | width=16   | gt_96_C105 (mul_twf2_1.sv:96) |
| lt_x_8         | DW_cmp         | width=16   | lt_97_C105 (mul_twf2_1.sv:97) |
| add_x_9        | DW01_add       | width=24   | add_104_I2 (mul_twf2_1.sv:104) |
| gt_x_10        | DW_cmp         | width=16   | gt_96_C104_I2 (mul_twf2_1.sv:96) |
| lt_x_11        | DW_cmp         | width=16   | lt_97_C104_I2 (mul_twf2_1.sv:97) |
| add_x_12       | DW01_add       | width=24   | add_105_I2 (mul_twf2_1.sv:105) |
| gt_x_13        | DW_cmp         | width=16   | gt_96_C105_I2 (mul_twf2_1.sv:96) |
| lt_x_14        | DW_cmp         | width=16   | lt_97_C105_I2 (mul_twf2_1.sv:97) |
| add_x_15       | DW01_add       | width=24   | add_104_I3 (mul_twf2_1.sv:104) |
| gt_x_16        | DW_cmp         | width=16   | gt_96_C104_I3 (mul_twf2_1.sv:96) |
| lt_x_17        | DW_cmp         | width=16   | lt_97_C104_I3 (mul_twf2_1.sv:97) |
| add_x_18       | DW01_add       | width=24   | add_105_I3 (mul_twf2_1.sv:105) |
| gt_x_19        | DW_cmp         | width=16   | gt_96_C105_I3 (mul_twf2_1.sv:96) |
| lt_x_20        | DW_cmp         | width=16   | lt_97_C105_I3 (mul_twf2_1.sv:97) |
| add_x_21       | DW01_add       | width=24   | add_104_I4 (mul_twf2_1.sv:104) |
| gt_x_22        | DW_cmp         | width=16   | gt_96_C104_I4 (mul_twf2_1.sv:96) |
| lt_x_23        | DW_cmp         | width=16   | lt_97_C104_I4 (mul_twf2_1.sv:97) |
| add_x_24       | DW01_add       | width=24   | add_105_I4 (mul_twf2_1.sv:105) |
| gt_x_25        | DW_cmp         | width=16   | gt_96_C105_I4 (mul_twf2_1.sv:96) |
| lt_x_26        | DW_cmp         | width=16   | lt_97_C105_I4 (mul_twf2_1.sv:97) |
| add_x_27       | DW01_add       | width=24   | add_104_I5 (mul_twf2_1.sv:104) |
| gt_x_28        | DW_cmp         | width=16   | gt_96_C104_I5 (mul_twf2_1.sv:96) |
| lt_x_29        | DW_cmp         | width=16   | lt_97_C104_I5 (mul_twf2_1.sv:97) |
| add_x_30       | DW01_add       | width=24   | add_105_I5 (mul_twf2_1.sv:105) |
| gt_x_31        | DW_cmp         | width=16   | gt_96_C105_I5 (mul_twf2_1.sv:96) |
| lt_x_32        | DW_cmp         | width=16   | lt_97_C105_I5 (mul_twf2_1.sv:97) |
| add_x_33       | DW01_add       | width=24   | add_104_I6 (mul_twf2_1.sv:104) |
| gt_x_34        | DW_cmp         | width=16   | gt_96_C104_I6 (mul_twf2_1.sv:96) |
| lt_x_35        | DW_cmp         | width=16   | lt_97_C104_I6 (mul_twf2_1.sv:97) |
| add_x_36       | DW01_add       | width=24   | add_105_I6 (mul_twf2_1.sv:105) |
| gt_x_37        | DW_cmp         | width=16   | gt_96_C105_I6 (mul_twf2_1.sv:96) |
| lt_x_38        | DW_cmp         | width=16   | lt_97_C105_I6 (mul_twf2_1.sv:97) |
| add_x_39       | DW01_add       | width=24   | add_104_I7 (mul_twf2_1.sv:104) |
| gt_x_40        | DW_cmp         | width=16   | gt_96_C104_I7 (mul_twf2_1.sv:96) |
| lt_x_41        | DW_cmp         | width=16   | lt_97_C104_I7 (mul_twf2_1.sv:97) |
| add_x_42       | DW01_add       | width=24   | add_105_I7 (mul_twf2_1.sv:105) |
| gt_x_43        | DW_cmp         | width=16   | gt_96_C105_I7 (mul_twf2_1.sv:96) |
| lt_x_44        | DW_cmp         | width=16   | lt_97_C105_I7 (mul_twf2_1.sv:97) |
| add_x_45       | DW01_add       | width=24   | add_104_I8 (mul_twf2_1.sv:104) |
| gt_x_46        | DW_cmp         | width=16   | gt_96_C104_I8 (mul_twf2_1.sv:96) |
| lt_x_47        | DW_cmp         | width=16   | lt_97_C104_I8 (mul_twf2_1.sv:97) |
| add_x_48       | DW01_add       | width=24   | add_105_I8 (mul_twf2_1.sv:105) |
| gt_x_49        | DW_cmp         | width=16   | gt_96_C105_I8 (mul_twf2_1.sv:96) |
| lt_x_50        | DW_cmp         | width=16   | lt_97_C105_I8 (mul_twf2_1.sv:97) |
| add_x_51       | DW01_add       | width=24   | add_104_I9 (mul_twf2_1.sv:104) |
| gt_x_52        | DW_cmp         | width=16   | gt_96_C104_I9 (mul_twf2_1.sv:96) |
| lt_x_53        | DW_cmp         | width=16   | lt_97_C104_I9 (mul_twf2_1.sv:97) |
| add_x_54       | DW01_add       | width=24   | add_105_I9 (mul_twf2_1.sv:105) |
| gt_x_55        | DW_cmp         | width=16   | gt_96_C105_I9 (mul_twf2_1.sv:96) |
| lt_x_56        | DW_cmp         | width=16   | lt_97_C105_I9 (mul_twf2_1.sv:97) |
| add_x_57       | DW01_add       | width=24   | add_104_I10 (mul_twf2_1.sv:104) |
| gt_x_58        | DW_cmp         | width=16   | gt_96_C104_I10 (mul_twf2_1.sv:96) |
| lt_x_59        | DW_cmp         | width=16   | lt_97_C104_I10 (mul_twf2_1.sv:97) |
| add_x_60       | DW01_add       | width=24   | add_105_I10 (mul_twf2_1.sv:105) |
| gt_x_61        | DW_cmp         | width=16   | gt_96_C105_I10 (mul_twf2_1.sv:96) |
| lt_x_62        | DW_cmp         | width=16   | lt_97_C105_I10 (mul_twf2_1.sv:97) |
| add_x_63       | DW01_add       | width=24   | add_104_I11 (mul_twf2_1.sv:104) |
| gt_x_64        | DW_cmp         | width=16   | gt_96_C104_I11 (mul_twf2_1.sv:96) |
| lt_x_65        | DW_cmp         | width=16   | lt_97_C104_I11 (mul_twf2_1.sv:97) |
| add_x_66       | DW01_add       | width=24   | add_105_I11 (mul_twf2_1.sv:105) |
| gt_x_67        | DW_cmp         | width=16   | gt_96_C105_I11 (mul_twf2_1.sv:96) |
| lt_x_68        | DW_cmp         | width=16   | lt_97_C105_I11 (mul_twf2_1.sv:97) |
| add_x_69       | DW01_add       | width=24   | add_104_I12 (mul_twf2_1.sv:104) |
| gt_x_70        | DW_cmp         | width=16   | gt_96_C104_I12 (mul_twf2_1.sv:96) |
| lt_x_71        | DW_cmp         | width=16   | lt_97_C104_I12 (mul_twf2_1.sv:97) |
| add_x_72       | DW01_add       | width=24   | add_105_I12 (mul_twf2_1.sv:105) |
| gt_x_73        | DW_cmp         | width=16   | gt_96_C105_I12 (mul_twf2_1.sv:96) |
| lt_x_74        | DW_cmp         | width=16   | lt_97_C105_I12 (mul_twf2_1.sv:97) |
| add_x_75       | DW01_add       | width=24   | add_104_I13 (mul_twf2_1.sv:104) |
| gt_x_76        | DW_cmp         | width=16   | gt_96_C104_I13 (mul_twf2_1.sv:96) |
| lt_x_77        | DW_cmp         | width=16   | lt_97_C104_I13 (mul_twf2_1.sv:97) |
| add_x_78       | DW01_add       | width=24   | add_105_I13 (mul_twf2_1.sv:105) |
| gt_x_79        | DW_cmp         | width=16   | gt_96_C105_I13 (mul_twf2_1.sv:96) |
| lt_x_80        | DW_cmp         | width=16   | lt_97_C105_I13 (mul_twf2_1.sv:97) |
| add_x_81       | DW01_add       | width=24   | add_104_I14 (mul_twf2_1.sv:104) |
| gt_x_82        | DW_cmp         | width=16   | gt_96_C104_I14 (mul_twf2_1.sv:96) |
| lt_x_83        | DW_cmp         | width=16   | lt_97_C104_I14 (mul_twf2_1.sv:97) |
| add_x_84       | DW01_add       | width=24   | add_105_I14 (mul_twf2_1.sv:105) |
| gt_x_85        | DW_cmp         | width=16   | gt_96_C105_I14 (mul_twf2_1.sv:96) |
| lt_x_86        | DW_cmp         | width=16   | lt_97_C105_I14 (mul_twf2_1.sv:97) |
| add_x_87       | DW01_add       | width=24   | add_104_I15 (mul_twf2_1.sv:104) |
| gt_x_88        | DW_cmp         | width=16   | gt_96_C104_I15 (mul_twf2_1.sv:96) |
| lt_x_89        | DW_cmp         | width=16   | lt_97_C104_I15 (mul_twf2_1.sv:97) |
| add_x_90       | DW01_add       | width=24   | add_105_I15 (mul_twf2_1.sv:105) |
| gt_x_91        | DW_cmp         | width=16   | gt_96_C105_I15 (mul_twf2_1.sv:96) |
| lt_x_92        | DW_cmp         | width=16   | lt_97_C105_I15 (mul_twf2_1.sv:97) |
| add_x_93       | DW01_add       | width=24   | add_104_I16 (mul_twf2_1.sv:104) |
| gt_x_94        | DW_cmp         | width=16   | gt_96_C104_I16 (mul_twf2_1.sv:96) |
| lt_x_95        | DW_cmp         | width=16   | lt_97_C104_I16 (mul_twf2_1.sv:97) |
| add_x_96       | DW01_add       | width=24   | add_105_I16 (mul_twf2_1.sv:105) |
| gt_x_97        | DW_cmp         | width=16   | gt_96_C105_I16 (mul_twf2_1.sv:96) |
| lt_x_98        | DW_cmp         | width=16   | lt_97_C105_I16 (mul_twf2_1.sv:97) |
| DP_OP_387J9_122_8669            |            |                            |
|                | DP_OP_387J9_122_8669 |      |                            |
| DP_OP_388J9_123_8669            |            |                            |
|                | DP_OP_388J9_123_8669 |      |                            |
| DP_OP_389J9_124_8669            |            |                            |
|                | DP_OP_389J9_124_8669 |      |                            |
| DP_OP_390J9_125_8669            |            |                            |
|                | DP_OP_390J9_125_8669 |      |                            |
| DP_OP_391J9_126_8669            |            |                            |
|                | DP_OP_391J9_126_8669 |      |                            |
| DP_OP_392J9_127_8669            |            |                            |
|                | DP_OP_392J9_127_8669 |      |                            |
| DP_OP_393J9_128_8669            |            |                            |
|                | DP_OP_393J9_128_8669 |      |                            |
| DP_OP_394J9_129_8669            |            |                            |
|                | DP_OP_394J9_129_8669 |      |                            |
| DP_OP_395J9_130_8669            |            |                            |
|                | DP_OP_395J9_130_8669 |      |                            |
| DP_OP_396J9_131_8669            |            |                            |
|                | DP_OP_396J9_131_8669 |      |                            |
| DP_OP_397J9_132_8669            |            |                            |
|                | DP_OP_397J9_132_8669 |      |                            |
| DP_OP_398J9_133_8669            |            |                            |
|                | DP_OP_398J9_133_8669 |      |                            |
| DP_OP_399J9_134_8669            |            |                            |
|                | DP_OP_399J9_134_8669 |      |                            |
| DP_OP_400J9_135_8669            |            |                            |
|                | DP_OP_400J9_135_8669 |      |                            |
| DP_OP_401J9_136_8669            |            |                            |
|                | DP_OP_401J9_136_8669 |      |                            |
| DP_OP_402J9_137_8669            |            |                            |
|                | DP_OP_402J9_137_8669 |      |                            |
| DP_OP_403J9_138_8669            |            |                            |
|                | DP_OP_403J9_138_8669 |      |                            |
| DP_OP_404J9_139_8669            |            |                            |
|                | DP_OP_404J9_139_8669 |      |                            |
| DP_OP_405J9_140_8669            |            |                            |
|                | DP_OP_405J9_140_8669 |      |                            |
| DP_OP_406J9_141_8669            |            |                            |
|                | DP_OP_406J9_141_8669 |      |                            |
| DP_OP_407J9_142_8669            |            |                            |
|                | DP_OP_407J9_142_8669 |      |                            |
| DP_OP_408J9_143_8669            |            |                            |
|                | DP_OP_408J9_143_8669 |      |                            |
| DP_OP_409J9_144_8669            |            |                            |
|                | DP_OP_409J9_144_8669 |      |                            |
| DP_OP_410J9_145_8669            |            |                            |
|                | DP_OP_410J9_145_8669 |      |                            |
| DP_OP_411J9_146_8669            |            |                            |
|                | DP_OP_411J9_146_8669 |      |                            |
| DP_OP_412J9_147_8669            |            |                            |
|                | DP_OP_412J9_147_8669 |      |                            |
| DP_OP_413J9_148_8669            |            |                            |
|                | DP_OP_413J9_148_8669 |      |                            |
| DP_OP_414J9_149_8669            |            |                            |
|                | DP_OP_414J9_149_8669 |      |                            |
| DP_OP_415J9_150_8669            |            |                            |
|                | DP_OP_415J9_150_8669 |      |                            |
| DP_OP_416J9_151_8669            |            |                            |
|                | DP_OP_416J9_151_8669 |      |                            |
| DP_OP_417J9_152_8669            |            |                            |
|                | DP_OP_417J9_152_8669 |      |                            |
| DP_OP_418J9_153_8669            |            |                            |
|                | DP_OP_418J9_153_8669 |      |                            |
=============================================================================

Datapath Report for DP_OP_387J9_122_8669
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_387J9_122_8669 | mult_74 (mul_twf2_1.sv:74)                          |
|                      | sub_74 (mul_twf2_1.sv:74)                           |
|                      | mult_74_2 (mul_twf2_1.sv:74)                        |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T2    | IFO  | Signed   | 24    | I1 * I2 (mul_twf2_1.sv:74)               |
| T3    | IFO  | Signed   | 24    | I3 * I4 (mul_twf2_1.sv:74)               |
| O1    | PO   | Signed   | 24    | T2 - T3 (mul_twf2_1.sv:74)               |
==============================================================================

Datapath Report for DP_OP_388J9_123_8669
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_388J9_123_8669 | mult_75 (mul_twf2_1.sv:75)                          |
|                      | add_75 (mul_twf2_1.sv:75)                           |
|                      | mult_75_2 (mul_twf2_1.sv:75)                        |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T5    | IFO  | Signed   | 24    | I1 * I2 (mul_twf2_1.sv:75)               |
| T6    | IFO  | Signed   | 24    | I3 * I4 (mul_twf2_1.sv:75)               |
| O1    | PO   | Unsigned | 24    | T5 + T6 (mul_twf2_1.sv:75)               |
==============================================================================

Datapath Report for DP_OP_389J9_124_8669
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_389J9_124_8669 | mult_74_I2 (mul_twf2_1.sv:74)                       |
|                      | sub_74_I2 (mul_twf2_1.sv:74)                        |
|                      | mult_74_2_I2 (mul_twf2_1.sv:74)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T8    | IFO  | Signed   | 24    | I1 * I2 (mul_twf2_1.sv:74)               |
| T9    | IFO  | Signed   | 24    | I3 * I4 (mul_twf2_1.sv:74)               |
| O1    | PO   | Signed   | 24    | T8 - T9 (mul_twf2_1.sv:74)               |
==============================================================================

Datapath Report for DP_OP_390J9_125_8669
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_390J9_125_8669 | mult_75_I2 (mul_twf2_1.sv:75)                       |
|                      | add_75_I2 (mul_twf2_1.sv:75)                        |
|                      | mult_75_2_I2 (mul_twf2_1.sv:75)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T11   | IFO  | Signed   | 24    | I1 * I2 (mul_twf2_1.sv:75)               |
| T12   | IFO  | Signed   | 24    | I3 * I4 (mul_twf2_1.sv:75)               |
| O1    | PO   | Unsigned | 24    | T11 + T12 (mul_twf2_1.sv:75)             |
==============================================================================

Datapath Report for DP_OP_391J9_126_8669
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_391J9_126_8669 | mult_74_I3 (mul_twf2_1.sv:74)                       |
|                      | sub_74_I3 (mul_twf2_1.sv:74)                        |
|                      | mult_74_2_I3 (mul_twf2_1.sv:74)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T14   | IFO  | Signed   | 24    | I1 * I2 (mul_twf2_1.sv:74)               |
| T15   | IFO  | Signed   | 24    | I3 * I4 (mul_twf2_1.sv:74)               |
| O1    | PO   | Signed   | 24    | T14 - T15 (mul_twf2_1.sv:74)             |
==============================================================================

Datapath Report for DP_OP_392J9_127_8669
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_392J9_127_8669 | mult_75_I3 (mul_twf2_1.sv:75)                       |
|                      | add_75_I3 (mul_twf2_1.sv:75)                        |
|                      | mult_75_2_I3 (mul_twf2_1.sv:75)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T17   | IFO  | Signed   | 24    | I1 * I2 (mul_twf2_1.sv:75)               |
| T18   | IFO  | Signed   | 24    | I3 * I4 (mul_twf2_1.sv:75)               |
| O1    | PO   | Unsigned | 24    | T17 + T18 (mul_twf2_1.sv:75)             |
==============================================================================

Datapath Report for DP_OP_393J9_128_8669
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_393J9_128_8669 | mult_74_I4 (mul_twf2_1.sv:74)                       |
|                      | sub_74_I4 (mul_twf2_1.sv:74)                        |
|                      | mult_74_2_I4 (mul_twf2_1.sv:74)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T20   | IFO  | Signed   | 24    | I1 * I2 (mul_twf2_1.sv:74)               |
| T21   | IFO  | Signed   | 24    | I3 * I4 (mul_twf2_1.sv:74)               |
| O1    | PO   | Signed   | 24    | T20 - T21 (mul_twf2_1.sv:74)             |
==============================================================================

Datapath Report for DP_OP_394J9_129_8669
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_394J9_129_8669 | mult_75_I4 (mul_twf2_1.sv:75)                       |
|                      | add_75_I4 (mul_twf2_1.sv:75)                        |
|                      | mult_75_2_I4 (mul_twf2_1.sv:75)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T23   | IFO  | Signed   | 24    | I1 * I2 (mul_twf2_1.sv:75)               |
| T24   | IFO  | Signed   | 24    | I3 * I4 (mul_twf2_1.sv:75)               |
| O1    | PO   | Unsigned | 24    | T23 + T24 (mul_twf2_1.sv:75)             |
==============================================================================

Datapath Report for DP_OP_395J9_130_8669
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_395J9_130_8669 | mult_74_I5 (mul_twf2_1.sv:74)                       |
|                      | sub_74_I5 (mul_twf2_1.sv:74)                        |
|                      | mult_74_2_I5 (mul_twf2_1.sv:74)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T26   | IFO  | Signed   | 24    | I1 * I2 (mul_twf2_1.sv:74)               |
| T27   | IFO  | Signed   | 24    | I3 * I4 (mul_twf2_1.sv:74)               |
| O1    | PO   | Signed   | 24    | T26 - T27 (mul_twf2_1.sv:74)             |
==============================================================================

Datapath Report for DP_OP_396J9_131_8669
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_396J9_131_8669 | mult_75_I5 (mul_twf2_1.sv:75)                       |
|                      | add_75_I5 (mul_twf2_1.sv:75)                        |
|                      | mult_75_2_I5 (mul_twf2_1.sv:75)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T29   | IFO  | Signed   | 24    | I1 * I2 (mul_twf2_1.sv:75)               |
| T30   | IFO  | Signed   | 24    | I3 * I4 (mul_twf2_1.sv:75)               |
| O1    | PO   | Unsigned | 24    | T29 + T30 (mul_twf2_1.sv:75)             |
==============================================================================

Datapath Report for DP_OP_397J9_132_8669
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_397J9_132_8669 | mult_74_I6 (mul_twf2_1.sv:74)                       |
|                      | sub_74_I6 (mul_twf2_1.sv:74)                        |
|                      | mult_74_2_I6 (mul_twf2_1.sv:74)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T32   | IFO  | Signed   | 24    | I1 * I2 (mul_twf2_1.sv:74)               |
| T33   | IFO  | Signed   | 24    | I3 * I4 (mul_twf2_1.sv:74)               |
| O1    | PO   | Signed   | 24    | T32 - T33 (mul_twf2_1.sv:74)             |
==============================================================================

Datapath Report for DP_OP_398J9_133_8669
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_398J9_133_8669 | mult_75_I6 (mul_twf2_1.sv:75)                       |
|                      | add_75_I6 (mul_twf2_1.sv:75)                        |
|                      | mult_75_2_I6 (mul_twf2_1.sv:75)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T35   | IFO  | Signed   | 24    | I1 * I2 (mul_twf2_1.sv:75)               |
| T36   | IFO  | Signed   | 24    | I3 * I4 (mul_twf2_1.sv:75)               |
| O1    | PO   | Unsigned | 24    | T35 + T36 (mul_twf2_1.sv:75)             |
==============================================================================

Datapath Report for DP_OP_399J9_134_8669
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_399J9_134_8669 | mult_74_I7 (mul_twf2_1.sv:74)                       |
|                      | sub_74_I7 (mul_twf2_1.sv:74)                        |
|                      | mult_74_2_I7 (mul_twf2_1.sv:74)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T38   | IFO  | Signed   | 24    | I1 * I2 (mul_twf2_1.sv:74)               |
| T39   | IFO  | Signed   | 24    | I3 * I4 (mul_twf2_1.sv:74)               |
| O1    | PO   | Signed   | 24    | T38 - T39 (mul_twf2_1.sv:74)             |
==============================================================================

Datapath Report for DP_OP_400J9_135_8669
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_400J9_135_8669 | mult_75_I7 (mul_twf2_1.sv:75)                       |
|                      | add_75_I7 (mul_twf2_1.sv:75)                        |
|                      | mult_75_2_I7 (mul_twf2_1.sv:75)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T41   | IFO  | Signed   | 24    | I1 * I2 (mul_twf2_1.sv:75)               |
| T42   | IFO  | Signed   | 24    | I3 * I4 (mul_twf2_1.sv:75)               |
| O1    | PO   | Unsigned | 24    | T41 + T42 (mul_twf2_1.sv:75)             |
==============================================================================

Datapath Report for DP_OP_401J9_136_8669
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_401J9_136_8669 | mult_74_I8 (mul_twf2_1.sv:74)                       |
|                      | sub_74_I8 (mul_twf2_1.sv:74)                        |
|                      | mult_74_2_I8 (mul_twf2_1.sv:74)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T44   | IFO  | Signed   | 24    | I1 * I2 (mul_twf2_1.sv:74)               |
| T45   | IFO  | Signed   | 24    | I3 * I4 (mul_twf2_1.sv:74)               |
| O1    | PO   | Signed   | 24    | T44 - T45 (mul_twf2_1.sv:74)             |
==============================================================================

Datapath Report for DP_OP_402J9_137_8669
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_402J9_137_8669 | mult_75_I8 (mul_twf2_1.sv:75)                       |
|                      | add_75_I8 (mul_twf2_1.sv:75)                        |
|                      | mult_75_2_I8 (mul_twf2_1.sv:75)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T47   | IFO  | Signed   | 24    | I1 * I2 (mul_twf2_1.sv:75)               |
| T48   | IFO  | Signed   | 24    | I3 * I4 (mul_twf2_1.sv:75)               |
| O1    | PO   | Unsigned | 24    | T47 + T48 (mul_twf2_1.sv:75)             |
==============================================================================

Datapath Report for DP_OP_403J9_138_8669
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_403J9_138_8669 | mult_74_I9 (mul_twf2_1.sv:74)                       |
|                      | sub_74_I9 (mul_twf2_1.sv:74)                        |
|                      | mult_74_2_I9 (mul_twf2_1.sv:74)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T50   | IFO  | Signed   | 24    | I1 * I2 (mul_twf2_1.sv:74)               |
| T51   | IFO  | Signed   | 24    | I3 * I4 (mul_twf2_1.sv:74)               |
| O1    | PO   | Signed   | 24    | T50 - T51 (mul_twf2_1.sv:74)             |
==============================================================================

Datapath Report for DP_OP_404J9_139_8669
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_404J9_139_8669 | mult_75_I9 (mul_twf2_1.sv:75)                       |
|                      | add_75_I9 (mul_twf2_1.sv:75)                        |
|                      | mult_75_2_I9 (mul_twf2_1.sv:75)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T53   | IFO  | Signed   | 24    | I1 * I2 (mul_twf2_1.sv:75)               |
| T54   | IFO  | Signed   | 24    | I3 * I4 (mul_twf2_1.sv:75)               |
| O1    | PO   | Unsigned | 24    | T53 + T54 (mul_twf2_1.sv:75)             |
==============================================================================

Datapath Report for DP_OP_405J9_140_8669
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_405J9_140_8669 | mult_74_I10 (mul_twf2_1.sv:74)                      |
|                      | sub_74_I10 (mul_twf2_1.sv:74)                       |
|                      | mult_74_2_I10 (mul_twf2_1.sv:74)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T56   | IFO  | Signed   | 24    | I1 * I2 (mul_twf2_1.sv:74)               |
| T57   | IFO  | Signed   | 24    | I3 * I4 (mul_twf2_1.sv:74)               |
| O1    | PO   | Signed   | 24    | T56 - T57 (mul_twf2_1.sv:74)             |
==============================================================================

Datapath Report for DP_OP_406J9_141_8669
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_406J9_141_8669 | mult_75_I10 (mul_twf2_1.sv:75)                      |
|                      | add_75_I10 (mul_twf2_1.sv:75)                       |
|                      | mult_75_2_I10 (mul_twf2_1.sv:75)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T59   | IFO  | Signed   | 24    | I1 * I2 (mul_twf2_1.sv:75)               |
| T60   | IFO  | Signed   | 24    | I3 * I4 (mul_twf2_1.sv:75)               |
| O1    | PO   | Unsigned | 24    | T59 + T60 (mul_twf2_1.sv:75)             |
==============================================================================

Datapath Report for DP_OP_407J9_142_8669
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_407J9_142_8669 | mult_74_I11 (mul_twf2_1.sv:74)                      |
|                      | sub_74_I11 (mul_twf2_1.sv:74)                       |
|                      | mult_74_2_I11 (mul_twf2_1.sv:74)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T62   | IFO  | Signed   | 24    | I1 * I2 (mul_twf2_1.sv:74)               |
| T63   | IFO  | Signed   | 24    | I3 * I4 (mul_twf2_1.sv:74)               |
| O1    | PO   | Signed   | 24    | T62 - T63 (mul_twf2_1.sv:74)             |
==============================================================================

Datapath Report for DP_OP_408J9_143_8669
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_408J9_143_8669 | mult_75_I11 (mul_twf2_1.sv:75)                      |
|                      | add_75_I11 (mul_twf2_1.sv:75)                       |
|                      | mult_75_2_I11 (mul_twf2_1.sv:75)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T65   | IFO  | Signed   | 24    | I1 * I2 (mul_twf2_1.sv:75)               |
| T66   | IFO  | Signed   | 24    | I3 * I4 (mul_twf2_1.sv:75)               |
| O1    | PO   | Unsigned | 24    | T65 + T66 (mul_twf2_1.sv:75)             |
==============================================================================

Datapath Report for DP_OP_409J9_144_8669
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_409J9_144_8669 | mult_74_I12 (mul_twf2_1.sv:74)                      |
|                      | sub_74_I12 (mul_twf2_1.sv:74)                       |
|                      | mult_74_2_I12 (mul_twf2_1.sv:74)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T68   | IFO  | Signed   | 24    | I1 * I2 (mul_twf2_1.sv:74)               |
| T69   | IFO  | Signed   | 24    | I3 * I4 (mul_twf2_1.sv:74)               |
| O1    | PO   | Signed   | 24    | T68 - T69 (mul_twf2_1.sv:74)             |
==============================================================================

Datapath Report for DP_OP_410J9_145_8669
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_410J9_145_8669 | mult_75_I12 (mul_twf2_1.sv:75)                      |
|                      | add_75_I12 (mul_twf2_1.sv:75)                       |
|                      | mult_75_2_I12 (mul_twf2_1.sv:75)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T71   | IFO  | Signed   | 24    | I1 * I2 (mul_twf2_1.sv:75)               |
| T72   | IFO  | Signed   | 24    | I3 * I4 (mul_twf2_1.sv:75)               |
| O1    | PO   | Unsigned | 24    | T71 + T72 (mul_twf2_1.sv:75)             |
==============================================================================

Datapath Report for DP_OP_411J9_146_8669
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_411J9_146_8669 | mult_74_I13 (mul_twf2_1.sv:74)                      |
|                      | sub_74_I13 (mul_twf2_1.sv:74)                       |
|                      | mult_74_2_I13 (mul_twf2_1.sv:74)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T74   | IFO  | Signed   | 24    | I1 * I2 (mul_twf2_1.sv:74)               |
| T75   | IFO  | Signed   | 24    | I3 * I4 (mul_twf2_1.sv:74)               |
| O1    | PO   | Signed   | 24    | T74 - T75 (mul_twf2_1.sv:74)             |
==============================================================================

Datapath Report for DP_OP_412J9_147_8669
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_412J9_147_8669 | mult_75_I13 (mul_twf2_1.sv:75)                      |
|                      | add_75_I13 (mul_twf2_1.sv:75)                       |
|                      | mult_75_2_I13 (mul_twf2_1.sv:75)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T77   | IFO  | Signed   | 24    | I1 * I2 (mul_twf2_1.sv:75)               |
| T78   | IFO  | Signed   | 24    | I3 * I4 (mul_twf2_1.sv:75)               |
| O1    | PO   | Unsigned | 24    | T77 + T78 (mul_twf2_1.sv:75)             |
==============================================================================

Datapath Report for DP_OP_413J9_148_8669
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_413J9_148_8669 | mult_74_I14 (mul_twf2_1.sv:74)                      |
|                      | sub_74_I14 (mul_twf2_1.sv:74)                       |
|                      | mult_74_2_I14 (mul_twf2_1.sv:74)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T80   | IFO  | Signed   | 24    | I1 * I2 (mul_twf2_1.sv:74)               |
| T81   | IFO  | Signed   | 24    | I3 * I4 (mul_twf2_1.sv:74)               |
| O1    | PO   | Signed   | 24    | T80 - T81 (mul_twf2_1.sv:74)             |
==============================================================================

Datapath Report for DP_OP_414J9_149_8669
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_414J9_149_8669 | mult_75_I14 (mul_twf2_1.sv:75)                      |
|                      | add_75_I14 (mul_twf2_1.sv:75)                       |
|                      | mult_75_2_I14 (mul_twf2_1.sv:75)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T83   | IFO  | Signed   | 24    | I1 * I2 (mul_twf2_1.sv:75)               |
| T84   | IFO  | Signed   | 24    | I3 * I4 (mul_twf2_1.sv:75)               |
| O1    | PO   | Unsigned | 24    | T83 + T84 (mul_twf2_1.sv:75)             |
==============================================================================

Datapath Report for DP_OP_415J9_150_8669
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_415J9_150_8669 | mult_74_I15 (mul_twf2_1.sv:74)                      |
|                      | sub_74_I15 (mul_twf2_1.sv:74)                       |
|                      | mult_74_2_I15 (mul_twf2_1.sv:74)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T86   | IFO  | Signed   | 24    | I1 * I2 (mul_twf2_1.sv:74)               |
| T87   | IFO  | Signed   | 24    | I3 * I4 (mul_twf2_1.sv:74)               |
| O1    | PO   | Signed   | 24    | T86 - T87 (mul_twf2_1.sv:74)             |
==============================================================================

Datapath Report for DP_OP_416J9_151_8669
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_416J9_151_8669 | mult_75_I15 (mul_twf2_1.sv:75)                      |
|                      | add_75_I15 (mul_twf2_1.sv:75)                       |
|                      | mult_75_2_I15 (mul_twf2_1.sv:75)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T89   | IFO  | Signed   | 24    | I1 * I2 (mul_twf2_1.sv:75)               |
| T90   | IFO  | Signed   | 24    | I3 * I4 (mul_twf2_1.sv:75)               |
| O1    | PO   | Unsigned | 24    | T89 + T90 (mul_twf2_1.sv:75)             |
==============================================================================

Datapath Report for DP_OP_417J9_152_8669
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_417J9_152_8669 | mult_74_I16 (mul_twf2_1.sv:74)                      |
|                      | sub_74_I16 (mul_twf2_1.sv:74)                       |
|                      | mult_74_2_I16 (mul_twf2_1.sv:74)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T92   | IFO  | Signed   | 24    | I1 * I2 (mul_twf2_1.sv:74)               |
| T93   | IFO  | Signed   | 24    | I3 * I4 (mul_twf2_1.sv:74)               |
| O1    | PO   | Signed   | 24    | T92 - T93 (mul_twf2_1.sv:74)             |
==============================================================================

Datapath Report for DP_OP_418J9_153_8669
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_418J9_153_8669 | mult_75_I16 (mul_twf2_1.sv:75)                      |
|                      | add_75_I16 (mul_twf2_1.sv:75)                       |
|                      | mult_75_2_I16 (mul_twf2_1.sv:75)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 14    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 14    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T95   | IFO  | Signed   | 24    | I1 * I2 (mul_twf2_1.sv:75)               |
| T96   | IFO  | Signed   | 24    | I3 * I4 (mul_twf2_1.sv:75)               |
| O1    | PO   | Unsigned | 24    | T95 + T96 (mul_twf2_1.sv:75)             |
==============================================================================


Datapath Extraction Report

Information: Operator associated with resources 'gt_96_C104 (mul_twf2_1.sv:96)' in design 'mul_twf2_1' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_104 (mul_twf2_1.sv:104)'.  (HDL-120)

Information: Operator associated with resources 'gt_96_C105 (mul_twf2_1.sv:96)' in design 'mul_twf2_1' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_105 (mul_twf2_1.sv:105)'.  (HDL-120)

Information: Operator associated with resources 'gt_96_C104_I2 (mul_twf2_1.sv:96)' in design 'mul_twf2_1' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_104_I2 (mul_twf2_1.sv:104)'.  (HDL-120)

Information: Operator associated with resources 'gt_96_C105_I2 (mul_twf2_1.sv:96)' in design 'mul_twf2_1' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_105_I2 (mul_twf2_1.sv:105)'.  (HDL-120)

Information: Operator associated with resources 'gt_96_C104_I3 (mul_twf2_1.sv:96)' in design 'mul_twf2_1' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_104_I3 (mul_twf2_1.sv:104)'.  (HDL-120)

Information: Operator associated with resources 'gt_96_C105_I3 (mul_twf2_1.sv:96)' in design 'mul_twf2_1' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_105_I3 (mul_twf2_1.sv:105)'.  (HDL-120)

Information: Operator associated with resources 'gt_96_C104_I4 (mul_twf2_1.sv:96)' in design 'mul_twf2_1' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_104_I4 (mul_twf2_1.sv:104)'.  (HDL-120)

Information: Operator associated with resources 'gt_96_C105_I4 (mul_twf2_1.sv:96)' in design 'mul_twf2_1' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_105_I4 (mul_twf2_1.sv:105)'.  (HDL-120)

Information: Operator associated with resources 'gt_96_C104_I5 (mul_twf2_1.sv:96)' in design 'mul_twf2_1' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_104_I5 (mul_twf2_1.sv:104)'.  (HDL-120)

Information: Operator associated with resources 'gt_96_C105_I5 (mul_twf2_1.sv:96)' in design 'mul_twf2_1' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_105_I5 (mul_twf2_1.sv:105)'.  (HDL-120)

Information: Operator associated with resources 'gt_96_C104_I6 (mul_twf2_1.sv:96)' in design 'mul_twf2_1' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_104_I6 (mul_twf2_1.sv:104)'.  (HDL-120)

Information: Operator associated with resources 'gt_96_C105_I6 (mul_twf2_1.sv:96)' in design 'mul_twf2_1' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_105_I6 (mul_twf2_1.sv:105)'.  (HDL-120)

Information: Operator associated with resources 'gt_96_C104_I7 (mul_twf2_1.sv:96)' in design 'mul_twf2_1' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_104_I7 (mul_twf2_1.sv:104)'.  (HDL-120)

Information: Operator associated with resources 'gt_96_C105_I7 (mul_twf2_1.sv:96)' in design 'mul_twf2_1' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_105_I7 (mul_twf2_1.sv:105)'.  (HDL-120)

Information: Operator associated with resources 'gt_96_C104_I8 (mul_twf2_1.sv:96)' in design 'mul_twf2_1' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_104_I8 (mul_twf2_1.sv:104)'.  (HDL-120)

Information: Operator associated with resources 'gt_96_C105_I8 (mul_twf2_1.sv:96)' in design 'mul_twf2_1' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_105_I8 (mul_twf2_1.sv:105)'.  (HDL-120)

Information: Operator associated with resources 'gt_96_C104_I9 (mul_twf2_1.sv:96)' in design 'mul_twf2_1' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_104_I9 (mul_twf2_1.sv:104)'.  (HDL-120)

Information: Operator associated with resources 'gt_96_C105_I9 (mul_twf2_1.sv:96)' in design 'mul_twf2_1' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_105_I9 (mul_twf2_1.sv:105)'.  (HDL-120)

Information: Operator associated with resources 'gt_96_C104_I10 (mul_twf2_1.sv:96)' in design 'mul_twf2_1' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_104_I10 (mul_twf2_1.sv:104)'.  (HDL-120)

Information: Operator associated with resources 'gt_96_C105_I10 (mul_twf2_1.sv:96)' in design 'mul_twf2_1' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_105_I10 (mul_twf2_1.sv:105)'.  (HDL-120)

Information: Operator associated with resources 'gt_96_C104_I11 (mul_twf2_1.sv:96)' in design 'mul_twf2_1' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_104_I11 (mul_twf2_1.sv:104)'.  (HDL-120)

Information: Operator associated with resources 'gt_96_C105_I11 (mul_twf2_1.sv:96)' in design 'mul_twf2_1' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_105_I11 (mul_twf2_1.sv:105)'.  (HDL-120)

Information: Operator associated with resources 'gt_96_C104_I12 (mul_twf2_1.sv:96)' in design 'mul_twf2_1' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_104_I12 (mul_twf2_1.sv:104)'.  (HDL-120)

Information: Operator associated with resources 'gt_96_C105_I12 (mul_twf2_1.sv:96)' in design 'mul_twf2_1' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_105_I12 (mul_twf2_1.sv:105)'.  (HDL-120)

Information: Operator associated with resources 'gt_96_C104_I13 (mul_twf2_1.sv:96)' in design 'mul_twf2_1' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_104_I13 (mul_twf2_1.sv:104)'.  (HDL-120)

Information: Operator associated with resources 'gt_96_C105_I13 (mul_twf2_1.sv:96)' in design 'mul_twf2_1' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_105_I13 (mul_twf2_1.sv:105)'.  (HDL-120)

Information: Operator associated with resources 'gt_96_C104_I14 (mul_twf2_1.sv:96)' in design 'mul_twf2_1' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_104_I14 (mul_twf2_1.sv:104)'.  (HDL-120)

Information: Operator associated with resources 'gt_96_C105_I14 (mul_twf2_1.sv:96)' in design 'mul_twf2_1' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_105_I14 (mul_twf2_1.sv:105)'.  (HDL-120)

Information: Operator associated with resources 'gt_96_C104_I15 (mul_twf2_1.sv:96)' in design 'mul_twf2_1' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_104_I15 (mul_twf2_1.sv:104)'.  (HDL-120)

Information: Operator associated with resources 'gt_96_C105_I15 (mul_twf2_1.sv:96)' in design 'mul_twf2_1' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_105_I15 (mul_twf2_1.sv:105)'.  (HDL-120)

Information: Operator associated with resources 'gt_96_C104_I16 (mul_twf2_1.sv:96)' in design 'mul_twf2_1' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_104_I16 (mul_twf2_1.sv:104)'.  (HDL-120)

Information: Operator associated with resources 'gt_96_C105_I16 (mul_twf2_1.sv:96)' in design 'mul_twf2_1' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_105_I16 (mul_twf2_1.sv:105)'.  (HDL-120)


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_inc         | apparch (area)     |                |
| add_x_3            | DW01_add         | apparch (area)     |                |
| gt_x_4             | DW_cmp           | apparch (area)     |                |
| lt_x_5             | DW_cmp           | apparch (area)     |                |
| add_x_6            | DW01_add         | apparch (area)     |                |
| gt_x_7             | DW_cmp           | apparch (area)     |                |
| lt_x_8             | DW_cmp           | apparch (area)     |                |
| add_x_9            | DW01_add         | apparch (area)     |                |
| gt_x_10            | DW_cmp           | apparch (area)     |                |
| lt_x_11            | DW_cmp           | apparch (area)     |                |
| add_x_12           | DW01_add         | apparch (area)     |                |
| gt_x_13            | DW_cmp           | apparch (area)     |                |
| lt_x_14            | DW_cmp           | apparch (area)     |                |
| add_x_15           | DW01_add         | apparch (area)     |                |
| gt_x_16            | DW_cmp           | apparch (area)     |                |
| lt_x_17            | DW_cmp           | apparch (area)     |                |
| add_x_18           | DW01_add         | apparch (area)     |                |
| gt_x_19            | DW_cmp           | apparch (area)     |                |
| lt_x_20            | DW_cmp           | apparch (area)     |                |
| add_x_21           | DW01_add         | apparch (area)     |                |
| gt_x_22            | DW_cmp           | apparch (area)     |                |
| lt_x_23            | DW_cmp           | apparch (area)     |                |
| add_x_24           | DW01_add         | apparch (area)     |                |
| gt_x_25            | DW_cmp           | apparch (area)     |                |
| lt_x_26            | DW_cmp           | apparch (area)     |                |
| add_x_27           | DW01_add         | apparch (area)     |                |
| gt_x_28            | DW_cmp           | apparch (area)     |                |
| lt_x_29            | DW_cmp           | apparch (area)     |                |
| add_x_30           | DW01_add         | apparch (area)     |                |
| gt_x_31            | DW_cmp           | apparch (area)     |                |
| lt_x_32            | DW_cmp           | apparch (area)     |                |
| add_x_33           | DW01_add         | apparch (area)     |                |
| gt_x_34            | DW_cmp           | apparch (area)     |                |
| lt_x_35            | DW_cmp           | apparch (area)     |                |
| add_x_36           | DW01_add         | apparch (area)     |                |
| gt_x_37            | DW_cmp           | apparch (area)     |                |
| lt_x_38            | DW_cmp           | apparch (area)     |                |
| add_x_39           | DW01_add         | apparch (area)     |                |
| gt_x_40            | DW_cmp           | apparch (area)     |                |
| lt_x_41            | DW_cmp           | apparch (area)     |                |
| add_x_42           | DW01_add         | apparch (area)     |                |
| gt_x_43            | DW_cmp           | apparch (area)     |                |
| lt_x_44            | DW_cmp           | apparch (area)     |                |
| add_x_45           | DW01_add         | apparch (area)     |                |
| gt_x_46            | DW_cmp           | apparch (area)     |                |
| lt_x_47            | DW_cmp           | apparch (area)     |                |
| add_x_48           | DW01_add         | apparch (area)     |                |
| gt_x_49            | DW_cmp           | apparch (area)     |                |
| lt_x_50            | DW_cmp           | apparch (area)     |                |
| add_x_51           | DW01_add         | apparch (area)     |                |
| gt_x_52            | DW_cmp           | apparch (area)     |                |
| lt_x_53            | DW_cmp           | apparch (area)     |                |
| add_x_54           | DW01_add         | apparch (area)     |                |
| gt_x_55            | DW_cmp           | apparch (area)     |                |
| lt_x_56            | DW_cmp           | apparch (area)     |                |
| add_x_57           | DW01_add         | apparch (area)     |                |
| gt_x_58            | DW_cmp           | apparch (area)     |                |
| lt_x_59            | DW_cmp           | apparch (area)     |                |
| add_x_60           | DW01_add         | apparch (area)     |                |
| gt_x_61            | DW_cmp           | apparch (area)     |                |
| lt_x_62            | DW_cmp           | apparch (area)     |                |
| add_x_63           | DW01_add         | apparch (area)     |                |
| gt_x_64            | DW_cmp           | apparch (area)     |                |
| lt_x_65            | DW_cmp           | apparch (area)     |                |
| add_x_66           | DW01_add         | apparch (area)     |                |
| gt_x_67            | DW_cmp           | apparch (area)     |                |
| lt_x_68            | DW_cmp           | apparch (area)     |                |
| add_x_69           | DW01_add         | apparch (area)     |                |
| gt_x_70            | DW_cmp           | apparch (area)     |                |
| lt_x_71            | DW_cmp           | apparch (area)     |                |
| add_x_72           | DW01_add         | apparch (area)     |                |
| gt_x_73            | DW_cmp           | apparch (area)     |                |
| lt_x_74            | DW_cmp           | apparch (area)     |                |
| add_x_75           | DW01_add         | apparch (area)     |                |
| gt_x_76            | DW_cmp           | apparch (area)     |                |
| lt_x_77            | DW_cmp           | apparch (area)     |                |
| add_x_78           | DW01_add         | apparch (area)     |                |
| gt_x_79            | DW_cmp           | apparch (area)     |                |
| lt_x_80            | DW_cmp           | apparch (area)     |                |
| add_x_81           | DW01_add         | apparch (area)     |                |
| gt_x_82            | DW_cmp           | apparch (area)     |                |
| lt_x_83            | DW_cmp           | apparch (area)     |                |
| add_x_84           | DW01_add         | apparch (area)     |                |
| gt_x_85            | DW_cmp           | apparch (area)     |                |
| lt_x_86            | DW_cmp           | apparch (area)     |                |
| add_x_87           | DW01_add         | apparch (area)     |                |
| gt_x_88            | DW_cmp           | apparch (area)     |                |
| lt_x_89            | DW_cmp           | apparch (area)     |                |
| add_x_90           | DW01_add         | apparch (area)     |                |
| gt_x_91            | DW_cmp           | apparch (area)     |                |
| lt_x_92            | DW_cmp           | apparch (area)     |                |
| add_x_93           | DW01_add         | apparch (area)     |                |
| gt_x_94            | DW_cmp           | apparch (area)     |                |
| lt_x_95            | DW_cmp           | apparch (area)     |                |
| add_x_96           | DW01_add         | apparch (area)     |                |
| gt_x_97            | DW_cmp           | apparch (area)     |                |
| lt_x_98            | DW_cmp           | apparch (area)     |                |
| DP_OP_387J9_122_8669                  |                    |                |
|                    | DP_OP_387J9_122_8669 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_388J9_123_8669                  |                    |                |
|                    | DP_OP_388J9_123_8669 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_389J9_124_8669                  |                    |                |
|                    | DP_OP_389J9_124_8669 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_390J9_125_8669                  |                    |                |
|                    | DP_OP_390J9_125_8669 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_391J9_126_8669                  |                    |                |
|                    | DP_OP_391J9_126_8669 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_392J9_127_8669                  |                    |                |
|                    | DP_OP_392J9_127_8669 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_393J9_128_8669                  |                    |                |
|                    | DP_OP_393J9_128_8669 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_394J9_129_8669                  |                    |                |
|                    | DP_OP_394J9_129_8669 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_395J9_130_8669                  |                    |                |
|                    | DP_OP_395J9_130_8669 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_396J9_131_8669                  |                    |                |
|                    | DP_OP_396J9_131_8669 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_397J9_132_8669                  |                    |                |
|                    | DP_OP_397J9_132_8669 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_398J9_133_8669                  |                    |                |
|                    | DP_OP_398J9_133_8669 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_399J9_134_8669                  |                    |                |
|                    | DP_OP_399J9_134_8669 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_400J9_135_8669                  |                    |                |
|                    | DP_OP_400J9_135_8669 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_401J9_136_8669                  |                    |                |
|                    | DP_OP_401J9_136_8669 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_402J9_137_8669                  |                    |                |
|                    | DP_OP_402J9_137_8669 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_403J9_138_8669                  |                    |                |
|                    | DP_OP_403J9_138_8669 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_404J9_139_8669                  |                    |                |
|                    | DP_OP_404J9_139_8669 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_405J9_140_8669                  |                    |                |
|                    | DP_OP_405J9_140_8669 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_406J9_141_8669                  |                    |                |
|                    | DP_OP_406J9_141_8669 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_407J9_142_8669                  |                    |                |
|                    | DP_OP_407J9_142_8669 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_408J9_143_8669                  |                    |                |
|                    | DP_OP_408J9_143_8669 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_409J9_144_8669                  |                    |                |
|                    | DP_OP_409J9_144_8669 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_410J9_145_8669                  |                    |                |
|                    | DP_OP_410J9_145_8669 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_411J9_146_8669                  |                    |                |
|                    | DP_OP_411J9_146_8669 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_412J9_147_8669                  |                    |                |
|                    | DP_OP_412J9_147_8669 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_413J9_148_8669                  |                    |                |
|                    | DP_OP_413J9_148_8669 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_414J9_149_8669                  |                    |                |
|                    | DP_OP_414J9_149_8669 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_415J9_150_8669                  |                    |                |
|                    | DP_OP_415J9_150_8669 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_416J9_151_8669                  |                    |                |
|                    | DP_OP_416J9_151_8669 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_417J9_152_8669                  |                    |                |
|                    | DP_OP_417J9_152_8669 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_418J9_153_8669                  |                    |                |
|                    | DP_OP_418J9_153_8669 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4              |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : twf2_1
****************************************

No implementations to report
 
****************************************
Design : bf_cntr_no_sr_DATA13_PAIR2_ARRAY16
****************************************

Resource Report for this hierarchy in file ../FFT/final/bf_cntr_no_sr.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_add       | width=14   | add_69 (bf_cntr_no_sr.sv:69) |
| add_x_2        | DW01_add       | width=14   | add_70 (bf_cntr_no_sr.sv:70) |
| sub_x_3        | DW01_sub       | width=14   | sub_71 (bf_cntr_no_sr.sv:71) |
| sub_x_4        | DW01_sub       | width=14   | sub_72 (bf_cntr_no_sr.sv:72) |
| add_x_5        | DW01_add       | width=14   | add_69_I2 (bf_cntr_no_sr.sv:69) |
| add_x_6        | DW01_add       | width=14   | add_70_I2 (bf_cntr_no_sr.sv:70) |
| sub_x_7        | DW01_sub       | width=14   | sub_71_I2 (bf_cntr_no_sr.sv:71) |
| sub_x_8        | DW01_sub       | width=14   | sub_72_I2 (bf_cntr_no_sr.sv:72) |
| add_x_9        | DW01_add       | width=14   | add_69_I3 (bf_cntr_no_sr.sv:69) |
| add_x_10       | DW01_add       | width=14   | add_70_I3 (bf_cntr_no_sr.sv:70) |
| sub_x_11       | DW01_sub       | width=14   | sub_71_I3 (bf_cntr_no_sr.sv:71) |
| sub_x_12       | DW01_sub       | width=14   | sub_72_I3 (bf_cntr_no_sr.sv:72) |
| add_x_13       | DW01_add       | width=14   | add_69_I4 (bf_cntr_no_sr.sv:69) |
| add_x_14       | DW01_add       | width=14   | add_70_I4 (bf_cntr_no_sr.sv:70) |
| sub_x_15       | DW01_sub       | width=14   | sub_71_I4 (bf_cntr_no_sr.sv:71) |
| sub_x_16       | DW01_sub       | width=14   | sub_72_I4 (bf_cntr_no_sr.sv:72) |
| add_x_17       | DW01_add       | width=14   | add_69_I5 (bf_cntr_no_sr.sv:69) |
| add_x_18       | DW01_add       | width=14   | add_70_I5 (bf_cntr_no_sr.sv:70) |
| sub_x_19       | DW01_sub       | width=14   | sub_71_I5 (bf_cntr_no_sr.sv:71) |
| sub_x_20       | DW01_sub       | width=14   | sub_72_I5 (bf_cntr_no_sr.sv:72) |
| add_x_21       | DW01_add       | width=14   | add_69_I6 (bf_cntr_no_sr.sv:69) |
| add_x_22       | DW01_add       | width=14   | add_70_I6 (bf_cntr_no_sr.sv:70) |
| sub_x_23       | DW01_sub       | width=14   | sub_71_I6 (bf_cntr_no_sr.sv:71) |
| sub_x_24       | DW01_sub       | width=14   | sub_72_I6 (bf_cntr_no_sr.sv:72) |
| add_x_25       | DW01_add       | width=14   | add_69_I7 (bf_cntr_no_sr.sv:69) |
| add_x_26       | DW01_add       | width=14   | add_70_I7 (bf_cntr_no_sr.sv:70) |
| sub_x_27       | DW01_sub       | width=14   | sub_71_I7 (bf_cntr_no_sr.sv:71) |
| sub_x_28       | DW01_sub       | width=14   | sub_72_I7 (bf_cntr_no_sr.sv:72) |
| add_x_29       | DW01_add       | width=14   | add_69_I8 (bf_cntr_no_sr.sv:69) |
| add_x_30       | DW01_add       | width=14   | add_70_I8 (bf_cntr_no_sr.sv:70) |
| sub_x_31       | DW01_sub       | width=14   | sub_71_I8 (bf_cntr_no_sr.sv:71) |
| sub_x_32       | DW01_sub       | width=14   | sub_72_I8 (bf_cntr_no_sr.sv:72) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_add         | apparch (area)     |                |
| add_x_2            | DW01_add         | apparch (area)     |                |
| sub_x_3            | DW01_sub         | apparch (area)     |                |
| sub_x_4            | DW01_sub         | apparch (area)     |                |
| add_x_5            | DW01_add         | apparch (area)     |                |
| add_x_6            | DW01_add         | apparch (area)     |                |
| sub_x_7            | DW01_sub         | apparch (area)     |                |
| sub_x_8            | DW01_sub         | apparch (area)     |                |
| add_x_9            | DW01_add         | apparch (area)     |                |
| add_x_10           | DW01_add         | apparch (area)     |                |
| sub_x_11           | DW01_sub         | apparch (area)     |                |
| sub_x_12           | DW01_sub         | apparch (area)     |                |
| add_x_13           | DW01_add         | apparch (area)     |                |
| add_x_14           | DW01_add         | apparch (area)     |                |
| sub_x_15           | DW01_sub         | apparch (area)     |                |
| sub_x_16           | DW01_sub         | apparch (area)     |                |
| add_x_17           | DW01_add         | apparch (area)     |                |
| add_x_18           | DW01_add         | apparch (area)     |                |
| sub_x_19           | DW01_sub         | apparch (area)     |                |
| sub_x_20           | DW01_sub         | apparch (area)     |                |
| add_x_21           | DW01_add         | apparch (area)     |                |
| add_x_22           | DW01_add         | apparch (area)     |                |
| sub_x_23           | DW01_sub         | apparch (area)     |                |
| sub_x_24           | DW01_sub         | apparch (area)     |                |
| add_x_25           | DW01_add         | apparch (area)     |                |
| add_x_26           | DW01_add         | apparch (area)     |                |
| sub_x_27           | DW01_sub         | apparch (area)     |                |
| sub_x_28           | DW01_sub         | apparch (area)     |                |
| add_x_29           | DW01_add         | apparch (area)     |                |
| add_x_30           | DW01_add         | apparch (area)     |                |
| sub_x_31           | DW01_sub         | apparch (area)     |                |
| sub_x_32           | DW01_sub         | apparch (area)     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : fft_stage_6_DATA12_ARRAY16_PAIR1
****************************************

No implementations to report
 
****************************************
Design : mul20_fact8_0_DATA13_ARRAY16
****************************************

Resource Report for this hierarchy in file ../FFT/final/mul20_fact8_0.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| sub_x_1        | DW01_sub       | width=13   | sub_26_I7 (mul20_fact8_0.sv:26) |
| sub_x_2        | DW01_sub       | width=13   | sub_26_I8 (mul20_fact8_0.sv:26) |
| sub_x_3        | DW01_sub       | width=13   | sub_26_I15 (mul20_fact8_0.sv:26) |
| sub_x_4        | DW01_sub       | width=13   | sub_26_I16 (mul20_fact8_0.sv:26) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| sub_x_1            | DW01_sub         | apparch (area)     |                |
| sub_x_2            | DW01_sub         | apparch (area)     |                |
| sub_x_3            | DW01_sub         | apparch (area)     |                |
| sub_x_4            | DW01_sub         | apparch (area)     |                |
===============================================================================

 
****************************************
Design : bf_cntr_no_sr_DATA12_PAIR1_ARRAY16
****************************************

Resource Report for this hierarchy in file ../FFT/final/bf_cntr_no_sr.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_add       | width=13   | add_69 (bf_cntr_no_sr.sv:69) |
| add_x_2        | DW01_add       | width=13   | add_70 (bf_cntr_no_sr.sv:70) |
| sub_x_3        | DW01_sub       | width=13   | sub_71 (bf_cntr_no_sr.sv:71) |
| sub_x_4        | DW01_sub       | width=13   | sub_72 (bf_cntr_no_sr.sv:72) |
| add_x_5        | DW01_add       | width=13   | add_69_I2 (bf_cntr_no_sr.sv:69) |
| add_x_6        | DW01_add       | width=13   | add_70_I2 (bf_cntr_no_sr.sv:70) |
| sub_x_7        | DW01_sub       | width=13   | sub_71_I2 (bf_cntr_no_sr.sv:71) |
| sub_x_8        | DW01_sub       | width=13   | sub_72_I2 (bf_cntr_no_sr.sv:72) |
| add_x_9        | DW01_add       | width=13   | add_69_I3 (bf_cntr_no_sr.sv:69) |
| add_x_10       | DW01_add       | width=13   | add_70_I3 (bf_cntr_no_sr.sv:70) |
| sub_x_11       | DW01_sub       | width=13   | sub_71_I3 (bf_cntr_no_sr.sv:71) |
| sub_x_12       | DW01_sub       | width=13   | sub_72_I3 (bf_cntr_no_sr.sv:72) |
| add_x_13       | DW01_add       | width=13   | add_69_I4 (bf_cntr_no_sr.sv:69) |
| add_x_14       | DW01_add       | width=13   | add_70_I4 (bf_cntr_no_sr.sv:70) |
| sub_x_15       | DW01_sub       | width=13   | sub_71_I4 (bf_cntr_no_sr.sv:71) |
| sub_x_16       | DW01_sub       | width=13   | sub_72_I4 (bf_cntr_no_sr.sv:72) |
| add_x_17       | DW01_add       | width=13   | add_69_I5 (bf_cntr_no_sr.sv:69) |
| add_x_18       | DW01_add       | width=13   | add_70_I5 (bf_cntr_no_sr.sv:70) |
| sub_x_19       | DW01_sub       | width=13   | sub_71_I5 (bf_cntr_no_sr.sv:71) |
| sub_x_20       | DW01_sub       | width=13   | sub_72_I5 (bf_cntr_no_sr.sv:72) |
| add_x_21       | DW01_add       | width=13   | add_69_I6 (bf_cntr_no_sr.sv:69) |
| add_x_22       | DW01_add       | width=13   | add_70_I6 (bf_cntr_no_sr.sv:70) |
| sub_x_23       | DW01_sub       | width=13   | sub_71_I6 (bf_cntr_no_sr.sv:71) |
| sub_x_24       | DW01_sub       | width=13   | sub_72_I6 (bf_cntr_no_sr.sv:72) |
| add_x_25       | DW01_add       | width=13   | add_69_I7 (bf_cntr_no_sr.sv:69) |
| add_x_26       | DW01_add       | width=13   | add_70_I7 (bf_cntr_no_sr.sv:70) |
| sub_x_27       | DW01_sub       | width=13   | sub_71_I7 (bf_cntr_no_sr.sv:71) |
| sub_x_28       | DW01_sub       | width=13   | sub_72_I7 (bf_cntr_no_sr.sv:72) |
| add_x_29       | DW01_add       | width=13   | add_69_I8 (bf_cntr_no_sr.sv:69) |
| add_x_30       | DW01_add       | width=13   | add_70_I8 (bf_cntr_no_sr.sv:70) |
| sub_x_31       | DW01_sub       | width=13   | sub_71_I8 (bf_cntr_no_sr.sv:71) |
| sub_x_32       | DW01_sub       | width=13   | sub_72_I8 (bf_cntr_no_sr.sv:72) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_add         | apparch (area)     |                |
| add_x_2            | DW01_add         | apparch (area)     |                |
| sub_x_3            | DW01_sub         | apparch (area)     |                |
| sub_x_4            | DW01_sub         | apparch (area)     |                |
| add_x_5            | DW01_add         | apparch (area)     |                |
| add_x_6            | DW01_add         | apparch (area)     |                |
| sub_x_7            | DW01_sub         | apparch (area)     |                |
| sub_x_8            | DW01_sub         | apparch (area)     |                |
| add_x_9            | DW01_add         | apparch (area)     |                |
| add_x_10           | DW01_add         | apparch (area)     |                |
| sub_x_11           | DW01_sub         | apparch (area)     |                |
| sub_x_12           | DW01_sub         | apparch (area)     |                |
| add_x_13           | DW01_add         | apparch (area)     |                |
| add_x_14           | DW01_add         | apparch (area)     |                |
| sub_x_15           | DW01_sub         | apparch (area)     |                |
| sub_x_16           | DW01_sub         | apparch (area)     |                |
| add_x_17           | DW01_add         | apparch (area)     |                |
| add_x_18           | DW01_add         | apparch (area)     |                |
| sub_x_19           | DW01_sub         | apparch (area)     |                |
| sub_x_20           | DW01_sub         | apparch (area)     |                |
| add_x_21           | DW01_add         | apparch (area)     |                |
| add_x_22           | DW01_add         | apparch (area)     |                |
| sub_x_23           | DW01_sub         | apparch (area)     |                |
| sub_x_24           | DW01_sub         | apparch (area)     |                |
| add_x_25           | DW01_add         | apparch (area)     |                |
| add_x_26           | DW01_add         | apparch (area)     |                |
| sub_x_27           | DW01_sub         | apparch (area)     |                |
| sub_x_28           | DW01_sub         | apparch (area)     |                |
| add_x_29           | DW01_add         | apparch (area)     |                |
| add_x_30           | DW01_add         | apparch (area)     |                |
| sub_x_31           | DW01_sub         | apparch (area)     |                |
| sub_x_32           | DW01_sub         | apparch (area)     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : module_1
****************************************

No implementations to report
 
****************************************
Design : fft_cbfp_1_DATA25_ARRAY16
****************************************

Resource Report for this hierarchy in file ../FFT/final/fft_cbfp_1.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| lt_x_59        | DW_cmp         | width=5    | lt_97 (fft_cbfp_1.sv:97)   |
| lt_x_60        | DW_cmp         | width=5    | lt_99 (fft_cbfp_1.sv:99)   |
| lt_x_61        | DW_cmp         | width=5    | lt_97_I2 (fft_cbfp_1.sv:97) |
| lt_x_62        | DW_cmp         | width=5    | lt_99_I2 (fft_cbfp_1.sv:99) |
| lt_x_63        | DW_cmp         | width=5    | lt_97_I3 (fft_cbfp_1.sv:97) |
| lt_x_64        | DW_cmp         | width=5    | lt_99_I3 (fft_cbfp_1.sv:99) |
| lt_x_65        | DW_cmp         | width=5    | lt_97_I4 (fft_cbfp_1.sv:97) |
| lt_x_66        | DW_cmp         | width=5    | lt_99_I4 (fft_cbfp_1.sv:99) |
| lt_x_67        | DW_cmp         | width=5    | lt_97_I5 (fft_cbfp_1.sv:97) |
| lt_x_68        | DW_cmp         | width=5    | lt_99_I5 (fft_cbfp_1.sv:99) |
| lt_x_69        | DW_cmp         | width=5    | lt_97_I6 (fft_cbfp_1.sv:97) |
| lt_x_70        | DW_cmp         | width=5    | lt_99_I6 (fft_cbfp_1.sv:99) |
| lt_x_71        | DW_cmp         | width=5    | lt_97_I7 (fft_cbfp_1.sv:97) |
| lt_x_72        | DW_cmp         | width=5    | lt_99_I7 (fft_cbfp_1.sv:99) |
| lt_x_73        | DW_cmp         | width=5    | lt_106 (fft_cbfp_1.sv:106) |
| lt_x_74        | DW_cmp         | width=5    | lt_108 (fft_cbfp_1.sv:108) |
| lt_x_75        | DW_cmp         | width=5    | lt_106_I2 (fft_cbfp_1.sv:106) |
| lt_x_76        | DW_cmp         | width=5    | lt_108_I2 (fft_cbfp_1.sv:108) |
| lt_x_77        | DW_cmp         | width=5    | lt_106_I3 (fft_cbfp_1.sv:106) |
| lt_x_78        | DW_cmp         | width=5    | lt_108_I3 (fft_cbfp_1.sv:108) |
| lt_x_79        | DW_cmp         | width=5    | lt_106_I4 (fft_cbfp_1.sv:106) |
| lt_x_80        | DW_cmp         | width=5    | lt_108_I4 (fft_cbfp_1.sv:108) |
| lt_x_81        | DW_cmp         | width=5    | lt_106_I5 (fft_cbfp_1.sv:106) |
| lt_x_82        | DW_cmp         | width=5    | lt_108_I5 (fft_cbfp_1.sv:108) |
| lt_x_83        | DW_cmp         | width=5    | lt_106_I6 (fft_cbfp_1.sv:106) |
| lt_x_84        | DW_cmp         | width=5    | lt_108_I6 (fft_cbfp_1.sv:108) |
| lt_x_85        | DW_cmp         | width=5    | lt_106_I7 (fft_cbfp_1.sv:106) |
| lt_x_86        | DW_cmp         | width=5    | lt_108_I7 (fft_cbfp_1.sv:108) |
| lte_x_115      | DW_cmp         | width=5    | lte_114 (fft_cbfp_1.sv:114) |
| lte_x_117      | DW_cmp         | width=5    | lte_115 (fft_cbfp_1.sv:115) |
| ash_119        | DW_leftsh      | A_width=25 | sla_122 (fft_cbfp_1.sv:122) |
                |                | SH_width=5 |                            |
| ash_120        | DW_leftsh      | A_width=25 | sla_123 (fft_cbfp_1.sv:123) |
                |                | SH_width=5 |                            |
| ash_121        | DW_leftsh      | A_width=25 | sla_122_I2 (fft_cbfp_1.sv:122) |
             |                | SH_width=5 |                            |
| ash_122        | DW_leftsh      | A_width=25 | sla_123_I2 (fft_cbfp_1.sv:123) |
             |                | SH_width=5 |                            |
| ash_123        | DW_leftsh      | A_width=25 | sla_122_I3 (fft_cbfp_1.sv:122) |
             |                | SH_width=5 |                            |
| ash_124        | DW_leftsh      | A_width=25 | sla_123_I3 (fft_cbfp_1.sv:123) |
             |                | SH_width=5 |                            |
| ash_125        | DW_leftsh      | A_width=25 | sla_122_I4 (fft_cbfp_1.sv:122) |
             |                | SH_width=5 |                            |
| ash_126        | DW_leftsh      | A_width=25 | sla_123_I4 (fft_cbfp_1.sv:123) |
             |                | SH_width=5 |                            |
| ash_127        | DW_leftsh      | A_width=25 | sla_122_I5 (fft_cbfp_1.sv:122) |
             |                | SH_width=5 |                            |
| ash_128        | DW_leftsh      | A_width=25 | sla_123_I5 (fft_cbfp_1.sv:123) |
             |                | SH_width=5 |                            |
| ash_129        | DW_leftsh      | A_width=25 | sla_122_I6 (fft_cbfp_1.sv:122) |
             |                | SH_width=5 |                            |
| ash_130        | DW_leftsh      | A_width=25 | sla_123_I6 (fft_cbfp_1.sv:123) |
             |                | SH_width=5 |                            |
| ash_131        | DW_leftsh      | A_width=25 | sla_122_I7 (fft_cbfp_1.sv:122) |
             |                | SH_width=5 |                            |
| ash_132        | DW_leftsh      | A_width=25 | sla_123_I7 (fft_cbfp_1.sv:123) |
             |                | SH_width=5 |                            |
| ash_133        | DW_leftsh      | A_width=25 | sla_122_I8 (fft_cbfp_1.sv:122) |
             |                | SH_width=5 |                            |
| ash_134        | DW_leftsh      | A_width=25 | sla_123_I8 (fft_cbfp_1.sv:123) |
             |                | SH_width=5 |                            |
| ash_135        | DW_leftsh      | A_width=25 | sla_126 (fft_cbfp_1.sv:126) |
                |                | SH_width=5 |                            |
| ash_136        | DW_leftsh      | A_width=25 | sla_127 (fft_cbfp_1.sv:127) |
                |                | SH_width=5 |                            |
| ash_137        | DW_leftsh      | A_width=25 | sla_126_I2 (fft_cbfp_1.sv:126) |
             |                | SH_width=5 |                            |
| ash_138        | DW_leftsh      | A_width=25 | sla_127_I2 (fft_cbfp_1.sv:127) |
             |                | SH_width=5 |                            |
| ash_139        | DW_leftsh      | A_width=25 | sla_126_I3 (fft_cbfp_1.sv:126) |
             |                | SH_width=5 |                            |
| ash_140        | DW_leftsh      | A_width=25 | sla_127_I3 (fft_cbfp_1.sv:127) |
             |                | SH_width=5 |                            |
| ash_141        | DW_leftsh      | A_width=25 | sla_126_I4 (fft_cbfp_1.sv:126) |
             |                | SH_width=5 |                            |
| ash_142        | DW_leftsh      | A_width=25 | sla_127_I4 (fft_cbfp_1.sv:127) |
             |                | SH_width=5 |                            |
| ash_143        | DW_leftsh      | A_width=25 | sla_126_I5 (fft_cbfp_1.sv:126) |
             |                | SH_width=5 |                            |
| ash_144        | DW_leftsh      | A_width=25 | sla_127_I5 (fft_cbfp_1.sv:127) |
             |                | SH_width=5 |                            |
| ash_145        | DW_leftsh      | A_width=25 | sla_126_I6 (fft_cbfp_1.sv:126) |
             |                | SH_width=5 |                            |
| ash_146        | DW_leftsh      | A_width=25 | sla_127_I6 (fft_cbfp_1.sv:127) |
             |                | SH_width=5 |                            |
| ash_147        | DW_leftsh      | A_width=25 | sla_126_I7 (fft_cbfp_1.sv:126) |
             |                | SH_width=5 |                            |
| ash_148        | DW_leftsh      | A_width=25 | sla_127_I7 (fft_cbfp_1.sv:127) |
             |                | SH_width=5 |                            |
| ash_149        | DW_leftsh      | A_width=25 | sla_126_I8 (fft_cbfp_1.sv:126) |
             |                | SH_width=5 |                            |
| ash_150        | DW_leftsh      | A_width=25 | sla_127_I8 (fft_cbfp_1.sv:127) |
             |                | SH_width=5 |                            |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| lt_x_59            | DW_cmp           | apparch (area)     |                |
| lt_x_60            | DW_cmp           | apparch (area)     |                |
| lt_x_61            | DW_cmp           | apparch (area)     |                |
| lt_x_62            | DW_cmp           | apparch (area)     |                |
| lt_x_63            | DW_cmp           | apparch (area)     |                |
| lt_x_64            | DW_cmp           | apparch (area)     |                |
| lt_x_65            | DW_cmp           | apparch (area)     |                |
| lt_x_66            | DW_cmp           | apparch (area)     |                |
| lt_x_67            | DW_cmp           | apparch (area)     |                |
| lt_x_68            | DW_cmp           | apparch (area)     |                |
| lt_x_69            | DW_cmp           | apparch (area)     |                |
| lt_x_70            | DW_cmp           | apparch (area)     |                |
| lt_x_71            | DW_cmp           | apparch (area)     |                |
| lt_x_72            | DW_cmp           | apparch (area)     |                |
| lt_x_73            | DW_cmp           | apparch (area)     |                |
| lt_x_74            | DW_cmp           | apparch (area)     |                |
| lt_x_75            | DW_cmp           | apparch (area)     |                |
| lt_x_76            | DW_cmp           | apparch (area)     |                |
| lt_x_77            | DW_cmp           | apparch (area)     |                |
| lt_x_78            | DW_cmp           | apparch (area)     |                |
| lt_x_79            | DW_cmp           | apparch (area)     |                |
| lt_x_80            | DW_cmp           | apparch (area)     |                |
| lt_x_81            | DW_cmp           | apparch (area)     |                |
| lt_x_82            | DW_cmp           | apparch (area)     |                |
| lt_x_83            | DW_cmp           | apparch (area)     |                |
| lt_x_84            | DW_cmp           | apparch (area)     |                |
| lt_x_85            | DW_cmp           | apparch (area)     |                |
| lt_x_86            | DW_cmp           | apparch (area)     |                |
| lte_x_115          | DW_cmp           | apparch (area)     |                |
| lte_x_117          | DW_cmp           | apparch (area)     |                |
| ash_119            | DW_leftsh        | astr (area)        |                |
| ash_120            | DW_leftsh        | astr (area)        |                |
| ash_121            | DW_leftsh        | astr (area)        |                |
| ash_122            | DW_leftsh        | astr (area)        |                |
| ash_123            | DW_leftsh        | astr (area)        |                |
| ash_124            | DW_leftsh        | astr (area)        |                |
| ash_125            | DW_leftsh        | astr (area)        |                |
| ash_126            | DW_leftsh        | astr (area)        |                |
| ash_127            | DW_leftsh        | astr (area)        |                |
| ash_128            | DW_leftsh        | astr (area)        |                |
| ash_129            | DW_leftsh        | astr (area)        |                |
| ash_130            | DW_leftsh        | astr (area)        |                |
| ash_131            | DW_leftsh        | astr (area)        |                |
| ash_132            | DW_leftsh        | astr (area)        |                |
| ash_133            | DW_leftsh        | astr (area)        |                |
| ash_134            | DW_leftsh        | astr (area)        |                |
| ash_135            | DW_leftsh        | astr (area)        |                |
| ash_136            | DW_leftsh        | astr (area)        |                |
| ash_137            | DW_leftsh        | astr (area)        |                |
| ash_138            | DW_leftsh        | astr (area)        |                |
| ash_139            | DW_leftsh        | astr (area)        |                |
| ash_140            | DW_leftsh        | astr (area)        |                |
| ash_141            | DW_leftsh        | astr (area)        |                |
| ash_142            | DW_leftsh        | astr (area)        |                |
| ash_143            | DW_leftsh        | astr (area)        |                |
| ash_144            | DW_leftsh        | astr (area)        |                |
| ash_145            | DW_leftsh        | astr (area)        |                |
| ash_146            | DW_leftsh        | astr (area)        |                |
| ash_147            | DW_leftsh        | astr (area)        |                |
| ash_148            | DW_leftsh        | astr (area)        |                |
| ash_149            | DW_leftsh        | astr (area)        |                |
| ash_150            | DW_leftsh        | astr (area)        |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : fft_stage_5_DATA14_ARRAY16_PAIR0
****************************************

No implementations to report
 
****************************************
Design : mul_twf1_2
****************************************

Resource Report for this hierarchy in file ../FFT/final/mul_twf1_2.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_inc       | width=5    | add_33_S2 (mul_twf1_2.sv:33) |
| DP_OP_163J14_122_6500           |            |                            |
|                | DP_OP_163J14_122_6500 |     |                            |
| DP_OP_164J14_123_6500           |            |                            |
|                | DP_OP_164J14_123_6500 |     |                            |
| DP_OP_165J14_124_6500           |            |                            |
|                | DP_OP_165J14_124_6500 |     |                            |
| DP_OP_166J14_125_6500           |            |                            |
|                | DP_OP_166J14_125_6500 |     |                            |
| DP_OP_167J14_126_6500           |            |                            |
|                | DP_OP_167J14_126_6500 |     |                            |
| DP_OP_168J14_127_6500           |            |                            |
|                | DP_OP_168J14_127_6500 |     |                            |
| DP_OP_169J14_128_6500           |            |                            |
|                | DP_OP_169J14_128_6500 |     |                            |
| DP_OP_170J14_129_6500           |            |                            |
|                | DP_OP_170J14_129_6500 |     |                            |
| DP_OP_171J14_130_6500           |            |                            |
|                | DP_OP_171J14_130_6500 |     |                            |
| DP_OP_172J14_131_6500           |            |                            |
|                | DP_OP_172J14_131_6500 |     |                            |
| DP_OP_173J14_132_6500           |            |                            |
|                | DP_OP_173J14_132_6500 |     |                            |
| DP_OP_174J14_133_6500           |            |                            |
|                | DP_OP_174J14_133_6500 |     |                            |
| DP_OP_175J14_134_6500           |            |                            |
|                | DP_OP_175J14_134_6500 |     |                            |
| DP_OP_176J14_135_6500           |            |                            |
|                | DP_OP_176J14_135_6500 |     |                            |
| DP_OP_177J14_136_6500           |            |                            |
|                | DP_OP_177J14_136_6500 |     |                            |
| DP_OP_178J14_137_6500           |            |                            |
|                | DP_OP_178J14_137_6500 |     |                            |
| DP_OP_179J14_138_6500           |            |                            |
|                | DP_OP_179J14_138_6500 |     |                            |
| DP_OP_180J14_139_6500           |            |                            |
|                | DP_OP_180J14_139_6500 |     |                            |
| DP_OP_181J14_140_6500           |            |                            |
|                | DP_OP_181J14_140_6500 |     |                            |
| DP_OP_182J14_141_6500           |            |                            |
|                | DP_OP_182J14_141_6500 |     |                            |
| DP_OP_183J14_142_6500           |            |                            |
|                | DP_OP_183J14_142_6500 |     |                            |
| DP_OP_184J14_143_6500           |            |                            |
|                | DP_OP_184J14_143_6500 |     |                            |
| DP_OP_185J14_144_6500           |            |                            |
|                | DP_OP_185J14_144_6500 |     |                            |
| DP_OP_186J14_145_6500           |            |                            |
|                | DP_OP_186J14_145_6500 |     |                            |
| DP_OP_187J14_146_6500           |            |                            |
|                | DP_OP_187J14_146_6500 |     |                            |
| DP_OP_188J14_147_6500           |            |                            |
|                | DP_OP_188J14_147_6500 |     |                            |
| DP_OP_189J14_148_6500           |            |                            |
|                | DP_OP_189J14_148_6500 |     |                            |
| DP_OP_190J14_149_6500           |            |                            |
|                | DP_OP_190J14_149_6500 |     |                            |
| DP_OP_191J14_150_6500           |            |                            |
|                | DP_OP_191J14_150_6500 |     |                            |
| DP_OP_192J14_151_6500           |            |                            |
|                | DP_OP_192J14_151_6500 |     |                            |
| DP_OP_193J14_152_6500           |            |                            |
|                | DP_OP_193J14_152_6500 |     |                            |
| DP_OP_194J14_153_6500           |            |                            |
|                | DP_OP_194J14_153_6500 |     |                            |
=============================================================================

Datapath Report for DP_OP_163J14_122_6500
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_163J14_122_6500 | mult_74 (mul_twf1_2.sv:74)                         |
|                      | sub_74 (mul_twf1_2.sv:74)                           |
|                      | mult_74_2 (mul_twf1_2.sv:74)                        |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T2    | IFO  | Signed   | 24    | I1 * I2 (mul_twf1_2.sv:74)               |
| T3    | IFO  | Signed   | 24    | I3 * I4 (mul_twf1_2.sv:74)               |
| O1    | PO   | Signed   | 24    | T2 - T3 (mul_twf1_2.sv:74)               |
==============================================================================

Datapath Report for DP_OP_164J14_123_6500
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_164J14_123_6500 | mult_75 (mul_twf1_2.sv:75)                         |
|                      | add_75 (mul_twf1_2.sv:75)                           |
|                      | mult_75_2 (mul_twf1_2.sv:75)                        |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T5    | IFO  | Signed   | 24    | I1 * I2 (mul_twf1_2.sv:75)               |
| T6    | IFO  | Signed   | 24    | I3 * I4 (mul_twf1_2.sv:75)               |
| O1    | PO   | Unsigned | 24    | T5 + T6 (mul_twf1_2.sv:75)               |
==============================================================================

Datapath Report for DP_OP_165J14_124_6500
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_165J14_124_6500 | mult_74_I2 (mul_twf1_2.sv:74)                      |
|                      | sub_74_I2 (mul_twf1_2.sv:74)                        |
|                      | mult_74_2_I2 (mul_twf1_2.sv:74)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T8    | IFO  | Signed   | 24    | I1 * I2 (mul_twf1_2.sv:74)               |
| T9    | IFO  | Signed   | 24    | I3 * I4 (mul_twf1_2.sv:74)               |
| O1    | PO   | Signed   | 24    | T8 - T9 (mul_twf1_2.sv:74)               |
==============================================================================

Datapath Report for DP_OP_166J14_125_6500
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_166J14_125_6500 | mult_75_I2 (mul_twf1_2.sv:75)                      |
|                      | add_75_I2 (mul_twf1_2.sv:75)                        |
|                      | mult_75_2_I2 (mul_twf1_2.sv:75)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T11   | IFO  | Signed   | 24    | I1 * I2 (mul_twf1_2.sv:75)               |
| T12   | IFO  | Signed   | 24    | I3 * I4 (mul_twf1_2.sv:75)               |
| O1    | PO   | Unsigned | 24    | T11 + T12 (mul_twf1_2.sv:75)             |
==============================================================================

Datapath Report for DP_OP_167J14_126_6500
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_167J14_126_6500 | mult_74_I3 (mul_twf1_2.sv:74)                      |
|                      | sub_74_I3 (mul_twf1_2.sv:74)                        |
|                      | mult_74_2_I3 (mul_twf1_2.sv:74)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T14   | IFO  | Signed   | 24    | I1 * I2 (mul_twf1_2.sv:74)               |
| T15   | IFO  | Signed   | 24    | I3 * I4 (mul_twf1_2.sv:74)               |
| O1    | PO   | Signed   | 24    | T14 - T15 (mul_twf1_2.sv:74)             |
==============================================================================

Datapath Report for DP_OP_168J14_127_6500
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_168J14_127_6500 | mult_75_I3 (mul_twf1_2.sv:75)                      |
|                      | add_75_I3 (mul_twf1_2.sv:75)                        |
|                      | mult_75_2_I3 (mul_twf1_2.sv:75)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T17   | IFO  | Signed   | 24    | I1 * I2 (mul_twf1_2.sv:75)               |
| T18   | IFO  | Signed   | 24    | I3 * I4 (mul_twf1_2.sv:75)               |
| O1    | PO   | Unsigned | 24    | T17 + T18 (mul_twf1_2.sv:75)             |
==============================================================================

Datapath Report for DP_OP_169J14_128_6500
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_169J14_128_6500 | mult_74_I4 (mul_twf1_2.sv:74)                      |
|                      | sub_74_I4 (mul_twf1_2.sv:74)                        |
|                      | mult_74_2_I4 (mul_twf1_2.sv:74)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T20   | IFO  | Signed   | 24    | I1 * I2 (mul_twf1_2.sv:74)               |
| T21   | IFO  | Signed   | 24    | I3 * I4 (mul_twf1_2.sv:74)               |
| O1    | PO   | Signed   | 24    | T20 - T21 (mul_twf1_2.sv:74)             |
==============================================================================

Datapath Report for DP_OP_170J14_129_6500
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_170J14_129_6500 | mult_75_I4 (mul_twf1_2.sv:75)                      |
|                      | add_75_I4 (mul_twf1_2.sv:75)                        |
|                      | mult_75_2_I4 (mul_twf1_2.sv:75)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T23   | IFO  | Signed   | 24    | I1 * I2 (mul_twf1_2.sv:75)               |
| T24   | IFO  | Signed   | 24    | I3 * I4 (mul_twf1_2.sv:75)               |
| O1    | PO   | Unsigned | 24    | T23 + T24 (mul_twf1_2.sv:75)             |
==============================================================================

Datapath Report for DP_OP_171J14_130_6500
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_171J14_130_6500 | mult_74_I5 (mul_twf1_2.sv:74)                      |
|                      | sub_74_I5 (mul_twf1_2.sv:74)                        |
|                      | mult_74_2_I5 (mul_twf1_2.sv:74)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T26   | IFO  | Signed   | 24    | I1 * I2 (mul_twf1_2.sv:74)               |
| T27   | IFO  | Signed   | 24    | I3 * I4 (mul_twf1_2.sv:74)               |
| O1    | PO   | Signed   | 24    | T26 - T27 (mul_twf1_2.sv:74)             |
==============================================================================

Datapath Report for DP_OP_172J14_131_6500
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_172J14_131_6500 | mult_75_I5 (mul_twf1_2.sv:75)                      |
|                      | add_75_I5 (mul_twf1_2.sv:75)                        |
|                      | mult_75_2_I5 (mul_twf1_2.sv:75)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T29   | IFO  | Signed   | 24    | I1 * I2 (mul_twf1_2.sv:75)               |
| T30   | IFO  | Signed   | 24    | I3 * I4 (mul_twf1_2.sv:75)               |
| O1    | PO   | Unsigned | 24    | T29 + T30 (mul_twf1_2.sv:75)             |
==============================================================================

Datapath Report for DP_OP_173J14_132_6500
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_173J14_132_6500 | mult_74_I6 (mul_twf1_2.sv:74)                      |
|                      | sub_74_I6 (mul_twf1_2.sv:74)                        |
|                      | mult_74_2_I6 (mul_twf1_2.sv:74)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T32   | IFO  | Signed   | 24    | I1 * I2 (mul_twf1_2.sv:74)               |
| T33   | IFO  | Signed   | 24    | I3 * I4 (mul_twf1_2.sv:74)               |
| O1    | PO   | Signed   | 24    | T32 - T33 (mul_twf1_2.sv:74)             |
==============================================================================

Datapath Report for DP_OP_174J14_133_6500
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_174J14_133_6500 | mult_75_I6 (mul_twf1_2.sv:75)                      |
|                      | add_75_I6 (mul_twf1_2.sv:75)                        |
|                      | mult_75_2_I6 (mul_twf1_2.sv:75)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T35   | IFO  | Signed   | 24    | I1 * I2 (mul_twf1_2.sv:75)               |
| T36   | IFO  | Signed   | 24    | I3 * I4 (mul_twf1_2.sv:75)               |
| O1    | PO   | Unsigned | 24    | T35 + T36 (mul_twf1_2.sv:75)             |
==============================================================================

Datapath Report for DP_OP_175J14_134_6500
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_175J14_134_6500 | mult_74_I7 (mul_twf1_2.sv:74)                      |
|                      | sub_74_I7 (mul_twf1_2.sv:74)                        |
|                      | mult_74_2_I7 (mul_twf1_2.sv:74)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T38   | IFO  | Signed   | 24    | I1 * I2 (mul_twf1_2.sv:74)               |
| T39   | IFO  | Signed   | 24    | I3 * I4 (mul_twf1_2.sv:74)               |
| O1    | PO   | Signed   | 24    | T38 - T39 (mul_twf1_2.sv:74)             |
==============================================================================

Datapath Report for DP_OP_176J14_135_6500
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_176J14_135_6500 | mult_75_I7 (mul_twf1_2.sv:75)                      |
|                      | add_75_I7 (mul_twf1_2.sv:75)                        |
|                      | mult_75_2_I7 (mul_twf1_2.sv:75)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T41   | IFO  | Signed   | 24    | I1 * I2 (mul_twf1_2.sv:75)               |
| T42   | IFO  | Signed   | 24    | I3 * I4 (mul_twf1_2.sv:75)               |
| O1    | PO   | Unsigned | 24    | T41 + T42 (mul_twf1_2.sv:75)             |
==============================================================================

Datapath Report for DP_OP_177J14_136_6500
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_177J14_136_6500 | mult_74_I8 (mul_twf1_2.sv:74)                      |
|                      | sub_74_I8 (mul_twf1_2.sv:74)                        |
|                      | mult_74_2_I8 (mul_twf1_2.sv:74)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T44   | IFO  | Signed   | 24    | I1 * I2 (mul_twf1_2.sv:74)               |
| T45   | IFO  | Signed   | 24    | I3 * I4 (mul_twf1_2.sv:74)               |
| O1    | PO   | Signed   | 24    | T44 - T45 (mul_twf1_2.sv:74)             |
==============================================================================

Datapath Report for DP_OP_178J14_137_6500
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_178J14_137_6500 | mult_75_I8 (mul_twf1_2.sv:75)                      |
|                      | add_75_I8 (mul_twf1_2.sv:75)                        |
|                      | mult_75_2_I8 (mul_twf1_2.sv:75)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T47   | IFO  | Signed   | 24    | I1 * I2 (mul_twf1_2.sv:75)               |
| T48   | IFO  | Signed   | 24    | I3 * I4 (mul_twf1_2.sv:75)               |
| O1    | PO   | Unsigned | 24    | T47 + T48 (mul_twf1_2.sv:75)             |
==============================================================================

Datapath Report for DP_OP_179J14_138_6500
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_179J14_138_6500 | mult_74_I9 (mul_twf1_2.sv:74)                      |
|                      | sub_74_I9 (mul_twf1_2.sv:74)                        |
|                      | mult_74_2_I9 (mul_twf1_2.sv:74)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T50   | IFO  | Signed   | 24    | I1 * I2 (mul_twf1_2.sv:74)               |
| T51   | IFO  | Signed   | 24    | I3 * I4 (mul_twf1_2.sv:74)               |
| O1    | PO   | Signed   | 24    | T50 - T51 (mul_twf1_2.sv:74)             |
==============================================================================

Datapath Report for DP_OP_180J14_139_6500
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_180J14_139_6500 | mult_75_I9 (mul_twf1_2.sv:75)                      |
|                      | add_75_I9 (mul_twf1_2.sv:75)                        |
|                      | mult_75_2_I9 (mul_twf1_2.sv:75)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T53   | IFO  | Signed   | 24    | I1 * I2 (mul_twf1_2.sv:75)               |
| T54   | IFO  | Signed   | 24    | I3 * I4 (mul_twf1_2.sv:75)               |
| O1    | PO   | Unsigned | 24    | T53 + T54 (mul_twf1_2.sv:75)             |
==============================================================================

Datapath Report for DP_OP_181J14_140_6500
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_181J14_140_6500 | mult_74_I10 (mul_twf1_2.sv:74)                     |
|                      | sub_74_I10 (mul_twf1_2.sv:74)                       |
|                      | mult_74_2_I10 (mul_twf1_2.sv:74)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T56   | IFO  | Signed   | 24    | I1 * I2 (mul_twf1_2.sv:74)               |
| T57   | IFO  | Signed   | 24    | I3 * I4 (mul_twf1_2.sv:74)               |
| O1    | PO   | Signed   | 24    | T56 - T57 (mul_twf1_2.sv:74)             |
==============================================================================

Datapath Report for DP_OP_182J14_141_6500
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_182J14_141_6500 | mult_75_I10 (mul_twf1_2.sv:75)                     |
|                      | add_75_I10 (mul_twf1_2.sv:75)                       |
|                      | mult_75_2_I10 (mul_twf1_2.sv:75)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T59   | IFO  | Signed   | 24    | I1 * I2 (mul_twf1_2.sv:75)               |
| T60   | IFO  | Signed   | 24    | I3 * I4 (mul_twf1_2.sv:75)               |
| O1    | PO   | Unsigned | 24    | T59 + T60 (mul_twf1_2.sv:75)             |
==============================================================================

Datapath Report for DP_OP_183J14_142_6500
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_183J14_142_6500 | mult_74_I11 (mul_twf1_2.sv:74)                     |
|                      | sub_74_I11 (mul_twf1_2.sv:74)                       |
|                      | mult_74_2_I11 (mul_twf1_2.sv:74)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T62   | IFO  | Signed   | 24    | I1 * I2 (mul_twf1_2.sv:74)               |
| T63   | IFO  | Signed   | 24    | I3 * I4 (mul_twf1_2.sv:74)               |
| O1    | PO   | Signed   | 24    | T62 - T63 (mul_twf1_2.sv:74)             |
==============================================================================

Datapath Report for DP_OP_184J14_143_6500
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_184J14_143_6500 | mult_75_I11 (mul_twf1_2.sv:75)                     |
|                      | add_75_I11 (mul_twf1_2.sv:75)                       |
|                      | mult_75_2_I11 (mul_twf1_2.sv:75)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T65   | IFO  | Signed   | 24    | I1 * I2 (mul_twf1_2.sv:75)               |
| T66   | IFO  | Signed   | 24    | I3 * I4 (mul_twf1_2.sv:75)               |
| O1    | PO   | Unsigned | 24    | T65 + T66 (mul_twf1_2.sv:75)             |
==============================================================================

Datapath Report for DP_OP_185J14_144_6500
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_185J14_144_6500 | mult_74_I12 (mul_twf1_2.sv:74)                     |
|                      | sub_74_I12 (mul_twf1_2.sv:74)                       |
|                      | mult_74_2_I12 (mul_twf1_2.sv:74)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T68   | IFO  | Signed   | 24    | I1 * I2 (mul_twf1_2.sv:74)               |
| T69   | IFO  | Signed   | 24    | I3 * I4 (mul_twf1_2.sv:74)               |
| O1    | PO   | Signed   | 24    | T68 - T69 (mul_twf1_2.sv:74)             |
==============================================================================

Datapath Report for DP_OP_186J14_145_6500
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_186J14_145_6500 | mult_75_I12 (mul_twf1_2.sv:75)                     |
|                      | add_75_I12 (mul_twf1_2.sv:75)                       |
|                      | mult_75_2_I12 (mul_twf1_2.sv:75)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T71   | IFO  | Signed   | 24    | I1 * I2 (mul_twf1_2.sv:75)               |
| T72   | IFO  | Signed   | 24    | I3 * I4 (mul_twf1_2.sv:75)               |
| O1    | PO   | Unsigned | 24    | T71 + T72 (mul_twf1_2.sv:75)             |
==============================================================================

Datapath Report for DP_OP_187J14_146_6500
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_187J14_146_6500 | mult_74_I13 (mul_twf1_2.sv:74)                     |
|                      | sub_74_I13 (mul_twf1_2.sv:74)                       |
|                      | mult_74_2_I13 (mul_twf1_2.sv:74)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T74   | IFO  | Signed   | 24    | I1 * I2 (mul_twf1_2.sv:74)               |
| T75   | IFO  | Signed   | 24    | I3 * I4 (mul_twf1_2.sv:74)               |
| O1    | PO   | Signed   | 24    | T74 - T75 (mul_twf1_2.sv:74)             |
==============================================================================

Datapath Report for DP_OP_188J14_147_6500
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_188J14_147_6500 | mult_75_I13 (mul_twf1_2.sv:75)                     |
|                      | add_75_I13 (mul_twf1_2.sv:75)                       |
|                      | mult_75_2_I13 (mul_twf1_2.sv:75)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T77   | IFO  | Signed   | 24    | I1 * I2 (mul_twf1_2.sv:75)               |
| T78   | IFO  | Signed   | 24    | I3 * I4 (mul_twf1_2.sv:75)               |
| O1    | PO   | Unsigned | 24    | T77 + T78 (mul_twf1_2.sv:75)             |
==============================================================================

Datapath Report for DP_OP_189J14_148_6500
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_189J14_148_6500 | mult_74_I14 (mul_twf1_2.sv:74)                     |
|                      | sub_74_I14 (mul_twf1_2.sv:74)                       |
|                      | mult_74_2_I14 (mul_twf1_2.sv:74)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T80   | IFO  | Signed   | 24    | I1 * I2 (mul_twf1_2.sv:74)               |
| T81   | IFO  | Signed   | 24    | I3 * I4 (mul_twf1_2.sv:74)               |
| O1    | PO   | Signed   | 24    | T80 - T81 (mul_twf1_2.sv:74)             |
==============================================================================

Datapath Report for DP_OP_190J14_149_6500
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_190J14_149_6500 | mult_75_I14 (mul_twf1_2.sv:75)                     |
|                      | add_75_I14 (mul_twf1_2.sv:75)                       |
|                      | mult_75_2_I14 (mul_twf1_2.sv:75)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T83   | IFO  | Signed   | 24    | I1 * I2 (mul_twf1_2.sv:75)               |
| T84   | IFO  | Signed   | 24    | I3 * I4 (mul_twf1_2.sv:75)               |
| O1    | PO   | Unsigned | 24    | T83 + T84 (mul_twf1_2.sv:75)             |
==============================================================================

Datapath Report for DP_OP_191J14_150_6500
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_191J14_150_6500 | mult_74_I15 (mul_twf1_2.sv:74)                     |
|                      | sub_74_I15 (mul_twf1_2.sv:74)                       |
|                      | mult_74_2_I15 (mul_twf1_2.sv:74)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T86   | IFO  | Signed   | 24    | I1 * I2 (mul_twf1_2.sv:74)               |
| T87   | IFO  | Signed   | 24    | I3 * I4 (mul_twf1_2.sv:74)               |
| O1    | PO   | Signed   | 24    | T86 - T87 (mul_twf1_2.sv:74)             |
==============================================================================

Datapath Report for DP_OP_192J14_151_6500
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_192J14_151_6500 | mult_75_I15 (mul_twf1_2.sv:75)                     |
|                      | add_75_I15 (mul_twf1_2.sv:75)                       |
|                      | mult_75_2_I15 (mul_twf1_2.sv:75)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T89   | IFO  | Signed   | 24    | I1 * I2 (mul_twf1_2.sv:75)               |
| T90   | IFO  | Signed   | 24    | I3 * I4 (mul_twf1_2.sv:75)               |
| O1    | PO   | Unsigned | 24    | T89 + T90 (mul_twf1_2.sv:75)             |
==============================================================================

Datapath Report for DP_OP_193J14_152_6500
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_193J14_152_6500 | mult_74_I16 (mul_twf1_2.sv:74)                     |
|                      | sub_74_I16 (mul_twf1_2.sv:74)                       |
|                      | mult_74_2_I16 (mul_twf1_2.sv:74)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T92   | IFO  | Signed   | 24    | I1 * I2 (mul_twf1_2.sv:74)               |
| T93   | IFO  | Signed   | 24    | I3 * I4 (mul_twf1_2.sv:74)               |
| O1    | PO   | Signed   | 24    | T92 - T93 (mul_twf1_2.sv:74)             |
==============================================================================

Datapath Report for DP_OP_194J14_153_6500
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_194J14_153_6500 | mult_75_I16 (mul_twf1_2.sv:75)                     |
|                      | add_75_I16 (mul_twf1_2.sv:75)                       |
|                      | mult_75_2_I16 (mul_twf1_2.sv:75)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 15    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 15    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T95   | IFO  | Signed   | 24    | I1 * I2 (mul_twf1_2.sv:75)               |
| T96   | IFO  | Signed   | 24    | I3 * I4 (mul_twf1_2.sv:75)               |
| O1    | PO   | Unsigned | 24    | T95 + T96 (mul_twf1_2.sv:75)             |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_inc         | apparch (area)     |                |
| DP_OP_163J14_122_6500                 |                    |                |
|                    | DP_OP_163J14_122_6500 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_164J14_123_6500                 |                    |                |
|                    | DP_OP_164J14_123_6500 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_165J14_124_6500                 |                    |                |
|                    | DP_OP_165J14_124_6500 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_166J14_125_6500                 |                    |                |
|                    | DP_OP_166J14_125_6500 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_167J14_126_6500                 |                    |                |
|                    | DP_OP_167J14_126_6500 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_168J14_127_6500                 |                    |                |
|                    | DP_OP_168J14_127_6500 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_169J14_128_6500                 |                    |                |
|                    | DP_OP_169J14_128_6500 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_170J14_129_6500                 |                    |                |
|                    | DP_OP_170J14_129_6500 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_171J14_130_6500                 |                    |                |
|                    | DP_OP_171J14_130_6500 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_172J14_131_6500                 |                    |                |
|                    | DP_OP_172J14_131_6500 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_173J14_132_6500                 |                    |                |
|                    | DP_OP_173J14_132_6500 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_174J14_133_6500                 |                    |                |
|                    | DP_OP_174J14_133_6500 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_175J14_134_6500                 |                    |                |
|                    | DP_OP_175J14_134_6500 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_176J14_135_6500                 |                    |                |
|                    | DP_OP_176J14_135_6500 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_177J14_136_6500                 |                    |                |
|                    | DP_OP_177J14_136_6500 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_178J14_137_6500                 |                    |                |
|                    | DP_OP_178J14_137_6500 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_179J14_138_6500                 |                    |                |
|                    | DP_OP_179J14_138_6500 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_180J14_139_6500                 |                    |                |
|                    | DP_OP_180J14_139_6500 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_181J14_140_6500                 |                    |                |
|                    | DP_OP_181J14_140_6500 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_182J14_141_6500                 |                    |                |
|                    | DP_OP_182J14_141_6500 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_183J14_142_6500                 |                    |                |
|                    | DP_OP_183J14_142_6500 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_184J14_143_6500                 |                    |                |
|                    | DP_OP_184J14_143_6500 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_185J14_144_6500                 |                    |                |
|                    | DP_OP_185J14_144_6500 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_186J14_145_6500                 |                    |                |
|                    | DP_OP_186J14_145_6500 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_187J14_146_6500                 |                    |                |
|                    | DP_OP_187J14_146_6500 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_188J14_147_6500                 |                    |                |
|                    | DP_OP_188J14_147_6500 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_189J14_148_6500                 |                    |                |
|                    | DP_OP_189J14_148_6500 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_190J14_149_6500                 |                    |                |
|                    | DP_OP_190J14_149_6500 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_191J14_150_6500                 |                    |                |
|                    | DP_OP_191J14_150_6500 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_192J14_151_6500                 |                    |                |
|                    | DP_OP_192J14_151_6500 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_193J14_152_6500                 |                    |                |
|                    | DP_OP_193J14_152_6500 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4_mux          |
| DP_OP_194J14_153_6500                 |                    |                |
|                    | DP_OP_194J14_153_6500 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4_mux          |
===============================================================================

 
****************************************
Design : twf1_2
****************************************

Resource Report for this hierarchy in file ../FFT/final/twf1_2.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
=============================================================================


No implementations to report

No resource sharing information to report.
 
****************************************
Design : twf1_2_rom_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twf1_2_rom_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twf1_2_rom_2
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twf1_2_rom_3
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twf1_2_rom_4
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twf1_2_rom_5
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twf1_2_rom_6
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twf1_2_rom_8
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twf1_2_rom_9
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twf1_2_rom_10
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twf1_2_rom_11
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twf1_2_rom_12
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twf1_2_rom_13
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twf1_2_rom_14
****************************************

No implementations to report
 
****************************************
Design : bf_cntr_no_sr_DATA14_PAIR0_ARRAY16
****************************************

Resource Report for this hierarchy in file ../FFT/final/bf_cntr_no_sr.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_add       | width=15   | add_69 (bf_cntr_no_sr.sv:69) |
| add_x_2        | DW01_add       | width=15   | add_70 (bf_cntr_no_sr.sv:70) |
| sub_x_3        | DW01_sub       | width=15   | sub_71 (bf_cntr_no_sr.sv:71) |
| sub_x_4        | DW01_sub       | width=15   | sub_72 (bf_cntr_no_sr.sv:72) |
| add_x_5        | DW01_add       | width=15   | add_69_I2 (bf_cntr_no_sr.sv:69) |
| add_x_6        | DW01_add       | width=15   | add_70_I2 (bf_cntr_no_sr.sv:70) |
| sub_x_7        | DW01_sub       | width=15   | sub_71_I2 (bf_cntr_no_sr.sv:71) |
| sub_x_8        | DW01_sub       | width=15   | sub_72_I2 (bf_cntr_no_sr.sv:72) |
| add_x_9        | DW01_add       | width=15   | add_69_I3 (bf_cntr_no_sr.sv:69) |
| add_x_10       | DW01_add       | width=15   | add_70_I3 (bf_cntr_no_sr.sv:70) |
| sub_x_11       | DW01_sub       | width=15   | sub_71_I3 (bf_cntr_no_sr.sv:71) |
| sub_x_12       | DW01_sub       | width=15   | sub_72_I3 (bf_cntr_no_sr.sv:72) |
| add_x_13       | DW01_add       | width=15   | add_69_I4 (bf_cntr_no_sr.sv:69) |
| add_x_14       | DW01_add       | width=15   | add_70_I4 (bf_cntr_no_sr.sv:70) |
| sub_x_15       | DW01_sub       | width=15   | sub_71_I4 (bf_cntr_no_sr.sv:71) |
| sub_x_16       | DW01_sub       | width=15   | sub_72_I4 (bf_cntr_no_sr.sv:72) |
| add_x_17       | DW01_add       | width=15   | add_69_I5 (bf_cntr_no_sr.sv:69) |
| add_x_18       | DW01_add       | width=15   | add_70_I5 (bf_cntr_no_sr.sv:70) |
| sub_x_19       | DW01_sub       | width=15   | sub_71_I5 (bf_cntr_no_sr.sv:71) |
| sub_x_20       | DW01_sub       | width=15   | sub_72_I5 (bf_cntr_no_sr.sv:72) |
| add_x_21       | DW01_add       | width=15   | add_69_I6 (bf_cntr_no_sr.sv:69) |
| add_x_22       | DW01_add       | width=15   | add_70_I6 (bf_cntr_no_sr.sv:70) |
| sub_x_23       | DW01_sub       | width=15   | sub_71_I6 (bf_cntr_no_sr.sv:71) |
| sub_x_24       | DW01_sub       | width=15   | sub_72_I6 (bf_cntr_no_sr.sv:72) |
| add_x_25       | DW01_add       | width=15   | add_69_I7 (bf_cntr_no_sr.sv:69) |
| add_x_26       | DW01_add       | width=15   | add_70_I7 (bf_cntr_no_sr.sv:70) |
| sub_x_27       | DW01_sub       | width=15   | sub_71_I7 (bf_cntr_no_sr.sv:71) |
| sub_x_28       | DW01_sub       | width=15   | sub_72_I7 (bf_cntr_no_sr.sv:72) |
| add_x_29       | DW01_add       | width=15   | add_69_I8 (bf_cntr_no_sr.sv:69) |
| add_x_30       | DW01_add       | width=15   | add_70_I8 (bf_cntr_no_sr.sv:70) |
| sub_x_31       | DW01_sub       | width=15   | sub_71_I8 (bf_cntr_no_sr.sv:71) |
| sub_x_32       | DW01_sub       | width=15   | sub_72_I8 (bf_cntr_no_sr.sv:72) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_add         | apparch (area)     |                |
| add_x_2            | DW01_add         | apparch (area)     |                |
| sub_x_3            | DW01_sub         | apparch (area)     |                |
| sub_x_4            | DW01_sub         | apparch (area)     |                |
| add_x_5            | DW01_add         | apparch (area)     |                |
| add_x_6            | DW01_add         | apparch (area)     |                |
| sub_x_7            | DW01_sub         | apparch (area)     |                |
| sub_x_8            | DW01_sub         | apparch (area)     |                |
| add_x_9            | DW01_add         | apparch (area)     |                |
| add_x_10           | DW01_add         | apparch (area)     |                |
| sub_x_11           | DW01_sub         | apparch (area)     |                |
| sub_x_12           | DW01_sub         | apparch (area)     |                |
| add_x_13           | DW01_add         | apparch (area)     |                |
| add_x_14           | DW01_add         | apparch (area)     |                |
| sub_x_15           | DW01_sub         | apparch (area)     |                |
| sub_x_16           | DW01_sub         | apparch (area)     |                |
| add_x_17           | DW01_add         | apparch (area)     |                |
| add_x_18           | DW01_add         | apparch (area)     |                |
| sub_x_19           | DW01_sub         | apparch (area)     |                |
| sub_x_20           | DW01_sub         | apparch (area)     |                |
| add_x_21           | DW01_add         | apparch (area)     |                |
| add_x_22           | DW01_add         | apparch (area)     |                |
| sub_x_23           | DW01_sub         | apparch (area)     |                |
| sub_x_24           | DW01_sub         | apparch (area)     |                |
| add_x_25           | DW01_add         | apparch (area)     |                |
| add_x_26           | DW01_add         | apparch (area)     |                |
| sub_x_27           | DW01_sub         | apparch (area)     |                |
| sub_x_28           | DW01_sub         | apparch (area)     |                |
| add_x_29           | DW01_add         | apparch (area)     |                |
| add_x_30           | DW01_add         | apparch (area)     |                |
| sub_x_31           | DW01_sub         | apparch (area)     |                |
| sub_x_32           | DW01_sub         | apparch (area)     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : fft_stage_4_DATA12_ARRAY16_DELAY2_STAGE4
****************************************

No implementations to report
 
****************************************
Design : mul_twf1_1
****************************************

Resource Report for this hierarchy in file ../FFT/final/mul_twf1_1.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_inc       | width=5    | add_33_S2 (mul_twf1_1.sv:33) |
| add_x_3        | DW01_add       | width=23   | add_104 (mul_twf1_1.sv:104) |
| gt_x_4         | DW_cmp         | width=15   | gt_96_C104 (mul_twf1_1.sv:96) |
| lt_x_5         | DW_cmp         | width=15   | lt_97_C104 (mul_twf1_1.sv:97) |
| add_x_6        | DW01_add       | width=23   | add_105 (mul_twf1_1.sv:105) |
| gt_x_7         | DW_cmp         | width=15   | gt_96_C105 (mul_twf1_1.sv:96) |
| lt_x_8         | DW_cmp         | width=15   | lt_97_C105 (mul_twf1_1.sv:97) |
| add_x_9        | DW01_add       | width=23   | add_104_I2 (mul_twf1_1.sv:104) |
| gt_x_10        | DW_cmp         | width=15   | gt_96_C104_I2 (mul_twf1_1.sv:96) |
| lt_x_11        | DW_cmp         | width=15   | lt_97_C104_I2 (mul_twf1_1.sv:97) |
| add_x_12       | DW01_add       | width=23   | add_105_I2 (mul_twf1_1.sv:105) |
| gt_x_13        | DW_cmp         | width=15   | gt_96_C105_I2 (mul_twf1_1.sv:96) |
| lt_x_14        | DW_cmp         | width=15   | lt_97_C105_I2 (mul_twf1_1.sv:97) |
| add_x_15       | DW01_add       | width=23   | add_104_I3 (mul_twf1_1.sv:104) |
| gt_x_16        | DW_cmp         | width=15   | gt_96_C104_I3 (mul_twf1_1.sv:96) |
| lt_x_17        | DW_cmp         | width=15   | lt_97_C104_I3 (mul_twf1_1.sv:97) |
| add_x_18       | DW01_add       | width=23   | add_105_I3 (mul_twf1_1.sv:105) |
| gt_x_19        | DW_cmp         | width=15   | gt_96_C105_I3 (mul_twf1_1.sv:96) |
| lt_x_20        | DW_cmp         | width=15   | lt_97_C105_I3 (mul_twf1_1.sv:97) |
| add_x_21       | DW01_add       | width=23   | add_104_I4 (mul_twf1_1.sv:104) |
| gt_x_22        | DW_cmp         | width=15   | gt_96_C104_I4 (mul_twf1_1.sv:96) |
| lt_x_23        | DW_cmp         | width=15   | lt_97_C104_I4 (mul_twf1_1.sv:97) |
| add_x_24       | DW01_add       | width=23   | add_105_I4 (mul_twf1_1.sv:105) |
| gt_x_25        | DW_cmp         | width=15   | gt_96_C105_I4 (mul_twf1_1.sv:96) |
| lt_x_26        | DW_cmp         | width=15   | lt_97_C105_I4 (mul_twf1_1.sv:97) |
| add_x_27       | DW01_add       | width=23   | add_104_I5 (mul_twf1_1.sv:104) |
| gt_x_28        | DW_cmp         | width=15   | gt_96_C104_I5 (mul_twf1_1.sv:96) |
| lt_x_29        | DW_cmp         | width=15   | lt_97_C104_I5 (mul_twf1_1.sv:97) |
| add_x_30       | DW01_add       | width=23   | add_105_I5 (mul_twf1_1.sv:105) |
| gt_x_31        | DW_cmp         | width=15   | gt_96_C105_I5 (mul_twf1_1.sv:96) |
| lt_x_32        | DW_cmp         | width=15   | lt_97_C105_I5 (mul_twf1_1.sv:97) |
| add_x_33       | DW01_add       | width=23   | add_104_I6 (mul_twf1_1.sv:104) |
| gt_x_34        | DW_cmp         | width=15   | gt_96_C104_I6 (mul_twf1_1.sv:96) |
| lt_x_35        | DW_cmp         | width=15   | lt_97_C104_I6 (mul_twf1_1.sv:97) |
| add_x_36       | DW01_add       | width=23   | add_105_I6 (mul_twf1_1.sv:105) |
| gt_x_37        | DW_cmp         | width=15   | gt_96_C105_I6 (mul_twf1_1.sv:96) |
| lt_x_38        | DW_cmp         | width=15   | lt_97_C105_I6 (mul_twf1_1.sv:97) |
| add_x_39       | DW01_add       | width=23   | add_104_I7 (mul_twf1_1.sv:104) |
| gt_x_40        | DW_cmp         | width=15   | gt_96_C104_I7 (mul_twf1_1.sv:96) |
| lt_x_41        | DW_cmp         | width=15   | lt_97_C104_I7 (mul_twf1_1.sv:97) |
| add_x_42       | DW01_add       | width=23   | add_105_I7 (mul_twf1_1.sv:105) |
| gt_x_43        | DW_cmp         | width=15   | gt_96_C105_I7 (mul_twf1_1.sv:96) |
| lt_x_44        | DW_cmp         | width=15   | lt_97_C105_I7 (mul_twf1_1.sv:97) |
| add_x_45       | DW01_add       | width=23   | add_104_I8 (mul_twf1_1.sv:104) |
| gt_x_46        | DW_cmp         | width=15   | gt_96_C104_I8 (mul_twf1_1.sv:96) |
| lt_x_47        | DW_cmp         | width=15   | lt_97_C104_I8 (mul_twf1_1.sv:97) |
| add_x_48       | DW01_add       | width=23   | add_105_I8 (mul_twf1_1.sv:105) |
| gt_x_49        | DW_cmp         | width=15   | gt_96_C105_I8 (mul_twf1_1.sv:96) |
| lt_x_50        | DW_cmp         | width=15   | lt_97_C105_I8 (mul_twf1_1.sv:97) |
| add_x_51       | DW01_add       | width=23   | add_104_I9 (mul_twf1_1.sv:104) |
| gt_x_52        | DW_cmp         | width=15   | gt_96_C104_I9 (mul_twf1_1.sv:96) |
| lt_x_53        | DW_cmp         | width=15   | lt_97_C104_I9 (mul_twf1_1.sv:97) |
| add_x_54       | DW01_add       | width=23   | add_105_I9 (mul_twf1_1.sv:105) |
| gt_x_55        | DW_cmp         | width=15   | gt_96_C105_I9 (mul_twf1_1.sv:96) |
| lt_x_56        | DW_cmp         | width=15   | lt_97_C105_I9 (mul_twf1_1.sv:97) |
| add_x_57       | DW01_add       | width=23   | add_104_I10 (mul_twf1_1.sv:104) |
| gt_x_58        | DW_cmp         | width=15   | gt_96_C104_I10 (mul_twf1_1.sv:96) |
| lt_x_59        | DW_cmp         | width=15   | lt_97_C104_I10 (mul_twf1_1.sv:97) |
| add_x_60       | DW01_add       | width=23   | add_105_I10 (mul_twf1_1.sv:105) |
| gt_x_61        | DW_cmp         | width=15   | gt_96_C105_I10 (mul_twf1_1.sv:96) |
| lt_x_62        | DW_cmp         | width=15   | lt_97_C105_I10 (mul_twf1_1.sv:97) |
| add_x_63       | DW01_add       | width=23   | add_104_I11 (mul_twf1_1.sv:104) |
| gt_x_64        | DW_cmp         | width=15   | gt_96_C104_I11 (mul_twf1_1.sv:96) |
| lt_x_65        | DW_cmp         | width=15   | lt_97_C104_I11 (mul_twf1_1.sv:97) |
| add_x_66       | DW01_add       | width=23   | add_105_I11 (mul_twf1_1.sv:105) |
| gt_x_67        | DW_cmp         | width=15   | gt_96_C105_I11 (mul_twf1_1.sv:96) |
| lt_x_68        | DW_cmp         | width=15   | lt_97_C105_I11 (mul_twf1_1.sv:97) |
| add_x_69       | DW01_add       | width=23   | add_104_I12 (mul_twf1_1.sv:104) |
| gt_x_70        | DW_cmp         | width=15   | gt_96_C104_I12 (mul_twf1_1.sv:96) |
| lt_x_71        | DW_cmp         | width=15   | lt_97_C104_I12 (mul_twf1_1.sv:97) |
| add_x_72       | DW01_add       | width=23   | add_105_I12 (mul_twf1_1.sv:105) |
| gt_x_73        | DW_cmp         | width=15   | gt_96_C105_I12 (mul_twf1_1.sv:96) |
| lt_x_74        | DW_cmp         | width=15   | lt_97_C105_I12 (mul_twf1_1.sv:97) |
| add_x_75       | DW01_add       | width=23   | add_104_I13 (mul_twf1_1.sv:104) |
| gt_x_76        | DW_cmp         | width=15   | gt_96_C104_I13 (mul_twf1_1.sv:96) |
| lt_x_77        | DW_cmp         | width=15   | lt_97_C104_I13 (mul_twf1_1.sv:97) |
| add_x_78       | DW01_add       | width=23   | add_105_I13 (mul_twf1_1.sv:105) |
| gt_x_79        | DW_cmp         | width=15   | gt_96_C105_I13 (mul_twf1_1.sv:96) |
| lt_x_80        | DW_cmp         | width=15   | lt_97_C105_I13 (mul_twf1_1.sv:97) |
| add_x_81       | DW01_add       | width=23   | add_104_I14 (mul_twf1_1.sv:104) |
| gt_x_82        | DW_cmp         | width=15   | gt_96_C104_I14 (mul_twf1_1.sv:96) |
| lt_x_83        | DW_cmp         | width=15   | lt_97_C104_I14 (mul_twf1_1.sv:97) |
| add_x_84       | DW01_add       | width=23   | add_105_I14 (mul_twf1_1.sv:105) |
| gt_x_85        | DW_cmp         | width=15   | gt_96_C105_I14 (mul_twf1_1.sv:96) |
| lt_x_86        | DW_cmp         | width=15   | lt_97_C105_I14 (mul_twf1_1.sv:97) |
| add_x_87       | DW01_add       | width=23   | add_104_I15 (mul_twf1_1.sv:104) |
| gt_x_88        | DW_cmp         | width=15   | gt_96_C104_I15 (mul_twf1_1.sv:96) |
| lt_x_89        | DW_cmp         | width=15   | lt_97_C104_I15 (mul_twf1_1.sv:97) |
| add_x_90       | DW01_add       | width=23   | add_105_I15 (mul_twf1_1.sv:105) |
| gt_x_91        | DW_cmp         | width=15   | gt_96_C105_I15 (mul_twf1_1.sv:96) |
| lt_x_92        | DW_cmp         | width=15   | lt_97_C105_I15 (mul_twf1_1.sv:97) |
| add_x_93       | DW01_add       | width=23   | add_104_I16 (mul_twf1_1.sv:104) |
| gt_x_94        | DW_cmp         | width=15   | gt_96_C104_I16 (mul_twf1_1.sv:96) |
| lt_x_95        | DW_cmp         | width=15   | lt_97_C104_I16 (mul_twf1_1.sv:97) |
| add_x_96       | DW01_add       | width=23   | add_105_I16 (mul_twf1_1.sv:105) |
| gt_x_97        | DW_cmp         | width=15   | gt_96_C105_I16 (mul_twf1_1.sv:96) |
| lt_x_98        | DW_cmp         | width=15   | lt_97_C105_I16 (mul_twf1_1.sv:97) |
| DP_OP_387J13_122_2171           |            |                            |
|                | DP_OP_387J13_122_2171 |     |                            |
| DP_OP_388J13_123_2171           |            |                            |
|                | DP_OP_388J13_123_2171 |     |                            |
| DP_OP_389J13_124_2171           |            |                            |
|                | DP_OP_389J13_124_2171 |     |                            |
| DP_OP_390J13_125_2171           |            |                            |
|                | DP_OP_390J13_125_2171 |     |                            |
| DP_OP_391J13_126_2171           |            |                            |
|                | DP_OP_391J13_126_2171 |     |                            |
| DP_OP_392J13_127_2171           |            |                            |
|                | DP_OP_392J13_127_2171 |     |                            |
| DP_OP_393J13_128_2171           |            |                            |
|                | DP_OP_393J13_128_2171 |     |                            |
| DP_OP_394J13_129_2171           |            |                            |
|                | DP_OP_394J13_129_2171 |     |                            |
| DP_OP_395J13_130_2171           |            |                            |
|                | DP_OP_395J13_130_2171 |     |                            |
| DP_OP_396J13_131_2171           |            |                            |
|                | DP_OP_396J13_131_2171 |     |                            |
| DP_OP_397J13_132_2171           |            |                            |
|                | DP_OP_397J13_132_2171 |     |                            |
| DP_OP_398J13_133_2171           |            |                            |
|                | DP_OP_398J13_133_2171 |     |                            |
| DP_OP_399J13_134_2171           |            |                            |
|                | DP_OP_399J13_134_2171 |     |                            |
| DP_OP_400J13_135_2171           |            |                            |
|                | DP_OP_400J13_135_2171 |     |                            |
| DP_OP_401J13_136_2171           |            |                            |
|                | DP_OP_401J13_136_2171 |     |                            |
| DP_OP_402J13_137_2171           |            |                            |
|                | DP_OP_402J13_137_2171 |     |                            |
| DP_OP_403J13_138_2171           |            |                            |
|                | DP_OP_403J13_138_2171 |     |                            |
| DP_OP_404J13_139_2171           |            |                            |
|                | DP_OP_404J13_139_2171 |     |                            |
| DP_OP_405J13_140_2171           |            |                            |
|                | DP_OP_405J13_140_2171 |     |                            |
| DP_OP_406J13_141_2171           |            |                            |
|                | DP_OP_406J13_141_2171 |     |                            |
| DP_OP_407J13_142_2171           |            |                            |
|                | DP_OP_407J13_142_2171 |     |                            |
| DP_OP_408J13_143_2171           |            |                            |
|                | DP_OP_408J13_143_2171 |     |                            |
| DP_OP_409J13_144_2171           |            |                            |
|                | DP_OP_409J13_144_2171 |     |                            |
| DP_OP_410J13_145_2171           |            |                            |
|                | DP_OP_410J13_145_2171 |     |                            |
| DP_OP_411J13_146_2171           |            |                            |
|                | DP_OP_411J13_146_2171 |     |                            |
| DP_OP_412J13_147_2171           |            |                            |
|                | DP_OP_412J13_147_2171 |     |                            |
| DP_OP_413J13_148_2171           |            |                            |
|                | DP_OP_413J13_148_2171 |     |                            |
| DP_OP_414J13_149_2171           |            |                            |
|                | DP_OP_414J13_149_2171 |     |                            |
| DP_OP_415J13_150_2171           |            |                            |
|                | DP_OP_415J13_150_2171 |     |                            |
| DP_OP_416J13_151_2171           |            |                            |
|                | DP_OP_416J13_151_2171 |     |                            |
| DP_OP_417J13_152_2171           |            |                            |
|                | DP_OP_417J13_152_2171 |     |                            |
| DP_OP_418J13_153_2171           |            |                            |
|                | DP_OP_418J13_153_2171 |     |                            |
=============================================================================

Datapath Report for DP_OP_387J13_122_2171
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_387J13_122_2171 | mult_74 (mul_twf1_1.sv:74)                         |
|                      | sub_74 (mul_twf1_1.sv:74)                           |
|                      | mult_74_2 (mul_twf1_1.sv:74)                        |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T2    | IFO  | Signed   | 23    | I1 * I2 (mul_twf1_1.sv:74)               |
| T3    | IFO  | Signed   | 23    | I3 * I4 (mul_twf1_1.sv:74)               |
| O1    | PO   | Signed   | 24    | T2 - T3 (mul_twf1_1.sv:74)               |
==============================================================================

Datapath Report for DP_OP_388J13_123_2171
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_388J13_123_2171 | mult_75 (mul_twf1_1.sv:75)                         |
|                      | add_75 (mul_twf1_1.sv:75)                           |
|                      | mult_75_2 (mul_twf1_1.sv:75)                        |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T5    | IFO  | Signed   | 23    | I1 * I2 (mul_twf1_1.sv:75)               |
| T6    | IFO  | Signed   | 23    | I3 * I4 (mul_twf1_1.sv:75)               |
| O1    | PO   | Signed   | 24    | T5 + T6 (mul_twf1_1.sv:75)               |
==============================================================================

Datapath Report for DP_OP_389J13_124_2171
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_389J13_124_2171 | mult_74_I2 (mul_twf1_1.sv:74)                      |
|                      | sub_74_I2 (mul_twf1_1.sv:74)                        |
|                      | mult_74_2_I2 (mul_twf1_1.sv:74)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T8    | IFO  | Signed   | 23    | I1 * I2 (mul_twf1_1.sv:74)               |
| T9    | IFO  | Signed   | 23    | I3 * I4 (mul_twf1_1.sv:74)               |
| O1    | PO   | Signed   | 24    | T8 - T9 (mul_twf1_1.sv:74)               |
==============================================================================

Datapath Report for DP_OP_390J13_125_2171
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_390J13_125_2171 | mult_75_I2 (mul_twf1_1.sv:75)                      |
|                      | add_75_I2 (mul_twf1_1.sv:75)                        |
|                      | mult_75_2_I2 (mul_twf1_1.sv:75)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T11   | IFO  | Signed   | 23    | I1 * I2 (mul_twf1_1.sv:75)               |
| T12   | IFO  | Signed   | 23    | I3 * I4 (mul_twf1_1.sv:75)               |
| O1    | PO   | Signed   | 24    | T11 + T12 (mul_twf1_1.sv:75)             |
==============================================================================

Datapath Report for DP_OP_391J13_126_2171
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_391J13_126_2171 | mult_74_I3 (mul_twf1_1.sv:74)                      |
|                      | sub_74_I3 (mul_twf1_1.sv:74)                        |
|                      | mult_74_2_I3 (mul_twf1_1.sv:74)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T14   | IFO  | Signed   | 23    | I1 * I2 (mul_twf1_1.sv:74)               |
| T15   | IFO  | Signed   | 23    | I3 * I4 (mul_twf1_1.sv:74)               |
| O1    | PO   | Signed   | 24    | T14 - T15 (mul_twf1_1.sv:74)             |
==============================================================================

Datapath Report for DP_OP_392J13_127_2171
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_392J13_127_2171 | mult_75_I3 (mul_twf1_1.sv:75)                      |
|                      | add_75_I3 (mul_twf1_1.sv:75)                        |
|                      | mult_75_2_I3 (mul_twf1_1.sv:75)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T17   | IFO  | Signed   | 23    | I1 * I2 (mul_twf1_1.sv:75)               |
| T18   | IFO  | Signed   | 23    | I3 * I4 (mul_twf1_1.sv:75)               |
| O1    | PO   | Signed   | 24    | T17 + T18 (mul_twf1_1.sv:75)             |
==============================================================================

Datapath Report for DP_OP_393J13_128_2171
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_393J13_128_2171 | mult_74_I4 (mul_twf1_1.sv:74)                      |
|                      | sub_74_I4 (mul_twf1_1.sv:74)                        |
|                      | mult_74_2_I4 (mul_twf1_1.sv:74)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T20   | IFO  | Signed   | 23    | I1 * I2 (mul_twf1_1.sv:74)               |
| T21   | IFO  | Signed   | 23    | I3 * I4 (mul_twf1_1.sv:74)               |
| O1    | PO   | Signed   | 24    | T20 - T21 (mul_twf1_1.sv:74)             |
==============================================================================

Datapath Report for DP_OP_394J13_129_2171
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_394J13_129_2171 | mult_75_I4 (mul_twf1_1.sv:75)                      |
|                      | add_75_I4 (mul_twf1_1.sv:75)                        |
|                      | mult_75_2_I4 (mul_twf1_1.sv:75)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T23   | IFO  | Signed   | 23    | I1 * I2 (mul_twf1_1.sv:75)               |
| T24   | IFO  | Signed   | 23    | I3 * I4 (mul_twf1_1.sv:75)               |
| O1    | PO   | Signed   | 24    | T23 + T24 (mul_twf1_1.sv:75)             |
==============================================================================

Datapath Report for DP_OP_395J13_130_2171
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_395J13_130_2171 | mult_74_I5 (mul_twf1_1.sv:74)                      |
|                      | sub_74_I5 (mul_twf1_1.sv:74)                        |
|                      | mult_74_2_I5 (mul_twf1_1.sv:74)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T26   | IFO  | Signed   | 23    | I1 * I2 (mul_twf1_1.sv:74)               |
| T27   | IFO  | Signed   | 23    | I3 * I4 (mul_twf1_1.sv:74)               |
| O1    | PO   | Signed   | 24    | T26 - T27 (mul_twf1_1.sv:74)             |
==============================================================================

Datapath Report for DP_OP_396J13_131_2171
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_396J13_131_2171 | mult_75_I5 (mul_twf1_1.sv:75)                      |
|                      | add_75_I5 (mul_twf1_1.sv:75)                        |
|                      | mult_75_2_I5 (mul_twf1_1.sv:75)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T29   | IFO  | Signed   | 23    | I1 * I2 (mul_twf1_1.sv:75)               |
| T30   | IFO  | Signed   | 23    | I3 * I4 (mul_twf1_1.sv:75)               |
| O1    | PO   | Signed   | 24    | T29 + T30 (mul_twf1_1.sv:75)             |
==============================================================================

Datapath Report for DP_OP_397J13_132_2171
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_397J13_132_2171 | mult_74_I6 (mul_twf1_1.sv:74)                      |
|                      | sub_74_I6 (mul_twf1_1.sv:74)                        |
|                      | mult_74_2_I6 (mul_twf1_1.sv:74)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T32   | IFO  | Signed   | 23    | I1 * I2 (mul_twf1_1.sv:74)               |
| T33   | IFO  | Signed   | 23    | I3 * I4 (mul_twf1_1.sv:74)               |
| O1    | PO   | Signed   | 24    | T32 - T33 (mul_twf1_1.sv:74)             |
==============================================================================

Datapath Report for DP_OP_398J13_133_2171
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_398J13_133_2171 | mult_75_I6 (mul_twf1_1.sv:75)                      |
|                      | add_75_I6 (mul_twf1_1.sv:75)                        |
|                      | mult_75_2_I6 (mul_twf1_1.sv:75)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T35   | IFO  | Signed   | 23    | I1 * I2 (mul_twf1_1.sv:75)               |
| T36   | IFO  | Signed   | 23    | I3 * I4 (mul_twf1_1.sv:75)               |
| O1    | PO   | Signed   | 24    | T35 + T36 (mul_twf1_1.sv:75)             |
==============================================================================

Datapath Report for DP_OP_399J13_134_2171
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_399J13_134_2171 | mult_74_I7 (mul_twf1_1.sv:74)                      |
|                      | sub_74_I7 (mul_twf1_1.sv:74)                        |
|                      | mult_74_2_I7 (mul_twf1_1.sv:74)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T38   | IFO  | Signed   | 23    | I1 * I2 (mul_twf1_1.sv:74)               |
| T39   | IFO  | Signed   | 23    | I3 * I4 (mul_twf1_1.sv:74)               |
| O1    | PO   | Signed   | 24    | T38 - T39 (mul_twf1_1.sv:74)             |
==============================================================================

Datapath Report for DP_OP_400J13_135_2171
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_400J13_135_2171 | mult_75_I7 (mul_twf1_1.sv:75)                      |
|                      | add_75_I7 (mul_twf1_1.sv:75)                        |
|                      | mult_75_2_I7 (mul_twf1_1.sv:75)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T41   | IFO  | Signed   | 23    | I1 * I2 (mul_twf1_1.sv:75)               |
| T42   | IFO  | Signed   | 23    | I3 * I4 (mul_twf1_1.sv:75)               |
| O1    | PO   | Signed   | 24    | T41 + T42 (mul_twf1_1.sv:75)             |
==============================================================================

Datapath Report for DP_OP_401J13_136_2171
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_401J13_136_2171 | mult_74_I8 (mul_twf1_1.sv:74)                      |
|                      | sub_74_I8 (mul_twf1_1.sv:74)                        |
|                      | mult_74_2_I8 (mul_twf1_1.sv:74)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T44   | IFO  | Signed   | 23    | I1 * I2 (mul_twf1_1.sv:74)               |
| T45   | IFO  | Signed   | 23    | I3 * I4 (mul_twf1_1.sv:74)               |
| O1    | PO   | Signed   | 24    | T44 - T45 (mul_twf1_1.sv:74)             |
==============================================================================

Datapath Report for DP_OP_402J13_137_2171
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_402J13_137_2171 | mult_75_I8 (mul_twf1_1.sv:75)                      |
|                      | add_75_I8 (mul_twf1_1.sv:75)                        |
|                      | mult_75_2_I8 (mul_twf1_1.sv:75)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T47   | IFO  | Signed   | 23    | I1 * I2 (mul_twf1_1.sv:75)               |
| T48   | IFO  | Signed   | 23    | I3 * I4 (mul_twf1_1.sv:75)               |
| O1    | PO   | Signed   | 24    | T47 + T48 (mul_twf1_1.sv:75)             |
==============================================================================

Datapath Report for DP_OP_403J13_138_2171
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_403J13_138_2171 | mult_74_I9 (mul_twf1_1.sv:74)                      |
|                      | sub_74_I9 (mul_twf1_1.sv:74)                        |
|                      | mult_74_2_I9 (mul_twf1_1.sv:74)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T50   | IFO  | Signed   | 23    | I1 * I2 (mul_twf1_1.sv:74)               |
| T51   | IFO  | Signed   | 23    | I3 * I4 (mul_twf1_1.sv:74)               |
| O1    | PO   | Signed   | 24    | T50 - T51 (mul_twf1_1.sv:74)             |
==============================================================================

Datapath Report for DP_OP_404J13_139_2171
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_404J13_139_2171 | mult_75_I9 (mul_twf1_1.sv:75)                      |
|                      | add_75_I9 (mul_twf1_1.sv:75)                        |
|                      | mult_75_2_I9 (mul_twf1_1.sv:75)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T53   | IFO  | Signed   | 23    | I1 * I2 (mul_twf1_1.sv:75)               |
| T54   | IFO  | Signed   | 23    | I3 * I4 (mul_twf1_1.sv:75)               |
| O1    | PO   | Signed   | 24    | T53 + T54 (mul_twf1_1.sv:75)             |
==============================================================================

Datapath Report for DP_OP_405J13_140_2171
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_405J13_140_2171 | mult_74_I10 (mul_twf1_1.sv:74)                     |
|                      | sub_74_I10 (mul_twf1_1.sv:74)                       |
|                      | mult_74_2_I10 (mul_twf1_1.sv:74)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T56   | IFO  | Signed   | 23    | I1 * I2 (mul_twf1_1.sv:74)               |
| T57   | IFO  | Signed   | 23    | I3 * I4 (mul_twf1_1.sv:74)               |
| O1    | PO   | Signed   | 24    | T56 - T57 (mul_twf1_1.sv:74)             |
==============================================================================

Datapath Report for DP_OP_406J13_141_2171
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_406J13_141_2171 | mult_75_I10 (mul_twf1_1.sv:75)                     |
|                      | add_75_I10 (mul_twf1_1.sv:75)                       |
|                      | mult_75_2_I10 (mul_twf1_1.sv:75)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T59   | IFO  | Signed   | 23    | I1 * I2 (mul_twf1_1.sv:75)               |
| T60   | IFO  | Signed   | 23    | I3 * I4 (mul_twf1_1.sv:75)               |
| O1    | PO   | Signed   | 24    | T59 + T60 (mul_twf1_1.sv:75)             |
==============================================================================

Datapath Report for DP_OP_407J13_142_2171
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_407J13_142_2171 | mult_74_I11 (mul_twf1_1.sv:74)                     |
|                      | sub_74_I11 (mul_twf1_1.sv:74)                       |
|                      | mult_74_2_I11 (mul_twf1_1.sv:74)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T62   | IFO  | Signed   | 23    | I1 * I2 (mul_twf1_1.sv:74)               |
| T63   | IFO  | Signed   | 23    | I3 * I4 (mul_twf1_1.sv:74)               |
| O1    | PO   | Signed   | 24    | T62 - T63 (mul_twf1_1.sv:74)             |
==============================================================================

Datapath Report for DP_OP_408J13_143_2171
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_408J13_143_2171 | mult_75_I11 (mul_twf1_1.sv:75)                     |
|                      | add_75_I11 (mul_twf1_1.sv:75)                       |
|                      | mult_75_2_I11 (mul_twf1_1.sv:75)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T65   | IFO  | Signed   | 23    | I1 * I2 (mul_twf1_1.sv:75)               |
| T66   | IFO  | Signed   | 23    | I3 * I4 (mul_twf1_1.sv:75)               |
| O1    | PO   | Signed   | 24    | T65 + T66 (mul_twf1_1.sv:75)             |
==============================================================================

Datapath Report for DP_OP_409J13_144_2171
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_409J13_144_2171 | mult_74_I12 (mul_twf1_1.sv:74)                     |
|                      | sub_74_I12 (mul_twf1_1.sv:74)                       |
|                      | mult_74_2_I12 (mul_twf1_1.sv:74)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T68   | IFO  | Signed   | 23    | I1 * I2 (mul_twf1_1.sv:74)               |
| T69   | IFO  | Signed   | 23    | I3 * I4 (mul_twf1_1.sv:74)               |
| O1    | PO   | Signed   | 24    | T68 - T69 (mul_twf1_1.sv:74)             |
==============================================================================

Datapath Report for DP_OP_410J13_145_2171
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_410J13_145_2171 | mult_75_I12 (mul_twf1_1.sv:75)                     |
|                      | add_75_I12 (mul_twf1_1.sv:75)                       |
|                      | mult_75_2_I12 (mul_twf1_1.sv:75)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T71   | IFO  | Signed   | 23    | I1 * I2 (mul_twf1_1.sv:75)               |
| T72   | IFO  | Signed   | 23    | I3 * I4 (mul_twf1_1.sv:75)               |
| O1    | PO   | Signed   | 24    | T71 + T72 (mul_twf1_1.sv:75)             |
==============================================================================

Datapath Report for DP_OP_411J13_146_2171
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_411J13_146_2171 | mult_74_I13 (mul_twf1_1.sv:74)                     |
|                      | sub_74_I13 (mul_twf1_1.sv:74)                       |
|                      | mult_74_2_I13 (mul_twf1_1.sv:74)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T74   | IFO  | Signed   | 23    | I1 * I2 (mul_twf1_1.sv:74)               |
| T75   | IFO  | Signed   | 23    | I3 * I4 (mul_twf1_1.sv:74)               |
| O1    | PO   | Signed   | 24    | T74 - T75 (mul_twf1_1.sv:74)             |
==============================================================================

Datapath Report for DP_OP_412J13_147_2171
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_412J13_147_2171 | mult_75_I13 (mul_twf1_1.sv:75)                     |
|                      | add_75_I13 (mul_twf1_1.sv:75)                       |
|                      | mult_75_2_I13 (mul_twf1_1.sv:75)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T77   | IFO  | Signed   | 23    | I1 * I2 (mul_twf1_1.sv:75)               |
| T78   | IFO  | Signed   | 23    | I3 * I4 (mul_twf1_1.sv:75)               |
| O1    | PO   | Signed   | 24    | T77 + T78 (mul_twf1_1.sv:75)             |
==============================================================================

Datapath Report for DP_OP_413J13_148_2171
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_413J13_148_2171 | mult_74_I14 (mul_twf1_1.sv:74)                     |
|                      | sub_74_I14 (mul_twf1_1.sv:74)                       |
|                      | mult_74_2_I14 (mul_twf1_1.sv:74)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T80   | IFO  | Signed   | 23    | I1 * I2 (mul_twf1_1.sv:74)               |
| T81   | IFO  | Signed   | 23    | I3 * I4 (mul_twf1_1.sv:74)               |
| O1    | PO   | Signed   | 24    | T80 - T81 (mul_twf1_1.sv:74)             |
==============================================================================

Datapath Report for DP_OP_414J13_149_2171
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_414J13_149_2171 | mult_75_I14 (mul_twf1_1.sv:75)                     |
|                      | add_75_I14 (mul_twf1_1.sv:75)                       |
|                      | mult_75_2_I14 (mul_twf1_1.sv:75)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T83   | IFO  | Signed   | 23    | I1 * I2 (mul_twf1_1.sv:75)               |
| T84   | IFO  | Signed   | 23    | I3 * I4 (mul_twf1_1.sv:75)               |
| O1    | PO   | Signed   | 24    | T83 + T84 (mul_twf1_1.sv:75)             |
==============================================================================

Datapath Report for DP_OP_415J13_150_2171
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_415J13_150_2171 | mult_74_I15 (mul_twf1_1.sv:74)                     |
|                      | sub_74_I15 (mul_twf1_1.sv:74)                       |
|                      | mult_74_2_I15 (mul_twf1_1.sv:74)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T86   | IFO  | Signed   | 23    | I1 * I2 (mul_twf1_1.sv:74)               |
| T87   | IFO  | Signed   | 23    | I3 * I4 (mul_twf1_1.sv:74)               |
| O1    | PO   | Signed   | 24    | T86 - T87 (mul_twf1_1.sv:74)             |
==============================================================================

Datapath Report for DP_OP_416J13_151_2171
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_416J13_151_2171 | mult_75_I15 (mul_twf1_1.sv:75)                     |
|                      | add_75_I15 (mul_twf1_1.sv:75)                       |
|                      | mult_75_2_I15 (mul_twf1_1.sv:75)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T89   | IFO  | Signed   | 23    | I1 * I2 (mul_twf1_1.sv:75)               |
| T90   | IFO  | Signed   | 23    | I3 * I4 (mul_twf1_1.sv:75)               |
| O1    | PO   | Signed   | 24    | T89 + T90 (mul_twf1_1.sv:75)             |
==============================================================================

Datapath Report for DP_OP_417J13_152_2171
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_417J13_152_2171 | mult_74_I16 (mul_twf1_1.sv:74)                     |
|                      | sub_74_I16 (mul_twf1_1.sv:74)                       |
|                      | mult_74_2_I16 (mul_twf1_1.sv:74)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T92   | IFO  | Signed   | 23    | I1 * I2 (mul_twf1_1.sv:74)               |
| T93   | IFO  | Signed   | 23    | I3 * I4 (mul_twf1_1.sv:74)               |
| O1    | PO   | Signed   | 24    | T92 - T93 (mul_twf1_1.sv:74)             |
==============================================================================

Datapath Report for DP_OP_418J13_153_2171
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_418J13_153_2171 | mult_75_I16 (mul_twf1_1.sv:75)                     |
|                      | add_75_I16 (mul_twf1_1.sv:75)                       |
|                      | mult_75_2_I16 (mul_twf1_1.sv:75)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T95   | IFO  | Signed   | 23    | I1 * I2 (mul_twf1_1.sv:75)               |
| T96   | IFO  | Signed   | 23    | I3 * I4 (mul_twf1_1.sv:75)               |
| O1    | PO   | Signed   | 24    | T95 + T96 (mul_twf1_1.sv:75)             |
==============================================================================


Datapath Extraction Report

Information: Operator associated with resources 'gt_96_C104 (mul_twf1_1.sv:96)' in design 'mul_twf1_1' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_104 (mul_twf1_1.sv:104)'.  (HDL-120)

Information: Operator associated with resources 'gt_96_C105 (mul_twf1_1.sv:96)' in design 'mul_twf1_1' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_105 (mul_twf1_1.sv:105)'.  (HDL-120)

Information: Operator associated with resources 'gt_96_C104_I2 (mul_twf1_1.sv:96)' in design 'mul_twf1_1' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_104_I2 (mul_twf1_1.sv:104)'.  (HDL-120)

Information: Operator associated with resources 'gt_96_C105_I2 (mul_twf1_1.sv:96)' in design 'mul_twf1_1' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_105_I2 (mul_twf1_1.sv:105)'.  (HDL-120)

Information: Operator associated with resources 'gt_96_C104_I3 (mul_twf1_1.sv:96)' in design 'mul_twf1_1' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_104_I3 (mul_twf1_1.sv:104)'.  (HDL-120)

Information: Operator associated with resources 'gt_96_C105_I3 (mul_twf1_1.sv:96)' in design 'mul_twf1_1' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_105_I3 (mul_twf1_1.sv:105)'.  (HDL-120)

Information: Operator associated with resources 'gt_96_C104_I4 (mul_twf1_1.sv:96)' in design 'mul_twf1_1' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_104_I4 (mul_twf1_1.sv:104)'.  (HDL-120)

Information: Operator associated with resources 'gt_96_C105_I4 (mul_twf1_1.sv:96)' in design 'mul_twf1_1' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_105_I4 (mul_twf1_1.sv:105)'.  (HDL-120)

Information: Operator associated with resources 'gt_96_C104_I5 (mul_twf1_1.sv:96)' in design 'mul_twf1_1' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_104_I5 (mul_twf1_1.sv:104)'.  (HDL-120)

Information: Operator associated with resources 'gt_96_C105_I5 (mul_twf1_1.sv:96)' in design 'mul_twf1_1' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_105_I5 (mul_twf1_1.sv:105)'.  (HDL-120)

Information: Operator associated with resources 'gt_96_C104_I6 (mul_twf1_1.sv:96)' in design 'mul_twf1_1' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_104_I6 (mul_twf1_1.sv:104)'.  (HDL-120)

Information: Operator associated with resources 'gt_96_C105_I6 (mul_twf1_1.sv:96)' in design 'mul_twf1_1' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_105_I6 (mul_twf1_1.sv:105)'.  (HDL-120)

Information: Operator associated with resources 'gt_96_C104_I7 (mul_twf1_1.sv:96)' in design 'mul_twf1_1' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_104_I7 (mul_twf1_1.sv:104)'.  (HDL-120)

Information: Operator associated with resources 'gt_96_C105_I7 (mul_twf1_1.sv:96)' in design 'mul_twf1_1' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_105_I7 (mul_twf1_1.sv:105)'.  (HDL-120)

Information: Operator associated with resources 'gt_96_C104_I8 (mul_twf1_1.sv:96)' in design 'mul_twf1_1' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_104_I8 (mul_twf1_1.sv:104)'.  (HDL-120)

Information: Operator associated with resources 'gt_96_C105_I8 (mul_twf1_1.sv:96)' in design 'mul_twf1_1' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_105_I8 (mul_twf1_1.sv:105)'.  (HDL-120)

Information: Operator associated with resources 'gt_96_C104_I9 (mul_twf1_1.sv:96)' in design 'mul_twf1_1' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_104_I9 (mul_twf1_1.sv:104)'.  (HDL-120)

Information: Operator associated with resources 'gt_96_C105_I9 (mul_twf1_1.sv:96)' in design 'mul_twf1_1' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_105_I9 (mul_twf1_1.sv:105)'.  (HDL-120)

Information: Operator associated with resources 'gt_96_C104_I10 (mul_twf1_1.sv:96)' in design 'mul_twf1_1' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_104_I10 (mul_twf1_1.sv:104)'.  (HDL-120)

Information: Operator associated with resources 'gt_96_C105_I10 (mul_twf1_1.sv:96)' in design 'mul_twf1_1' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_105_I10 (mul_twf1_1.sv:105)'.  (HDL-120)

Information: Operator associated with resources 'gt_96_C104_I11 (mul_twf1_1.sv:96)' in design 'mul_twf1_1' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_104_I11 (mul_twf1_1.sv:104)'.  (HDL-120)

Information: Operator associated with resources 'gt_96_C105_I11 (mul_twf1_1.sv:96)' in design 'mul_twf1_1' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_105_I11 (mul_twf1_1.sv:105)'.  (HDL-120)

Information: Operator associated with resources 'gt_96_C104_I12 (mul_twf1_1.sv:96)' in design 'mul_twf1_1' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_104_I12 (mul_twf1_1.sv:104)'.  (HDL-120)

Information: Operator associated with resources 'gt_96_C105_I12 (mul_twf1_1.sv:96)' in design 'mul_twf1_1' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_105_I12 (mul_twf1_1.sv:105)'.  (HDL-120)

Information: Operator associated with resources 'gt_96_C104_I13 (mul_twf1_1.sv:96)' in design 'mul_twf1_1' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_104_I13 (mul_twf1_1.sv:104)'.  (HDL-120)

Information: Operator associated with resources 'gt_96_C105_I13 (mul_twf1_1.sv:96)' in design 'mul_twf1_1' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_105_I13 (mul_twf1_1.sv:105)'.  (HDL-120)

Information: Operator associated with resources 'gt_96_C104_I14 (mul_twf1_1.sv:96)' in design 'mul_twf1_1' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_104_I14 (mul_twf1_1.sv:104)'.  (HDL-120)

Information: Operator associated with resources 'gt_96_C105_I14 (mul_twf1_1.sv:96)' in design 'mul_twf1_1' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_105_I14 (mul_twf1_1.sv:105)'.  (HDL-120)

Information: Operator associated with resources 'gt_96_C104_I15 (mul_twf1_1.sv:96)' in design 'mul_twf1_1' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_104_I15 (mul_twf1_1.sv:104)'.  (HDL-120)

Information: Operator associated with resources 'gt_96_C105_I15 (mul_twf1_1.sv:96)' in design 'mul_twf1_1' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_105_I15 (mul_twf1_1.sv:105)'.  (HDL-120)

Information: Operator associated with resources 'gt_96_C104_I16 (mul_twf1_1.sv:96)' in design 'mul_twf1_1' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_104_I16 (mul_twf1_1.sv:104)'.  (HDL-120)

Information: Operator associated with resources 'gt_96_C105_I16 (mul_twf1_1.sv:96)' in design 'mul_twf1_1' breaks the datapath extraction because there is leakage due to truncation on the fanout of its driver 'add_105_I16 (mul_twf1_1.sv:105)'.  (HDL-120)


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_inc         | apparch (area)     |                |
| add_x_3            | DW01_add         | apparch (area)     |                |
| gt_x_4             | DW_cmp           | apparch (area)     |                |
| lt_x_5             | DW_cmp           | apparch (area)     |                |
| add_x_6            | DW01_add         | apparch (area)     |                |
| gt_x_7             | DW_cmp           | apparch (area)     |                |
| lt_x_8             | DW_cmp           | apparch (area)     |                |
| add_x_9            | DW01_add         | apparch (area)     |                |
| gt_x_10            | DW_cmp           | apparch (area)     |                |
| lt_x_11            | DW_cmp           | apparch (area)     |                |
| add_x_12           | DW01_add         | apparch (area)     |                |
| gt_x_13            | DW_cmp           | apparch (area)     |                |
| lt_x_14            | DW_cmp           | apparch (area)     |                |
| add_x_15           | DW01_add         | apparch (area)     |                |
| gt_x_16            | DW_cmp           | apparch (area)     |                |
| lt_x_17            | DW_cmp           | apparch (area)     |                |
| add_x_18           | DW01_add         | apparch (area)     |                |
| gt_x_19            | DW_cmp           | apparch (area)     |                |
| lt_x_20            | DW_cmp           | apparch (area)     |                |
| add_x_21           | DW01_add         | apparch (area)     |                |
| gt_x_22            | DW_cmp           | apparch (area)     |                |
| lt_x_23            | DW_cmp           | apparch (area)     |                |
| add_x_24           | DW01_add         | apparch (area)     |                |
| gt_x_25            | DW_cmp           | apparch (area)     |                |
| lt_x_26            | DW_cmp           | apparch (area)     |                |
| add_x_27           | DW01_add         | apparch (area)     |                |
| gt_x_28            | DW_cmp           | apparch (area)     |                |
| lt_x_29            | DW_cmp           | apparch (area)     |                |
| add_x_30           | DW01_add         | apparch (area)     |                |
| gt_x_31            | DW_cmp           | apparch (area)     |                |
| lt_x_32            | DW_cmp           | apparch (area)     |                |
| add_x_33           | DW01_add         | apparch (area)     |                |
| gt_x_34            | DW_cmp           | apparch (area)     |                |
| lt_x_35            | DW_cmp           | apparch (area)     |                |
| add_x_36           | DW01_add         | apparch (area)     |                |
| gt_x_37            | DW_cmp           | apparch (area)     |                |
| lt_x_38            | DW_cmp           | apparch (area)     |                |
| add_x_39           | DW01_add         | apparch (area)     |                |
| gt_x_40            | DW_cmp           | apparch (area)     |                |
| lt_x_41            | DW_cmp           | apparch (area)     |                |
| add_x_42           | DW01_add         | apparch (area)     |                |
| gt_x_43            | DW_cmp           | apparch (area)     |                |
| lt_x_44            | DW_cmp           | apparch (area)     |                |
| add_x_45           | DW01_add         | apparch (area)     |                |
| gt_x_46            | DW_cmp           | apparch (area)     |                |
| lt_x_47            | DW_cmp           | apparch (area)     |                |
| add_x_48           | DW01_add         | apparch (area)     |                |
| gt_x_49            | DW_cmp           | apparch (area)     |                |
| lt_x_50            | DW_cmp           | apparch (area)     |                |
| add_x_51           | DW01_add         | apparch (area)     |                |
| gt_x_52            | DW_cmp           | apparch (area)     |                |
| lt_x_53            | DW_cmp           | apparch (area)     |                |
| add_x_54           | DW01_add         | apparch (area)     |                |
| gt_x_55            | DW_cmp           | apparch (area)     |                |
| lt_x_56            | DW_cmp           | apparch (area)     |                |
| add_x_57           | DW01_add         | apparch (area)     |                |
| gt_x_58            | DW_cmp           | apparch (area)     |                |
| lt_x_59            | DW_cmp           | apparch (area)     |                |
| add_x_60           | DW01_add         | apparch (area)     |                |
| gt_x_61            | DW_cmp           | apparch (area)     |                |
| lt_x_62            | DW_cmp           | apparch (area)     |                |
| add_x_63           | DW01_add         | apparch (area)     |                |
| gt_x_64            | DW_cmp           | apparch (area)     |                |
| lt_x_65            | DW_cmp           | apparch (area)     |                |
| add_x_66           | DW01_add         | apparch (area)     |                |
| gt_x_67            | DW_cmp           | apparch (area)     |                |
| lt_x_68            | DW_cmp           | apparch (area)     |                |
| add_x_69           | DW01_add         | apparch (area)     |                |
| gt_x_70            | DW_cmp           | apparch (area)     |                |
| lt_x_71            | DW_cmp           | apparch (area)     |                |
| add_x_72           | DW01_add         | apparch (area)     |                |
| gt_x_73            | DW_cmp           | apparch (area)     |                |
| lt_x_74            | DW_cmp           | apparch (area)     |                |
| add_x_75           | DW01_add         | apparch (area)     |                |
| gt_x_76            | DW_cmp           | apparch (area)     |                |
| lt_x_77            | DW_cmp           | apparch (area)     |                |
| add_x_78           | DW01_add         | apparch (area)     |                |
| gt_x_79            | DW_cmp           | apparch (area)     |                |
| lt_x_80            | DW_cmp           | apparch (area)     |                |
| add_x_81           | DW01_add         | apparch (area)     |                |
| gt_x_82            | DW_cmp           | apparch (area)     |                |
| lt_x_83            | DW_cmp           | apparch (area)     |                |
| add_x_84           | DW01_add         | apparch (area)     |                |
| gt_x_85            | DW_cmp           | apparch (area)     |                |
| lt_x_86            | DW_cmp           | apparch (area)     |                |
| add_x_87           | DW01_add         | apparch (area)     |                |
| gt_x_88            | DW_cmp           | apparch (area)     |                |
| lt_x_89            | DW_cmp           | apparch (area)     |                |
| add_x_90           | DW01_add         | apparch (area)     |                |
| gt_x_91            | DW_cmp           | apparch (area)     |                |
| lt_x_92            | DW_cmp           | apparch (area)     |                |
| add_x_93           | DW01_add         | apparch (area)     |                |
| gt_x_94            | DW_cmp           | apparch (area)     |                |
| lt_x_95            | DW_cmp           | apparch (area)     |                |
| add_x_96           | DW01_add         | apparch (area)     |                |
| gt_x_97            | DW_cmp           | apparch (area)     |                |
| lt_x_98            | DW_cmp           | apparch (area)     |                |
| DP_OP_387J13_122_2171                 |                    |                |
|                    | DP_OP_387J13_122_2171 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_388J13_123_2171                 |                    |                |
|                    | DP_OP_388J13_123_2171 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_389J13_124_2171                 |                    |                |
|                    | DP_OP_389J13_124_2171 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_390J13_125_2171                 |                    |                |
|                    | DP_OP_390J13_125_2171 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_391J13_126_2171                 |                    |                |
|                    | DP_OP_391J13_126_2171 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_392J13_127_2171                 |                    |                |
|                    | DP_OP_392J13_127_2171 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_393J13_128_2171                 |                    |                |
|                    | DP_OP_393J13_128_2171 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_394J13_129_2171                 |                    |                |
|                    | DP_OP_394J13_129_2171 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_395J13_130_2171                 |                    |                |
|                    | DP_OP_395J13_130_2171 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_396J13_131_2171                 |                    |                |
|                    | DP_OP_396J13_131_2171 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_397J13_132_2171                 |                    |                |
|                    | DP_OP_397J13_132_2171 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_398J13_133_2171                 |                    |                |
|                    | DP_OP_398J13_133_2171 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_399J13_134_2171                 |                    |                |
|                    | DP_OP_399J13_134_2171 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_400J13_135_2171                 |                    |                |
|                    | DP_OP_400J13_135_2171 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_401J13_136_2171                 |                    |                |
|                    | DP_OP_401J13_136_2171 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_402J13_137_2171                 |                    |                |
|                    | DP_OP_402J13_137_2171 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_403J13_138_2171                 |                    |                |
|                    | DP_OP_403J13_138_2171 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_404J13_139_2171                 |                    |                |
|                    | DP_OP_404J13_139_2171 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_405J13_140_2171                 |                    |                |
|                    | DP_OP_405J13_140_2171 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_406J13_141_2171                 |                    |                |
|                    | DP_OP_406J13_141_2171 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_407J13_142_2171                 |                    |                |
|                    | DP_OP_407J13_142_2171 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_408J13_143_2171                 |                    |                |
|                    | DP_OP_408J13_143_2171 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_409J13_144_2171                 |                    |                |
|                    | DP_OP_409J13_144_2171 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_410J13_145_2171                 |                    |                |
|                    | DP_OP_410J13_145_2171 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_411J13_146_2171                 |                    |                |
|                    | DP_OP_411J13_146_2171 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_412J13_147_2171                 |                    |                |
|                    | DP_OP_412J13_147_2171 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_413J13_148_2171                 |                    |                |
|                    | DP_OP_413J13_148_2171 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_414J13_149_2171                 |                    |                |
|                    | DP_OP_414J13_149_2171 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_415J13_150_2171                 |                    |                |
|                    | DP_OP_415J13_150_2171 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_416J13_151_2171                 |                    |                |
|                    | DP_OP_416J13_151_2171 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_417J13_152_2171                 |                    |                |
|                    | DP_OP_417J13_152_2171 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_418J13_153_2171                 |                    |                |
|                    | DP_OP_418J13_153_2171 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4              |
===============================================================================

 
****************************************
Design : twf1_1
****************************************

Resource Report for this hierarchy in file ../FFT/final/twf1_1.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
=============================================================================


No implementations to report

No resource sharing information to report.
 
****************************************
Design : twf1_1_rom_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twf1_1_rom_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twf1_1_rom_2
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twf1_1_rom_3
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twf1_1_rom_4
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twf1_1_rom_5
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twf1_1_rom_6
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twf1_1_rom_7
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : mux4to2_ARRAY16_DATA13
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : shift_register_DATA13_ARRAY16_INDEX1
****************************************

No implementations to report
 
****************************************
Design : bf_cntr_DATA12_ARRAY16_DELAY2_STAGE4
****************************************

Resource Report for this hierarchy in file ../FFT/final/bf_cntr.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| lt_x_3         | DW_cmp         | width=5    | lt_81 (bf_cntr.sv:81)      |
| add_x_4        | DW01_inc       | width=5    | add_82 (bf_cntr.sv:82)     |
| add_x_8        | DW01_add       | width=13   | add_128 (bf_cntr.sv:128)   |
| add_x_9        | DW01_add       | width=13   | add_129 (bf_cntr.sv:129)   |
| sub_x_10       | DW01_sub       | width=13   | sub_130 (bf_cntr.sv:130)   |
| sub_x_11       | DW01_sub       | width=13   | sub_131 (bf_cntr.sv:131)   |
| add_x_12       | DW01_add       | width=13   | add_128_I2 (bf_cntr.sv:128) |
| add_x_13       | DW01_add       | width=13   | add_129_I2 (bf_cntr.sv:129) |
| sub_x_14       | DW01_sub       | width=13   | sub_130_I2 (bf_cntr.sv:130) |
| sub_x_15       | DW01_sub       | width=13   | sub_131_I2 (bf_cntr.sv:131) |
| add_x_16       | DW01_add       | width=13   | add_128_I3 (bf_cntr.sv:128) |
| add_x_17       | DW01_add       | width=13   | add_129_I3 (bf_cntr.sv:129) |
| sub_x_18       | DW01_sub       | width=13   | sub_130_I3 (bf_cntr.sv:130) |
| sub_x_19       | DW01_sub       | width=13   | sub_131_I3 (bf_cntr.sv:131) |
| add_x_20       | DW01_add       | width=13   | add_128_I4 (bf_cntr.sv:128) |
| add_x_21       | DW01_add       | width=13   | add_129_I4 (bf_cntr.sv:129) |
| sub_x_22       | DW01_sub       | width=13   | sub_130_I4 (bf_cntr.sv:130) |
| sub_x_23       | DW01_sub       | width=13   | sub_131_I4 (bf_cntr.sv:131) |
| add_x_24       | DW01_add       | width=13   | add_128_I5 (bf_cntr.sv:128) |
| add_x_25       | DW01_add       | width=13   | add_129_I5 (bf_cntr.sv:129) |
| sub_x_26       | DW01_sub       | width=13   | sub_130_I5 (bf_cntr.sv:130) |
| sub_x_27       | DW01_sub       | width=13   | sub_131_I5 (bf_cntr.sv:131) |
| add_x_28       | DW01_add       | width=13   | add_128_I6 (bf_cntr.sv:128) |
| add_x_29       | DW01_add       | width=13   | add_129_I6 (bf_cntr.sv:129) |
| sub_x_30       | DW01_sub       | width=13   | sub_130_I6 (bf_cntr.sv:130) |
| sub_x_31       | DW01_sub       | width=13   | sub_131_I6 (bf_cntr.sv:131) |
| add_x_32       | DW01_add       | width=13   | add_128_I7 (bf_cntr.sv:128) |
| add_x_33       | DW01_add       | width=13   | add_129_I7 (bf_cntr.sv:129) |
| sub_x_34       | DW01_sub       | width=13   | sub_130_I7 (bf_cntr.sv:130) |
| sub_x_35       | DW01_sub       | width=13   | sub_131_I7 (bf_cntr.sv:131) |
| add_x_36       | DW01_add       | width=13   | add_128_I8 (bf_cntr.sv:128) |
| add_x_37       | DW01_add       | width=13   | add_129_I8 (bf_cntr.sv:129) |
| sub_x_38       | DW01_sub       | width=13   | sub_130_I8 (bf_cntr.sv:130) |
| sub_x_39       | DW01_sub       | width=13   | sub_131_I8 (bf_cntr.sv:131) |
| add_x_40       | DW01_add       | width=13   | add_128_I9 (bf_cntr.sv:128) |
| add_x_41       | DW01_add       | width=13   | add_129_I9 (bf_cntr.sv:129) |
| sub_x_42       | DW01_sub       | width=13   | sub_130_I9 (bf_cntr.sv:130) |
| sub_x_43       | DW01_sub       | width=13   | sub_131_I9 (bf_cntr.sv:131) |
| add_x_44       | DW01_add       | width=13   | add_128_I10 (bf_cntr.sv:128) |
| add_x_45       | DW01_add       | width=13   | add_129_I10 (bf_cntr.sv:129) |
| sub_x_46       | DW01_sub       | width=13   | sub_130_I10 (bf_cntr.sv:130) |
| sub_x_47       | DW01_sub       | width=13   | sub_131_I10 (bf_cntr.sv:131) |
| add_x_48       | DW01_add       | width=13   | add_128_I11 (bf_cntr.sv:128) |
| add_x_49       | DW01_add       | width=13   | add_129_I11 (bf_cntr.sv:129) |
| sub_x_50       | DW01_sub       | width=13   | sub_130_I11 (bf_cntr.sv:130) |
| sub_x_51       | DW01_sub       | width=13   | sub_131_I11 (bf_cntr.sv:131) |
| add_x_52       | DW01_add       | width=13   | add_128_I12 (bf_cntr.sv:128) |
| add_x_53       | DW01_add       | width=13   | add_129_I12 (bf_cntr.sv:129) |
| sub_x_54       | DW01_sub       | width=13   | sub_130_I12 (bf_cntr.sv:130) |
| sub_x_55       | DW01_sub       | width=13   | sub_131_I12 (bf_cntr.sv:131) |
| add_x_56       | DW01_add       | width=13   | add_128_I13 (bf_cntr.sv:128) |
| add_x_57       | DW01_add       | width=13   | add_129_I13 (bf_cntr.sv:129) |
| sub_x_58       | DW01_sub       | width=13   | sub_130_I13 (bf_cntr.sv:130) |
| sub_x_59       | DW01_sub       | width=13   | sub_131_I13 (bf_cntr.sv:131) |
| add_x_60       | DW01_add       | width=13   | add_128_I14 (bf_cntr.sv:128) |
| add_x_61       | DW01_add       | width=13   | add_129_I14 (bf_cntr.sv:129) |
| sub_x_62       | DW01_sub       | width=13   | sub_130_I14 (bf_cntr.sv:130) |
| sub_x_63       | DW01_sub       | width=13   | sub_131_I14 (bf_cntr.sv:131) |
| add_x_64       | DW01_add       | width=13   | add_128_I15 (bf_cntr.sv:128) |
| add_x_65       | DW01_add       | width=13   | add_129_I15 (bf_cntr.sv:129) |
| sub_x_66       | DW01_sub       | width=13   | sub_130_I15 (bf_cntr.sv:130) |
| sub_x_67       | DW01_sub       | width=13   | sub_131_I15 (bf_cntr.sv:131) |
| add_x_68       | DW01_add       | width=13   | add_128_I16 (bf_cntr.sv:128) |
| add_x_69       | DW01_add       | width=13   | add_129_I16 (bf_cntr.sv:129) |
| sub_x_70       | DW01_sub       | width=13   | sub_130_I16 (bf_cntr.sv:130) |
| sub_x_71       | DW01_sub       | width=13   | sub_131_I16 (bf_cntr.sv:131) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| lt_x_3             | DW_cmp           | apparch (area)     |                |
| add_x_4            | DW01_inc         | apparch (area)     |                |
| add_x_8            | DW01_add         | apparch (area)     |                |
| add_x_9            | DW01_add         | apparch (area)     |                |
| sub_x_10           | DW01_sub         | apparch (area)     |                |
| sub_x_11           | DW01_sub         | apparch (area)     |                |
| add_x_12           | DW01_add         | apparch (area)     |                |
| add_x_13           | DW01_add         | apparch (area)     |                |
| sub_x_14           | DW01_sub         | apparch (area)     |                |
| sub_x_15           | DW01_sub         | apparch (area)     |                |
| add_x_16           | DW01_add         | apparch (area)     |                |
| add_x_17           | DW01_add         | apparch (area)     |                |
| sub_x_18           | DW01_sub         | apparch (area)     |                |
| sub_x_19           | DW01_sub         | apparch (area)     |                |
| add_x_20           | DW01_add         | apparch (area)     |                |
| add_x_21           | DW01_add         | apparch (area)     |                |
| sub_x_22           | DW01_sub         | apparch (area)     |                |
| sub_x_23           | DW01_sub         | apparch (area)     |                |
| add_x_24           | DW01_add         | apparch (area)     |                |
| add_x_25           | DW01_add         | apparch (area)     |                |
| sub_x_26           | DW01_sub         | apparch (area)     |                |
| sub_x_27           | DW01_sub         | apparch (area)     |                |
| add_x_28           | DW01_add         | apparch (area)     |                |
| add_x_29           | DW01_add         | apparch (area)     |                |
| sub_x_30           | DW01_sub         | apparch (area)     |                |
| sub_x_31           | DW01_sub         | apparch (area)     |                |
| add_x_32           | DW01_add         | apparch (area)     |                |
| add_x_33           | DW01_add         | apparch (area)     |                |
| sub_x_34           | DW01_sub         | apparch (area)     |                |
| sub_x_35           | DW01_sub         | apparch (area)     |                |
| add_x_36           | DW01_add         | apparch (area)     |                |
| add_x_37           | DW01_add         | apparch (area)     |                |
| sub_x_38           | DW01_sub         | apparch (area)     |                |
| sub_x_39           | DW01_sub         | apparch (area)     |                |
| add_x_40           | DW01_add         | apparch (area)     |                |
| add_x_41           | DW01_add         | apparch (area)     |                |
| sub_x_42           | DW01_sub         | apparch (area)     |                |
| sub_x_43           | DW01_sub         | apparch (area)     |                |
| add_x_44           | DW01_add         | apparch (area)     |                |
| add_x_45           | DW01_add         | apparch (area)     |                |
| sub_x_46           | DW01_sub         | apparch (area)     |                |
| sub_x_47           | DW01_sub         | apparch (area)     |                |
| add_x_48           | DW01_add         | apparch (area)     |                |
| add_x_49           | DW01_add         | apparch (area)     |                |
| sub_x_50           | DW01_sub         | apparch (area)     |                |
| sub_x_51           | DW01_sub         | apparch (area)     |                |
| add_x_52           | DW01_add         | apparch (area)     |                |
| add_x_53           | DW01_add         | apparch (area)     |                |
| sub_x_54           | DW01_sub         | apparch (area)     |                |
| sub_x_55           | DW01_sub         | apparch (area)     |                |
| add_x_56           | DW01_add         | apparch (area)     |                |
| add_x_57           | DW01_add         | apparch (area)     |                |
| sub_x_58           | DW01_sub         | apparch (area)     |                |
| sub_x_59           | DW01_sub         | apparch (area)     |                |
| add_x_60           | DW01_add         | apparch (area)     |                |
| add_x_61           | DW01_add         | apparch (area)     |                |
| sub_x_62           | DW01_sub         | apparch (area)     |                |
| sub_x_63           | DW01_sub         | apparch (area)     |                |
| add_x_64           | DW01_add         | apparch (area)     |                |
| add_x_65           | DW01_add         | apparch (area)     |                |
| sub_x_66           | DW01_sub         | apparch (area)     |                |
| sub_x_67           | DW01_sub         | apparch (area)     |                |
| add_x_68           | DW01_add         | apparch (area)     |                |
| add_x_69           | DW01_add         | apparch (area)     |                |
| sub_x_70           | DW01_sub         | apparch (area)     |                |
| sub_x_71           | DW01_sub         | apparch (area)     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : shift_register_DATA12_ARRAY16_INDEX2_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : fft_stage_3_DATA11_ARRAY16_DELAY3_STAGE3
****************************************

No implementations to report
 
****************************************
Design : mul_fact8_0_DATA12_ARRAY16_CNT_MAX3
****************************************

Resource Report for this hierarchy in file ../FFT/final/mul_fact8_0.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_inc       | width=2    | add_27 (mul_fact8_0.sv:27) |
| sub_x_3        | DW01_sub       | width=12   | sub_40 (mul_fact8_0.sv:40) |
| sub_x_4        | DW01_sub       | width=12   | sub_40_I2 (mul_fact8_0.sv:40) |
| sub_x_5        | DW01_sub       | width=12   | sub_40_I3 (mul_fact8_0.sv:40) |
| sub_x_6        | DW01_sub       | width=12   | sub_40_I4 (mul_fact8_0.sv:40) |
| sub_x_7        | DW01_sub       | width=12   | sub_40_I5 (mul_fact8_0.sv:40) |
| sub_x_8        | DW01_sub       | width=12   | sub_40_I6 (mul_fact8_0.sv:40) |
| sub_x_9        | DW01_sub       | width=12   | sub_40_I7 (mul_fact8_0.sv:40) |
| sub_x_10       | DW01_sub       | width=12   | sub_40_I8 (mul_fact8_0.sv:40) |
| sub_x_11       | DW01_sub       | width=12   | sub_40_I9 (mul_fact8_0.sv:40) |
| sub_x_12       | DW01_sub       | width=12   | sub_40_I10 (mul_fact8_0.sv:40) |
| sub_x_13       | DW01_sub       | width=12   | sub_40_I11 (mul_fact8_0.sv:40) |
| sub_x_14       | DW01_sub       | width=12   | sub_40_I12 (mul_fact8_0.sv:40) |
| sub_x_15       | DW01_sub       | width=12   | sub_40_I13 (mul_fact8_0.sv:40) |
| sub_x_16       | DW01_sub       | width=12   | sub_40_I14 (mul_fact8_0.sv:40) |
| sub_x_17       | DW01_sub       | width=12   | sub_40_I15 (mul_fact8_0.sv:40) |
| sub_x_18       | DW01_sub       | width=12   | sub_40_I16 (mul_fact8_0.sv:40) |
| lt_x_51        | DW_cmp         | width=2    | lt_35 (mul_fact8_0.sv:35)  |
|                |                |            | lt_35_I10 (mul_fact8_0.sv:35) |
              |                |            | lt_35_I11 (mul_fact8_0.sv:35) |
              |                |            | lt_35_I12 (mul_fact8_0.sv:35) |
              |                |            | lt_35_I13 (mul_fact8_0.sv:35) |
              |                |            | lt_35_I14 (mul_fact8_0.sv:35) |
              |                |            | lt_35_I15 (mul_fact8_0.sv:35) |
              |                |            | lt_35_I16 (mul_fact8_0.sv:35) |
              |                |            | lt_35_I2 (mul_fact8_0.sv:35) |
               |                |            | lt_35_I3 (mul_fact8_0.sv:35) |
               |                |            | lt_35_I4 (mul_fact8_0.sv:35) |
               |                |            | lt_35_I5 (mul_fact8_0.sv:35) |
               |                |            | lt_35_I6 (mul_fact8_0.sv:35) |
               |                |            | lt_35_I7 (mul_fact8_0.sv:35) |
               |                |            | lt_35_I8 (mul_fact8_0.sv:35) |
               |                |            | lt_35_I9 (mul_fact8_0.sv:35) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_inc         | apparch (area)     |                |
| sub_x_3            | DW01_sub         | apparch (area)     |                |
| sub_x_4            | DW01_sub         | apparch (area)     |                |
| sub_x_5            | DW01_sub         | apparch (area)     |                |
| sub_x_6            | DW01_sub         | apparch (area)     |                |
| sub_x_7            | DW01_sub         | apparch (area)     |                |
| sub_x_8            | DW01_sub         | apparch (area)     |                |
| sub_x_9            | DW01_sub         | apparch (area)     |                |
| sub_x_10           | DW01_sub         | apparch (area)     |                |
| sub_x_11           | DW01_sub         | apparch (area)     |                |
| sub_x_12           | DW01_sub         | apparch (area)     |                |
| sub_x_13           | DW01_sub         | apparch (area)     |                |
| sub_x_14           | DW01_sub         | apparch (area)     |                |
| sub_x_15           | DW01_sub         | apparch (area)     |                |
| sub_x_16           | DW01_sub         | apparch (area)     |                |
| sub_x_17           | DW01_sub         | apparch (area)     |                |
| sub_x_18           | DW01_sub         | apparch (area)     |                |
| lt_x_51            | DW_cmp           | apparch (area)     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : mux4to2_ARRAY16_DATA12
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : shift_register_DATA12_ARRAY16_INDEX2_1
****************************************

No implementations to report
 
****************************************
Design : bf_cntr_DATA11_ARRAY16_DELAY3_STAGE3
****************************************

Resource Report for this hierarchy in file ../FFT/final/bf_cntr.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_inc       | width=2    | add_59 (bf_cntr.sv:59)     |
| lt_x_5         | DW_cmp         | width=5    | lt_81 (bf_cntr.sv:81)      |
| add_x_6        | DW01_inc       | width=5    | add_82 (bf_cntr.sv:82)     |
| add_x_10       | DW01_add       | width=12   | add_128 (bf_cntr.sv:128)   |
| add_x_11       | DW01_add       | width=12   | add_129 (bf_cntr.sv:129)   |
| sub_x_12       | DW01_sub       | width=12   | sub_130 (bf_cntr.sv:130)   |
| sub_x_13       | DW01_sub       | width=12   | sub_131 (bf_cntr.sv:131)   |
| add_x_14       | DW01_add       | width=12   | add_128_I2 (bf_cntr.sv:128) |
| add_x_15       | DW01_add       | width=12   | add_129_I2 (bf_cntr.sv:129) |
| sub_x_16       | DW01_sub       | width=12   | sub_130_I2 (bf_cntr.sv:130) |
| sub_x_17       | DW01_sub       | width=12   | sub_131_I2 (bf_cntr.sv:131) |
| add_x_18       | DW01_add       | width=12   | add_128_I3 (bf_cntr.sv:128) |
| add_x_19       | DW01_add       | width=12   | add_129_I3 (bf_cntr.sv:129) |
| sub_x_20       | DW01_sub       | width=12   | sub_130_I3 (bf_cntr.sv:130) |
| sub_x_21       | DW01_sub       | width=12   | sub_131_I3 (bf_cntr.sv:131) |
| add_x_22       | DW01_add       | width=12   | add_128_I4 (bf_cntr.sv:128) |
| add_x_23       | DW01_add       | width=12   | add_129_I4 (bf_cntr.sv:129) |
| sub_x_24       | DW01_sub       | width=12   | sub_130_I4 (bf_cntr.sv:130) |
| sub_x_25       | DW01_sub       | width=12   | sub_131_I4 (bf_cntr.sv:131) |
| add_x_26       | DW01_add       | width=12   | add_128_I5 (bf_cntr.sv:128) |
| add_x_27       | DW01_add       | width=12   | add_129_I5 (bf_cntr.sv:129) |
| sub_x_28       | DW01_sub       | width=12   | sub_130_I5 (bf_cntr.sv:130) |
| sub_x_29       | DW01_sub       | width=12   | sub_131_I5 (bf_cntr.sv:131) |
| add_x_30       | DW01_add       | width=12   | add_128_I6 (bf_cntr.sv:128) |
| add_x_31       | DW01_add       | width=12   | add_129_I6 (bf_cntr.sv:129) |
| sub_x_32       | DW01_sub       | width=12   | sub_130_I6 (bf_cntr.sv:130) |
| sub_x_33       | DW01_sub       | width=12   | sub_131_I6 (bf_cntr.sv:131) |
| add_x_34       | DW01_add       | width=12   | add_128_I7 (bf_cntr.sv:128) |
| add_x_35       | DW01_add       | width=12   | add_129_I7 (bf_cntr.sv:129) |
| sub_x_36       | DW01_sub       | width=12   | sub_130_I7 (bf_cntr.sv:130) |
| sub_x_37       | DW01_sub       | width=12   | sub_131_I7 (bf_cntr.sv:131) |
| add_x_38       | DW01_add       | width=12   | add_128_I8 (bf_cntr.sv:128) |
| add_x_39       | DW01_add       | width=12   | add_129_I8 (bf_cntr.sv:129) |
| sub_x_40       | DW01_sub       | width=12   | sub_130_I8 (bf_cntr.sv:130) |
| sub_x_41       | DW01_sub       | width=12   | sub_131_I8 (bf_cntr.sv:131) |
| add_x_42       | DW01_add       | width=12   | add_128_I9 (bf_cntr.sv:128) |
| add_x_43       | DW01_add       | width=12   | add_129_I9 (bf_cntr.sv:129) |
| sub_x_44       | DW01_sub       | width=12   | sub_130_I9 (bf_cntr.sv:130) |
| sub_x_45       | DW01_sub       | width=12   | sub_131_I9 (bf_cntr.sv:131) |
| add_x_46       | DW01_add       | width=12   | add_128_I10 (bf_cntr.sv:128) |
| add_x_47       | DW01_add       | width=12   | add_129_I10 (bf_cntr.sv:129) |
| sub_x_48       | DW01_sub       | width=12   | sub_130_I10 (bf_cntr.sv:130) |
| sub_x_49       | DW01_sub       | width=12   | sub_131_I10 (bf_cntr.sv:131) |
| add_x_50       | DW01_add       | width=12   | add_128_I11 (bf_cntr.sv:128) |
| add_x_51       | DW01_add       | width=12   | add_129_I11 (bf_cntr.sv:129) |
| sub_x_52       | DW01_sub       | width=12   | sub_130_I11 (bf_cntr.sv:130) |
| sub_x_53       | DW01_sub       | width=12   | sub_131_I11 (bf_cntr.sv:131) |
| add_x_54       | DW01_add       | width=12   | add_128_I12 (bf_cntr.sv:128) |
| add_x_55       | DW01_add       | width=12   | add_129_I12 (bf_cntr.sv:129) |
| sub_x_56       | DW01_sub       | width=12   | sub_130_I12 (bf_cntr.sv:130) |
| sub_x_57       | DW01_sub       | width=12   | sub_131_I12 (bf_cntr.sv:131) |
| add_x_58       | DW01_add       | width=12   | add_128_I13 (bf_cntr.sv:128) |
| add_x_59       | DW01_add       | width=12   | add_129_I13 (bf_cntr.sv:129) |
| sub_x_60       | DW01_sub       | width=12   | sub_130_I13 (bf_cntr.sv:130) |
| sub_x_61       | DW01_sub       | width=12   | sub_131_I13 (bf_cntr.sv:131) |
| add_x_62       | DW01_add       | width=12   | add_128_I14 (bf_cntr.sv:128) |
| add_x_63       | DW01_add       | width=12   | add_129_I14 (bf_cntr.sv:129) |
| sub_x_64       | DW01_sub       | width=12   | sub_130_I14 (bf_cntr.sv:130) |
| sub_x_65       | DW01_sub       | width=12   | sub_131_I14 (bf_cntr.sv:131) |
| add_x_66       | DW01_add       | width=12   | add_128_I15 (bf_cntr.sv:128) |
| add_x_67       | DW01_add       | width=12   | add_129_I15 (bf_cntr.sv:129) |
| sub_x_68       | DW01_sub       | width=12   | sub_130_I15 (bf_cntr.sv:130) |
| sub_x_69       | DW01_sub       | width=12   | sub_131_I15 (bf_cntr.sv:131) |
| add_x_70       | DW01_add       | width=12   | add_128_I16 (bf_cntr.sv:128) |
| add_x_71       | DW01_add       | width=12   | add_129_I16 (bf_cntr.sv:129) |
| sub_x_72       | DW01_sub       | width=12   | sub_130_I16 (bf_cntr.sv:130) |
| sub_x_73       | DW01_sub       | width=12   | sub_131_I16 (bf_cntr.sv:131) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_inc         | apparch (area)     |                |
| lt_x_5             | DW_cmp           | apparch (area)     |                |
| add_x_6            | DW01_inc         | apparch (area)     |                |
| add_x_10           | DW01_add         | apparch (area)     |                |
| add_x_11           | DW01_add         | apparch (area)     |                |
| sub_x_12           | DW01_sub         | apparch (area)     |                |
| sub_x_13           | DW01_sub         | apparch (area)     |                |
| add_x_14           | DW01_add         | apparch (area)     |                |
| add_x_15           | DW01_add         | apparch (area)     |                |
| sub_x_16           | DW01_sub         | apparch (area)     |                |
| sub_x_17           | DW01_sub         | apparch (area)     |                |
| add_x_18           | DW01_add         | apparch (area)     |                |
| add_x_19           | DW01_add         | apparch (area)     |                |
| sub_x_20           | DW01_sub         | apparch (area)     |                |
| sub_x_21           | DW01_sub         | apparch (area)     |                |
| add_x_22           | DW01_add         | apparch (area)     |                |
| add_x_23           | DW01_add         | apparch (area)     |                |
| sub_x_24           | DW01_sub         | apparch (area)     |                |
| sub_x_25           | DW01_sub         | apparch (area)     |                |
| add_x_26           | DW01_add         | apparch (area)     |                |
| add_x_27           | DW01_add         | apparch (area)     |                |
| sub_x_28           | DW01_sub         | apparch (area)     |                |
| sub_x_29           | DW01_sub         | apparch (area)     |                |
| add_x_30           | DW01_add         | apparch (area)     |                |
| add_x_31           | DW01_add         | apparch (area)     |                |
| sub_x_32           | DW01_sub         | apparch (area)     |                |
| sub_x_33           | DW01_sub         | apparch (area)     |                |
| add_x_34           | DW01_add         | apparch (area)     |                |
| add_x_35           | DW01_add         | apparch (area)     |                |
| sub_x_36           | DW01_sub         | apparch (area)     |                |
| sub_x_37           | DW01_sub         | apparch (area)     |                |
| add_x_38           | DW01_add         | apparch (area)     |                |
| add_x_39           | DW01_add         | apparch (area)     |                |
| sub_x_40           | DW01_sub         | apparch (area)     |                |
| sub_x_41           | DW01_sub         | apparch (area)     |                |
| add_x_42           | DW01_add         | apparch (area)     |                |
| add_x_43           | DW01_add         | apparch (area)     |                |
| sub_x_44           | DW01_sub         | apparch (area)     |                |
| sub_x_45           | DW01_sub         | apparch (area)     |                |
| add_x_46           | DW01_add         | apparch (area)     |                |
| add_x_47           | DW01_add         | apparch (area)     |                |
| sub_x_48           | DW01_sub         | apparch (area)     |                |
| sub_x_49           | DW01_sub         | apparch (area)     |                |
| add_x_50           | DW01_add         | apparch (area)     |                |
| add_x_51           | DW01_add         | apparch (area)     |                |
| sub_x_52           | DW01_sub         | apparch (area)     |                |
| sub_x_53           | DW01_sub         | apparch (area)     |                |
| add_x_54           | DW01_add         | apparch (area)     |                |
| add_x_55           | DW01_add         | apparch (area)     |                |
| sub_x_56           | DW01_sub         | apparch (area)     |                |
| sub_x_57           | DW01_sub         | apparch (area)     |                |
| add_x_58           | DW01_add         | apparch (area)     |                |
| add_x_59           | DW01_add         | apparch (area)     |                |
| sub_x_60           | DW01_sub         | apparch (area)     |                |
| sub_x_61           | DW01_sub         | apparch (area)     |                |
| add_x_62           | DW01_add         | apparch (area)     |                |
| add_x_63           | DW01_add         | apparch (area)     |                |
| sub_x_64           | DW01_sub         | apparch (area)     |                |
| sub_x_65           | DW01_sub         | apparch (area)     |                |
| add_x_66           | DW01_add         | apparch (area)     |                |
| add_x_67           | DW01_add         | apparch (area)     |                |
| sub_x_68           | DW01_sub         | apparch (area)     |                |
| sub_x_69           | DW01_sub         | apparch (area)     |                |
| add_x_70           | DW01_add         | apparch (area)     |                |
| add_x_71           | DW01_add         | apparch (area)     |                |
| sub_x_72           | DW01_sub         | apparch (area)     |                |
| sub_x_73           | DW01_sub         | apparch (area)     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : shift_register_DATA11_ARRAY16_INDEX3
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : module_0
****************************************

No implementations to report
 
****************************************
Design : fft_cbfp_0_DATA23_ARRAY16_INDEX5
****************************************

Resource Report for this hierarchy in file ../FFT/final/fft_cbfp_0.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| lt_x_57        | DW_cmp         | width=5    | lt_115 (fft_cbfp_0.sv:115) |
| lt_x_58        | DW_cmp         | width=5    | lt_117 (fft_cbfp_0.sv:117) |
| lt_x_59        | DW_cmp         | width=5    | lt_115_I2 (fft_cbfp_0.sv:115) |
| lt_x_60        | DW_cmp         | width=5    | lt_117_I2 (fft_cbfp_0.sv:117) |
| lt_x_61        | DW_cmp         | width=5    | lt_115_I3 (fft_cbfp_0.sv:115) |
| lt_x_62        | DW_cmp         | width=5    | lt_117_I3 (fft_cbfp_0.sv:117) |
| lt_x_63        | DW_cmp         | width=5    | lt_115_I4 (fft_cbfp_0.sv:115) |
| lt_x_64        | DW_cmp         | width=5    | lt_117_I4 (fft_cbfp_0.sv:117) |
| lt_x_65        | DW_cmp         | width=5    | lt_115_I5 (fft_cbfp_0.sv:115) |
| lt_x_66        | DW_cmp         | width=5    | lt_117_I5 (fft_cbfp_0.sv:117) |
| lt_x_67        | DW_cmp         | width=5    | lt_115_I6 (fft_cbfp_0.sv:115) |
| lt_x_68        | DW_cmp         | width=5    | lt_117_I6 (fft_cbfp_0.sv:117) |
| lt_x_69        | DW_cmp         | width=5    | lt_115_I7 (fft_cbfp_0.sv:115) |
| lt_x_70        | DW_cmp         | width=5    | lt_117_I7 (fft_cbfp_0.sv:117) |
| lt_x_71        | DW_cmp         | width=5    | lt_115_I8 (fft_cbfp_0.sv:115) |
| lt_x_72        | DW_cmp         | width=5    | lt_117_I8 (fft_cbfp_0.sv:117) |
| lt_x_73        | DW_cmp         | width=5    | lt_115_I9 (fft_cbfp_0.sv:115) |
| lt_x_74        | DW_cmp         | width=5    | lt_117_I9 (fft_cbfp_0.sv:117) |
| lt_x_75        | DW_cmp         | width=5    | lt_115_I10 (fft_cbfp_0.sv:115) |
| lt_x_76        | DW_cmp         | width=5    | lt_117_I10 (fft_cbfp_0.sv:117) |
| lt_x_77        | DW_cmp         | width=5    | lt_115_I11 (fft_cbfp_0.sv:115) |
| lt_x_78        | DW_cmp         | width=5    | lt_117_I11 (fft_cbfp_0.sv:117) |
| lt_x_79        | DW_cmp         | width=5    | lt_115_I12 (fft_cbfp_0.sv:115) |
| lt_x_80        | DW_cmp         | width=5    | lt_117_I12 (fft_cbfp_0.sv:117) |
| lt_x_81        | DW_cmp         | width=5    | lt_115_I13 (fft_cbfp_0.sv:115) |
| lt_x_82        | DW_cmp         | width=5    | lt_117_I13 (fft_cbfp_0.sv:117) |
| lt_x_83        | DW_cmp         | width=5    | lt_115_I14 (fft_cbfp_0.sv:115) |
| lt_x_84        | DW_cmp         | width=5    | lt_117_I14 (fft_cbfp_0.sv:117) |
| lt_x_85        | DW_cmp         | width=5    | lt_115_I15 (fft_cbfp_0.sv:115) |
| lt_x_86        | DW_cmp         | width=5    | lt_117_I15 (fft_cbfp_0.sv:117) |
| add_x_117      | DW01_inc       | width=2    | add_129 (fft_cbfp_0.sv:129) |
| lte_x_122      | DW_cmp         | width=5    | lte_168 (fft_cbfp_0.sv:168) |
| lte_x_123      | DW_cmp         | width=5    | lte_169 (fft_cbfp_0.sv:169) |
| lte_x_124      | DW_cmp         | width=5    | lte_170 (fft_cbfp_0.sv:170) |
| lte_x_125      | DW_cmp         | width=5    | lte_176 (fft_cbfp_0.sv:176) |
| lte_x_126      | DW_cmp         | width=5    | lte_177 (fft_cbfp_0.sv:177) |
| lte_x_127      | DW_cmp         | width=5    | lte_178 (fft_cbfp_0.sv:178) |
| lte_x_158      | DW_cmp         | width=5    | lte_193 (fft_cbfp_0.sv:193) |
| ash_160        | DW_leftsh      | A_width=23 | sla_219 (fft_cbfp_0.sv:219) |
                |                | SH_width=5 |                            |
| ash_161        | DW_leftsh      | A_width=23 | sla_220 (fft_cbfp_0.sv:220) |
                |                | SH_width=5 |                            |
| ash_162        | DW_leftsh      | A_width=23 | sla_219_I2 (fft_cbfp_0.sv:219) |
             |                | SH_width=5 |                            |
| ash_163        | DW_leftsh      | A_width=23 | sla_220_I2 (fft_cbfp_0.sv:220) |
             |                | SH_width=5 |                            |
| ash_164        | DW_leftsh      | A_width=23 | sla_219_I3 (fft_cbfp_0.sv:219) |
             |                | SH_width=5 |                            |
| ash_165        | DW_leftsh      | A_width=23 | sla_220_I3 (fft_cbfp_0.sv:220) |
             |                | SH_width=5 |                            |
| ash_166        | DW_leftsh      | A_width=23 | sla_219_I4 (fft_cbfp_0.sv:219) |
             |                | SH_width=5 |                            |
| ash_167        | DW_leftsh      | A_width=23 | sla_220_I4 (fft_cbfp_0.sv:220) |
             |                | SH_width=5 |                            |
| ash_168        | DW_leftsh      | A_width=23 | sla_219_I5 (fft_cbfp_0.sv:219) |
             |                | SH_width=5 |                            |
| ash_169        | DW_leftsh      | A_width=23 | sla_220_I5 (fft_cbfp_0.sv:220) |
             |                | SH_width=5 |                            |
| ash_170        | DW_leftsh      | A_width=23 | sla_219_I6 (fft_cbfp_0.sv:219) |
             |                | SH_width=5 |                            |
| ash_171        | DW_leftsh      | A_width=23 | sla_220_I6 (fft_cbfp_0.sv:220) |
             |                | SH_width=5 |                            |
| ash_172        | DW_leftsh      | A_width=23 | sla_219_I7 (fft_cbfp_0.sv:219) |
             |                | SH_width=5 |                            |
| ash_173        | DW_leftsh      | A_width=23 | sla_220_I7 (fft_cbfp_0.sv:220) |
             |                | SH_width=5 |                            |
| ash_174        | DW_leftsh      | A_width=23 | sla_219_I8 (fft_cbfp_0.sv:219) |
             |                | SH_width=5 |                            |
| ash_175        | DW_leftsh      | A_width=23 | sla_220_I8 (fft_cbfp_0.sv:220) |
             |                | SH_width=5 |                            |
| ash_176        | DW_leftsh      | A_width=23 | sla_219_I9 (fft_cbfp_0.sv:219) |
             |                | SH_width=5 |                            |
| ash_177        | DW_leftsh      | A_width=23 | sla_220_I9 (fft_cbfp_0.sv:220) |
             |                | SH_width=5 |                            |
| ash_178        | DW_leftsh      | A_width=23 | sla_219_I10 (fft_cbfp_0.sv:219) |
            |                | SH_width=5 |                            |
| ash_179        | DW_leftsh      | A_width=23 | sla_220_I10 (fft_cbfp_0.sv:220) |
            |                | SH_width=5 |                            |
| ash_180        | DW_leftsh      | A_width=23 | sla_219_I11 (fft_cbfp_0.sv:219) |
            |                | SH_width=5 |                            |
| ash_181        | DW_leftsh      | A_width=23 | sla_220_I11 (fft_cbfp_0.sv:220) |
            |                | SH_width=5 |                            |
| ash_182        | DW_leftsh      | A_width=23 | sla_219_I12 (fft_cbfp_0.sv:219) |
            |                | SH_width=5 |                            |
| ash_183        | DW_leftsh      | A_width=23 | sla_220_I12 (fft_cbfp_0.sv:220) |
            |                | SH_width=5 |                            |
| ash_184        | DW_leftsh      | A_width=23 | sla_219_I13 (fft_cbfp_0.sv:219) |
            |                | SH_width=5 |                            |
| ash_185        | DW_leftsh      | A_width=23 | sla_220_I13 (fft_cbfp_0.sv:220) |
            |                | SH_width=5 |                            |
| ash_186        | DW_leftsh      | A_width=23 | sla_219_I14 (fft_cbfp_0.sv:219) |
            |                | SH_width=5 |                            |
| ash_187        | DW_leftsh      | A_width=23 | sla_220_I14 (fft_cbfp_0.sv:220) |
            |                | SH_width=5 |                            |
| ash_188        | DW_leftsh      | A_width=23 | sla_219_I15 (fft_cbfp_0.sv:219) |
            |                | SH_width=5 |                            |
| ash_189        | DW_leftsh      | A_width=23 | sla_220_I15 (fft_cbfp_0.sv:220) |
            |                | SH_width=5 |                            |
| ash_190        | DW_leftsh      | A_width=23 | sla_219_I16 (fft_cbfp_0.sv:219) |
            |                | SH_width=5 |                            |
| ash_191        | DW_leftsh      | A_width=23 | sla_220_I16 (fft_cbfp_0.sv:220) |
            |                | SH_width=5 |                            |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| lt_x_57            | DW_cmp           | apparch (area)     |                |
| lt_x_58            | DW_cmp           | apparch (area)     |                |
| lt_x_59            | DW_cmp           | apparch (area)     |                |
| lt_x_60            | DW_cmp           | apparch (area)     |                |
| lt_x_61            | DW_cmp           | apparch (area)     |                |
| lt_x_62            | DW_cmp           | apparch (area)     |                |
| lt_x_63            | DW_cmp           | apparch (area)     |                |
| lt_x_64            | DW_cmp           | apparch (area)     |                |
| lt_x_65            | DW_cmp           | apparch (area)     |                |
| lt_x_66            | DW_cmp           | apparch (area)     |                |
| lt_x_67            | DW_cmp           | apparch (area)     |                |
| lt_x_68            | DW_cmp           | apparch (area)     |                |
| lt_x_69            | DW_cmp           | apparch (area)     |                |
| lt_x_70            | DW_cmp           | apparch (area)     |                |
| lt_x_71            | DW_cmp           | apparch (area)     |                |
| lt_x_72            | DW_cmp           | apparch (area)     |                |
| lt_x_73            | DW_cmp           | apparch (area)     |                |
| lt_x_74            | DW_cmp           | apparch (area)     |                |
| lt_x_75            | DW_cmp           | apparch (area)     |                |
| lt_x_76            | DW_cmp           | apparch (area)     |                |
| lt_x_77            | DW_cmp           | apparch (area)     |                |
| lt_x_78            | DW_cmp           | apparch (area)     |                |
| lt_x_79            | DW_cmp           | apparch (area)     |                |
| lt_x_80            | DW_cmp           | apparch (area)     |                |
| lt_x_81            | DW_cmp           | apparch (area)     |                |
| lt_x_82            | DW_cmp           | apparch (area)     |                |
| lt_x_83            | DW_cmp           | apparch (area)     |                |
| lt_x_84            | DW_cmp           | apparch (area)     |                |
| lt_x_85            | DW_cmp           | apparch (area)     |                |
| lt_x_86            | DW_cmp           | apparch (area)     |                |
| add_x_117          | DW01_inc         | apparch (area)     |                |
| lte_x_122          | DW_cmp           | apparch (area)     |                |
| lte_x_123          | DW_cmp           | apparch (area)     |                |
| lte_x_124          | DW_cmp           | apparch (area)     |                |
| lte_x_125          | DW_cmp           | apparch (area)     |                |
| lte_x_126          | DW_cmp           | apparch (area)     |                |
| lte_x_127          | DW_cmp           | apparch (area)     |                |
| lte_x_158          | DW_cmp           | apparch (area)     |                |
| ash_160            | DW_leftsh        | astr (area)        |                |
| ash_161            | DW_leftsh        | astr (area)        |                |
| ash_162            | DW_leftsh        | astr (area)        |                |
| ash_163            | DW_leftsh        | astr (area)        |                |
| ash_164            | DW_leftsh        | astr (area)        |                |
| ash_165            | DW_leftsh        | astr (area)        |                |
| ash_166            | DW_leftsh        | astr (area)        |                |
| ash_167            | DW_leftsh        | astr (area)        |                |
| ash_168            | DW_leftsh        | astr (area)        |                |
| ash_169            | DW_leftsh        | astr (area)        |                |
| ash_170            | DW_leftsh        | astr (area)        |                |
| ash_171            | DW_leftsh        | astr (area)        |                |
| ash_172            | DW_leftsh        | astr (area)        |                |
| ash_173            | DW_leftsh        | astr (area)        |                |
| ash_174            | DW_leftsh        | astr (area)        |                |
| ash_175            | DW_leftsh        | astr (area)        |                |
| ash_176            | DW_leftsh        | astr (area)        |                |
| ash_177            | DW_leftsh        | astr (area)        |                |
| ash_178            | DW_leftsh        | astr (area)        |                |
| ash_179            | DW_leftsh        | astr (area)        |                |
| ash_180            | DW_leftsh        | astr (area)        |                |
| ash_181            | DW_leftsh        | astr (area)        |                |
| ash_182            | DW_leftsh        | astr (area)        |                |
| ash_183            | DW_leftsh        | astr (area)        |                |
| ash_184            | DW_leftsh        | astr (area)        |                |
| ash_185            | DW_leftsh        | astr (area)        |                |
| ash_186            | DW_leftsh        | astr (area)        |                |
| ash_187            | DW_leftsh        | astr (area)        |                |
| ash_188            | DW_leftsh        | astr (area)        |                |
| ash_189            | DW_leftsh        | astr (area)        |                |
| ash_190            | DW_leftsh        | astr (area)        |                |
| ash_191            | DW_leftsh        | astr (area)        |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : shift_register_DATA23_ARRAY16_INDEX5
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : fft_stage_2_DATA13_ARRAY16_DELAY5_STAGE2
****************************************

No implementations to report
 
****************************************
Design : mul_twf0_2
****************************************

Resource Report for this hierarchy in file ../FFT/final/mul_twf0_2.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_inc       | width=5    | add_44_S2 (mul_twf0_2.sv:44) |
| gt_x_2         | DW_cmp         | width=14   | gt_20_C47 (mul_twf0_2.sv:20) |
| lt_x_3         | DW_cmp         | width=14   | lt_21_C47 (mul_twf0_2.sv:21) |
| gt_x_4         | DW_cmp         | width=14   | gt_20_C48 (mul_twf0_2.sv:20) |
| lt_x_5         | DW_cmp         | width=14   | lt_21_C48 (mul_twf0_2.sv:21) |
| gt_x_6         | DW_cmp         | width=14   | gt_20_C47_I2 (mul_twf0_2.sv:20) |
| lt_x_7         | DW_cmp         | width=14   | lt_21_C47_I2 (mul_twf0_2.sv:21) |
| gt_x_8         | DW_cmp         | width=14   | gt_20_C48_I2 (mul_twf0_2.sv:20) |
| lt_x_9         | DW_cmp         | width=14   | lt_21_C48_I2 (mul_twf0_2.sv:21) |
| gt_x_10        | DW_cmp         | width=14   | gt_20_C47_I3 (mul_twf0_2.sv:20) |
| lt_x_11        | DW_cmp         | width=14   | lt_21_C47_I3 (mul_twf0_2.sv:21) |
| gt_x_12        | DW_cmp         | width=14   | gt_20_C48_I3 (mul_twf0_2.sv:20) |
| lt_x_13        | DW_cmp         | width=14   | lt_21_C48_I3 (mul_twf0_2.sv:21) |
| gt_x_14        | DW_cmp         | width=14   | gt_20_C47_I4 (mul_twf0_2.sv:20) |
| lt_x_15        | DW_cmp         | width=14   | lt_21_C47_I4 (mul_twf0_2.sv:21) |
| gt_x_16        | DW_cmp         | width=14   | gt_20_C48_I4 (mul_twf0_2.sv:20) |
| lt_x_17        | DW_cmp         | width=14   | lt_21_C48_I4 (mul_twf0_2.sv:21) |
| gt_x_18        | DW_cmp         | width=14   | gt_20_C47_I5 (mul_twf0_2.sv:20) |
| lt_x_19        | DW_cmp         | width=14   | lt_21_C47_I5 (mul_twf0_2.sv:21) |
| gt_x_20        | DW_cmp         | width=14   | gt_20_C48_I5 (mul_twf0_2.sv:20) |
| lt_x_21        | DW_cmp         | width=14   | lt_21_C48_I5 (mul_twf0_2.sv:21) |
| gt_x_22        | DW_cmp         | width=14   | gt_20_C47_I6 (mul_twf0_2.sv:20) |
| lt_x_23        | DW_cmp         | width=14   | lt_21_C47_I6 (mul_twf0_2.sv:21) |
| gt_x_24        | DW_cmp         | width=14   | gt_20_C48_I6 (mul_twf0_2.sv:20) |
| lt_x_25        | DW_cmp         | width=14   | lt_21_C48_I6 (mul_twf0_2.sv:21) |
| gt_x_26        | DW_cmp         | width=14   | gt_20_C47_I7 (mul_twf0_2.sv:20) |
| lt_x_27        | DW_cmp         | width=14   | lt_21_C47_I7 (mul_twf0_2.sv:21) |
| gt_x_28        | DW_cmp         | width=14   | gt_20_C48_I7 (mul_twf0_2.sv:20) |
| lt_x_29        | DW_cmp         | width=14   | lt_21_C48_I7 (mul_twf0_2.sv:21) |
| gt_x_30        | DW_cmp         | width=14   | gt_20_C47_I8 (mul_twf0_2.sv:20) |
| lt_x_31        | DW_cmp         | width=14   | lt_21_C47_I8 (mul_twf0_2.sv:21) |
| gt_x_32        | DW_cmp         | width=14   | gt_20_C48_I8 (mul_twf0_2.sv:20) |
| lt_x_33        | DW_cmp         | width=14   | lt_21_C48_I8 (mul_twf0_2.sv:21) |
| gt_x_34        | DW_cmp         | width=14   | gt_20_C47_I9 (mul_twf0_2.sv:20) |
| lt_x_35        | DW_cmp         | width=14   | lt_21_C47_I9 (mul_twf0_2.sv:21) |
| gt_x_36        | DW_cmp         | width=14   | gt_20_C48_I9 (mul_twf0_2.sv:20) |
| lt_x_37        | DW_cmp         | width=14   | lt_21_C48_I9 (mul_twf0_2.sv:21) |
| gt_x_38        | DW_cmp         | width=14   | gt_20_C47_I10 (mul_twf0_2.sv:20) |
| lt_x_39        | DW_cmp         | width=14   | lt_21_C47_I10 (mul_twf0_2.sv:21) |
| gt_x_40        | DW_cmp         | width=14   | gt_20_C48_I10 (mul_twf0_2.sv:20) |
| lt_x_41        | DW_cmp         | width=14   | lt_21_C48_I10 (mul_twf0_2.sv:21) |
| gt_x_42        | DW_cmp         | width=14   | gt_20_C47_I11 (mul_twf0_2.sv:20) |
| lt_x_43        | DW_cmp         | width=14   | lt_21_C47_I11 (mul_twf0_2.sv:21) |
| gt_x_44        | DW_cmp         | width=14   | gt_20_C48_I11 (mul_twf0_2.sv:20) |
| lt_x_45        | DW_cmp         | width=14   | lt_21_C48_I11 (mul_twf0_2.sv:21) |
| gt_x_46        | DW_cmp         | width=14   | gt_20_C47_I12 (mul_twf0_2.sv:20) |
| lt_x_47        | DW_cmp         | width=14   | lt_21_C47_I12 (mul_twf0_2.sv:21) |
| gt_x_48        | DW_cmp         | width=14   | gt_20_C48_I12 (mul_twf0_2.sv:20) |
| lt_x_49        | DW_cmp         | width=14   | lt_21_C48_I12 (mul_twf0_2.sv:21) |
| gt_x_50        | DW_cmp         | width=14   | gt_20_C47_I13 (mul_twf0_2.sv:20) |
| lt_x_51        | DW_cmp         | width=14   | lt_21_C47_I13 (mul_twf0_2.sv:21) |
| gt_x_52        | DW_cmp         | width=14   | gt_20_C48_I13 (mul_twf0_2.sv:20) |
| lt_x_53        | DW_cmp         | width=14   | lt_21_C48_I13 (mul_twf0_2.sv:21) |
| gt_x_54        | DW_cmp         | width=14   | gt_20_C47_I14 (mul_twf0_2.sv:20) |
| lt_x_55        | DW_cmp         | width=14   | lt_21_C47_I14 (mul_twf0_2.sv:21) |
| gt_x_56        | DW_cmp         | width=14   | gt_20_C48_I14 (mul_twf0_2.sv:20) |
| lt_x_57        | DW_cmp         | width=14   | lt_21_C48_I14 (mul_twf0_2.sv:21) |
| gt_x_58        | DW_cmp         | width=14   | gt_20_C47_I15 (mul_twf0_2.sv:20) |
| lt_x_59        | DW_cmp         | width=14   | lt_21_C47_I15 (mul_twf0_2.sv:21) |
| gt_x_60        | DW_cmp         | width=14   | gt_20_C48_I15 (mul_twf0_2.sv:20) |
| lt_x_61        | DW_cmp         | width=14   | lt_21_C48_I15 (mul_twf0_2.sv:21) |
| gt_x_62        | DW_cmp         | width=14   | gt_20_C47_I16 (mul_twf0_2.sv:20) |
| lt_x_63        | DW_cmp         | width=14   | lt_21_C47_I16 (mul_twf0_2.sv:21) |
| gt_x_64        | DW_cmp         | width=14   | gt_20_C48_I16 (mul_twf0_2.sv:20) |
| lt_x_65        | DW_cmp         | width=14   | lt_21_C48_I16 (mul_twf0_2.sv:21) |
| DP_OP_325J12_122_1981           |            |                            |
|                | DP_OP_325J12_122_1981 |     |                            |
| DP_OP_326J12_123_1981           |            |                            |
|                | DP_OP_326J12_123_1981 |     |                            |
| DP_OP_327J12_124_1981           |            |                            |
|                | DP_OP_327J12_124_1981 |     |                            |
| DP_OP_328J12_125_1981           |            |                            |
|                | DP_OP_328J12_125_1981 |     |                            |
| DP_OP_329J12_126_1981           |            |                            |
|                | DP_OP_329J12_126_1981 |     |                            |
| DP_OP_330J12_127_1981           |            |                            |
|                | DP_OP_330J12_127_1981 |     |                            |
| DP_OP_331J12_128_1981           |            |                            |
|                | DP_OP_331J12_128_1981 |     |                            |
| DP_OP_332J12_129_1981           |            |                            |
|                | DP_OP_332J12_129_1981 |     |                            |
| DP_OP_333J12_130_1981           |            |                            |
|                | DP_OP_333J12_130_1981 |     |                            |
| DP_OP_334J12_131_1981           |            |                            |
|                | DP_OP_334J12_131_1981 |     |                            |
| DP_OP_335J12_132_1981           |            |                            |
|                | DP_OP_335J12_132_1981 |     |                            |
| DP_OP_336J12_133_1981           |            |                            |
|                | DP_OP_336J12_133_1981 |     |                            |
| DP_OP_337J12_134_1981           |            |                            |
|                | DP_OP_337J12_134_1981 |     |                            |
| DP_OP_338J12_135_1981           |            |                            |
|                | DP_OP_338J12_135_1981 |     |                            |
| DP_OP_339J12_136_1981           |            |                            |
|                | DP_OP_339J12_136_1981 |     |                            |
| DP_OP_340J12_137_1981           |            |                            |
|                | DP_OP_340J12_137_1981 |     |                            |
| DP_OP_341J12_138_1981           |            |                            |
|                | DP_OP_341J12_138_1981 |     |                            |
| DP_OP_342J12_139_1981           |            |                            |
|                | DP_OP_342J12_139_1981 |     |                            |
| DP_OP_343J12_140_1981           |            |                            |
|                | DP_OP_343J12_140_1981 |     |                            |
| DP_OP_344J12_141_1981           |            |                            |
|                | DP_OP_344J12_141_1981 |     |                            |
| DP_OP_345J12_142_1981           |            |                            |
|                | DP_OP_345J12_142_1981 |     |                            |
| DP_OP_346J12_143_1981           |            |                            |
|                | DP_OP_346J12_143_1981 |     |                            |
| DP_OP_347J12_144_1981           |            |                            |
|                | DP_OP_347J12_144_1981 |     |                            |
| DP_OP_348J12_145_1981           |            |                            |
|                | DP_OP_348J12_145_1981 |     |                            |
| DP_OP_349J12_146_1981           |            |                            |
|                | DP_OP_349J12_146_1981 |     |                            |
| DP_OP_350J12_147_1981           |            |                            |
|                | DP_OP_350J12_147_1981 |     |                            |
| DP_OP_351J12_148_1981           |            |                            |
|                | DP_OP_351J12_148_1981 |     |                            |
| DP_OP_352J12_149_1981           |            |                            |
|                | DP_OP_352J12_149_1981 |     |                            |
| DP_OP_353J12_150_1981           |            |                            |
|                | DP_OP_353J12_150_1981 |     |                            |
| DP_OP_354J12_151_1981           |            |                            |
|                | DP_OP_354J12_151_1981 |     |                            |
| DP_OP_355J12_152_1981           |            |                            |
|                | DP_OP_355J12_152_1981 |     |                            |
| DP_OP_356J12_153_1981           |            |                            |
|                | DP_OP_356J12_153_1981 |     |                            |
=============================================================================

Datapath Report for DP_OP_325J12_122_1981
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_325J12_122_1981 | mult_86 (mul_twf0_2.sv:86)                         |
|                      | sub_86 (mul_twf0_2.sv:86)                           |
|                      | mult_86_2 (mul_twf0_2.sv:86)                        |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T98   | IFO  | Signed   | 22    | I1 * I2 (mul_twf0_2.sv:86)               |
| T99   | IFO  | Signed   | 22    | I3 * I4 (mul_twf0_2.sv:86)               |
| O1    | PO   | Signed   | 22    | T98 - T99 (mul_twf0_2.sv:86)             |
==============================================================================

Datapath Report for DP_OP_326J12_123_1981
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_326J12_123_1981 | mult_87 (mul_twf0_2.sv:87)                         |
|                      | add_87 (mul_twf0_2.sv:87)                           |
|                      | mult_87_2 (mul_twf0_2.sv:87)                        |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T101  | IFO  | Signed   | 22    | I1 * I2 (mul_twf0_2.sv:87)               |
| T102  | IFO  | Signed   | 22    | I3 * I4 (mul_twf0_2.sv:87)               |
| O1    | PO   | Unsigned | 22    | T101 + T102 (mul_twf0_2.sv:87)           |
==============================================================================

Datapath Report for DP_OP_327J12_124_1981
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_327J12_124_1981 | mult_86_I2 (mul_twf0_2.sv:86)                      |
|                      | sub_86_I2 (mul_twf0_2.sv:86)                        |
|                      | mult_86_2_I2 (mul_twf0_2.sv:86)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T104  | IFO  | Signed   | 22    | I1 * I2 (mul_twf0_2.sv:86)               |
| T105  | IFO  | Signed   | 22    | I3 * I4 (mul_twf0_2.sv:86)               |
| O1    | PO   | Signed   | 22    | T104 - T105 (mul_twf0_2.sv:86)           |
==============================================================================

Datapath Report for DP_OP_328J12_125_1981
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_328J12_125_1981 | mult_87_I2 (mul_twf0_2.sv:87)                      |
|                      | add_87_I2 (mul_twf0_2.sv:87)                        |
|                      | mult_87_2_I2 (mul_twf0_2.sv:87)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T107  | IFO  | Signed   | 22    | I1 * I2 (mul_twf0_2.sv:87)               |
| T108  | IFO  | Signed   | 22    | I3 * I4 (mul_twf0_2.sv:87)               |
| O1    | PO   | Unsigned | 22    | T107 + T108 (mul_twf0_2.sv:87)           |
==============================================================================

Datapath Report for DP_OP_329J12_126_1981
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_329J12_126_1981 | mult_86_I3 (mul_twf0_2.sv:86)                      |
|                      | sub_86_I3 (mul_twf0_2.sv:86)                        |
|                      | mult_86_2_I3 (mul_twf0_2.sv:86)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T110  | IFO  | Signed   | 22    | I1 * I2 (mul_twf0_2.sv:86)               |
| T111  | IFO  | Signed   | 22    | I3 * I4 (mul_twf0_2.sv:86)               |
| O1    | PO   | Signed   | 22    | T110 - T111 (mul_twf0_2.sv:86)           |
==============================================================================

Datapath Report for DP_OP_330J12_127_1981
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_330J12_127_1981 | mult_87_I3 (mul_twf0_2.sv:87)                      |
|                      | add_87_I3 (mul_twf0_2.sv:87)                        |
|                      | mult_87_2_I3 (mul_twf0_2.sv:87)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T113  | IFO  | Signed   | 22    | I1 * I2 (mul_twf0_2.sv:87)               |
| T114  | IFO  | Signed   | 22    | I3 * I4 (mul_twf0_2.sv:87)               |
| O1    | PO   | Unsigned | 22    | T113 + T114 (mul_twf0_2.sv:87)           |
==============================================================================

Datapath Report for DP_OP_331J12_128_1981
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_331J12_128_1981 | mult_86_I4 (mul_twf0_2.sv:86)                      |
|                      | sub_86_I4 (mul_twf0_2.sv:86)                        |
|                      | mult_86_2_I4 (mul_twf0_2.sv:86)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T116  | IFO  | Signed   | 22    | I1 * I2 (mul_twf0_2.sv:86)               |
| T117  | IFO  | Signed   | 22    | I3 * I4 (mul_twf0_2.sv:86)               |
| O1    | PO   | Signed   | 22    | T116 - T117 (mul_twf0_2.sv:86)           |
==============================================================================

Datapath Report for DP_OP_332J12_129_1981
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_332J12_129_1981 | mult_87_I4 (mul_twf0_2.sv:87)                      |
|                      | add_87_I4 (mul_twf0_2.sv:87)                        |
|                      | mult_87_2_I4 (mul_twf0_2.sv:87)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T119  | IFO  | Signed   | 22    | I1 * I2 (mul_twf0_2.sv:87)               |
| T120  | IFO  | Signed   | 22    | I3 * I4 (mul_twf0_2.sv:87)               |
| O1    | PO   | Unsigned | 22    | T119 + T120 (mul_twf0_2.sv:87)           |
==============================================================================

Datapath Report for DP_OP_333J12_130_1981
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_333J12_130_1981 | mult_86_I5 (mul_twf0_2.sv:86)                      |
|                      | sub_86_I5 (mul_twf0_2.sv:86)                        |
|                      | mult_86_2_I5 (mul_twf0_2.sv:86)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T122  | IFO  | Signed   | 22    | I1 * I2 (mul_twf0_2.sv:86)               |
| T123  | IFO  | Signed   | 22    | I3 * I4 (mul_twf0_2.sv:86)               |
| O1    | PO   | Signed   | 22    | T122 - T123 (mul_twf0_2.sv:86)           |
==============================================================================

Datapath Report for DP_OP_334J12_131_1981
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_334J12_131_1981 | mult_87_I5 (mul_twf0_2.sv:87)                      |
|                      | add_87_I5 (mul_twf0_2.sv:87)                        |
|                      | mult_87_2_I5 (mul_twf0_2.sv:87)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T125  | IFO  | Signed   | 22    | I1 * I2 (mul_twf0_2.sv:87)               |
| T126  | IFO  | Signed   | 22    | I3 * I4 (mul_twf0_2.sv:87)               |
| O1    | PO   | Unsigned | 22    | T125 + T126 (mul_twf0_2.sv:87)           |
==============================================================================

Datapath Report for DP_OP_335J12_132_1981
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_335J12_132_1981 | mult_86_I6 (mul_twf0_2.sv:86)                      |
|                      | sub_86_I6 (mul_twf0_2.sv:86)                        |
|                      | mult_86_2_I6 (mul_twf0_2.sv:86)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T128  | IFO  | Signed   | 22    | I1 * I2 (mul_twf0_2.sv:86)               |
| T129  | IFO  | Signed   | 22    | I3 * I4 (mul_twf0_2.sv:86)               |
| O1    | PO   | Signed   | 22    | T128 - T129 (mul_twf0_2.sv:86)           |
==============================================================================

Datapath Report for DP_OP_336J12_133_1981
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_336J12_133_1981 | mult_87_I6 (mul_twf0_2.sv:87)                      |
|                      | add_87_I6 (mul_twf0_2.sv:87)                        |
|                      | mult_87_2_I6 (mul_twf0_2.sv:87)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T131  | IFO  | Signed   | 22    | I1 * I2 (mul_twf0_2.sv:87)               |
| T132  | IFO  | Signed   | 22    | I3 * I4 (mul_twf0_2.sv:87)               |
| O1    | PO   | Unsigned | 22    | T131 + T132 (mul_twf0_2.sv:87)           |
==============================================================================

Datapath Report for DP_OP_337J12_134_1981
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_337J12_134_1981 | mult_86_I7 (mul_twf0_2.sv:86)                      |
|                      | sub_86_I7 (mul_twf0_2.sv:86)                        |
|                      | mult_86_2_I7 (mul_twf0_2.sv:86)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T134  | IFO  | Signed   | 22    | I1 * I2 (mul_twf0_2.sv:86)               |
| T135  | IFO  | Signed   | 22    | I3 * I4 (mul_twf0_2.sv:86)               |
| O1    | PO   | Signed   | 22    | T134 - T135 (mul_twf0_2.sv:86)           |
==============================================================================

Datapath Report for DP_OP_338J12_135_1981
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_338J12_135_1981 | mult_87_I7 (mul_twf0_2.sv:87)                      |
|                      | add_87_I7 (mul_twf0_2.sv:87)                        |
|                      | mult_87_2_I7 (mul_twf0_2.sv:87)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T137  | IFO  | Signed   | 22    | I1 * I2 (mul_twf0_2.sv:87)               |
| T138  | IFO  | Signed   | 22    | I3 * I4 (mul_twf0_2.sv:87)               |
| O1    | PO   | Unsigned | 22    | T137 + T138 (mul_twf0_2.sv:87)           |
==============================================================================

Datapath Report for DP_OP_339J12_136_1981
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_339J12_136_1981 | mult_86_I8 (mul_twf0_2.sv:86)                      |
|                      | sub_86_I8 (mul_twf0_2.sv:86)                        |
|                      | mult_86_2_I8 (mul_twf0_2.sv:86)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T140  | IFO  | Signed   | 22    | I1 * I2 (mul_twf0_2.sv:86)               |
| T141  | IFO  | Signed   | 22    | I3 * I4 (mul_twf0_2.sv:86)               |
| O1    | PO   | Signed   | 22    | T140 - T141 (mul_twf0_2.sv:86)           |
==============================================================================

Datapath Report for DP_OP_340J12_137_1981
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_340J12_137_1981 | mult_87_I8 (mul_twf0_2.sv:87)                      |
|                      | add_87_I8 (mul_twf0_2.sv:87)                        |
|                      | mult_87_2_I8 (mul_twf0_2.sv:87)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T143  | IFO  | Signed   | 22    | I1 * I2 (mul_twf0_2.sv:87)               |
| T144  | IFO  | Signed   | 22    | I3 * I4 (mul_twf0_2.sv:87)               |
| O1    | PO   | Unsigned | 22    | T143 + T144 (mul_twf0_2.sv:87)           |
==============================================================================

Datapath Report for DP_OP_341J12_138_1981
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_341J12_138_1981 | mult_86_I9 (mul_twf0_2.sv:86)                      |
|                      | sub_86_I9 (mul_twf0_2.sv:86)                        |
|                      | mult_86_2_I9 (mul_twf0_2.sv:86)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T146  | IFO  | Signed   | 22    | I1 * I2 (mul_twf0_2.sv:86)               |
| T147  | IFO  | Signed   | 22    | I3 * I4 (mul_twf0_2.sv:86)               |
| O1    | PO   | Signed   | 22    | T146 - T147 (mul_twf0_2.sv:86)           |
==============================================================================

Datapath Report for DP_OP_342J12_139_1981
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_342J12_139_1981 | mult_87_I9 (mul_twf0_2.sv:87)                      |
|                      | add_87_I9 (mul_twf0_2.sv:87)                        |
|                      | mult_87_2_I9 (mul_twf0_2.sv:87)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T149  | IFO  | Signed   | 22    | I1 * I2 (mul_twf0_2.sv:87)               |
| T150  | IFO  | Signed   | 22    | I3 * I4 (mul_twf0_2.sv:87)               |
| O1    | PO   | Unsigned | 22    | T149 + T150 (mul_twf0_2.sv:87)           |
==============================================================================

Datapath Report for DP_OP_343J12_140_1981
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_343J12_140_1981 | mult_86_I10 (mul_twf0_2.sv:86)                     |
|                      | sub_86_I10 (mul_twf0_2.sv:86)                       |
|                      | mult_86_2_I10 (mul_twf0_2.sv:86)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T152  | IFO  | Signed   | 22    | I1 * I2 (mul_twf0_2.sv:86)               |
| T153  | IFO  | Signed   | 22    | I3 * I4 (mul_twf0_2.sv:86)               |
| O1    | PO   | Signed   | 22    | T152 - T153 (mul_twf0_2.sv:86)           |
==============================================================================

Datapath Report for DP_OP_344J12_141_1981
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_344J12_141_1981 | mult_87_I10 (mul_twf0_2.sv:87)                     |
|                      | add_87_I10 (mul_twf0_2.sv:87)                       |
|                      | mult_87_2_I10 (mul_twf0_2.sv:87)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T155  | IFO  | Signed   | 22    | I1 * I2 (mul_twf0_2.sv:87)               |
| T156  | IFO  | Signed   | 22    | I3 * I4 (mul_twf0_2.sv:87)               |
| O1    | PO   | Unsigned | 22    | T155 + T156 (mul_twf0_2.sv:87)           |
==============================================================================

Datapath Report for DP_OP_345J12_142_1981
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_345J12_142_1981 | mult_86_I11 (mul_twf0_2.sv:86)                     |
|                      | sub_86_I11 (mul_twf0_2.sv:86)                       |
|                      | mult_86_2_I11 (mul_twf0_2.sv:86)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T158  | IFO  | Signed   | 22    | I1 * I2 (mul_twf0_2.sv:86)               |
| T159  | IFO  | Signed   | 22    | I3 * I4 (mul_twf0_2.sv:86)               |
| O1    | PO   | Signed   | 22    | T158 - T159 (mul_twf0_2.sv:86)           |
==============================================================================

Datapath Report for DP_OP_346J12_143_1981
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_346J12_143_1981 | mult_87_I11 (mul_twf0_2.sv:87)                     |
|                      | add_87_I11 (mul_twf0_2.sv:87)                       |
|                      | mult_87_2_I11 (mul_twf0_2.sv:87)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T161  | IFO  | Signed   | 22    | I1 * I2 (mul_twf0_2.sv:87)               |
| T162  | IFO  | Signed   | 22    | I3 * I4 (mul_twf0_2.sv:87)               |
| O1    | PO   | Unsigned | 22    | T161 + T162 (mul_twf0_2.sv:87)           |
==============================================================================

Datapath Report for DP_OP_347J12_144_1981
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_347J12_144_1981 | mult_86_I12 (mul_twf0_2.sv:86)                     |
|                      | sub_86_I12 (mul_twf0_2.sv:86)                       |
|                      | mult_86_2_I12 (mul_twf0_2.sv:86)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T164  | IFO  | Signed   | 22    | I1 * I2 (mul_twf0_2.sv:86)               |
| T165  | IFO  | Signed   | 22    | I3 * I4 (mul_twf0_2.sv:86)               |
| O1    | PO   | Signed   | 22    | T164 - T165 (mul_twf0_2.sv:86)           |
==============================================================================

Datapath Report for DP_OP_348J12_145_1981
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_348J12_145_1981 | mult_87_I12 (mul_twf0_2.sv:87)                     |
|                      | add_87_I12 (mul_twf0_2.sv:87)                       |
|                      | mult_87_2_I12 (mul_twf0_2.sv:87)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T167  | IFO  | Signed   | 22    | I1 * I2 (mul_twf0_2.sv:87)               |
| T168  | IFO  | Signed   | 22    | I3 * I4 (mul_twf0_2.sv:87)               |
| O1    | PO   | Unsigned | 22    | T167 + T168 (mul_twf0_2.sv:87)           |
==============================================================================

Datapath Report for DP_OP_349J12_146_1981
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_349J12_146_1981 | mult_86_I13 (mul_twf0_2.sv:86)                     |
|                      | sub_86_I13 (mul_twf0_2.sv:86)                       |
|                      | mult_86_2_I13 (mul_twf0_2.sv:86)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T170  | IFO  | Signed   | 22    | I1 * I2 (mul_twf0_2.sv:86)               |
| T171  | IFO  | Signed   | 22    | I3 * I4 (mul_twf0_2.sv:86)               |
| O1    | PO   | Signed   | 22    | T170 - T171 (mul_twf0_2.sv:86)           |
==============================================================================

Datapath Report for DP_OP_350J12_147_1981
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_350J12_147_1981 | mult_87_I13 (mul_twf0_2.sv:87)                     |
|                      | add_87_I13 (mul_twf0_2.sv:87)                       |
|                      | mult_87_2_I13 (mul_twf0_2.sv:87)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T173  | IFO  | Signed   | 22    | I1 * I2 (mul_twf0_2.sv:87)               |
| T174  | IFO  | Signed   | 22    | I3 * I4 (mul_twf0_2.sv:87)               |
| O1    | PO   | Unsigned | 22    | T173 + T174 (mul_twf0_2.sv:87)           |
==============================================================================

Datapath Report for DP_OP_351J12_148_1981
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_351J12_148_1981 | mult_86_I14 (mul_twf0_2.sv:86)                     |
|                      | sub_86_I14 (mul_twf0_2.sv:86)                       |
|                      | mult_86_2_I14 (mul_twf0_2.sv:86)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T176  | IFO  | Signed   | 22    | I1 * I2 (mul_twf0_2.sv:86)               |
| T177  | IFO  | Signed   | 22    | I3 * I4 (mul_twf0_2.sv:86)               |
| O1    | PO   | Signed   | 22    | T176 - T177 (mul_twf0_2.sv:86)           |
==============================================================================

Datapath Report for DP_OP_352J12_149_1981
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_352J12_149_1981 | mult_87_I14 (mul_twf0_2.sv:87)                     |
|                      | add_87_I14 (mul_twf0_2.sv:87)                       |
|                      | mult_87_2_I14 (mul_twf0_2.sv:87)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T179  | IFO  | Signed   | 22    | I1 * I2 (mul_twf0_2.sv:87)               |
| T180  | IFO  | Signed   | 22    | I3 * I4 (mul_twf0_2.sv:87)               |
| O1    | PO   | Unsigned | 22    | T179 + T180 (mul_twf0_2.sv:87)           |
==============================================================================

Datapath Report for DP_OP_353J12_150_1981
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_353J12_150_1981 | mult_86_I15 (mul_twf0_2.sv:86)                     |
|                      | sub_86_I15 (mul_twf0_2.sv:86)                       |
|                      | mult_86_2_I15 (mul_twf0_2.sv:86)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T182  | IFO  | Signed   | 22    | I1 * I2 (mul_twf0_2.sv:86)               |
| T183  | IFO  | Signed   | 22    | I3 * I4 (mul_twf0_2.sv:86)               |
| O1    | PO   | Signed   | 22    | T182 - T183 (mul_twf0_2.sv:86)           |
==============================================================================

Datapath Report for DP_OP_354J12_151_1981
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_354J12_151_1981 | mult_87_I15 (mul_twf0_2.sv:87)                     |
|                      | add_87_I15 (mul_twf0_2.sv:87)                       |
|                      | mult_87_2_I15 (mul_twf0_2.sv:87)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T185  | IFO  | Signed   | 22    | I1 * I2 (mul_twf0_2.sv:87)               |
| T186  | IFO  | Signed   | 22    | I3 * I4 (mul_twf0_2.sv:87)               |
| O1    | PO   | Unsigned | 22    | T185 + T186 (mul_twf0_2.sv:87)           |
==============================================================================

Datapath Report for DP_OP_355J12_152_1981
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_355J12_152_1981 | mult_86_I16 (mul_twf0_2.sv:86)                     |
|                      | sub_86_I16 (mul_twf0_2.sv:86)                       |
|                      | mult_86_2_I16 (mul_twf0_2.sv:86)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T188  | IFO  | Signed   | 22    | I1 * I2 (mul_twf0_2.sv:86)               |
| T189  | IFO  | Signed   | 22    | I3 * I4 (mul_twf0_2.sv:86)               |
| O1    | PO   | Signed   | 22    | T188 - T189 (mul_twf0_2.sv:86)           |
==============================================================================

Datapath Report for DP_OP_356J12_153_1981
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_356J12_153_1981 | mult_87_I16 (mul_twf0_2.sv:87)                     |
|                      | add_87_I16 (mul_twf0_2.sv:87)                       |
|                      | mult_87_2_I16 (mul_twf0_2.sv:87)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 13    |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Signed   | 13    |                                          |
| I4    | PI   | Signed   | 9     |                                          |
| T191  | IFO  | Signed   | 22    | I1 * I2 (mul_twf0_2.sv:87)               |
| T192  | IFO  | Signed   | 22    | I3 * I4 (mul_twf0_2.sv:87)               |
| O1    | PO   | Unsigned | 22    | T191 + T192 (mul_twf0_2.sv:87)           |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_inc         | apparch (area)     |                |
| gt_x_2             | DW_cmp           | apparch (area)     |                |
| lt_x_3             | DW_cmp           | apparch (area)     |                |
| gt_x_4             | DW_cmp           | apparch (area)     |                |
| lt_x_5             | DW_cmp           | apparch (area)     |                |
| gt_x_6             | DW_cmp           | apparch (area)     |                |
| lt_x_7             | DW_cmp           | apparch (area)     |                |
| gt_x_8             | DW_cmp           | apparch (area)     |                |
| lt_x_9             | DW_cmp           | apparch (area)     |                |
| gt_x_10            | DW_cmp           | apparch (area)     |                |
| lt_x_11            | DW_cmp           | apparch (area)     |                |
| gt_x_12            | DW_cmp           | apparch (area)     |                |
| lt_x_13            | DW_cmp           | apparch (area)     |                |
| gt_x_14            | DW_cmp           | apparch (area)     |                |
| lt_x_15            | DW_cmp           | apparch (area)     |                |
| gt_x_16            | DW_cmp           | apparch (area)     |                |
| lt_x_17            | DW_cmp           | apparch (area)     |                |
| gt_x_18            | DW_cmp           | apparch (area)     |                |
| lt_x_19            | DW_cmp           | apparch (area)     |                |
| gt_x_20            | DW_cmp           | apparch (area)     |                |
| lt_x_21            | DW_cmp           | apparch (area)     |                |
| gt_x_22            | DW_cmp           | apparch (area)     |                |
| lt_x_23            | DW_cmp           | apparch (area)     |                |
| gt_x_24            | DW_cmp           | apparch (area)     |                |
| lt_x_25            | DW_cmp           | apparch (area)     |                |
| gt_x_26            | DW_cmp           | apparch (area)     |                |
| lt_x_27            | DW_cmp           | apparch (area)     |                |
| gt_x_28            | DW_cmp           | apparch (area)     |                |
| lt_x_29            | DW_cmp           | apparch (area)     |                |
| gt_x_30            | DW_cmp           | apparch (area)     |                |
| lt_x_31            | DW_cmp           | apparch (area)     |                |
| gt_x_32            | DW_cmp           | apparch (area)     |                |
| lt_x_33            | DW_cmp           | apparch (area)     |                |
| gt_x_34            | DW_cmp           | apparch (area)     |                |
| lt_x_35            | DW_cmp           | apparch (area)     |                |
| gt_x_36            | DW_cmp           | apparch (area)     |                |
| lt_x_37            | DW_cmp           | apparch (area)     |                |
| gt_x_38            | DW_cmp           | apparch (area)     |                |
| lt_x_39            | DW_cmp           | apparch (area)     |                |
| gt_x_40            | DW_cmp           | apparch (area)     |                |
| lt_x_41            | DW_cmp           | apparch (area)     |                |
| gt_x_42            | DW_cmp           | apparch (area)     |                |
| lt_x_43            | DW_cmp           | apparch (area)     |                |
| gt_x_44            | DW_cmp           | apparch (area)     |                |
| lt_x_45            | DW_cmp           | apparch (area)     |                |
| gt_x_46            | DW_cmp           | apparch (area)     |                |
| lt_x_47            | DW_cmp           | apparch (area)     |                |
| gt_x_48            | DW_cmp           | apparch (area)     |                |
| lt_x_49            | DW_cmp           | apparch (area)     |                |
| gt_x_50            | DW_cmp           | apparch (area)     |                |
| lt_x_51            | DW_cmp           | apparch (area)     |                |
| gt_x_52            | DW_cmp           | apparch (area)     |                |
| lt_x_53            | DW_cmp           | apparch (area)     |                |
| gt_x_54            | DW_cmp           | apparch (area)     |                |
| lt_x_55            | DW_cmp           | apparch (area)     |                |
| gt_x_56            | DW_cmp           | apparch (area)     |                |
| lt_x_57            | DW_cmp           | apparch (area)     |                |
| gt_x_58            | DW_cmp           | apparch (area)     |                |
| lt_x_59            | DW_cmp           | apparch (area)     |                |
| gt_x_60            | DW_cmp           | apparch (area)     |                |
| lt_x_61            | DW_cmp           | apparch (area)     |                |
| gt_x_62            | DW_cmp           | apparch (area)     |                |
| lt_x_63            | DW_cmp           | apparch (area)     |                |
| gt_x_64            | DW_cmp           | apparch (area)     |                |
| lt_x_65            | DW_cmp           | apparch (area)     |                |
| DP_OP_325J12_122_1981                 |                    |                |
|                    | DP_OP_325J12_122_1981 | str (area)    |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_326J12_123_1981                 |                    |                |
|                    | DP_OP_326J12_123_1981 | str (area)    |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_327J12_124_1981                 |                    |                |
|                    | DP_OP_327J12_124_1981 | str (area)    |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_328J12_125_1981                 |                    |                |
|                    | DP_OP_328J12_125_1981 | str (area)    |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_329J12_126_1981                 |                    |                |
|                    | DP_OP_329J12_126_1981 | str (area)    |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_330J12_127_1981                 |                    |                |
|                    | DP_OP_330J12_127_1981 | str (area)    |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_331J12_128_1981                 |                    |                |
|                    | DP_OP_331J12_128_1981 | str (area)    |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_332J12_129_1981                 |                    |                |
|                    | DP_OP_332J12_129_1981 | str (area)    |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_333J12_130_1981                 |                    |                |
|                    | DP_OP_333J12_130_1981 | str (area)    |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_334J12_131_1981                 |                    |                |
|                    | DP_OP_334J12_131_1981 | str (area)    |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_335J12_132_1981                 |                    |                |
|                    | DP_OP_335J12_132_1981 | str (area)    |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_336J12_133_1981                 |                    |                |
|                    | DP_OP_336J12_133_1981 | str (area)    |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_337J12_134_1981                 |                    |                |
|                    | DP_OP_337J12_134_1981 | str (area)    |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_338J12_135_1981                 |                    |                |
|                    | DP_OP_338J12_135_1981 | str (area)    |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_339J12_136_1981                 |                    |                |
|                    | DP_OP_339J12_136_1981 | str (area)    |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_340J12_137_1981                 |                    |                |
|                    | DP_OP_340J12_137_1981 | str (area)    |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_341J12_138_1981                 |                    |                |
|                    | DP_OP_341J12_138_1981 | str (area)    |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_342J12_139_1981                 |                    |                |
|                    | DP_OP_342J12_139_1981 | str (area)    |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_343J12_140_1981                 |                    |                |
|                    | DP_OP_343J12_140_1981 | str (area)    |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_344J12_141_1981                 |                    |                |
|                    | DP_OP_344J12_141_1981 | str (area)    |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_345J12_142_1981                 |                    |                |
|                    | DP_OP_345J12_142_1981 | str (area)    |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_346J12_143_1981                 |                    |                |
|                    | DP_OP_346J12_143_1981 | str (area)    |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_347J12_144_1981                 |                    |                |
|                    | DP_OP_347J12_144_1981 | str (area)    |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_348J12_145_1981                 |                    |                |
|                    | DP_OP_348J12_145_1981 | str (area)    |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_349J12_146_1981                 |                    |                |
|                    | DP_OP_349J12_146_1981 | str (area)    |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_350J12_147_1981                 |                    |                |
|                    | DP_OP_350J12_147_1981 | str (area)    |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_351J12_148_1981                 |                    |                |
|                    | DP_OP_351J12_148_1981 | str (area)    |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_352J12_149_1981                 |                    |                |
|                    | DP_OP_352J12_149_1981 | str (area)    |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_353J12_150_1981                 |                    |                |
|                    | DP_OP_353J12_150_1981 | str (area)    |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_354J12_151_1981                 |                    |                |
|                    | DP_OP_354J12_151_1981 | str (area)    |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_355J12_152_1981                 |                    |                |
|                    | DP_OP_355J12_152_1981 | str (area)    |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_356J12_153_1981                 |                    |                |
|                    | DP_OP_356J12_153_1981 | str (area)    |                |
|                    |                  | mult_arch: and     |                |
===============================================================================

 
****************************************
Design : twf0_2
****************************************

Resource Report for this hierarchy in file ../FFT/final/twf0_2.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
=============================================================================


No implementations to report

No resource sharing information to report.
 
****************************************
Design : twf0_2_rom_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twf0_2_rom_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twf0_2_rom_2
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twf0_2_rom_3
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twf0_2_rom_4
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twf0_2_rom_5
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twf0_2_rom_6
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twf0_2_rom_7
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twf0_2_rom_8
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twf0_2_rom_9
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twf0_2_rom_10
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twf0_2_rom_11
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twf0_2_rom_12
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twf0_2_rom_13
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twf0_2_rom_14
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twf0_2_rom_15
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : mux4to2_ARRAY16_DATA14
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : shift_register_DATA14_ARRAY16_INDEX4
****************************************

No implementations to report
 
****************************************
Design : bf_cntr_DATA13_ARRAY16_DELAY5_STAGE2
****************************************

Resource Report for this hierarchy in file ../FFT/final/bf_cntr.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| lt_x_1         | DW_cmp         | width=3    | lt_58 (bf_cntr.sv:58)      |
| add_x_2        | DW01_inc       | width=3    | add_59 (bf_cntr.sv:59)     |
| lt_x_6         | DW_cmp         | width=5    | lt_81 (bf_cntr.sv:81)      |
| add_x_7        | DW01_inc       | width=5    | add_82 (bf_cntr.sv:82)     |
| add_x_11       | DW01_add       | width=14   | add_128 (bf_cntr.sv:128)   |
| add_x_12       | DW01_add       | width=14   | add_129 (bf_cntr.sv:129)   |
| sub_x_13       | DW01_sub       | width=14   | sub_130 (bf_cntr.sv:130)   |
| sub_x_14       | DW01_sub       | width=14   | sub_131 (bf_cntr.sv:131)   |
| add_x_15       | DW01_add       | width=14   | add_128_I2 (bf_cntr.sv:128) |
| add_x_16       | DW01_add       | width=14   | add_129_I2 (bf_cntr.sv:129) |
| sub_x_17       | DW01_sub       | width=14   | sub_130_I2 (bf_cntr.sv:130) |
| sub_x_18       | DW01_sub       | width=14   | sub_131_I2 (bf_cntr.sv:131) |
| add_x_19       | DW01_add       | width=14   | add_128_I3 (bf_cntr.sv:128) |
| add_x_20       | DW01_add       | width=14   | add_129_I3 (bf_cntr.sv:129) |
| sub_x_21       | DW01_sub       | width=14   | sub_130_I3 (bf_cntr.sv:130) |
| sub_x_22       | DW01_sub       | width=14   | sub_131_I3 (bf_cntr.sv:131) |
| add_x_23       | DW01_add       | width=14   | add_128_I4 (bf_cntr.sv:128) |
| add_x_24       | DW01_add       | width=14   | add_129_I4 (bf_cntr.sv:129) |
| sub_x_25       | DW01_sub       | width=14   | sub_130_I4 (bf_cntr.sv:130) |
| sub_x_26       | DW01_sub       | width=14   | sub_131_I4 (bf_cntr.sv:131) |
| add_x_27       | DW01_add       | width=14   | add_128_I5 (bf_cntr.sv:128) |
| add_x_28       | DW01_add       | width=14   | add_129_I5 (bf_cntr.sv:129) |
| sub_x_29       | DW01_sub       | width=14   | sub_130_I5 (bf_cntr.sv:130) |
| sub_x_30       | DW01_sub       | width=14   | sub_131_I5 (bf_cntr.sv:131) |
| add_x_31       | DW01_add       | width=14   | add_128_I6 (bf_cntr.sv:128) |
| add_x_32       | DW01_add       | width=14   | add_129_I6 (bf_cntr.sv:129) |
| sub_x_33       | DW01_sub       | width=14   | sub_130_I6 (bf_cntr.sv:130) |
| sub_x_34       | DW01_sub       | width=14   | sub_131_I6 (bf_cntr.sv:131) |
| add_x_35       | DW01_add       | width=14   | add_128_I7 (bf_cntr.sv:128) |
| add_x_36       | DW01_add       | width=14   | add_129_I7 (bf_cntr.sv:129) |
| sub_x_37       | DW01_sub       | width=14   | sub_130_I7 (bf_cntr.sv:130) |
| sub_x_38       | DW01_sub       | width=14   | sub_131_I7 (bf_cntr.sv:131) |
| add_x_39       | DW01_add       | width=14   | add_128_I8 (bf_cntr.sv:128) |
| add_x_40       | DW01_add       | width=14   | add_129_I8 (bf_cntr.sv:129) |
| sub_x_41       | DW01_sub       | width=14   | sub_130_I8 (bf_cntr.sv:130) |
| sub_x_42       | DW01_sub       | width=14   | sub_131_I8 (bf_cntr.sv:131) |
| add_x_43       | DW01_add       | width=14   | add_128_I9 (bf_cntr.sv:128) |
| add_x_44       | DW01_add       | width=14   | add_129_I9 (bf_cntr.sv:129) |
| sub_x_45       | DW01_sub       | width=14   | sub_130_I9 (bf_cntr.sv:130) |
| sub_x_46       | DW01_sub       | width=14   | sub_131_I9 (bf_cntr.sv:131) |
| add_x_47       | DW01_add       | width=14   | add_128_I10 (bf_cntr.sv:128) |
| add_x_48       | DW01_add       | width=14   | add_129_I10 (bf_cntr.sv:129) |
| sub_x_49       | DW01_sub       | width=14   | sub_130_I10 (bf_cntr.sv:130) |
| sub_x_50       | DW01_sub       | width=14   | sub_131_I10 (bf_cntr.sv:131) |
| add_x_51       | DW01_add       | width=14   | add_128_I11 (bf_cntr.sv:128) |
| add_x_52       | DW01_add       | width=14   | add_129_I11 (bf_cntr.sv:129) |
| sub_x_53       | DW01_sub       | width=14   | sub_130_I11 (bf_cntr.sv:130) |
| sub_x_54       | DW01_sub       | width=14   | sub_131_I11 (bf_cntr.sv:131) |
| add_x_55       | DW01_add       | width=14   | add_128_I12 (bf_cntr.sv:128) |
| add_x_56       | DW01_add       | width=14   | add_129_I12 (bf_cntr.sv:129) |
| sub_x_57       | DW01_sub       | width=14   | sub_130_I12 (bf_cntr.sv:130) |
| sub_x_58       | DW01_sub       | width=14   | sub_131_I12 (bf_cntr.sv:131) |
| add_x_59       | DW01_add       | width=14   | add_128_I13 (bf_cntr.sv:128) |
| add_x_60       | DW01_add       | width=14   | add_129_I13 (bf_cntr.sv:129) |
| sub_x_61       | DW01_sub       | width=14   | sub_130_I13 (bf_cntr.sv:130) |
| sub_x_62       | DW01_sub       | width=14   | sub_131_I13 (bf_cntr.sv:131) |
| add_x_63       | DW01_add       | width=14   | add_128_I14 (bf_cntr.sv:128) |
| add_x_64       | DW01_add       | width=14   | add_129_I14 (bf_cntr.sv:129) |
| sub_x_65       | DW01_sub       | width=14   | sub_130_I14 (bf_cntr.sv:130) |
| sub_x_66       | DW01_sub       | width=14   | sub_131_I14 (bf_cntr.sv:131) |
| add_x_67       | DW01_add       | width=14   | add_128_I15 (bf_cntr.sv:128) |
| add_x_68       | DW01_add       | width=14   | add_129_I15 (bf_cntr.sv:129) |
| sub_x_69       | DW01_sub       | width=14   | sub_130_I15 (bf_cntr.sv:130) |
| sub_x_70       | DW01_sub       | width=14   | sub_131_I15 (bf_cntr.sv:131) |
| add_x_71       | DW01_add       | width=14   | add_128_I16 (bf_cntr.sv:128) |
| add_x_72       | DW01_add       | width=14   | add_129_I16 (bf_cntr.sv:129) |
| sub_x_73       | DW01_sub       | width=14   | sub_130_I16 (bf_cntr.sv:130) |
| sub_x_74       | DW01_sub       | width=14   | sub_131_I16 (bf_cntr.sv:131) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| lt_x_1             | DW_cmp           | apparch (area)     |                |
| add_x_2            | DW01_inc         | apparch (area)     |                |
| lt_x_6             | DW_cmp           | apparch (area)     |                |
| add_x_7            | DW01_inc         | apparch (area)     |                |
| add_x_11           | DW01_add         | apparch (area)     |                |
| add_x_12           | DW01_add         | apparch (area)     |                |
| sub_x_13           | DW01_sub         | apparch (area)     |                |
| sub_x_14           | DW01_sub         | apparch (area)     |                |
| add_x_15           | DW01_add         | apparch (area)     |                |
| add_x_16           | DW01_add         | apparch (area)     |                |
| sub_x_17           | DW01_sub         | apparch (area)     |                |
| sub_x_18           | DW01_sub         | apparch (area)     |                |
| add_x_19           | DW01_add         | apparch (area)     |                |
| add_x_20           | DW01_add         | apparch (area)     |                |
| sub_x_21           | DW01_sub         | apparch (area)     |                |
| sub_x_22           | DW01_sub         | apparch (area)     |                |
| add_x_23           | DW01_add         | apparch (area)     |                |
| add_x_24           | DW01_add         | apparch (area)     |                |
| sub_x_25           | DW01_sub         | apparch (area)     |                |
| sub_x_26           | DW01_sub         | apparch (area)     |                |
| add_x_27           | DW01_add         | apparch (area)     |                |
| add_x_28           | DW01_add         | apparch (area)     |                |
| sub_x_29           | DW01_sub         | apparch (area)     |                |
| sub_x_30           | DW01_sub         | apparch (area)     |                |
| add_x_31           | DW01_add         | apparch (area)     |                |
| add_x_32           | DW01_add         | apparch (area)     |                |
| sub_x_33           | DW01_sub         | apparch (area)     |                |
| sub_x_34           | DW01_sub         | apparch (area)     |                |
| add_x_35           | DW01_add         | apparch (area)     |                |
| add_x_36           | DW01_add         | apparch (area)     |                |
| sub_x_37           | DW01_sub         | apparch (area)     |                |
| sub_x_38           | DW01_sub         | apparch (area)     |                |
| add_x_39           | DW01_add         | apparch (area)     |                |
| add_x_40           | DW01_add         | apparch (area)     |                |
| sub_x_41           | DW01_sub         | apparch (area)     |                |
| sub_x_42           | DW01_sub         | apparch (area)     |                |
| add_x_43           | DW01_add         | apparch (area)     |                |
| add_x_44           | DW01_add         | apparch (area)     |                |
| sub_x_45           | DW01_sub         | apparch (area)     |                |
| sub_x_46           | DW01_sub         | apparch (area)     |                |
| add_x_47           | DW01_add         | apparch (area)     |                |
| add_x_48           | DW01_add         | apparch (area)     |                |
| sub_x_49           | DW01_sub         | apparch (area)     |                |
| sub_x_50           | DW01_sub         | apparch (area)     |                |
| add_x_51           | DW01_add         | apparch (area)     |                |
| add_x_52           | DW01_add         | apparch (area)     |                |
| sub_x_53           | DW01_sub         | apparch (area)     |                |
| sub_x_54           | DW01_sub         | apparch (area)     |                |
| add_x_55           | DW01_add         | apparch (area)     |                |
| add_x_56           | DW01_add         | apparch (area)     |                |
| sub_x_57           | DW01_sub         | apparch (area)     |                |
| sub_x_58           | DW01_sub         | apparch (area)     |                |
| add_x_59           | DW01_add         | apparch (area)     |                |
| add_x_60           | DW01_add         | apparch (area)     |                |
| sub_x_61           | DW01_sub         | apparch (area)     |                |
| sub_x_62           | DW01_sub         | apparch (area)     |                |
| add_x_63           | DW01_add         | apparch (area)     |                |
| add_x_64           | DW01_add         | apparch (area)     |                |
| sub_x_65           | DW01_sub         | apparch (area)     |                |
| sub_x_66           | DW01_sub         | apparch (area)     |                |
| add_x_67           | DW01_add         | apparch (area)     |                |
| add_x_68           | DW01_add         | apparch (area)     |                |
| sub_x_69           | DW01_sub         | apparch (area)     |                |
| sub_x_70           | DW01_sub         | apparch (area)     |                |
| add_x_71           | DW01_add         | apparch (area)     |                |
| add_x_72           | DW01_add         | apparch (area)     |                |
| sub_x_73           | DW01_sub         | apparch (area)     |                |
| sub_x_74           | DW01_sub         | apparch (area)     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : shift_register_DATA13_ARRAY16_INDEX5
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : fft_stage_1_DATA10_ARRAY16_DELAY9_STAGE1
****************************************

No implementations to report
 
****************************************
Design : mul_twf0_1
****************************************

Resource Report for this hierarchy in file ../FFT/final/mul_twf0_1.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_inc       | width=5    | add_33_S2 (mul_twf0_1.sv:33) |
| add_x_3        | DW01_add       | width=21   | add_90 (mul_twf0_1.sv:90)  |
| add_x_4        | DW01_add       | width=21   | add_91 (mul_twf0_1.sv:91)  |
| add_x_5        | DW01_add       | width=21   | add_90_I2 (mul_twf0_1.sv:90) |
| add_x_6        | DW01_add       | width=21   | add_91_I2 (mul_twf0_1.sv:91) |
| add_x_7        | DW01_add       | width=21   | add_90_I3 (mul_twf0_1.sv:90) |
| add_x_8        | DW01_add       | width=21   | add_91_I3 (mul_twf0_1.sv:91) |
| add_x_9        | DW01_add       | width=21   | add_90_I4 (mul_twf0_1.sv:90) |
| add_x_10       | DW01_add       | width=21   | add_91_I4 (mul_twf0_1.sv:91) |
| add_x_11       | DW01_add       | width=21   | add_90_I5 (mul_twf0_1.sv:90) |
| add_x_12       | DW01_add       | width=21   | add_91_I5 (mul_twf0_1.sv:91) |
| add_x_13       | DW01_add       | width=21   | add_90_I6 (mul_twf0_1.sv:90) |
| add_x_14       | DW01_add       | width=21   | add_91_I6 (mul_twf0_1.sv:91) |
| add_x_15       | DW01_add       | width=21   | add_90_I7 (mul_twf0_1.sv:90) |
| add_x_16       | DW01_add       | width=21   | add_91_I7 (mul_twf0_1.sv:91) |
| add_x_17       | DW01_add       | width=21   | add_90_I8 (mul_twf0_1.sv:90) |
| add_x_18       | DW01_add       | width=21   | add_91_I8 (mul_twf0_1.sv:91) |
| add_x_19       | DW01_add       | width=21   | add_90_I9 (mul_twf0_1.sv:90) |
| add_x_20       | DW01_add       | width=21   | add_91_I9 (mul_twf0_1.sv:91) |
| add_x_21       | DW01_add       | width=21   | add_90_I10 (mul_twf0_1.sv:90) |
| add_x_22       | DW01_add       | width=21   | add_91_I10 (mul_twf0_1.sv:91) |
| add_x_23       | DW01_add       | width=21   | add_90_I11 (mul_twf0_1.sv:90) |
| add_x_24       | DW01_add       | width=21   | add_91_I11 (mul_twf0_1.sv:91) |
| add_x_25       | DW01_add       | width=21   | add_90_I12 (mul_twf0_1.sv:90) |
| add_x_26       | DW01_add       | width=21   | add_91_I12 (mul_twf0_1.sv:91) |
| add_x_27       | DW01_add       | width=21   | add_90_I13 (mul_twf0_1.sv:90) |
| add_x_28       | DW01_add       | width=21   | add_91_I13 (mul_twf0_1.sv:91) |
| add_x_29       | DW01_add       | width=21   | add_90_I14 (mul_twf0_1.sv:90) |
| add_x_30       | DW01_add       | width=21   | add_91_I14 (mul_twf0_1.sv:91) |
| add_x_31       | DW01_add       | width=21   | add_90_I15 (mul_twf0_1.sv:90) |
| add_x_32       | DW01_add       | width=21   | add_91_I15 (mul_twf0_1.sv:91) |
| add_x_33       | DW01_add       | width=21   | add_90_I16 (mul_twf0_1.sv:90) |
| add_x_34       | DW01_add       | width=21   | add_91_I16 (mul_twf0_1.sv:91) |
| DP_OP_227J31_122_9041           |            |                            |
|                | DP_OP_227J31_122_9041 |     |                            |
| DP_OP_228J31_123_9041           |            |                            |
|                | DP_OP_228J31_123_9041 |     |                            |
| DP_OP_229J31_124_9041           |            |                            |
|                | DP_OP_229J31_124_9041 |     |                            |
| DP_OP_230J31_125_9041           |            |                            |
|                | DP_OP_230J31_125_9041 |     |                            |
| DP_OP_231J31_126_9041           |            |                            |
|                | DP_OP_231J31_126_9041 |     |                            |
| DP_OP_232J31_127_9041           |            |                            |
|                | DP_OP_232J31_127_9041 |     |                            |
| DP_OP_233J31_128_9041           |            |                            |
|                | DP_OP_233J31_128_9041 |     |                            |
| DP_OP_234J31_129_9041           |            |                            |
|                | DP_OP_234J31_129_9041 |     |                            |
| DP_OP_235J31_130_9041           |            |                            |
|                | DP_OP_235J31_130_9041 |     |                            |
| DP_OP_236J31_131_9041           |            |                            |
|                | DP_OP_236J31_131_9041 |     |                            |
| DP_OP_237J31_132_9041           |            |                            |
|                | DP_OP_237J31_132_9041 |     |                            |
| DP_OP_238J31_133_9041           |            |                            |
|                | DP_OP_238J31_133_9041 |     |                            |
| DP_OP_239J31_134_9041           |            |                            |
|                | DP_OP_239J31_134_9041 |     |                            |
| DP_OP_240J31_135_9041           |            |                            |
|                | DP_OP_240J31_135_9041 |     |                            |
| DP_OP_241J31_136_9041           |            |                            |
|                | DP_OP_241J31_136_9041 |     |                            |
| DP_OP_242J31_137_9041           |            |                            |
|                | DP_OP_242J31_137_9041 |     |                            |
| DP_OP_243J31_138_9041           |            |                            |
|                | DP_OP_243J31_138_9041 |     |                            |
| DP_OP_244J31_139_9041           |            |                            |
|                | DP_OP_244J31_139_9041 |     |                            |
| DP_OP_245J31_140_9041           |            |                            |
|                | DP_OP_245J31_140_9041 |     |                            |
| DP_OP_246J31_141_9041           |            |                            |
|                | DP_OP_246J31_141_9041 |     |                            |
| DP_OP_247J31_142_9041           |            |                            |
|                | DP_OP_247J31_142_9041 |     |                            |
| DP_OP_248J31_143_9041           |            |                            |
|                | DP_OP_248J31_143_9041 |     |                            |
| DP_OP_249J31_144_9041           |            |                            |
|                | DP_OP_249J31_144_9041 |     |                            |
| DP_OP_250J31_145_9041           |            |                            |
|                | DP_OP_250J31_145_9041 |     |                            |
| DP_OP_251J31_146_9041           |            |                            |
|                | DP_OP_251J31_146_9041 |     |                            |
| DP_OP_252J31_147_9041           |            |                            |
|                | DP_OP_252J31_147_9041 |     |                            |
| DP_OP_253J31_148_9041           |            |                            |
|                | DP_OP_253J31_148_9041 |     |                            |
| DP_OP_254J31_149_9041           |            |                            |
|                | DP_OP_254J31_149_9041 |     |                            |
| DP_OP_255J31_150_9041           |            |                            |
|                | DP_OP_255J31_150_9041 |     |                            |
| DP_OP_256J31_151_9041           |            |                            |
|                | DP_OP_256J31_151_9041 |     |                            |
| DP_OP_257J31_152_9041           |            |                            |
|                | DP_OP_257J31_152_9041 |     |                            |
| DP_OP_258J31_153_9041           |            |                            |
|                | DP_OP_258J31_153_9041 |     |                            |
=============================================================================

Datapath Report for DP_OP_227J31_122_9041
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_227J31_122_9041 | mult_74 (mul_twf0_1.sv:74)                         |
|                      | sub_74 (mul_twf0_1.sv:74)                           |
|                      | mult_74_2 (mul_twf0_1.sv:74)                        |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 11    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T2    | IFO  | Signed   | 21    | I1 * I2 (mul_twf0_1.sv:74)               |
| T3    | IFO  | Signed   | 21    | I3 * I4 (mul_twf0_1.sv:74)               |
| O1    | PO   | Signed   | 21    | T2 - T3 (mul_twf0_1.sv:74)               |
==============================================================================

Datapath Report for DP_OP_228J31_123_9041
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_228J31_123_9041 | mult_75 (mul_twf0_1.sv:75)                         |
|                      | add_75 (mul_twf0_1.sv:75)                           |
|                      | mult_75_2 (mul_twf0_1.sv:75)                        |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 11    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T5    | IFO  | Signed   | 21    | I1 * I2 (mul_twf0_1.sv:75)               |
| T6    | IFO  | Signed   | 21    | I3 * I4 (mul_twf0_1.sv:75)               |
| O1    | PO   | Unsigned | 21    | T5 + T6 (mul_twf0_1.sv:75)               |
==============================================================================

Datapath Report for DP_OP_229J31_124_9041
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_229J31_124_9041 | mult_74_I2 (mul_twf0_1.sv:74)                      |
|                      | sub_74_I2 (mul_twf0_1.sv:74)                        |
|                      | mult_74_2_I2 (mul_twf0_1.sv:74)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 11    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T8    | IFO  | Signed   | 21    | I1 * I2 (mul_twf0_1.sv:74)               |
| T9    | IFO  | Signed   | 21    | I3 * I4 (mul_twf0_1.sv:74)               |
| O1    | PO   | Signed   | 21    | T8 - T9 (mul_twf0_1.sv:74)               |
==============================================================================

Datapath Report for DP_OP_230J31_125_9041
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_230J31_125_9041 | mult_75_I2 (mul_twf0_1.sv:75)                      |
|                      | add_75_I2 (mul_twf0_1.sv:75)                        |
|                      | mult_75_2_I2 (mul_twf0_1.sv:75)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 11    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T11   | IFO  | Signed   | 21    | I1 * I2 (mul_twf0_1.sv:75)               |
| T12   | IFO  | Signed   | 21    | I3 * I4 (mul_twf0_1.sv:75)               |
| O1    | PO   | Unsigned | 21    | T11 + T12 (mul_twf0_1.sv:75)             |
==============================================================================

Datapath Report for DP_OP_231J31_126_9041
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_231J31_126_9041 | mult_74_I3 (mul_twf0_1.sv:74)                      |
|                      | sub_74_I3 (mul_twf0_1.sv:74)                        |
|                      | mult_74_2_I3 (mul_twf0_1.sv:74)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 11    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T14   | IFO  | Signed   | 21    | I1 * I2 (mul_twf0_1.sv:74)               |
| T15   | IFO  | Signed   | 21    | I3 * I4 (mul_twf0_1.sv:74)               |
| O1    | PO   | Signed   | 21    | T14 - T15 (mul_twf0_1.sv:74)             |
==============================================================================

Datapath Report for DP_OP_232J31_127_9041
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_232J31_127_9041 | mult_75_I3 (mul_twf0_1.sv:75)                      |
|                      | add_75_I3 (mul_twf0_1.sv:75)                        |
|                      | mult_75_2_I3 (mul_twf0_1.sv:75)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 11    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T17   | IFO  | Signed   | 21    | I1 * I2 (mul_twf0_1.sv:75)               |
| T18   | IFO  | Signed   | 21    | I3 * I4 (mul_twf0_1.sv:75)               |
| O1    | PO   | Unsigned | 21    | T17 + T18 (mul_twf0_1.sv:75)             |
==============================================================================

Datapath Report for DP_OP_233J31_128_9041
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_233J31_128_9041 | mult_74_I4 (mul_twf0_1.sv:74)                      |
|                      | sub_74_I4 (mul_twf0_1.sv:74)                        |
|                      | mult_74_2_I4 (mul_twf0_1.sv:74)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 11    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T20   | IFO  | Signed   | 21    | I1 * I2 (mul_twf0_1.sv:74)               |
| T21   | IFO  | Signed   | 21    | I3 * I4 (mul_twf0_1.sv:74)               |
| O1    | PO   | Signed   | 21    | T20 - T21 (mul_twf0_1.sv:74)             |
==============================================================================

Datapath Report for DP_OP_234J31_129_9041
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_234J31_129_9041 | mult_75_I4 (mul_twf0_1.sv:75)                      |
|                      | add_75_I4 (mul_twf0_1.sv:75)                        |
|                      | mult_75_2_I4 (mul_twf0_1.sv:75)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 11    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T23   | IFO  | Signed   | 21    | I1 * I2 (mul_twf0_1.sv:75)               |
| T24   | IFO  | Signed   | 21    | I3 * I4 (mul_twf0_1.sv:75)               |
| O1    | PO   | Unsigned | 21    | T23 + T24 (mul_twf0_1.sv:75)             |
==============================================================================

Datapath Report for DP_OP_235J31_130_9041
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_235J31_130_9041 | mult_74_I5 (mul_twf0_1.sv:74)                      |
|                      | sub_74_I5 (mul_twf0_1.sv:74)                        |
|                      | mult_74_2_I5 (mul_twf0_1.sv:74)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 11    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T26   | IFO  | Signed   | 21    | I1 * I2 (mul_twf0_1.sv:74)               |
| T27   | IFO  | Signed   | 21    | I3 * I4 (mul_twf0_1.sv:74)               |
| O1    | PO   | Signed   | 21    | T26 - T27 (mul_twf0_1.sv:74)             |
==============================================================================

Datapath Report for DP_OP_236J31_131_9041
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_236J31_131_9041 | mult_75_I5 (mul_twf0_1.sv:75)                      |
|                      | add_75_I5 (mul_twf0_1.sv:75)                        |
|                      | mult_75_2_I5 (mul_twf0_1.sv:75)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 11    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T29   | IFO  | Signed   | 21    | I1 * I2 (mul_twf0_1.sv:75)               |
| T30   | IFO  | Signed   | 21    | I3 * I4 (mul_twf0_1.sv:75)               |
| O1    | PO   | Unsigned | 21    | T29 + T30 (mul_twf0_1.sv:75)             |
==============================================================================

Datapath Report for DP_OP_237J31_132_9041
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_237J31_132_9041 | mult_74_I6 (mul_twf0_1.sv:74)                      |
|                      | sub_74_I6 (mul_twf0_1.sv:74)                        |
|                      | mult_74_2_I6 (mul_twf0_1.sv:74)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 11    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T32   | IFO  | Signed   | 21    | I1 * I2 (mul_twf0_1.sv:74)               |
| T33   | IFO  | Signed   | 21    | I3 * I4 (mul_twf0_1.sv:74)               |
| O1    | PO   | Signed   | 21    | T32 - T33 (mul_twf0_1.sv:74)             |
==============================================================================

Datapath Report for DP_OP_238J31_133_9041
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_238J31_133_9041 | mult_75_I6 (mul_twf0_1.sv:75)                      |
|                      | add_75_I6 (mul_twf0_1.sv:75)                        |
|                      | mult_75_2_I6 (mul_twf0_1.sv:75)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 11    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T35   | IFO  | Signed   | 21    | I1 * I2 (mul_twf0_1.sv:75)               |
| T36   | IFO  | Signed   | 21    | I3 * I4 (mul_twf0_1.sv:75)               |
| O1    | PO   | Unsigned | 21    | T35 + T36 (mul_twf0_1.sv:75)             |
==============================================================================

Datapath Report for DP_OP_239J31_134_9041
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_239J31_134_9041 | mult_74_I7 (mul_twf0_1.sv:74)                      |
|                      | sub_74_I7 (mul_twf0_1.sv:74)                        |
|                      | mult_74_2_I7 (mul_twf0_1.sv:74)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 11    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T38   | IFO  | Signed   | 21    | I1 * I2 (mul_twf0_1.sv:74)               |
| T39   | IFO  | Signed   | 21    | I3 * I4 (mul_twf0_1.sv:74)               |
| O1    | PO   | Signed   | 21    | T38 - T39 (mul_twf0_1.sv:74)             |
==============================================================================

Datapath Report for DP_OP_240J31_135_9041
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_240J31_135_9041 | mult_75_I7 (mul_twf0_1.sv:75)                      |
|                      | add_75_I7 (mul_twf0_1.sv:75)                        |
|                      | mult_75_2_I7 (mul_twf0_1.sv:75)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 11    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T41   | IFO  | Signed   | 21    | I1 * I2 (mul_twf0_1.sv:75)               |
| T42   | IFO  | Signed   | 21    | I3 * I4 (mul_twf0_1.sv:75)               |
| O1    | PO   | Unsigned | 21    | T41 + T42 (mul_twf0_1.sv:75)             |
==============================================================================

Datapath Report for DP_OP_241J31_136_9041
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_241J31_136_9041 | mult_74_I8 (mul_twf0_1.sv:74)                      |
|                      | sub_74_I8 (mul_twf0_1.sv:74)                        |
|                      | mult_74_2_I8 (mul_twf0_1.sv:74)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 11    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T44   | IFO  | Signed   | 21    | I1 * I2 (mul_twf0_1.sv:74)               |
| T45   | IFO  | Signed   | 21    | I3 * I4 (mul_twf0_1.sv:74)               |
| O1    | PO   | Signed   | 21    | T44 - T45 (mul_twf0_1.sv:74)             |
==============================================================================

Datapath Report for DP_OP_242J31_137_9041
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_242J31_137_9041 | mult_75_I8 (mul_twf0_1.sv:75)                      |
|                      | add_75_I8 (mul_twf0_1.sv:75)                        |
|                      | mult_75_2_I8 (mul_twf0_1.sv:75)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 11    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T47   | IFO  | Signed   | 21    | I1 * I2 (mul_twf0_1.sv:75)               |
| T48   | IFO  | Signed   | 21    | I3 * I4 (mul_twf0_1.sv:75)               |
| O1    | PO   | Unsigned | 21    | T47 + T48 (mul_twf0_1.sv:75)             |
==============================================================================

Datapath Report for DP_OP_243J31_138_9041
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_243J31_138_9041 | mult_74_I9 (mul_twf0_1.sv:74)                      |
|                      | sub_74_I9 (mul_twf0_1.sv:74)                        |
|                      | mult_74_2_I9 (mul_twf0_1.sv:74)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 11    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T50   | IFO  | Signed   | 21    | I1 * I2 (mul_twf0_1.sv:74)               |
| T51   | IFO  | Signed   | 21    | I3 * I4 (mul_twf0_1.sv:74)               |
| O1    | PO   | Signed   | 21    | T50 - T51 (mul_twf0_1.sv:74)             |
==============================================================================

Datapath Report for DP_OP_244J31_139_9041
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_244J31_139_9041 | mult_75_I9 (mul_twf0_1.sv:75)                      |
|                      | add_75_I9 (mul_twf0_1.sv:75)                        |
|                      | mult_75_2_I9 (mul_twf0_1.sv:75)                     |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 11    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T53   | IFO  | Signed   | 21    | I1 * I2 (mul_twf0_1.sv:75)               |
| T54   | IFO  | Signed   | 21    | I3 * I4 (mul_twf0_1.sv:75)               |
| O1    | PO   | Unsigned | 21    | T53 + T54 (mul_twf0_1.sv:75)             |
==============================================================================

Datapath Report for DP_OP_245J31_140_9041
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_245J31_140_9041 | mult_74_I10 (mul_twf0_1.sv:74)                     |
|                      | sub_74_I10 (mul_twf0_1.sv:74)                       |
|                      | mult_74_2_I10 (mul_twf0_1.sv:74)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 11    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T56   | IFO  | Signed   | 21    | I1 * I2 (mul_twf0_1.sv:74)               |
| T57   | IFO  | Signed   | 21    | I3 * I4 (mul_twf0_1.sv:74)               |
| O1    | PO   | Signed   | 21    | T56 - T57 (mul_twf0_1.sv:74)             |
==============================================================================

Datapath Report for DP_OP_246J31_141_9041
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_246J31_141_9041 | mult_75_I10 (mul_twf0_1.sv:75)                     |
|                      | add_75_I10 (mul_twf0_1.sv:75)                       |
|                      | mult_75_2_I10 (mul_twf0_1.sv:75)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 11    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T59   | IFO  | Signed   | 21    | I1 * I2 (mul_twf0_1.sv:75)               |
| T60   | IFO  | Signed   | 21    | I3 * I4 (mul_twf0_1.sv:75)               |
| O1    | PO   | Unsigned | 21    | T59 + T60 (mul_twf0_1.sv:75)             |
==============================================================================

Datapath Report for DP_OP_247J31_142_9041
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_247J31_142_9041 | mult_74_I11 (mul_twf0_1.sv:74)                     |
|                      | sub_74_I11 (mul_twf0_1.sv:74)                       |
|                      | mult_74_2_I11 (mul_twf0_1.sv:74)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 11    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T62   | IFO  | Signed   | 21    | I1 * I2 (mul_twf0_1.sv:74)               |
| T63   | IFO  | Signed   | 21    | I3 * I4 (mul_twf0_1.sv:74)               |
| O1    | PO   | Signed   | 21    | T62 - T63 (mul_twf0_1.sv:74)             |
==============================================================================

Datapath Report for DP_OP_248J31_143_9041
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_248J31_143_9041 | mult_75_I11 (mul_twf0_1.sv:75)                     |
|                      | add_75_I11 (mul_twf0_1.sv:75)                       |
|                      | mult_75_2_I11 (mul_twf0_1.sv:75)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 11    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T65   | IFO  | Signed   | 21    | I1 * I2 (mul_twf0_1.sv:75)               |
| T66   | IFO  | Signed   | 21    | I3 * I4 (mul_twf0_1.sv:75)               |
| O1    | PO   | Unsigned | 21    | T65 + T66 (mul_twf0_1.sv:75)             |
==============================================================================

Datapath Report for DP_OP_249J31_144_9041
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_249J31_144_9041 | mult_74_I12 (mul_twf0_1.sv:74)                     |
|                      | sub_74_I12 (mul_twf0_1.sv:74)                       |
|                      | mult_74_2_I12 (mul_twf0_1.sv:74)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 11    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T68   | IFO  | Signed   | 21    | I1 * I2 (mul_twf0_1.sv:74)               |
| T69   | IFO  | Signed   | 21    | I3 * I4 (mul_twf0_1.sv:74)               |
| O1    | PO   | Signed   | 21    | T68 - T69 (mul_twf0_1.sv:74)             |
==============================================================================

Datapath Report for DP_OP_250J31_145_9041
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_250J31_145_9041 | mult_75_I12 (mul_twf0_1.sv:75)                     |
|                      | add_75_I12 (mul_twf0_1.sv:75)                       |
|                      | mult_75_2_I12 (mul_twf0_1.sv:75)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 11    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T71   | IFO  | Signed   | 21    | I1 * I2 (mul_twf0_1.sv:75)               |
| T72   | IFO  | Signed   | 21    | I3 * I4 (mul_twf0_1.sv:75)               |
| O1    | PO   | Unsigned | 21    | T71 + T72 (mul_twf0_1.sv:75)             |
==============================================================================

Datapath Report for DP_OP_251J31_146_9041
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_251J31_146_9041 | mult_74_I13 (mul_twf0_1.sv:74)                     |
|                      | sub_74_I13 (mul_twf0_1.sv:74)                       |
|                      | mult_74_2_I13 (mul_twf0_1.sv:74)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 11    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T74   | IFO  | Signed   | 21    | I1 * I2 (mul_twf0_1.sv:74)               |
| T75   | IFO  | Signed   | 21    | I3 * I4 (mul_twf0_1.sv:74)               |
| O1    | PO   | Signed   | 21    | T74 - T75 (mul_twf0_1.sv:74)             |
==============================================================================

Datapath Report for DP_OP_252J31_147_9041
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_252J31_147_9041 | mult_75_I13 (mul_twf0_1.sv:75)                     |
|                      | add_75_I13 (mul_twf0_1.sv:75)                       |
|                      | mult_75_2_I13 (mul_twf0_1.sv:75)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 11    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T77   | IFO  | Signed   | 21    | I1 * I2 (mul_twf0_1.sv:75)               |
| T78   | IFO  | Signed   | 21    | I3 * I4 (mul_twf0_1.sv:75)               |
| O1    | PO   | Unsigned | 21    | T77 + T78 (mul_twf0_1.sv:75)             |
==============================================================================

Datapath Report for DP_OP_253J31_148_9041
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_253J31_148_9041 | mult_74_I14 (mul_twf0_1.sv:74)                     |
|                      | sub_74_I14 (mul_twf0_1.sv:74)                       |
|                      | mult_74_2_I14 (mul_twf0_1.sv:74)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 11    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T80   | IFO  | Signed   | 21    | I1 * I2 (mul_twf0_1.sv:74)               |
| T81   | IFO  | Signed   | 21    | I3 * I4 (mul_twf0_1.sv:74)               |
| O1    | PO   | Signed   | 21    | T80 - T81 (mul_twf0_1.sv:74)             |
==============================================================================

Datapath Report for DP_OP_254J31_149_9041
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_254J31_149_9041 | mult_75_I14 (mul_twf0_1.sv:75)                     |
|                      | add_75_I14 (mul_twf0_1.sv:75)                       |
|                      | mult_75_2_I14 (mul_twf0_1.sv:75)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 11    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T83   | IFO  | Signed   | 21    | I1 * I2 (mul_twf0_1.sv:75)               |
| T84   | IFO  | Signed   | 21    | I3 * I4 (mul_twf0_1.sv:75)               |
| O1    | PO   | Unsigned | 21    | T83 + T84 (mul_twf0_1.sv:75)             |
==============================================================================

Datapath Report for DP_OP_255J31_150_9041
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_255J31_150_9041 | mult_74_I15 (mul_twf0_1.sv:74)                     |
|                      | sub_74_I15 (mul_twf0_1.sv:74)                       |
|                      | mult_74_2_I15 (mul_twf0_1.sv:74)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 11    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T86   | IFO  | Signed   | 21    | I1 * I2 (mul_twf0_1.sv:74)               |
| T87   | IFO  | Signed   | 21    | I3 * I4 (mul_twf0_1.sv:74)               |
| O1    | PO   | Signed   | 21    | T86 - T87 (mul_twf0_1.sv:74)             |
==============================================================================

Datapath Report for DP_OP_256J31_151_9041
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_256J31_151_9041 | mult_75_I15 (mul_twf0_1.sv:75)                     |
|                      | add_75_I15 (mul_twf0_1.sv:75)                       |
|                      | mult_75_2_I15 (mul_twf0_1.sv:75)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 11    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T89   | IFO  | Signed   | 21    | I1 * I2 (mul_twf0_1.sv:75)               |
| T90   | IFO  | Signed   | 21    | I3 * I4 (mul_twf0_1.sv:75)               |
| O1    | PO   | Unsigned | 21    | T89 + T90 (mul_twf0_1.sv:75)             |
==============================================================================

Datapath Report for DP_OP_257J31_152_9041
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_257J31_152_9041 | mult_74_I16 (mul_twf0_1.sv:74)                     |
|                      | sub_74_I16 (mul_twf0_1.sv:74)                       |
|                      | mult_74_2_I16 (mul_twf0_1.sv:74)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 11    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T92   | IFO  | Signed   | 21    | I1 * I2 (mul_twf0_1.sv:74)               |
| T93   | IFO  | Signed   | 21    | I3 * I4 (mul_twf0_1.sv:74)               |
| O1    | PO   | Signed   | 21    | T92 - T93 (mul_twf0_1.sv:74)             |
==============================================================================

Datapath Report for DP_OP_258J31_153_9041
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_258J31_153_9041 | mult_75_I16 (mul_twf0_1.sv:75)                     |
|                      | add_75_I16 (mul_twf0_1.sv:75)                       |
|                      | mult_75_2_I16 (mul_twf0_1.sv:75)                    |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 11    |                                          |
| I2    | PI   | Signed   | 10    |                                          |
| I3    | PI   | Signed   | 11    |                                          |
| I4    | PI   | Signed   | 10    |                                          |
| T95   | IFO  | Signed   | 21    | I1 * I2 (mul_twf0_1.sv:75)               |
| T96   | IFO  | Signed   | 21    | I3 * I4 (mul_twf0_1.sv:75)               |
| O1    | PO   | Unsigned | 21    | T95 + T96 (mul_twf0_1.sv:75)             |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_inc         | apparch (area)     |                |
| add_x_3            | DW01_add         | apparch (area)     |                |
| add_x_4            | DW01_add         | apparch (area)     |                |
| add_x_5            | DW01_add         | apparch (area)     |                |
| add_x_6            | DW01_add         | apparch (area)     |                |
| add_x_7            | DW01_add         | apparch (area)     |                |
| add_x_8            | DW01_add         | apparch (area)     |                |
| add_x_9            | DW01_add         | apparch (area)     |                |
| add_x_10           | DW01_add         | apparch (area)     |                |
| add_x_11           | DW01_add         | apparch (area)     |                |
| add_x_12           | DW01_add         | apparch (area)     |                |
| add_x_13           | DW01_add         | apparch (area)     |                |
| add_x_14           | DW01_add         | apparch (area)     |                |
| add_x_15           | DW01_add         | apparch (area)     |                |
| add_x_16           | DW01_add         | apparch (area)     |                |
| add_x_17           | DW01_add         | apparch (area)     |                |
| add_x_18           | DW01_add         | apparch (area)     |                |
| add_x_19           | DW01_add         | apparch (area)     |                |
| add_x_20           | DW01_add         | apparch (area)     |                |
| add_x_21           | DW01_add         | apparch (area)     |                |
| add_x_22           | DW01_add         | apparch (area)     |                |
| add_x_23           | DW01_add         | apparch (area)     |                |
| add_x_24           | DW01_add         | apparch (area)     |                |
| add_x_25           | DW01_add         | apparch (area)     |                |
| add_x_26           | DW01_add         | apparch (area)     |                |
| add_x_27           | DW01_add         | apparch (area)     |                |
| add_x_28           | DW01_add         | apparch (area)     |                |
| add_x_29           | DW01_add         | apparch (area)     |                |
| add_x_30           | DW01_add         | apparch (area)     |                |
| add_x_31           | DW01_add         | apparch (area)     |                |
| add_x_32           | DW01_add         | apparch (area)     |                |
| add_x_33           | DW01_add         | apparch (area)     |                |
| add_x_34           | DW01_add         | apparch (area)     |                |
| DP_OP_227J31_122_9041                 |                    |                |
|                    | DP_OP_227J31_122_9041 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_228J31_123_9041                 |                    |                |
|                    | DP_OP_228J31_123_9041 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_229J31_124_9041                 |                    |                |
|                    | DP_OP_229J31_124_9041 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_230J31_125_9041                 |                    |                |
|                    | DP_OP_230J31_125_9041 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_231J31_126_9041                 |                    |                |
|                    | DP_OP_231J31_126_9041 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_232J31_127_9041                 |                    |                |
|                    | DP_OP_232J31_127_9041 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_233J31_128_9041                 |                    |                |
|                    | DP_OP_233J31_128_9041 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_234J31_129_9041                 |                    |                |
|                    | DP_OP_234J31_129_9041 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_235J31_130_9041                 |                    |                |
|                    | DP_OP_235J31_130_9041 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_236J31_131_9041                 |                    |                |
|                    | DP_OP_236J31_131_9041 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_237J31_132_9041                 |                    |                |
|                    | DP_OP_237J31_132_9041 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_238J31_133_9041                 |                    |                |
|                    | DP_OP_238J31_133_9041 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_239J31_134_9041                 |                    |                |
|                    | DP_OP_239J31_134_9041 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_240J31_135_9041                 |                    |                |
|                    | DP_OP_240J31_135_9041 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_241J31_136_9041                 |                    |                |
|                    | DP_OP_241J31_136_9041 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_242J31_137_9041                 |                    |                |
|                    | DP_OP_242J31_137_9041 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_243J31_138_9041                 |                    |                |
|                    | DP_OP_243J31_138_9041 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_244J31_139_9041                 |                    |                |
|                    | DP_OP_244J31_139_9041 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_245J31_140_9041                 |                    |                |
|                    | DP_OP_245J31_140_9041 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_246J31_141_9041                 |                    |                |
|                    | DP_OP_246J31_141_9041 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_247J31_142_9041                 |                    |                |
|                    | DP_OP_247J31_142_9041 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_248J31_143_9041                 |                    |                |
|                    | DP_OP_248J31_143_9041 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_249J31_144_9041                 |                    |                |
|                    | DP_OP_249J31_144_9041 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_250J31_145_9041                 |                    |                |
|                    | DP_OP_250J31_145_9041 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_251J31_146_9041                 |                    |                |
|                    | DP_OP_251J31_146_9041 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_252J31_147_9041                 |                    |                |
|                    | DP_OP_252J31_147_9041 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_253J31_148_9041                 |                    |                |
|                    | DP_OP_253J31_148_9041 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_254J31_149_9041                 |                    |                |
|                    | DP_OP_254J31_149_9041 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_255J31_150_9041                 |                    |                |
|                    | DP_OP_255J31_150_9041 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_256J31_151_9041                 |                    |                |
|                    | DP_OP_256J31_151_9041 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_257J31_152_9041                 |                    |                |
|                    | DP_OP_257J31_152_9041 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_258J31_153_9041                 |                    |                |
|                    | DP_OP_258J31_153_9041 | str (area)    |                |
|                    |                  | mult_arch: benc_radix4              |
===============================================================================

 
****************************************
Design : twf0_1
****************************************

Resource Report for this hierarchy in file ../FFT/final/twf0_1.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
=============================================================================


No implementations to report

No resource sharing information to report.
 
****************************************
Design : twf0_1_rom_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twf0_1_rom_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twf0_1_rom_2
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twf0_1_rom_3
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twf0_1_rom_4
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twf0_1_rom_5
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twf0_1_rom_6
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twf0_1_rom_7
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twf0_1_rom_8
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twf0_1_rom_9
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twf0_1_rom_10
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twf0_1_rom_11
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twf0_1_rom_12
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twf0_1_rom_13
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twf0_1_rom_14
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : twf0_1_rom_15
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : mux4to2_ARRAY16_DATA11
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : shift_register_DATA11_ARRAY16_INDEX8
****************************************

No implementations to report
 
****************************************
Design : bf_cntr_DATA10_ARRAY16_DELAY9_STAGE1
****************************************

Resource Report for this hierarchy in file ../FFT/final/bf_cntr.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| lt_x_1         | DW_cmp         | width=4    | lt_58 (bf_cntr.sv:58)      |
| add_x_2        | DW01_inc       | width=4    | add_59 (bf_cntr.sv:59)     |
| lt_x_6         | DW_cmp         | width=5    | lt_81 (bf_cntr.sv:81)      |
| add_x_7        | DW01_inc       | width=5    | add_82 (bf_cntr.sv:82)     |
| add_x_11       | DW01_add       | width=11   | add_128 (bf_cntr.sv:128)   |
| add_x_12       | DW01_add       | width=11   | add_129 (bf_cntr.sv:129)   |
| sub_x_13       | DW01_sub       | width=11   | sub_130 (bf_cntr.sv:130)   |
| sub_x_14       | DW01_sub       | width=11   | sub_131 (bf_cntr.sv:131)   |
| add_x_15       | DW01_add       | width=11   | add_128_I2 (bf_cntr.sv:128) |
| add_x_16       | DW01_add       | width=11   | add_129_I2 (bf_cntr.sv:129) |
| sub_x_17       | DW01_sub       | width=11   | sub_130_I2 (bf_cntr.sv:130) |
| sub_x_18       | DW01_sub       | width=11   | sub_131_I2 (bf_cntr.sv:131) |
| add_x_19       | DW01_add       | width=11   | add_128_I3 (bf_cntr.sv:128) |
| add_x_20       | DW01_add       | width=11   | add_129_I3 (bf_cntr.sv:129) |
| sub_x_21       | DW01_sub       | width=11   | sub_130_I3 (bf_cntr.sv:130) |
| sub_x_22       | DW01_sub       | width=11   | sub_131_I3 (bf_cntr.sv:131) |
| add_x_23       | DW01_add       | width=11   | add_128_I4 (bf_cntr.sv:128) |
| add_x_24       | DW01_add       | width=11   | add_129_I4 (bf_cntr.sv:129) |
| sub_x_25       | DW01_sub       | width=11   | sub_130_I4 (bf_cntr.sv:130) |
| sub_x_26       | DW01_sub       | width=11   | sub_131_I4 (bf_cntr.sv:131) |
| add_x_27       | DW01_add       | width=11   | add_128_I5 (bf_cntr.sv:128) |
| add_x_28       | DW01_add       | width=11   | add_129_I5 (bf_cntr.sv:129) |
| sub_x_29       | DW01_sub       | width=11   | sub_130_I5 (bf_cntr.sv:130) |
| sub_x_30       | DW01_sub       | width=11   | sub_131_I5 (bf_cntr.sv:131) |
| add_x_31       | DW01_add       | width=11   | add_128_I6 (bf_cntr.sv:128) |
| add_x_32       | DW01_add       | width=11   | add_129_I6 (bf_cntr.sv:129) |
| sub_x_33       | DW01_sub       | width=11   | sub_130_I6 (bf_cntr.sv:130) |
| sub_x_34       | DW01_sub       | width=11   | sub_131_I6 (bf_cntr.sv:131) |
| add_x_35       | DW01_add       | width=11   | add_128_I7 (bf_cntr.sv:128) |
| add_x_36       | DW01_add       | width=11   | add_129_I7 (bf_cntr.sv:129) |
| sub_x_37       | DW01_sub       | width=11   | sub_130_I7 (bf_cntr.sv:130) |
| sub_x_38       | DW01_sub       | width=11   | sub_131_I7 (bf_cntr.sv:131) |
| add_x_39       | DW01_add       | width=11   | add_128_I8 (bf_cntr.sv:128) |
| add_x_40       | DW01_add       | width=11   | add_129_I8 (bf_cntr.sv:129) |
| sub_x_41       | DW01_sub       | width=11   | sub_130_I8 (bf_cntr.sv:130) |
| sub_x_42       | DW01_sub       | width=11   | sub_131_I8 (bf_cntr.sv:131) |
| add_x_43       | DW01_add       | width=11   | add_128_I9 (bf_cntr.sv:128) |
| add_x_44       | DW01_add       | width=11   | add_129_I9 (bf_cntr.sv:129) |
| sub_x_45       | DW01_sub       | width=11   | sub_130_I9 (bf_cntr.sv:130) |
| sub_x_46       | DW01_sub       | width=11   | sub_131_I9 (bf_cntr.sv:131) |
| add_x_47       | DW01_add       | width=11   | add_128_I10 (bf_cntr.sv:128) |
| add_x_48       | DW01_add       | width=11   | add_129_I10 (bf_cntr.sv:129) |
| sub_x_49       | DW01_sub       | width=11   | sub_130_I10 (bf_cntr.sv:130) |
| sub_x_50       | DW01_sub       | width=11   | sub_131_I10 (bf_cntr.sv:131) |
| add_x_51       | DW01_add       | width=11   | add_128_I11 (bf_cntr.sv:128) |
| add_x_52       | DW01_add       | width=11   | add_129_I11 (bf_cntr.sv:129) |
| sub_x_53       | DW01_sub       | width=11   | sub_130_I11 (bf_cntr.sv:130) |
| sub_x_54       | DW01_sub       | width=11   | sub_131_I11 (bf_cntr.sv:131) |
| add_x_55       | DW01_add       | width=11   | add_128_I12 (bf_cntr.sv:128) |
| add_x_56       | DW01_add       | width=11   | add_129_I12 (bf_cntr.sv:129) |
| sub_x_57       | DW01_sub       | width=11   | sub_130_I12 (bf_cntr.sv:130) |
| sub_x_58       | DW01_sub       | width=11   | sub_131_I12 (bf_cntr.sv:131) |
| add_x_59       | DW01_add       | width=11   | add_128_I13 (bf_cntr.sv:128) |
| add_x_60       | DW01_add       | width=11   | add_129_I13 (bf_cntr.sv:129) |
| sub_x_61       | DW01_sub       | width=11   | sub_130_I13 (bf_cntr.sv:130) |
| sub_x_62       | DW01_sub       | width=11   | sub_131_I13 (bf_cntr.sv:131) |
| add_x_63       | DW01_add       | width=11   | add_128_I14 (bf_cntr.sv:128) |
| add_x_64       | DW01_add       | width=11   | add_129_I14 (bf_cntr.sv:129) |
| sub_x_65       | DW01_sub       | width=11   | sub_130_I14 (bf_cntr.sv:130) |
| sub_x_66       | DW01_sub       | width=11   | sub_131_I14 (bf_cntr.sv:131) |
| add_x_67       | DW01_add       | width=11   | add_128_I15 (bf_cntr.sv:128) |
| add_x_68       | DW01_add       | width=11   | add_129_I15 (bf_cntr.sv:129) |
| sub_x_69       | DW01_sub       | width=11   | sub_130_I15 (bf_cntr.sv:130) |
| sub_x_70       | DW01_sub       | width=11   | sub_131_I15 (bf_cntr.sv:131) |
| add_x_71       | DW01_add       | width=11   | add_128_I16 (bf_cntr.sv:128) |
| add_x_72       | DW01_add       | width=11   | add_129_I16 (bf_cntr.sv:129) |
| sub_x_73       | DW01_sub       | width=11   | sub_130_I16 (bf_cntr.sv:130) |
| sub_x_74       | DW01_sub       | width=11   | sub_131_I16 (bf_cntr.sv:131) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| lt_x_1             | DW_cmp           | apparch (area)     |                |
| add_x_2            | DW01_inc         | apparch (area)     |                |
| lt_x_6             | DW_cmp           | apparch (area)     |                |
| add_x_7            | DW01_inc         | apparch (area)     |                |
| add_x_11           | DW01_add         | apparch (area)     |                |
| add_x_12           | DW01_add         | apparch (area)     |                |
| sub_x_13           | DW01_sub         | apparch (area)     |                |
| sub_x_14           | DW01_sub         | apparch (area)     |                |
| add_x_15           | DW01_add         | apparch (area)     |                |
| add_x_16           | DW01_add         | apparch (area)     |                |
| sub_x_17           | DW01_sub         | apparch (area)     |                |
| sub_x_18           | DW01_sub         | apparch (area)     |                |
| add_x_19           | DW01_add         | apparch (area)     |                |
| add_x_20           | DW01_add         | apparch (area)     |                |
| sub_x_21           | DW01_sub         | apparch (area)     |                |
| sub_x_22           | DW01_sub         | apparch (area)     |                |
| add_x_23           | DW01_add         | apparch (area)     |                |
| add_x_24           | DW01_add         | apparch (area)     |                |
| sub_x_25           | DW01_sub         | apparch (area)     |                |
| sub_x_26           | DW01_sub         | apparch (area)     |                |
| add_x_27           | DW01_add         | apparch (area)     |                |
| add_x_28           | DW01_add         | apparch (area)     |                |
| sub_x_29           | DW01_sub         | apparch (area)     |                |
| sub_x_30           | DW01_sub         | apparch (area)     |                |
| add_x_31           | DW01_add         | apparch (area)     |                |
| add_x_32           | DW01_add         | apparch (area)     |                |
| sub_x_33           | DW01_sub         | apparch (area)     |                |
| sub_x_34           | DW01_sub         | apparch (area)     |                |
| add_x_35           | DW01_add         | apparch (area)     |                |
| add_x_36           | DW01_add         | apparch (area)     |                |
| sub_x_37           | DW01_sub         | apparch (area)     |                |
| sub_x_38           | DW01_sub         | apparch (area)     |                |
| add_x_39           | DW01_add         | apparch (area)     |                |
| add_x_40           | DW01_add         | apparch (area)     |                |
| sub_x_41           | DW01_sub         | apparch (area)     |                |
| sub_x_42           | DW01_sub         | apparch (area)     |                |
| add_x_43           | DW01_add         | apparch (area)     |                |
| add_x_44           | DW01_add         | apparch (area)     |                |
| sub_x_45           | DW01_sub         | apparch (area)     |                |
| sub_x_46           | DW01_sub         | apparch (area)     |                |
| add_x_47           | DW01_add         | apparch (area)     |                |
| add_x_48           | DW01_add         | apparch (area)     |                |
| sub_x_49           | DW01_sub         | apparch (area)     |                |
| sub_x_50           | DW01_sub         | apparch (area)     |                |
| add_x_51           | DW01_add         | apparch (area)     |                |
| add_x_52           | DW01_add         | apparch (area)     |                |
| sub_x_53           | DW01_sub         | apparch (area)     |                |
| sub_x_54           | DW01_sub         | apparch (area)     |                |
| add_x_55           | DW01_add         | apparch (area)     |                |
| add_x_56           | DW01_add         | apparch (area)     |                |
| sub_x_57           | DW01_sub         | apparch (area)     |                |
| sub_x_58           | DW01_sub         | apparch (area)     |                |
| add_x_59           | DW01_add         | apparch (area)     |                |
| add_x_60           | DW01_add         | apparch (area)     |                |
| sub_x_61           | DW01_sub         | apparch (area)     |                |
| sub_x_62           | DW01_sub         | apparch (area)     |                |
| add_x_63           | DW01_add         | apparch (area)     |                |
| add_x_64           | DW01_add         | apparch (area)     |                |
| sub_x_65           | DW01_sub         | apparch (area)     |                |
| sub_x_66           | DW01_sub         | apparch (area)     |                |
| add_x_67           | DW01_add         | apparch (area)     |                |
| add_x_68           | DW01_add         | apparch (area)     |                |
| sub_x_69           | DW01_sub         | apparch (area)     |                |
| sub_x_70           | DW01_sub         | apparch (area)     |                |
| add_x_71           | DW01_add         | apparch (area)     |                |
| add_x_72           | DW01_add         | apparch (area)     |                |
| sub_x_73           | DW01_sub         | apparch (area)     |                |
| sub_x_74           | DW01_sub         | apparch (area)     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : shift_register_DATA10_ARRAY16_INDEX9
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0
****************************************

No implementations to report
 
****************************************
Design : mul_fact8_0_DATA10_ARRAY16_CNT_MAX31
****************************************

Resource Report for this hierarchy in file ../FFT/final/mul_fact8_0.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_inc       | width=5    | add_27 (mul_fact8_0.sv:27) |
| sub_x_3        | DW01_sub       | width=10   | sub_40 (mul_fact8_0.sv:40) |
| sub_x_4        | DW01_sub       | width=10   | sub_40_I2 (mul_fact8_0.sv:40) |
| sub_x_5        | DW01_sub       | width=10   | sub_40_I3 (mul_fact8_0.sv:40) |
| sub_x_6        | DW01_sub       | width=10   | sub_40_I4 (mul_fact8_0.sv:40) |
| sub_x_7        | DW01_sub       | width=10   | sub_40_I5 (mul_fact8_0.sv:40) |
| sub_x_8        | DW01_sub       | width=10   | sub_40_I6 (mul_fact8_0.sv:40) |
| sub_x_9        | DW01_sub       | width=10   | sub_40_I7 (mul_fact8_0.sv:40) |
| sub_x_10       | DW01_sub       | width=10   | sub_40_I8 (mul_fact8_0.sv:40) |
| sub_x_11       | DW01_sub       | width=10   | sub_40_I9 (mul_fact8_0.sv:40) |
| sub_x_12       | DW01_sub       | width=10   | sub_40_I10 (mul_fact8_0.sv:40) |
| sub_x_13       | DW01_sub       | width=10   | sub_40_I11 (mul_fact8_0.sv:40) |
| sub_x_14       | DW01_sub       | width=10   | sub_40_I12 (mul_fact8_0.sv:40) |
| sub_x_15       | DW01_sub       | width=10   | sub_40_I13 (mul_fact8_0.sv:40) |
| sub_x_16       | DW01_sub       | width=10   | sub_40_I14 (mul_fact8_0.sv:40) |
| sub_x_17       | DW01_sub       | width=10   | sub_40_I15 (mul_fact8_0.sv:40) |
| sub_x_18       | DW01_sub       | width=10   | sub_40_I16 (mul_fact8_0.sv:40) |
| lt_x_51        | DW_cmp         | width=5    | lt_35 (mul_fact8_0.sv:35)  |
|                |                |            | lt_35_I10 (mul_fact8_0.sv:35) |
              |                |            | lt_35_I11 (mul_fact8_0.sv:35) |
              |                |            | lt_35_I12 (mul_fact8_0.sv:35) |
              |                |            | lt_35_I13 (mul_fact8_0.sv:35) |
              |                |            | lt_35_I14 (mul_fact8_0.sv:35) |
              |                |            | lt_35_I15 (mul_fact8_0.sv:35) |
              |                |            | lt_35_I16 (mul_fact8_0.sv:35) |
              |                |            | lt_35_I2 (mul_fact8_0.sv:35) |
               |                |            | lt_35_I3 (mul_fact8_0.sv:35) |
               |                |            | lt_35_I4 (mul_fact8_0.sv:35) |
               |                |            | lt_35_I5 (mul_fact8_0.sv:35) |
               |                |            | lt_35_I6 (mul_fact8_0.sv:35) |
               |                |            | lt_35_I7 (mul_fact8_0.sv:35) |
               |                |            | lt_35_I8 (mul_fact8_0.sv:35) |
               |                |            | lt_35_I9 (mul_fact8_0.sv:35) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_inc         | apparch (area)     |                |
| sub_x_3            | DW01_sub         | apparch (area)     |                |
| sub_x_4            | DW01_sub         | apparch (area)     |                |
| sub_x_5            | DW01_sub         | apparch (area)     |                |
| sub_x_6            | DW01_sub         | apparch (area)     |                |
| sub_x_7            | DW01_sub         | apparch (area)     |                |
| sub_x_8            | DW01_sub         | apparch (area)     |                |
| sub_x_9            | DW01_sub         | apparch (area)     |                |
| sub_x_10           | DW01_sub         | apparch (area)     |                |
| sub_x_11           | DW01_sub         | apparch (area)     |                |
| sub_x_12           | DW01_sub         | apparch (area)     |                |
| sub_x_13           | DW01_sub         | apparch (area)     |                |
| sub_x_14           | DW01_sub         | apparch (area)     |                |
| sub_x_15           | DW01_sub         | apparch (area)     |                |
| sub_x_16           | DW01_sub         | apparch (area)     |                |
| sub_x_17           | DW01_sub         | apparch (area)     |                |
| sub_x_18           | DW01_sub         | apparch (area)     |                |
| lt_x_51            | DW_cmp           | apparch (area)     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : mux4to2_ARRAY16_DATA10
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : shift_register_DATA10_ARRAY16_INDEX16
****************************************

No implementations to report
 
****************************************
Design : bf_cntr_DATA9_ARRAY16_DELAY17_STAGE0
****************************************

Resource Report for this hierarchy in file ../FFT/final/bf_cntr.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| lt_x_1         | DW_cmp         | width=5    | lt_58 (bf_cntr.sv:58)      |
| add_x_2        | DW01_inc       | width=5    | add_59 (bf_cntr.sv:59)     |
| lt_x_6         | DW_cmp         | width=5    | lt_81 (bf_cntr.sv:81)      |
| add_x_7        | DW01_inc       | width=5    | add_82 (bf_cntr.sv:82)     |
| add_x_11       | DW01_add       | width=10   | add_128 (bf_cntr.sv:128)   |
| add_x_12       | DW01_add       | width=10   | add_129 (bf_cntr.sv:129)   |
| sub_x_13       | DW01_sub       | width=10   | sub_130 (bf_cntr.sv:130)   |
| sub_x_14       | DW01_sub       | width=10   | sub_131 (bf_cntr.sv:131)   |
| add_x_15       | DW01_add       | width=10   | add_128_I2 (bf_cntr.sv:128) |
| add_x_16       | DW01_add       | width=10   | add_129_I2 (bf_cntr.sv:129) |
| sub_x_17       | DW01_sub       | width=10   | sub_130_I2 (bf_cntr.sv:130) |
| sub_x_18       | DW01_sub       | width=10   | sub_131_I2 (bf_cntr.sv:131) |
| add_x_19       | DW01_add       | width=10   | add_128_I3 (bf_cntr.sv:128) |
| add_x_20       | DW01_add       | width=10   | add_129_I3 (bf_cntr.sv:129) |
| sub_x_21       | DW01_sub       | width=10   | sub_130_I3 (bf_cntr.sv:130) |
| sub_x_22       | DW01_sub       | width=10   | sub_131_I3 (bf_cntr.sv:131) |
| add_x_23       | DW01_add       | width=10   | add_128_I4 (bf_cntr.sv:128) |
| add_x_24       | DW01_add       | width=10   | add_129_I4 (bf_cntr.sv:129) |
| sub_x_25       | DW01_sub       | width=10   | sub_130_I4 (bf_cntr.sv:130) |
| sub_x_26       | DW01_sub       | width=10   | sub_131_I4 (bf_cntr.sv:131) |
| add_x_27       | DW01_add       | width=10   | add_128_I5 (bf_cntr.sv:128) |
| add_x_28       | DW01_add       | width=10   | add_129_I5 (bf_cntr.sv:129) |
| sub_x_29       | DW01_sub       | width=10   | sub_130_I5 (bf_cntr.sv:130) |
| sub_x_30       | DW01_sub       | width=10   | sub_131_I5 (bf_cntr.sv:131) |
| add_x_31       | DW01_add       | width=10   | add_128_I6 (bf_cntr.sv:128) |
| add_x_32       | DW01_add       | width=10   | add_129_I6 (bf_cntr.sv:129) |
| sub_x_33       | DW01_sub       | width=10   | sub_130_I6 (bf_cntr.sv:130) |
| sub_x_34       | DW01_sub       | width=10   | sub_131_I6 (bf_cntr.sv:131) |
| add_x_35       | DW01_add       | width=10   | add_128_I7 (bf_cntr.sv:128) |
| add_x_36       | DW01_add       | width=10   | add_129_I7 (bf_cntr.sv:129) |
| sub_x_37       | DW01_sub       | width=10   | sub_130_I7 (bf_cntr.sv:130) |
| sub_x_38       | DW01_sub       | width=10   | sub_131_I7 (bf_cntr.sv:131) |
| add_x_39       | DW01_add       | width=10   | add_128_I8 (bf_cntr.sv:128) |
| add_x_40       | DW01_add       | width=10   | add_129_I8 (bf_cntr.sv:129) |
| sub_x_41       | DW01_sub       | width=10   | sub_130_I8 (bf_cntr.sv:130) |
| sub_x_42       | DW01_sub       | width=10   | sub_131_I8 (bf_cntr.sv:131) |
| add_x_43       | DW01_add       | width=10   | add_128_I9 (bf_cntr.sv:128) |
| add_x_44       | DW01_add       | width=10   | add_129_I9 (bf_cntr.sv:129) |
| sub_x_45       | DW01_sub       | width=10   | sub_130_I9 (bf_cntr.sv:130) |
| sub_x_46       | DW01_sub       | width=10   | sub_131_I9 (bf_cntr.sv:131) |
| add_x_47       | DW01_add       | width=10   | add_128_I10 (bf_cntr.sv:128) |
| add_x_48       | DW01_add       | width=10   | add_129_I10 (bf_cntr.sv:129) |
| sub_x_49       | DW01_sub       | width=10   | sub_130_I10 (bf_cntr.sv:130) |
| sub_x_50       | DW01_sub       | width=10   | sub_131_I10 (bf_cntr.sv:131) |
| add_x_51       | DW01_add       | width=10   | add_128_I11 (bf_cntr.sv:128) |
| add_x_52       | DW01_add       | width=10   | add_129_I11 (bf_cntr.sv:129) |
| sub_x_53       | DW01_sub       | width=10   | sub_130_I11 (bf_cntr.sv:130) |
| sub_x_54       | DW01_sub       | width=10   | sub_131_I11 (bf_cntr.sv:131) |
| add_x_55       | DW01_add       | width=10   | add_128_I12 (bf_cntr.sv:128) |
| add_x_56       | DW01_add       | width=10   | add_129_I12 (bf_cntr.sv:129) |
| sub_x_57       | DW01_sub       | width=10   | sub_130_I12 (bf_cntr.sv:130) |
| sub_x_58       | DW01_sub       | width=10   | sub_131_I12 (bf_cntr.sv:131) |
| add_x_59       | DW01_add       | width=10   | add_128_I13 (bf_cntr.sv:128) |
| add_x_60       | DW01_add       | width=10   | add_129_I13 (bf_cntr.sv:129) |
| sub_x_61       | DW01_sub       | width=10   | sub_130_I13 (bf_cntr.sv:130) |
| sub_x_62       | DW01_sub       | width=10   | sub_131_I13 (bf_cntr.sv:131) |
| add_x_63       | DW01_add       | width=10   | add_128_I14 (bf_cntr.sv:128) |
| add_x_64       | DW01_add       | width=10   | add_129_I14 (bf_cntr.sv:129) |
| sub_x_65       | DW01_sub       | width=10   | sub_130_I14 (bf_cntr.sv:130) |
| sub_x_66       | DW01_sub       | width=10   | sub_131_I14 (bf_cntr.sv:131) |
| add_x_67       | DW01_add       | width=10   | add_128_I15 (bf_cntr.sv:128) |
| add_x_68       | DW01_add       | width=10   | add_129_I15 (bf_cntr.sv:129) |
| sub_x_69       | DW01_sub       | width=10   | sub_130_I15 (bf_cntr.sv:130) |
| sub_x_70       | DW01_sub       | width=10   | sub_131_I15 (bf_cntr.sv:131) |
| add_x_71       | DW01_add       | width=10   | add_128_I16 (bf_cntr.sv:128) |
| add_x_72       | DW01_add       | width=10   | add_129_I16 (bf_cntr.sv:129) |
| sub_x_73       | DW01_sub       | width=10   | sub_130_I16 (bf_cntr.sv:130) |
| sub_x_74       | DW01_sub       | width=10   | sub_131_I16 (bf_cntr.sv:131) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| lt_x_1             | DW_cmp           | apparch (area)     |                |
| add_x_2            | DW01_inc         | apparch (area)     |                |
| lt_x_6             | DW_cmp           | apparch (area)     |                |
| add_x_7            | DW01_inc         | apparch (area)     |                |
| add_x_11           | DW01_add         | apparch (area)     |                |
| add_x_12           | DW01_add         | apparch (area)     |                |
| sub_x_13           | DW01_sub         | apparch (area)     |                |
| sub_x_14           | DW01_sub         | apparch (area)     |                |
| add_x_15           | DW01_add         | apparch (area)     |                |
| add_x_16           | DW01_add         | apparch (area)     |                |
| sub_x_17           | DW01_sub         | apparch (area)     |                |
| sub_x_18           | DW01_sub         | apparch (area)     |                |
| add_x_19           | DW01_add         | apparch (area)     |                |
| add_x_20           | DW01_add         | apparch (area)     |                |
| sub_x_21           | DW01_sub         | apparch (area)     |                |
| sub_x_22           | DW01_sub         | apparch (area)     |                |
| add_x_23           | DW01_add         | apparch (area)     |                |
| add_x_24           | DW01_add         | apparch (area)     |                |
| sub_x_25           | DW01_sub         | apparch (area)     |                |
| sub_x_26           | DW01_sub         | apparch (area)     |                |
| add_x_27           | DW01_add         | apparch (area)     |                |
| add_x_28           | DW01_add         | apparch (area)     |                |
| sub_x_29           | DW01_sub         | apparch (area)     |                |
| sub_x_30           | DW01_sub         | apparch (area)     |                |
| add_x_31           | DW01_add         | apparch (area)     |                |
| add_x_32           | DW01_add         | apparch (area)     |                |
| sub_x_33           | DW01_sub         | apparch (area)     |                |
| sub_x_34           | DW01_sub         | apparch (area)     |                |
| add_x_35           | DW01_add         | apparch (area)     |                |
| add_x_36           | DW01_add         | apparch (area)     |                |
| sub_x_37           | DW01_sub         | apparch (area)     |                |
| sub_x_38           | DW01_sub         | apparch (area)     |                |
| add_x_39           | DW01_add         | apparch (area)     |                |
| add_x_40           | DW01_add         | apparch (area)     |                |
| sub_x_41           | DW01_sub         | apparch (area)     |                |
| sub_x_42           | DW01_sub         | apparch (area)     |                |
| add_x_43           | DW01_add         | apparch (area)     |                |
| add_x_44           | DW01_add         | apparch (area)     |                |
| sub_x_45           | DW01_sub         | apparch (area)     |                |
| sub_x_46           | DW01_sub         | apparch (area)     |                |
| add_x_47           | DW01_add         | apparch (area)     |                |
| add_x_48           | DW01_add         | apparch (area)     |                |
| sub_x_49           | DW01_sub         | apparch (area)     |                |
| sub_x_50           | DW01_sub         | apparch (area)     |                |
| add_x_51           | DW01_add         | apparch (area)     |                |
| add_x_52           | DW01_add         | apparch (area)     |                |
| sub_x_53           | DW01_sub         | apparch (area)     |                |
| sub_x_54           | DW01_sub         | apparch (area)     |                |
| add_x_55           | DW01_add         | apparch (area)     |                |
| add_x_56           | DW01_add         | apparch (area)     |                |
| sub_x_57           | DW01_sub         | apparch (area)     |                |
| sub_x_58           | DW01_sub         | apparch (area)     |                |
| add_x_59           | DW01_add         | apparch (area)     |                |
| add_x_60           | DW01_add         | apparch (area)     |                |
| sub_x_61           | DW01_sub         | apparch (area)     |                |
| sub_x_62           | DW01_sub         | apparch (area)     |                |
| add_x_63           | DW01_add         | apparch (area)     |                |
| add_x_64           | DW01_add         | apparch (area)     |                |
| sub_x_65           | DW01_sub         | apparch (area)     |                |
| sub_x_66           | DW01_sub         | apparch (area)     |                |
| add_x_67           | DW01_add         | apparch (area)     |                |
| add_x_68           | DW01_add         | apparch (area)     |                |
| sub_x_69           | DW01_sub         | apparch (area)     |                |
| sub_x_70           | DW01_sub         | apparch (area)     |                |
| add_x_71           | DW01_add         | apparch (area)     |                |
| add_x_72           | DW01_add         | apparch (area)     |                |
| sub_x_73           | DW01_sub         | apparch (area)     |                |
| sub_x_74           | DW01_sub         | apparch (area)     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : shift_register_DATA9_ARRAY16_INDEX17
****************************************

No implementations to report
1
 
****************************************
Report : reference
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:43:56 2025
****************************************

Attributes:
    b - black box (unknown)
   bo - allows boundary optimization
    d - dont_touch
   mo - map_only
    h - hierarchical
    n - noncombinational
    r - removable
    s - synthetic operator
    u - contains unmapped logic

Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SC7P5T_AN2X2_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  0.417600       4      1.670400  
SC7P5T_AN3X2_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  0.487200       4      1.948800  
SC7P5T_AN4IAX1_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  0.487200     415    202.187997  
SC7P5T_AO22X1_A_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  0.556800     729    405.907206  
SC7P5T_AO22X2_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  0.626400     102     63.892799  
SC7P5T_AOI22X1_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  0.417600    5825   2432.520034  
SC7P5T_AOI211X1_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  0.417600       2      0.835200  
SC7P5T_AOI221X1_L_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  0.556800       1      0.556800  
SC7P5T_BUFX2_A_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  0.278400     466    129.734402  
SC7P5T_BUFX3_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  0.487200       1      0.487200  
SC7P5T_BUFX4_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  0.487200       2      0.974400  
SC7P5T_BUFX4_P_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  0.487200       2      0.974400  
SC7P5T_BUFX6_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  0.696000       3      2.088000  
SC7P5T_BUFX8_A_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  0.835200       6      5.011200  
SC7P5T_BUFX8_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  0.904800      11      9.952800  
SC7P5T_BUFX12_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  1.322400      13     17.191200  
SC7P5T_BUFX16_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  1.740000      39     67.860000  
SC7P5T_BUFX20_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  2.157600     213    459.568784  
SC7P5T_DFFRQX4_S_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  1.948800       1      1.948800  n
SC7P5T_INVX1_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  0.139200   13317   1853.726426  
SC7P5T_INVX2_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  0.208800     714    149.083202  
SC7P5T_INVX3_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  0.278400      53     14.755200  
SC7P5T_INVX4_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  0.348000     239     83.171998  
SC7P5T_INVX6_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  0.487200     154     75.028799  
SC7P5T_INVX8_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  0.626400       2      1.252800  
SC7P5T_INVX12_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  0.904800      44     39.811200  
SC7P5T_INVX16_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  1.183200      62     73.358400  
SC7P5T_INVX20_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  1.461600      37     54.079198  
SC7P5T_ND2IAX1_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  0.348000       1      0.348000  
SC7P5T_ND2X1_MR_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  0.208800     427     89.157601  
SC7P5T_ND2X4_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  0.626400       1      0.626400  
SC7P5T_ND2X8_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  1.183200       1      1.183200  
SC7P5T_ND3X1_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  0.278400    1664    463.257607  
SC7P5T_ND3X3_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  0.765600       1      0.765600  
SC7P5T_ND3X4_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  0.904800       1      0.904800  
SC7P5T_NR2X1_MR_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  0.208800    5924   1236.931217  
SC7P5T_NR2X2_MR_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  0.348000    7817   2720.315922  
SC7P5T_NR2X3_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  0.487200      10      4.872000  
SC7P5T_NR2X4_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  0.626400       2      1.252800  
SC7P5T_NR2X6_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  0.904800       7      6.333600  
SC7P5T_NR2X8_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  1.183200       2      2.366400  
SC7P5T_NR2X12_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  1.740000       1      1.740000  
SC7P5T_NR2X16_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  2.296800       2      4.593600  
SC7P5T_NR3IAX1_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  0.417600       1      0.417600  
SC7P5T_NR3X1_L_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  0.278400     419    116.649602  
SC7P5T_OA21IAX1_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  0.417600       1      0.417600  
SC7P5T_OA21X1_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  0.487200       1      0.487200  
SC7P5T_OA211X2_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  0.556800       1      0.556800  
SC7P5T_OAI32X1_L_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  0.487200       1      0.487200  
SC7P5T_OR2X2_A_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  0.348000       2      0.696000  
SC7P5T_SDFFQX1_AL_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  1.531200       2      3.062400  n
SC7P5T_SDFFQX1_A_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  1.531200      24     36.748801  n
SC7P5T_SDFFRQX1_A_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  1.740000   13705  23846.700131  n
SC7P5T_SDFFRQX4_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  2.296800       8     18.374399  n
SC7P5T_SDFFRQX4_P_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  2.157600       1      2.157600  n
SC7P5T_TIELOX1_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  0.139200       1      0.139200  
SNPS_CLOCK_GATE_HIGH_top_fft_module_0
                                  1.531200       1      1.531200  b, h
SNPS_CLOCK_GATE_HIGH_top_fft_module_1
                                  1.531200       1      1.531200  b, h
SNPS_CLOCK_GATE_HIGH_top_fft_module_2
                                  1.531200       1      1.531200  b, h
module_0                      78393.610311       1  78393.610311  b, h, n
module_1                      42460.105955       1  42460.105955  b, h, n
module_2                      39613.884057       1  39613.884057  b, h, n
-----------------------------------------------------------------------------
Total 62 references                                 195183.314846
1
 
****************************************
Report : net fanout
        -threshold 1000
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:43:56 2025
****************************************


Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------


Attributes:
   dr - drc disabled
    c - annotated capacitance
    d - dont_touch
    i - ideal_net
    I - ideal_network
    p - includes pin load
    r - annotated resistance
    h - high fanout

Net                 Fanout   Attributes   Capacitance   Driver
--------------------------------------------------------------------------------
clk                  46257   dr, h        1001000.00    clk
rstn                 72899   h            1001000.00    rstn
net125071            13312   dr, h        1001000.00    clk_gate_im_reg_2_reg_511_/latch/Z
n9626                27483   dr, h        1001000.00    U39508/Z
u_fft_module_0/u_fft_stage_0/n1218
                      1216   dr, h        1001000.00    u_fft_module_0/u_fft_stage_0/U3/Z
u_fft_module_0/u_fft_stage_1/n1474
                      1472   dr, h        1001000.00    u_fft_module_0/u_fft_stage_1/U3/Z
u_fft_module_1/u_fft_stage_3/n1474
                      1472   dr, h        1001000.00    u_fft_module_1/u_fft_stage_3/U3/Z
u_fft_module_1/u_fft_stage_4/n1666
                      1632   dr, h        1001000.00    u_fft_module_1/u_fft_stage_4/U3/Z
u_fft_module_1/u_fft_stage_5/net850169
                      2400   dr, h        1001000.00    u_fft_module_1/u_fft_stage_5/U8/Z
u_fft_module_2/u_fft_stage_6/net850153
                      1568   dr, h        1001000.00    u_fft_module_2/u_fft_stage_6/U19/Z
u_fft_module_2/u_fft_stage_7/net850141
                      1748   dr, h        1001000.00    u_fft_module_2/u_fft_stage_7/U3/Z
u_fft_module_0/u_fft_stage_0/u_bf00/n13
                      1310   dr, h        1001000.00    u_fft_module_0/u_fft_stage_0/u_bf00/U898/Z
u_fft_module_0/u_fft_stage_1/u_bf01/n21
                      1434   dr, h        1001000.00    u_fft_module_0/u_fft_stage_1/u_bf01/U767/Z
u_fft_module_0/u_fft_stage_1/u_mul_fact0_1/n6977
                      1610   dr, h        1001000.00    u_fft_module_0/u_fft_stage_1/u_mul_fact0_1/U1822/Z
u_fft_module_0/u_fft_stage_2/u_bf02/n16010
                      1816   dr, h        1001000.00    u_fft_module_0/u_fft_stage_2/u_bf02/U688/Z
u_fft_module_0/u_fft_stage_2/u_mul_twf0_2/n65
                      2250   dr, h        1001000.00    u_fft_module_0/u_fft_stage_2/u_mul_twf0_2/U3581/Z
u_fft_module_1/u_fft_stage_3/u_bf03/n12
                      1555   dr, h        1001000.00    u_fft_module_1/u_fft_stage_3/u_bf03/U495/Z
u_fft_module_1/u_fft_stage_4/u_bf04/n8
                      1617   dr, h        1001000.00    u_fft_module_1/u_fft_stage_4/u_bf04/U571/Z
u_fft_module_1/u_fft_stage_4/u_fact8_1_4/n4034
                      1764   dr, h        1001000.00    u_fft_module_1/u_fft_stage_4/u_fact8_1_4/U928/Z
u_fft_module_1/u_fft_stage_5/u_mul_twf1_2/n3157
                      2946   dr, h        1001000.00    u_fft_module_1/u_fft_stage_5/u_mul_twf1_2/U1399/Z
u_fft_module_1/u_fft_stage_5/u_mul_twf1_2/n3158
                      2468   dr, h        1001000.00    u_fft_module_1/u_fft_stage_5/u_mul_twf1_2/U1398/Z
u_fft_module_2/u_fft_stage_7/u_mul_twf2_1/n3701
                      1788   dr, h        1001000.00    u_fft_module_2/u_fft_stage_7/u_mul_twf2_1/U826/Z
u_fft_module_2/u_fft_stage_8/u_reorder_re/n19
                     13354   dr, h        1001000.00    u_fft_module_2/u_fft_stage_8/u_reorder_re/U394/Z
u_fft_module_2/u_fft_stage_8/u_reorder_im/n19
                     13354   dr, h        1001000.00    u_fft_module_2/u_fft_stage_8/u_reorder_im/U423/Z
1
-----------------------
-- I/O timing report --
-----------------------

****************************************
From : clk
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:44:05 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: clk (clock source 'cnt_clk')
  Endpoint: im_reg_2_reg_511__12_/CLK (internal pin)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                  500.00     500.00 f
  clk (in)                                                0.00 #   500.00 f
  clk_gate_im_reg_2_reg_511_/CLK (SNPS_CLOCK_GATE_HIGH_top_fft_module_2)
                                                          0.00 #   500.00 f
  clk_gate_im_reg_2_reg_511_/latch/Z (SC7P5T_CKGPRELATNX1_CSC20L)
                                                      3829838.75 #
                                                                 3830338.75 f
  clk_gate_im_reg_2_reg_511_/ENCLK (SNPS_CLOCK_GATE_HIGH_top_fft_module_2)
                                                          0.00 # 3830338.75 f
  im_reg_2_reg_511__12_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 # 3830338.75 f
  data arrival time                                              3830338.75
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : rstn
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:44:05 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: rstn (input port)
  Endpoint: u_fft_module_0/u_fft_stage_2/u_bf02/v_re_reg_15__0_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rstn (in)                                               0.00 #     0.00 r
  u_fft_module_0/rstn (module_0)                          0.00 #     0.00 r
  u_fft_module_0/u_fft_stage_2/rstn (fft_stage_2_DATA13_ARRAY16_DELAY5_STAGE2)
                                                          0.00 #     0.00 r
  u_fft_module_0/u_fft_stage_2/u_bf02/rstn (bf_cntr_DATA13_ARRAY16_DELAY5_STAGE2)
                                                          0.00 #     0.00 r
  u_fft_module_0/u_fft_stage_2/u_bf02/U714/Z (SC7P5T_AN3X2_CSC20L)
                                                         37.12 #    37.12 r
  u_fft_module_0/u_fft_stage_2/u_bf02/U6/Z (SC7P5T_BUFX8_A_CSC20L)
                                                         24.12      61.23 r
  u_fft_module_0/u_fft_stage_2/u_bf02/U7/Z (SC7P5T_INVX20_CSC20L)
                                                         10.65      71.88 f
  u_fft_module_0/u_fft_stage_2/u_bf02/U8/Z (SC7P5T_INVX6_CSC20L)
                                                         13.58      85.47 r
  u_fft_module_0/u_fft_stage_2/u_bf02/U3701/Z (SC7P5T_BUFX2_A_CSC20L)
                                                         50.42     135.88 r
  u_fft_module_0/u_fft_stage_2/u_bf02/U50/Z (SC7P5T_INVX4_CSC20L)
                                                         37.87     173.76 f
  u_fft_module_0/u_fft_stage_2/u_bf02/U3912/Z (SC7P5T_OAI32X1_CSC20L)
                                                         27.41     201.17 r
  u_fft_module_0/u_fft_stage_2/u_bf02/v_re_reg_15__0_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00     201.17 r
  data arrival time                                                201.17
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : valid_in
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: valid_in (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_bf00/wait_cnt_reg_2_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  valid_in (in)                                           0.00       0.00 f
  u_fft_module_0/valid_in (module_0)                      0.00       0.00 f
  u_fft_module_0/u_fft_stage_0/valid_in (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 f
  u_fft_module_0/u_fft_stage_0/u_bf00/valid_in (bf_cntr_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 f
  u_fft_module_0/u_fft_stage_0/u_bf00/U628/Z (SC7P5T_ND2IAX4_A_CSC20L)
                                                          5.01       5.01 r
  u_fft_module_0/u_fft_stage_0/u_bf00/U627/Z (SC7P5T_ND2X2_CSC20L)
                                                         14.39      19.39 f
  u_fft_module_0/u_fft_stage_0/u_bf00/U623/Z (SC7P5T_INVX1_CSC20L)
                                                         12.09      31.48 r
  u_fft_module_0/u_fft_stage_0/u_bf00/U2891/Z (SC7P5T_OA211X2_CSC20L)
                                                         30.33      61.81 r
  u_fft_module_0/u_fft_stage_0/u_bf00/wait_cnt_reg_2_/D (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00      61.81 r
  data arrival time                                                 61.81
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[143]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[143]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__15__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[143] (in)                                      0.00       0.00 r
  u_fft_module_0/din_re[143] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[143] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[143] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__15__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[142]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[142]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__15__7_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[142] (in)                                      0.00       0.00 r
  u_fft_module_0/din_re[142] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[142] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[142] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__15__7_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[141]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[141]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__15__6_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[141] (in)                                      0.00       0.00 r
  u_fft_module_0/din_re[141] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[141] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[141] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__15__6_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[140]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[140]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__15__5_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[140] (in)                                      0.00       0.00 r
  u_fft_module_0/din_re[140] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[140] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[140] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__15__5_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[139]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[139]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__15__4_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[139] (in)                                      0.00       0.00 r
  u_fft_module_0/din_re[139] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[139] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[139] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__15__4_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[138]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[138]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__15__3_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[138] (in)                                      0.00       0.00 r
  u_fft_module_0/din_re[138] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[138] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[138] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__15__3_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[137]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[137]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__15__2_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[137] (in)                                      0.00       0.00 r
  u_fft_module_0/din_re[137] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[137] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[137] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__15__2_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[136]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[136]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__15__1_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[136] (in)                                      0.00       0.00 r
  u_fft_module_0/din_re[136] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[136] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[136] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__15__1_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[135]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[135]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__15__0_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[135] (in)                                      0.00       0.00 r
  u_fft_module_0/din_re[135] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[135] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[135] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__15__0_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[134]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[134]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__14__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[134] (in)                                      0.00       0.00 r
  u_fft_module_0/din_re[134] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[134] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[134] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__14__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[133]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[133]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__14__7_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[133] (in)                                      0.00       0.00 r
  u_fft_module_0/din_re[133] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[133] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[133] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__14__7_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[132]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[132]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__14__6_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[132] (in)                                      0.00       0.00 r
  u_fft_module_0/din_re[132] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[132] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[132] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__14__6_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[131]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[131]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__14__5_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[131] (in)                                      0.00       0.00 r
  u_fft_module_0/din_re[131] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[131] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[131] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__14__5_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[130]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[130]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__14__4_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[130] (in)                                      0.00       0.00 r
  u_fft_module_0/din_re[130] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[130] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[130] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__14__4_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[129]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[129]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__14__3_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[129] (in)                                      0.00       0.00 r
  u_fft_module_0/din_re[129] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[129] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[129] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__14__3_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[128]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[128]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__14__2_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[128] (in)                                      0.00       0.00 r
  u_fft_module_0/din_re[128] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[128] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[128] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__14__2_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[127]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[127]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__14__1_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[127] (in)                                      0.00       0.00 r
  u_fft_module_0/din_re[127] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[127] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[127] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__14__1_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[126]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[126]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__14__0_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[126] (in)                                      0.00       0.00 r
  u_fft_module_0/din_re[126] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[126] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[126] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__14__0_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[125]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[125]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__13__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[125] (in)                                      0.00       0.00 r
  u_fft_module_0/din_re[125] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[125] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[125] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__13__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[124]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[124]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__13__7_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[124] (in)                                      0.00       0.00 r
  u_fft_module_0/din_re[124] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[124] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[124] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__13__7_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[123]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[123]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__13__6_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[123] (in)                                      0.00       0.00 r
  u_fft_module_0/din_re[123] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[123] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[123] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__13__6_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[122]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[122]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__13__5_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[122] (in)                                      0.00       0.00 r
  u_fft_module_0/din_re[122] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[122] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[122] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__13__5_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[121]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[121]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__13__4_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[121] (in)                                      0.00       0.00 r
  u_fft_module_0/din_re[121] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[121] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[121] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__13__4_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[120]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[120]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__13__3_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[120] (in)                                      0.00       0.00 r
  u_fft_module_0/din_re[120] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[120] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[120] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__13__3_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[119]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[119]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__13__2_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[119] (in)                                      0.00       0.00 r
  u_fft_module_0/din_re[119] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[119] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[119] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__13__2_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[118]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[118]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__13__1_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[118] (in)                                      0.00       0.00 r
  u_fft_module_0/din_re[118] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[118] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[118] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__13__1_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[117]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[117]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__13__0_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[117] (in)                                      0.00       0.00 r
  u_fft_module_0/din_re[117] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[117] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[117] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__13__0_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[116]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[116]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__12__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[116] (in)                                      0.00       0.00 r
  u_fft_module_0/din_re[116] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[116] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[116] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__12__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[115]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[115]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__12__7_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[115] (in)                                      0.00       0.00 r
  u_fft_module_0/din_re[115] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[115] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[115] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__12__7_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[114]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[114]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__12__6_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[114] (in)                                      0.00       0.00 r
  u_fft_module_0/din_re[114] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[114] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[114] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__12__6_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[113]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[113]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__12__5_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[113] (in)                                      0.00       0.00 r
  u_fft_module_0/din_re[113] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[113] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[113] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__12__5_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[112]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[112]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__12__4_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[112] (in)                                      0.00       0.00 r
  u_fft_module_0/din_re[112] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[112] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[112] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__12__4_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[111]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[111]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__12__3_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[111] (in)                                      0.00       0.00 r
  u_fft_module_0/din_re[111] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[111] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[111] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__12__3_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[110]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[110]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__12__2_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[110] (in)                                      0.00       0.00 r
  u_fft_module_0/din_re[110] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[110] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[110] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__12__2_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[109]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[109]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__12__1_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[109] (in)                                      0.00       0.00 r
  u_fft_module_0/din_re[109] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[109] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[109] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__12__1_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[108]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[108]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__12__0_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[108] (in)                                      0.00       0.00 r
  u_fft_module_0/din_re[108] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[108] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[108] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__12__0_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[107]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[107]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__11__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[107] (in)                                      0.00       0.00 r
  u_fft_module_0/din_re[107] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[107] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[107] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__11__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[106]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[106]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__11__7_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[106] (in)                                      0.00       0.00 r
  u_fft_module_0/din_re[106] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[106] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[106] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__11__7_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[105]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[105]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__11__6_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[105] (in)                                      0.00       0.00 r
  u_fft_module_0/din_re[105] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[105] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[105] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__11__6_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[104]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[104]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__11__5_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[104] (in)                                      0.00       0.00 r
  u_fft_module_0/din_re[104] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[104] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[104] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__11__5_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[103]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[103]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__11__4_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[103] (in)                                      0.00       0.00 r
  u_fft_module_0/din_re[103] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[103] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[103] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__11__4_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[102]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[102]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__11__3_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[102] (in)                                      0.00       0.00 r
  u_fft_module_0/din_re[102] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[102] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[102] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__11__3_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[101]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[101]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__11__2_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[101] (in)                                      0.00       0.00 r
  u_fft_module_0/din_re[101] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[101] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[101] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__11__2_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[100]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[100]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__11__1_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[100] (in)                                      0.00       0.00 r
  u_fft_module_0/din_re[100] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[100] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[100] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__11__1_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[99]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[99]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__11__0_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[99] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[99] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[99] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[99] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__11__0_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[98]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[98]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__10__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[98] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[98] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[98] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[98] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__10__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[97]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[97]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__10__7_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[97] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[97] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[97] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[97] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__10__7_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[96]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[96]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__10__6_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[96] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[96] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[96] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[96] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__10__6_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[95]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[95]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__10__5_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[95] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[95] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[95] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[95] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__10__5_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[94]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[94]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__10__4_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[94] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[94] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[94] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[94] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__10__4_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[93]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[93]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__10__3_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[93] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[93] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[93] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[93] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__10__3_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[92]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[92]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__10__2_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[92] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[92] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[92] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[92] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__10__2_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[91]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[91]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__10__1_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[91] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[91] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[91] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[91] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__10__1_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[90]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[90]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__10__0_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[90] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[90] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[90] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[90] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__10__0_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[89]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[89]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__9__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[89] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[89] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[89] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[89] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__9__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[88]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[88]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__9__7_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[88] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[88] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[88] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[88] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__9__7_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[87]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[87]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__9__6_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[87] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[87] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[87] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[87] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__9__6_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[86]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[86]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__9__5_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[86] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[86] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[86] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[86] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__9__5_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[85]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[85]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__9__4_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[85] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[85] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[85] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[85] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__9__4_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[84]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[84]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__9__3_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[84] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[84] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[84] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[84] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__9__3_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[83]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[83]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__9__2_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[83] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[83] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[83] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[83] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__9__2_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[82]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[82]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__9__1_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[82] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[82] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[82] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[82] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__9__1_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[81]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[81]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__9__0_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[81] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[81] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[81] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[81] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__9__0_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[80]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[80]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__8__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[80] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[80] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[80] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[80] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__8__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[79]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[79]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__8__7_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[79] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[79] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[79] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[79] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__8__7_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[78]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[78]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__8__6_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[78] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[78] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[78] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[78] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__8__6_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[77]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[77]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__8__5_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[77] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[77] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[77] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[77] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__8__5_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[76]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[76]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__8__4_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[76] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[76] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[76] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[76] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__8__4_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[75]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[75]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__8__3_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[75] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[75] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[75] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[75] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__8__3_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[74]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[74]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__8__2_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[74] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[74] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[74] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[74] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__8__2_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[73]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[73]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__8__1_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[73] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[73] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[73] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[73] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__8__1_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[72]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[72]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__8__0_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[72] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[72] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[72] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[72] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__8__0_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[71]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[71]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__7__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[71] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[71] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[71] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[71] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__7__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[70]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[70]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__7__7_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[70] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[70] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[70] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[70] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__7__7_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[69]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[69]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__7__6_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[69] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[69] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[69] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[69] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__7__6_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[68]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[68]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__7__5_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[68] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[68] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[68] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[68] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__7__5_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[67]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[67]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__7__4_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[67] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[67] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[67] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[67] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__7__4_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[66]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[66]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__7__3_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[66] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[66] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[66] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[66] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__7__3_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[65]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[65]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__7__2_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[65] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[65] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[65] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[65] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__7__2_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[64]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[64]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__7__1_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[64] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[64] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[64] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[64] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__7__1_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[63]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[63]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__7__0_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[63] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[63] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[63] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[63] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__7__0_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[62]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[62]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__6__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[62] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[62] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[62] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[62] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__6__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[61]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[61]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__6__7_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[61] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[61] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[61] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[61] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__6__7_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[60]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[60]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__6__6_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[60] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[60] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[60] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[60] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__6__6_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[59]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[59]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__6__5_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[59] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[59] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[59] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[59] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__6__5_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[58]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[58]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__6__4_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[58] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[58] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[58] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[58] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__6__4_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[57]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[57]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__6__3_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[57] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[57] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[57] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[57] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__6__3_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[56]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[56]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__6__2_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[56] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[56] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[56] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[56] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__6__2_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[55]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[55]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__6__1_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[55] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[55] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[55] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[55] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__6__1_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[54]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[54]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__6__0_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[54] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[54] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[54] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[54] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__6__0_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[53]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[53]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__5__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[53] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[53] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[53] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[53] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__5__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[52]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[52]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__5__7_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[52] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[52] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[52] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[52] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__5__7_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[51]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[51]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__5__6_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[51] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[51] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[51] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[51] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__5__6_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[50]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[50]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__5__5_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[50] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[50] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[50] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[50] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__5__5_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[49]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[49]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__5__4_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[49] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[49] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[49] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[49] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__5__4_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[48]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[48]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__5__3_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[48] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[48] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[48] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[48] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__5__3_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[47]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[47]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__5__2_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[47] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[47] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[47] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[47] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__5__2_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[46]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[46]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__5__1_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[46] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[46] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[46] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[46] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__5__1_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[45]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[45]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__5__0_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[45] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[45] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[45] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[45] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__5__0_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[44]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[44]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__4__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[44] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[44] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[44] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[44] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__4__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[43]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[43]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__4__7_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[43] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[43] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[43] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[43] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__4__7_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[42]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[42]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__4__6_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[42] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[42] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[42] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[42] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__4__6_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[41]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[41]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__4__5_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[41] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[41] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[41] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[41] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__4__5_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[40]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[40]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__4__4_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[40] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[40] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[40] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[40] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__4__4_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[39]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[39]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__4__3_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[39] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[39] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[39] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[39] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__4__3_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[38]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[38]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__4__2_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[38] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[38] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[38] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[38] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__4__2_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[37]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[37]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__4__1_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[37] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[37] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[37] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[37] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__4__1_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[36]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[36]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__4__0_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[36] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[36] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[36] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[36] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__4__0_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[35]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[35]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__3__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[35] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[35] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[35] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[35] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__3__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[34]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[34]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__3__7_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[34] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[34] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[34] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[34] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__3__7_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[33]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[33]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__3__6_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[33] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[33] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[33] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[33] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__3__6_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[32]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[32]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__3__5_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[32] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[32] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[32] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[32] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__3__5_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[31]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[31]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__3__4_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[31] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[31] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[31] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[31] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__3__4_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[30]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[30]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__3__3_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[30] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[30] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[30] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[30] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__3__3_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[29]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[29]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__3__2_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[29] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[29] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[29] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[29] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__3__2_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[28]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[28]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__3__1_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[28] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[28] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[28] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[28] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__3__1_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[27]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[27]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__3__0_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[27] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[27] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[27] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[27] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__3__0_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[26]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[26]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__2__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[26] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[26] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[26] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[26] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__2__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[25]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[25]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__2__7_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[25] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[25] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[25] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[25] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__2__7_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[24]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[24]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__2__6_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[24] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[24] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[24] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[24] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__2__6_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[23]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[23]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__2__5_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[23] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[23] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[23] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[23] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__2__5_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[22]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[22]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__2__4_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[22] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[22] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[22] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[22] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__2__4_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[21]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[21]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__2__3_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[21] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[21] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[21] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[21] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__2__3_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[20]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[20]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__2__2_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[20] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[20] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[20] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[20] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__2__2_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[19]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[19]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__2__1_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[19] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[19] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[19] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[19] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__2__1_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[18]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[18]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__2__0_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[18] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[18] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[18] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[18] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__2__0_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[17]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[17]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__1__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[17] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[17] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[17] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[17] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__1__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[16]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[16]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__1__7_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[16] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[16] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[16] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[16] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__1__7_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[15]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[15]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__1__6_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[15] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[15] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[15] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[15] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__1__6_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[14]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[14]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__1__5_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[14] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[14] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[14] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[14] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__1__5_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[13]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[13]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__1__4_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[13] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[13] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[13] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[13] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__1__4_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[12]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[12]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__1__3_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[12] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[12] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[12] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[12] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__1__3_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[11]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[11]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__1__2_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[11] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[11] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[11] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[11] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__1__2_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[10]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[10]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__1__1_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[10] (in)                                       0.00       0.00 r
  u_fft_module_0/din_re[10] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[10] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[10] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__1__1_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[9]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[9]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__1__0_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[9] (in)                                        0.00       0.00 r
  u_fft_module_0/din_re[9] (module_0)                     0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[9] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[9] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__1__0_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[8]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[8]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__0__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[8] (in)                                        0.00       0.00 r
  u_fft_module_0/din_re[8] (module_0)                     0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[8] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[8] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__0__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[7]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[7]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__0__7_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[7] (in)                                        0.00       0.00 r
  u_fft_module_0/din_re[7] (module_0)                     0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[7] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[7] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__0__7_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[6]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[6]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__0__6_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[6] (in)                                        0.00       0.00 r
  u_fft_module_0/din_re[6] (module_0)                     0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[6] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[6] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__0__6_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[5]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[5]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__0__5_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[5] (in)                                        0.00       0.00 r
  u_fft_module_0/din_re[5] (module_0)                     0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[5] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[5] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__0__5_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[4]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[4]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__0__4_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[4] (in)                                        0.00       0.00 r
  u_fft_module_0/din_re[4] (module_0)                     0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[4] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[4] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__0__4_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[3]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[3]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__0__3_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[3] (in)                                        0.00       0.00 r
  u_fft_module_0/din_re[3] (module_0)                     0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[3] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[3] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__0__3_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[2]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[2]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__0__2_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[2] (in)                                        0.00       0.00 r
  u_fft_module_0/din_re[2] (module_0)                     0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[2] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[2] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__0__2_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[1]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[1]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__0__1_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[1] (in)                                        0.00       0.00 r
  u_fft_module_0/din_re[1] (module_0)                     0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[1] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[1] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__0__1_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_re_t[0]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_re_t[0]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__0__0_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_re_t[0] (in)                                        0.00       0.00 r
  u_fft_module_0/din_re[0] (module_0)                     0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_re[0] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_re[0] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_re_reg_0__0__0_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[143]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[143]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__15__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[143] (in)                                      0.00       0.00 r
  u_fft_module_0/din_im[143] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[143] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[143] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__15__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[142]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[142]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__15__7_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[142] (in)                                      0.00       0.00 r
  u_fft_module_0/din_im[142] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[142] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[142] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__15__7_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[141]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[141]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__15__6_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[141] (in)                                      0.00       0.00 r
  u_fft_module_0/din_im[141] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[141] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[141] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__15__6_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[140]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[140]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__15__5_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[140] (in)                                      0.00       0.00 r
  u_fft_module_0/din_im[140] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[140] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[140] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__15__5_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[139]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[139]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__15__4_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[139] (in)                                      0.00       0.00 r
  u_fft_module_0/din_im[139] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[139] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[139] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__15__4_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[138]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[138]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__15__3_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[138] (in)                                      0.00       0.00 r
  u_fft_module_0/din_im[138] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[138] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[138] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__15__3_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[137]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[137]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__15__2_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[137] (in)                                      0.00       0.00 r
  u_fft_module_0/din_im[137] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[137] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[137] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__15__2_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[136]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[136]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__15__1_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[136] (in)                                      0.00       0.00 r
  u_fft_module_0/din_im[136] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[136] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[136] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__15__1_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[135]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[135]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__15__0_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[135] (in)                                      0.00       0.00 r
  u_fft_module_0/din_im[135] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[135] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[135] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__15__0_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[134]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[134]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__14__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[134] (in)                                      0.00       0.00 r
  u_fft_module_0/din_im[134] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[134] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[134] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__14__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[133]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[133]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__14__7_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[133] (in)                                      0.00       0.00 r
  u_fft_module_0/din_im[133] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[133] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[133] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__14__7_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[132]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[132]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__14__6_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[132] (in)                                      0.00       0.00 r
  u_fft_module_0/din_im[132] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[132] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[132] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__14__6_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[131]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[131]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__14__5_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[131] (in)                                      0.00       0.00 r
  u_fft_module_0/din_im[131] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[131] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[131] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__14__5_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[130]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[130]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__14__4_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[130] (in)                                      0.00       0.00 r
  u_fft_module_0/din_im[130] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[130] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[130] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__14__4_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[129]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[129]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__14__3_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[129] (in)                                      0.00       0.00 r
  u_fft_module_0/din_im[129] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[129] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[129] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__14__3_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[128]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[128]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__14__2_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[128] (in)                                      0.00       0.00 r
  u_fft_module_0/din_im[128] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[128] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[128] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__14__2_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[127]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[127]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__14__1_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[127] (in)                                      0.00       0.00 r
  u_fft_module_0/din_im[127] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[127] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[127] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__14__1_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[126]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[126]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__14__0_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[126] (in)                                      0.00       0.00 r
  u_fft_module_0/din_im[126] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[126] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[126] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__14__0_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[125]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[125]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__13__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[125] (in)                                      0.00       0.00 r
  u_fft_module_0/din_im[125] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[125] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[125] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__13__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[124]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[124]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__13__7_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[124] (in)                                      0.00       0.00 r
  u_fft_module_0/din_im[124] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[124] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[124] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__13__7_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[123]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[123]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__13__6_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[123] (in)                                      0.00       0.00 r
  u_fft_module_0/din_im[123] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[123] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[123] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__13__6_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[122]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[122]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__13__5_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[122] (in)                                      0.00       0.00 r
  u_fft_module_0/din_im[122] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[122] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[122] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__13__5_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[121]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[121]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__13__4_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[121] (in)                                      0.00       0.00 r
  u_fft_module_0/din_im[121] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[121] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[121] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__13__4_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[120]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[120]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__13__3_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[120] (in)                                      0.00       0.00 r
  u_fft_module_0/din_im[120] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[120] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[120] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__13__3_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[119]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[119]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__13__2_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[119] (in)                                      0.00       0.00 r
  u_fft_module_0/din_im[119] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[119] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[119] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__13__2_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[118]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[118]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__13__1_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[118] (in)                                      0.00       0.00 r
  u_fft_module_0/din_im[118] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[118] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[118] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__13__1_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[117]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[117]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__13__0_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[117] (in)                                      0.00       0.00 r
  u_fft_module_0/din_im[117] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[117] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[117] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__13__0_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[116]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[116]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__12__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[116] (in)                                      0.00       0.00 r
  u_fft_module_0/din_im[116] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[116] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[116] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__12__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[115]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[115]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__12__7_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[115] (in)                                      0.00       0.00 r
  u_fft_module_0/din_im[115] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[115] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[115] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__12__7_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[114]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[114]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__12__6_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[114] (in)                                      0.00       0.00 r
  u_fft_module_0/din_im[114] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[114] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[114] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__12__6_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[113]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[113]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__12__5_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[113] (in)                                      0.00       0.00 r
  u_fft_module_0/din_im[113] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[113] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[113] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__12__5_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[112]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[112]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__12__4_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[112] (in)                                      0.00       0.00 r
  u_fft_module_0/din_im[112] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[112] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[112] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__12__4_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[111]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[111]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__12__3_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[111] (in)                                      0.00       0.00 r
  u_fft_module_0/din_im[111] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[111] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[111] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__12__3_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[110]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[110]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__12__2_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[110] (in)                                      0.00       0.00 r
  u_fft_module_0/din_im[110] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[110] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[110] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__12__2_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[109]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[109]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__12__1_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[109] (in)                                      0.00       0.00 r
  u_fft_module_0/din_im[109] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[109] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[109] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__12__1_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[108]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[108]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__12__0_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[108] (in)                                      0.00       0.00 r
  u_fft_module_0/din_im[108] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[108] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[108] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__12__0_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[107]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[107]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__11__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[107] (in)                                      0.00       0.00 r
  u_fft_module_0/din_im[107] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[107] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[107] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__11__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[106]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[106]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__11__7_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[106] (in)                                      0.00       0.00 r
  u_fft_module_0/din_im[106] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[106] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[106] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__11__7_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[105]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[105]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__11__6_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[105] (in)                                      0.00       0.00 r
  u_fft_module_0/din_im[105] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[105] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[105] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__11__6_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[104]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[104]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__11__5_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[104] (in)                                      0.00       0.00 r
  u_fft_module_0/din_im[104] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[104] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[104] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__11__5_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[103]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[103]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__11__4_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[103] (in)                                      0.00       0.00 r
  u_fft_module_0/din_im[103] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[103] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[103] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__11__4_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[102]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[102]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__11__3_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[102] (in)                                      0.00       0.00 r
  u_fft_module_0/din_im[102] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[102] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[102] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__11__3_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[101]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[101]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__11__2_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[101] (in)                                      0.00       0.00 r
  u_fft_module_0/din_im[101] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[101] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[101] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__11__2_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[100]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[100]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__11__1_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[100] (in)                                      0.00       0.00 r
  u_fft_module_0/din_im[100] (module_0)                   0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[100] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[100] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__11__1_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[99]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[99]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__11__0_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[99] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[99] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[99] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[99] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__11__0_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[98]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[98]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__10__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[98] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[98] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[98] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[98] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__10__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[97]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[97]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__10__7_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[97] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[97] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[97] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[97] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__10__7_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[96]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[96]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__10__6_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[96] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[96] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[96] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[96] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__10__6_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[95]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[95]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__10__5_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[95] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[95] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[95] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[95] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__10__5_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[94]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[94]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__10__4_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[94] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[94] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[94] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[94] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__10__4_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[93]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[93]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__10__3_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[93] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[93] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[93] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[93] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__10__3_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[92]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[92]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__10__2_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[92] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[92] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[92] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[92] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__10__2_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[91]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[91]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__10__1_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[91] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[91] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[91] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[91] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__10__1_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[90]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[90]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__10__0_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[90] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[90] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[90] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[90] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__10__0_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[89]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[89]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__9__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[89] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[89] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[89] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[89] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__9__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[88]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[88]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__9__7_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[88] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[88] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[88] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[88] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__9__7_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[87]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[87]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__9__6_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[87] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[87] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[87] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[87] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__9__6_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[86]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[86]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__9__5_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[86] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[86] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[86] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[86] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__9__5_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[85]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[85]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__9__4_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[85] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[85] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[85] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[85] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__9__4_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[84]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[84]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__9__3_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[84] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[84] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[84] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[84] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__9__3_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[83]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[83]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__9__2_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[83] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[83] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[83] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[83] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__9__2_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[82]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[82]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__9__1_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[82] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[82] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[82] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[82] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__9__1_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[81]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[81]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__9__0_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[81] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[81] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[81] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[81] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__9__0_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[80]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[80]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__8__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[80] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[80] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[80] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[80] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__8__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[79]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[79]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__8__7_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[79] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[79] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[79] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[79] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__8__7_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[78]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[78]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__8__6_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[78] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[78] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[78] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[78] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__8__6_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[77]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[77]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__8__5_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[77] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[77] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[77] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[77] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__8__5_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[76]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[76]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__8__4_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[76] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[76] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[76] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[76] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__8__4_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[75]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[75]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__8__3_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[75] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[75] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[75] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[75] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__8__3_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[74]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[74]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__8__2_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[74] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[74] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[74] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[74] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__8__2_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[73]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[73]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__8__1_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[73] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[73] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[73] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[73] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__8__1_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[72]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[72]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__8__0_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[72] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[72] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[72] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[72] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__8__0_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[71]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[71]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__7__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[71] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[71] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[71] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[71] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__7__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[70]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[70]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__7__7_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[70] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[70] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[70] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[70] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__7__7_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[69]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[69]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__7__6_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[69] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[69] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[69] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[69] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__7__6_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[68]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[68]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__7__5_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[68] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[68] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[68] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[68] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__7__5_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[67]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[67]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__7__4_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[67] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[67] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[67] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[67] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__7__4_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[66]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[66]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__7__3_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[66] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[66] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[66] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[66] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__7__3_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[65]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[65]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__7__2_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[65] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[65] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[65] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[65] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__7__2_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[64]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[64]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__7__1_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[64] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[64] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[64] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[64] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__7__1_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[63]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[63]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__7__0_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[63] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[63] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[63] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[63] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__7__0_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[62]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[62]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__6__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[62] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[62] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[62] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[62] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__6__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[61]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[61]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__6__7_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[61] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[61] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[61] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[61] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__6__7_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[60]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[60]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__6__6_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[60] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[60] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[60] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[60] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__6__6_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[59]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[59]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__6__5_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[59] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[59] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[59] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[59] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__6__5_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[58]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[58]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__6__4_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[58] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[58] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[58] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[58] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__6__4_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[57]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[57]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__6__3_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[57] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[57] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[57] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[57] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__6__3_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[56]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[56]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__6__2_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[56] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[56] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[56] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[56] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__6__2_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[55]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[55]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__6__1_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[55] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[55] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[55] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[55] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__6__1_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[54]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[54]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__6__0_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[54] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[54] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[54] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[54] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__6__0_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[53]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[53]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__5__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[53] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[53] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[53] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[53] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__5__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[52]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[52]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__5__7_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[52] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[52] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[52] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[52] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__5__7_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[51]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[51]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__5__6_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[51] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[51] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[51] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[51] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__5__6_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[50]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[50]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__5__5_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[50] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[50] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[50] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[50] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__5__5_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[49]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[49]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__5__4_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[49] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[49] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[49] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[49] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__5__4_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[48]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[48]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__5__3_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[48] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[48] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[48] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[48] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__5__3_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[47]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[47]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__5__2_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[47] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[47] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[47] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[47] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__5__2_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[46]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[46]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__5__1_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[46] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[46] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[46] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[46] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__5__1_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[45]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[45]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__5__0_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[45] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[45] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[45] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[45] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__5__0_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[44]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[44]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__4__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[44] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[44] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[44] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[44] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__4__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[43]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[43]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__4__7_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[43] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[43] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[43] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[43] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__4__7_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[42]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[42]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__4__6_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[42] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[42] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[42] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[42] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__4__6_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[41]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[41]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__4__5_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[41] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[41] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[41] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[41] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__4__5_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[40]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[40]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__4__4_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[40] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[40] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[40] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[40] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__4__4_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[39]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[39]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__4__3_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[39] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[39] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[39] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[39] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__4__3_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[38]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[38]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__4__2_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[38] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[38] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[38] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[38] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__4__2_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[37]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[37]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__4__1_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[37] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[37] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[37] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[37] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__4__1_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[36]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[36]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__4__0_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[36] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[36] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[36] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[36] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__4__0_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[35]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[35]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__3__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[35] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[35] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[35] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[35] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__3__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[34]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[34]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__3__7_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[34] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[34] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[34] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[34] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__3__7_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[33]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[33]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__3__6_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[33] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[33] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[33] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[33] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__3__6_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[32]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[32]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__3__5_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[32] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[32] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[32] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[32] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__3__5_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[31]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[31]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__3__4_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[31] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[31] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[31] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[31] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__3__4_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[30]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[30]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__3__3_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[30] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[30] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[30] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[30] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__3__3_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[29]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[29]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__3__2_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[29] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[29] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[29] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[29] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__3__2_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[28]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[28]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__3__1_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[28] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[28] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[28] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[28] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__3__1_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[27]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[27]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__3__0_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[27] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[27] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[27] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[27] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__3__0_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[26]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[26]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__2__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[26] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[26] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[26] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[26] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__2__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[25]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[25]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__2__7_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[25] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[25] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[25] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[25] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__2__7_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[24]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[24]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__2__6_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[24] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[24] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[24] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[24] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__2__6_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[23]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[23]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__2__5_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[23] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[23] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[23] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[23] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__2__5_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[22]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[22]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__2__4_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[22] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[22] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[22] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[22] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__2__4_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[21]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[21]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__2__3_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[21] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[21] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[21] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[21] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__2__3_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[20]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[20]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__2__2_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[20] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[20] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[20] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[20] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__2__2_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[19]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[19]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__2__1_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[19] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[19] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[19] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[19] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__2__1_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[18]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[18]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__2__0_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[18] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[18] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[18] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[18] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__2__0_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[17]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[17]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__1__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[17] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[17] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[17] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[17] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__1__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[16]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[16]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__1__7_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[16] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[16] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[16] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[16] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__1__7_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[15]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[15]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__1__6_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[15] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[15] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[15] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[15] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__1__6_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[14]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[14]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__1__5_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[14] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[14] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[14] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[14] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__1__5_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[13]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[13]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__1__4_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[13] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[13] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[13] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[13] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__1__4_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[12]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[12]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__1__3_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[12] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[12] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[12] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[12] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__1__3_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[11]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[11]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__1__2_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[11] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[11] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[11] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[11] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__1__2_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[10]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[10]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__1__1_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[10] (in)                                       0.00       0.00 r
  u_fft_module_0/din_im[10] (module_0)                    0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[10] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[10] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__1__1_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[9]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[9]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__1__0_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[9] (in)                                        0.00       0.00 r
  u_fft_module_0/din_im[9] (module_0)                     0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[9] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[9] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__1__0_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[8]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[8]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__0__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[8] (in)                                        0.00       0.00 r
  u_fft_module_0/din_im[8] (module_0)                     0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[8] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[8] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__0__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[7]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[7]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__0__7_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[7] (in)                                        0.00       0.00 r
  u_fft_module_0/din_im[7] (module_0)                     0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[7] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[7] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__0__7_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[6]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[6]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__0__6_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[6] (in)                                        0.00       0.00 r
  u_fft_module_0/din_im[6] (module_0)                     0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[6] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[6] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__0__6_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[5]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[5]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__0__5_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[5] (in)                                        0.00       0.00 r
  u_fft_module_0/din_im[5] (module_0)                     0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[5] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[5] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__0__5_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[4]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[4]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__0__4_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[4] (in)                                        0.00       0.00 r
  u_fft_module_0/din_im[4] (module_0)                     0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[4] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[4] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__0__4_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[3]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[3]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__0__3_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[3] (in)                                        0.00       0.00 r
  u_fft_module_0/din_im[3] (module_0)                     0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[3] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[3] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__0__3_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[2]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[2]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__0__2_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[2] (in)                                        0.00       0.00 r
  u_fft_module_0/din_im[2] (module_0)                     0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[2] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[2] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__0__2_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[1]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[1]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__0__1_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[1] (in)                                        0.00       0.00 r
  u_fft_module_0/din_im[1] (module_0)                     0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[1] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[1] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__0__1_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_im_t[0]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_im_t[0]
              (input port)
  Endpoint: u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__0__0_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_im_t[0] (in)                                        0.00       0.00 r
  u_fft_module_0/din_im[0] (module_0)                     0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/din_im[0] (fft_stage_0_DATA9_ARRAY16_DELAY17_STAGE0)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/data_in_im[0] (shift_register_DATA9_ARRAY16_INDEX17)
                                                          0.00       0.00 r
  u_fft_module_0/u_fft_stage_0/u_sr_bf00/shift_im_reg_0__0__0_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00       0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : valid_out
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: valid_out_reg
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: valid_out (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  valid_out_reg/CLK (SC7P5T_DFFRQX4_S_CSC20L)             0.00 #     0.00 r
  valid_out_reg/Q (SC7P5T_DFFRQX4_S_CSC20L)              46.61      46.61 f
  valid_out (out)                                         0.00      46.61 f
  data arrival time                                                 46.61
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[207]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_15__12_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[207]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_15__12_/CLK (SC7P5T_SDFFQX1_A_CSC20L)     0.00       0.00 r
  dout_re_t_reg_15__12_/Q (SC7P5T_SDFFQX1_A_CSC20L)      43.72      43.72 r
  dout_re_t[207] (out)                                    0.00      43.72 r
  data arrival time                                                 43.72
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[206]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_15__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[206]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_15__11_/CLK (SC7P5T_SDFFQX1_AL_CSC20L)
                                                          0.00       0.00 r
  dout_re_t_reg_15__11_/Q (SC7P5T_SDFFQX1_AL_CSC20L)     46.77      46.77 r
  dout_re_t[206] (out)                                    0.00      46.77 r
  data arrival time                                                 46.77
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[205]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_15__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[205]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_15__10_/CLK (SC7P5T_SDFFQX1_A_CSC20L)     0.00       0.00 r
  dout_re_t_reg_15__10_/Q (SC7P5T_SDFFQX1_A_CSC20L)      43.72      43.72 r
  dout_re_t[205] (out)                                    0.00      43.72 r
  data arrival time                                                 43.72
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[204]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_15__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[204]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_15__9_/CLK (SC7P5T_SDFFQX1_A_CSC20L)      0.00       0.00 r
  dout_re_t_reg_15__9_/Q (SC7P5T_SDFFQX1_A_CSC20L)       43.72      43.72 r
  dout_re_t[204] (out)                                    0.00      43.72 r
  data arrival time                                                 43.72
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[203]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_15__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[203]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_15__8_/CLK (SC7P5T_SDFFQX1_A_CSC20L)      0.00       0.00 r
  dout_re_t_reg_15__8_/Q (SC7P5T_SDFFQX1_A_CSC20L)       43.72      43.72 r
  dout_re_t[203] (out)                                    0.00      43.72 r
  data arrival time                                                 43.72
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[202]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_15__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[202]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_15__7_/CLK (SC7P5T_SDFFQX1_A_CSC20L)      0.00       0.00 r
  dout_re_t_reg_15__7_/Q (SC7P5T_SDFFQX1_A_CSC20L)       43.72      43.72 r
  dout_re_t[202] (out)                                    0.00      43.72 r
  data arrival time                                                 43.72
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[201]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_15__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[201]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_15__6_/CLK (SC7P5T_SDFFQX1_A_CSC20L)      0.00       0.00 r
  dout_re_t_reg_15__6_/Q (SC7P5T_SDFFQX1_A_CSC20L)       43.72      43.72 r
  dout_re_t[201] (out)                                    0.00      43.72 r
  data arrival time                                                 43.72
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[200]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_15__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[200]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_15__5_/CLK (SC7P5T_SDFFQX1_A_CSC20L)      0.00       0.00 r
  dout_re_t_reg_15__5_/Q (SC7P5T_SDFFQX1_A_CSC20L)       43.72      43.72 r
  dout_re_t[200] (out)                                    0.00      43.72 r
  data arrival time                                                 43.72
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[199]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_15__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[199]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_15__4_/CLK (SC7P5T_SDFFQX1_A_CSC20L)      0.00       0.00 r
  dout_re_t_reg_15__4_/Q (SC7P5T_SDFFQX1_A_CSC20L)       43.72      43.72 r
  dout_re_t[199] (out)                                    0.00      43.72 r
  data arrival time                                                 43.72
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[198]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_15__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[198]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_15__3_/CLK (SC7P5T_SDFFQX1_A_CSC20L)      0.00       0.00 r
  dout_re_t_reg_15__3_/Q (SC7P5T_SDFFQX1_A_CSC20L)       43.72      43.72 r
  dout_re_t[198] (out)                                    0.00      43.72 r
  data arrival time                                                 43.72
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[197]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_15__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[197]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_15__2_/CLK (SC7P5T_SDFFQX1_A_CSC20L)      0.00       0.00 r
  dout_re_t_reg_15__2_/Q (SC7P5T_SDFFQX1_A_CSC20L)       43.72      43.72 r
  dout_re_t[197] (out)                                    0.00      43.72 r
  data arrival time                                                 43.72
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[196]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_15__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[196]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_15__1_/CLK (SC7P5T_SDFFQX1_A_CSC20L)      0.00       0.00 r
  dout_re_t_reg_15__1_/Q (SC7P5T_SDFFQX1_A_CSC20L)       43.72      43.72 r
  dout_re_t[196] (out)                                    0.00      43.72 r
  data arrival time                                                 43.72
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[195]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_15__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[195]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_15__0_/CLK (SC7P5T_SDFFQX1_AL_CSC20L)     0.00       0.00 r
  dout_re_t_reg_15__0_/Q (SC7P5T_SDFFQX1_AL_CSC20L)      46.77      46.77 r
  dout_re_t[195] (out)                                    0.00      46.77 r
  data arrival time                                                 46.77
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[194]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_14__12_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[194]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_14__12_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  dout_re_t_reg_14__12_/Q (SC7P5T_SDFFRQX1_A_CSC20L)     50.34      50.34 r
  dout_re_t[194] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[193]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_14__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[193]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_14__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  dout_re_t_reg_14__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)     50.34      50.34 r
  dout_re_t[193] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[192]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_14__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[192]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_14__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  dout_re_t_reg_14__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)     50.34      50.34 r
  dout_re_t[192] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[191]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_14__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[191]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_14__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_re_t_reg_14__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_re_t[191] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[190]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_14__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[190]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_14__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_re_t_reg_14__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_re_t[190] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[189]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_14__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[189]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_14__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_re_t_reg_14__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_re_t[189] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[188]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_14__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[188]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_14__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_re_t_reg_14__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_re_t[188] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[187]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_14__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[187]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_14__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_re_t_reg_14__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_re_t[187] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[186]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_14__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[186]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_14__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_re_t_reg_14__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_re_t[186] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[185]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_14__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[185]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_14__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_re_t_reg_14__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_re_t[185] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[184]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_14__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[184]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_14__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_re_t_reg_14__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_re_t[184] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[183]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_14__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[183]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_14__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_re_t_reg_14__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_re_t[183] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[182]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_14__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[182]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_14__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_re_t_reg_14__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_re_t[182] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[181]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_13__12_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[181]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_13__12_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  dout_re_t_reg_13__12_/Q (SC7P5T_SDFFRQX1_A_CSC20L)     50.34      50.34 r
  dout_re_t[181] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[180]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_13__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[180]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_13__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  dout_re_t_reg_13__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)     50.34      50.34 r
  dout_re_t[180] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[179]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_13__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[179]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_13__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  dout_re_t_reg_13__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)     50.34      50.34 r
  dout_re_t[179] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[178]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_13__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[178]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_13__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_re_t_reg_13__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_re_t[178] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[177]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_13__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[177]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_13__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_re_t_reg_13__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_re_t[177] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[176]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_13__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[176]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_13__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_re_t_reg_13__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_re_t[176] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[175]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_13__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[175]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_13__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_re_t_reg_13__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_re_t[175] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[174]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_13__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[174]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_13__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_re_t_reg_13__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_re_t[174] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[173]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_13__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[173]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_13__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_re_t_reg_13__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_re_t[173] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[172]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_13__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[172]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_13__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_re_t_reg_13__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_re_t[172] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[171]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_13__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[171]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_13__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_re_t_reg_13__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_re_t[171] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[170]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_13__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[170]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_13__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_re_t_reg_13__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_re_t[170] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[169]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_13__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[169]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_13__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_re_t_reg_13__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_re_t[169] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[168]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_12__12_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[168]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_12__12_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  dout_re_t_reg_12__12_/Q (SC7P5T_SDFFRQX1_A_CSC20L)     50.34      50.34 r
  dout_re_t[168] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[167]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_12__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[167]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_12__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  dout_re_t_reg_12__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)     50.34      50.34 r
  dout_re_t[167] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[166]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_12__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[166]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_12__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  dout_re_t_reg_12__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)     50.34      50.34 r
  dout_re_t[166] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[165]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_12__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[165]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_12__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_re_t_reg_12__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_re_t[165] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[164]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_12__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[164]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_12__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_re_t_reg_12__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_re_t[164] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[163]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_12__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[163]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_12__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_re_t_reg_12__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_re_t[163] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[162]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_12__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[162]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_12__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_re_t_reg_12__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_re_t[162] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[161]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_12__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[161]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_12__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_re_t_reg_12__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_re_t[161] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[160]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_12__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[160]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_12__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_re_t_reg_12__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_re_t[160] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[159]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_12__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[159]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_12__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_re_t_reg_12__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_re_t[159] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[158]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_12__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[158]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_12__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_re_t_reg_12__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_re_t[158] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[157]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_12__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[157]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_12__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_re_t_reg_12__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_re_t[157] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[156]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_12__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[156]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_12__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_re_t_reg_12__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_re_t[156] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[155]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_11__12_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[155]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_11__12_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  dout_re_t_reg_11__12_/Q (SC7P5T_SDFFRQX1_A_CSC20L)     50.34      50.34 r
  dout_re_t[155] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[154]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_11__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[154]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_11__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  dout_re_t_reg_11__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)     50.34      50.34 r
  dout_re_t[154] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[153]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_11__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[153]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_11__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  dout_re_t_reg_11__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)     50.34      50.34 r
  dout_re_t[153] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[152]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_11__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[152]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_11__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_re_t_reg_11__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_re_t[152] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[151]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_11__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[151]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_11__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_re_t_reg_11__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_re_t[151] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[150]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_11__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[150]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_11__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_re_t_reg_11__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_re_t[150] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[149]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_11__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[149]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_11__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_re_t_reg_11__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_re_t[149] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[148]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_11__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[148]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_11__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_re_t_reg_11__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_re_t[148] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[147]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_11__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[147]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_11__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_re_t_reg_11__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_re_t[147] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[146]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_11__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[146]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_11__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_re_t_reg_11__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_re_t[146] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[145]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_11__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[145]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_11__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_re_t_reg_11__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_re_t[145] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[144]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_11__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[144]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_11__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_re_t_reg_11__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_re_t[144] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[143]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_11__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[143]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_11__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_re_t_reg_11__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_re_t[143] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[142]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_10__12_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[142]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_10__12_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  dout_re_t_reg_10__12_/Q (SC7P5T_SDFFRQX1_A_CSC20L)     50.34      50.34 r
  dout_re_t[142] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[141]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_10__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[141]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_10__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  dout_re_t_reg_10__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)     50.34      50.34 r
  dout_re_t[141] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[140]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_10__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[140]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_10__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  dout_re_t_reg_10__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)     50.34      50.34 r
  dout_re_t[140] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[139]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_10__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[139]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_10__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_re_t_reg_10__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_re_t[139] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[138]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_10__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[138]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_10__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_re_t_reg_10__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_re_t[138] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[137]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_10__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[137]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_10__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_re_t_reg_10__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_re_t[137] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[136]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_10__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[136]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_10__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_re_t_reg_10__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_re_t[136] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[135]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_10__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[135]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_10__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_re_t_reg_10__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_re_t[135] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[134]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_10__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[134]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_10__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_re_t_reg_10__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_re_t[134] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[133]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_10__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[133]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_10__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_re_t_reg_10__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_re_t[133] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[132]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_10__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[132]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_10__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_re_t_reg_10__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_re_t[132] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[131]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_10__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[131]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_10__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_re_t_reg_10__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_re_t[131] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[130]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_10__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[130]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_10__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_re_t_reg_10__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_re_t[130] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[129]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_9__12_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[129]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_9__12_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_re_t_reg_9__12_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_re_t[129] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[128]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_9__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[128]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_9__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_re_t_reg_9__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_re_t[128] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[127]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_9__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[127]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_9__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_re_t_reg_9__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_re_t[127] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[126]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_9__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[126]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_9__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_9__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[126] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[125]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_9__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[125]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_9__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_9__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[125] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[124]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_9__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[124]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_9__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_9__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[124] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[123]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_9__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[123]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_9__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_9__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[123] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[122]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_9__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[122]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_9__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_9__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[122] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[121]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_9__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[121]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_9__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_9__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[121] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[120]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_9__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[120]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_9__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_9__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[120] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[119]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_9__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[119]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_9__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_9__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[119] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[118]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_9__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[118]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_9__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_9__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[118] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[117]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_9__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[117]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_9__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_9__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[117] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[116]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_8__12_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[116]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_8__12_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_re_t_reg_8__12_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_re_t[116] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[115]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_8__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[115]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_8__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_re_t_reg_8__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_re_t[115] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[114]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_8__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[114]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_8__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_re_t_reg_8__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_re_t[114] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[113]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_8__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[113]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_8__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_8__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[113] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[112]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_8__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[112]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_8__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_8__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[112] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[111]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_8__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[111]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_8__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_8__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[111] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[110]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_8__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[110]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_8__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_8__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[110] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[109]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_8__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[109]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_8__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_8__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[109] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[108]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_8__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[108]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_8__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_8__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[108] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[107]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_8__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[107]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_8__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_8__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[107] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[106]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_8__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[106]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_8__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_8__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[106] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[105]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_8__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[105]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_8__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_8__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[105] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[104]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_8__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[104]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_8__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_8__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[104] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[103]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_7__12_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[103]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_7__12_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_re_t_reg_7__12_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_re_t[103] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[102]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_7__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[102]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_7__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_re_t_reg_7__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_re_t[102] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[101]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_7__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[101]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_7__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_re_t_reg_7__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_re_t[101] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[100]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_7__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[100]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_7__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_7__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[100] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[99]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_7__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[99]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_7__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_7__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[99] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[98]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_7__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[98]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_7__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_7__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[98] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[97]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_7__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[97]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_7__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_7__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[97] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[96]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_7__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[96]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_7__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_7__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[96] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[95]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_7__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[95]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_7__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_7__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[95] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[94]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_7__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[94]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_7__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_7__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[94] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[93]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_7__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[93]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_7__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_7__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[93] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[92]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_7__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[92]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_7__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_7__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[92] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[91]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_7__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[91]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_7__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_7__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[91] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[90]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_6__12_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[90]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_6__12_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_re_t_reg_6__12_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_re_t[90] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[89]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_6__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[89]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_6__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_re_t_reg_6__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_re_t[89] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[88]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_6__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[88]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_6__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_re_t_reg_6__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_re_t[88] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[87]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_6__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[87]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_6__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_6__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[87] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[86]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_6__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[86]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_6__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_6__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[86] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[85]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_6__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[85]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_6__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_6__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[85] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[84]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_6__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[84]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_6__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_6__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[84] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[83]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_6__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[83]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_6__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_6__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[83] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[82]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_6__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[82]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_6__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_6__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[82] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[81]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_6__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[81]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_6__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_6__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[81] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[80]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_6__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[80]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_6__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_6__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[80] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[79]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_6__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[79]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_6__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_6__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[79] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[78]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_6__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[78]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_6__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_6__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[78] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[77]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_5__12_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[77]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_5__12_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_re_t_reg_5__12_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_re_t[77] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[76]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_5__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[76]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_5__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_re_t_reg_5__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_re_t[76] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[75]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_5__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[75]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_5__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_re_t_reg_5__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_re_t[75] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[74]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_5__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[74]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_5__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_5__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[74] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[73]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_5__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[73]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_5__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_5__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[73] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[72]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_5__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[72]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_5__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_5__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[72] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[71]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_5__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[71]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_5__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_5__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[71] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[70]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_5__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[70]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_5__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_5__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[70] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[69]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_5__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[69]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_5__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_5__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[69] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[68]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_5__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[68]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_5__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_5__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[68] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[67]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_5__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[67]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_5__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_5__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[67] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[66]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_5__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[66]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_5__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_5__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[66] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[65]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_5__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[65]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_5__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_5__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[65] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[64]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_4__12_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[64]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_4__12_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_re_t_reg_4__12_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_re_t[64] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[63]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_4__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[63]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_4__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_re_t_reg_4__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_re_t[63] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[62]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_4__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[62]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_4__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_re_t_reg_4__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_re_t[62] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[61]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_4__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[61]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_4__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_4__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[61] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[60]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_4__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[60]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_4__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_4__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[60] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[59]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_4__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[59]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_4__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_4__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[59] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[58]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_4__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[58]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_4__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_4__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[58] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[57]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_4__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[57]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_4__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_4__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[57] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[56]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_4__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[56]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_4__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_4__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[56] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[55]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_4__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[55]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_4__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_4__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[55] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[54]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_4__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[54]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_4__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_4__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[54] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[53]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_4__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[53]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_4__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_4__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[53] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[52]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_4__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[52]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_4__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_4__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[52] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[51]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_3__12_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[51]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_3__12_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_re_t_reg_3__12_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_re_t[51] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[50]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_3__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[50]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_3__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_re_t_reg_3__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_re_t[50] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[49]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_3__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[49]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_3__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_re_t_reg_3__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_re_t[49] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[48]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_3__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[48]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_3__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_3__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[48] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[47]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_3__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[47]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_3__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_3__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[47] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[46]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_3__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[46]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_3__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_3__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[46] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[45]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_3__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[45]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_3__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_3__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[45] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[44]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_3__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[44]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_3__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_3__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[44] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[43]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_3__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[43]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_3__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_3__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[43] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[42]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_3__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[42]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_3__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_3__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[42] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[41]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_3__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[41]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_3__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_3__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[41] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[40]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_3__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[40]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_3__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_3__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[40] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[39]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_3__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[39]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_3__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_3__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[39] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[38]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_2__12_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[38]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_2__12_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_re_t_reg_2__12_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_re_t[38] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[37]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_2__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[37]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_2__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_re_t_reg_2__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_re_t[37] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[36]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_2__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[36]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_2__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_re_t_reg_2__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_re_t[36] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[35]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_2__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[35]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_2__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_2__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[35] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[34]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_2__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[34]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_2__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_2__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[34] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[33]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_2__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[33]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_2__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_2__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[33] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[32]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_2__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[32]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_2__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_2__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[32] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[31]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_2__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[31]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_2__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_2__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[31] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[30]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_2__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[30]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_2__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_2__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[30] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[29]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_2__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[29]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_2__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_2__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[29] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[28]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_2__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[28]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_2__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_2__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[28] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[27]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_2__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[27]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_2__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_2__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[27] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[26]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_2__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[26]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_2__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_2__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[26] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[25]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_1__12_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[25]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_1__12_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_re_t_reg_1__12_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_re_t[25] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[24]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_1__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[24]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_1__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_re_t_reg_1__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_re_t[24] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[23]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_1__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[23]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_1__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_re_t_reg_1__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_re_t[23] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[22]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_1__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[22]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_1__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_1__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[22] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[21]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_1__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[21]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_1__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_1__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[21] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[20]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_1__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[20]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_1__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_1__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[20] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[19]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_1__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[19]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_1__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_1__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[19] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[18]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_1__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[18]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_1__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_1__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[18] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[17]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_1__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[17]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_1__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_1__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[17] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[16]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_1__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[16]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_1__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_1__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[16] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[15]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_1__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[15]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_1__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_1__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[15] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[14]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_1__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[14]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_1__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_1__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[14] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[13]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_1__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[13]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_1__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_1__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[13] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[12]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_0__12_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[12]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_0__12_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_re_t_reg_0__12_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_re_t[12] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[11]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_0__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[11]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_0__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_re_t_reg_0__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_re_t[11] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[10]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_0__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[10]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_0__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_re_t_reg_0__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_re_t[10] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[9]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_0__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[9]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_0__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_0__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[9] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[8]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_0__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[8]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_0__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_0__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[8] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[7]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_0__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[7]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_0__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_0__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[7] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[6]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_0__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[6]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_0__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_0__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[6] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[5]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_0__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[5]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_0__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_0__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[5] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[4]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_0__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[4]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_0__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_0__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[4] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[3]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_0__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[3]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_0__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_0__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[3] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[2]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_0__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[2]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_0__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_0__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[2] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[1]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_0__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[1]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_0__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_0__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[1] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_re_t[0]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_re_t_reg_0__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_re_t[0]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_re_t_reg_0__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_re_t_reg_0__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_re_t[0] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[207]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_15__12_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[207]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_15__12_/CLK (SC7P5T_SDFFQX1_A_CSC20L)     0.00       0.00 r
  dout_im_t_reg_15__12_/Q (SC7P5T_SDFFQX1_A_CSC20L)      43.72      43.72 r
  dout_im_t[207] (out)                                    0.00      43.72 r
  data arrival time                                                 43.72
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[206]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_15__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[206]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_15__11_/CLK (SC7P5T_SDFFQX1_A_CSC20L)     0.00       0.00 r
  dout_im_t_reg_15__11_/Q (SC7P5T_SDFFQX1_A_CSC20L)      43.72      43.72 r
  dout_im_t[206] (out)                                    0.00      43.72 r
  data arrival time                                                 43.72
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[205]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_15__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[205]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_15__10_/CLK (SC7P5T_SDFFQX1_A_CSC20L)     0.00       0.00 r
  dout_im_t_reg_15__10_/Q (SC7P5T_SDFFQX1_A_CSC20L)      43.72      43.72 r
  dout_im_t[205] (out)                                    0.00      43.72 r
  data arrival time                                                 43.72
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[204]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_15__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[204]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_15__9_/CLK (SC7P5T_SDFFQX1_A_CSC20L)      0.00       0.00 r
  dout_im_t_reg_15__9_/Q (SC7P5T_SDFFQX1_A_CSC20L)       43.72      43.72 r
  dout_im_t[204] (out)                                    0.00      43.72 r
  data arrival time                                                 43.72
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[203]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_15__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[203]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_15__8_/CLK (SC7P5T_SDFFQX1_A_CSC20L)      0.00       0.00 r
  dout_im_t_reg_15__8_/Q (SC7P5T_SDFFQX1_A_CSC20L)       43.72      43.72 r
  dout_im_t[203] (out)                                    0.00      43.72 r
  data arrival time                                                 43.72
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[202]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_15__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[202]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_15__7_/CLK (SC7P5T_SDFFQX1_A_CSC20L)      0.00       0.00 r
  dout_im_t_reg_15__7_/Q (SC7P5T_SDFFQX1_A_CSC20L)       43.72      43.72 r
  dout_im_t[202] (out)                                    0.00      43.72 r
  data arrival time                                                 43.72
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[201]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_15__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[201]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_15__6_/CLK (SC7P5T_SDFFQX1_A_CSC20L)      0.00       0.00 r
  dout_im_t_reg_15__6_/Q (SC7P5T_SDFFQX1_A_CSC20L)       43.72      43.72 r
  dout_im_t[201] (out)                                    0.00      43.72 r
  data arrival time                                                 43.72
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[200]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_15__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[200]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_15__5_/CLK (SC7P5T_SDFFQX1_A_CSC20L)      0.00       0.00 r
  dout_im_t_reg_15__5_/Q (SC7P5T_SDFFQX1_A_CSC20L)       43.72      43.72 r
  dout_im_t[200] (out)                                    0.00      43.72 r
  data arrival time                                                 43.72
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[199]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_15__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[199]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_15__4_/CLK (SC7P5T_SDFFQX1_A_CSC20L)      0.00       0.00 r
  dout_im_t_reg_15__4_/Q (SC7P5T_SDFFQX1_A_CSC20L)       43.72      43.72 r
  dout_im_t[199] (out)                                    0.00      43.72 r
  data arrival time                                                 43.72
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[198]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_15__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[198]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_15__3_/CLK (SC7P5T_SDFFQX1_A_CSC20L)      0.00       0.00 r
  dout_im_t_reg_15__3_/Q (SC7P5T_SDFFQX1_A_CSC20L)       43.72      43.72 r
  dout_im_t[198] (out)                                    0.00      43.72 r
  data arrival time                                                 43.72
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[197]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_15__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[197]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_15__2_/CLK (SC7P5T_SDFFQX1_A_CSC20L)      0.00       0.00 r
  dout_im_t_reg_15__2_/Q (SC7P5T_SDFFQX1_A_CSC20L)       43.72      43.72 r
  dout_im_t[197] (out)                                    0.00      43.72 r
  data arrival time                                                 43.72
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[196]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_15__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[196]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_15__1_/CLK (SC7P5T_SDFFQX1_A_CSC20L)      0.00       0.00 r
  dout_im_t_reg_15__1_/Q (SC7P5T_SDFFQX1_A_CSC20L)       43.72      43.72 r
  dout_im_t[196] (out)                                    0.00      43.72 r
  data arrival time                                                 43.72
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[195]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_15__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[195]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_15__0_/CLK (SC7P5T_SDFFQX1_A_CSC20L)      0.00       0.00 r
  dout_im_t_reg_15__0_/Q (SC7P5T_SDFFQX1_A_CSC20L)       43.72      43.72 r
  dout_im_t[195] (out)                                    0.00      43.72 r
  data arrival time                                                 43.72
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[194]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_14__12_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[194]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_14__12_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  dout_im_t_reg_14__12_/Q (SC7P5T_SDFFRQX1_A_CSC20L)     50.34      50.34 r
  dout_im_t[194] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[193]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_14__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[193]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_14__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  dout_im_t_reg_14__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)     50.34      50.34 r
  dout_im_t[193] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[192]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_14__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[192]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_14__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  dout_im_t_reg_14__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)     50.34      50.34 r
  dout_im_t[192] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[191]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_14__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[191]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_14__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_im_t_reg_14__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_im_t[191] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[190]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_14__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[190]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_14__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_im_t_reg_14__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_im_t[190] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[189]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_14__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[189]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_14__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_im_t_reg_14__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_im_t[189] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[188]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_14__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[188]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_14__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_im_t_reg_14__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_im_t[188] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[187]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_14__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[187]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_14__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_im_t_reg_14__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_im_t[187] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[186]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_14__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[186]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_14__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_im_t_reg_14__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_im_t[186] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[185]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_14__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[185]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_14__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_im_t_reg_14__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_im_t[185] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[184]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_14__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[184]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_14__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_im_t_reg_14__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_im_t[184] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[183]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_14__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[183]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_14__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_im_t_reg_14__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_im_t[183] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[182]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_14__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[182]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_14__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_im_t_reg_14__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_im_t[182] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[181]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_13__12_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[181]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_13__12_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  dout_im_t_reg_13__12_/Q (SC7P5T_SDFFRQX1_A_CSC20L)     50.34      50.34 r
  dout_im_t[181] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[180]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_13__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[180]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_13__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  dout_im_t_reg_13__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)     50.34      50.34 r
  dout_im_t[180] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[179]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_13__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[179]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_13__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  dout_im_t_reg_13__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)     50.34      50.34 r
  dout_im_t[179] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[178]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_13__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[178]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_13__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_im_t_reg_13__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_im_t[178] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[177]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_13__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[177]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_13__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_im_t_reg_13__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_im_t[177] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[176]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_13__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[176]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_13__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_im_t_reg_13__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_im_t[176] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[175]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_13__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[175]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_13__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_im_t_reg_13__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_im_t[175] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[174]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_13__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[174]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_13__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_im_t_reg_13__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_im_t[174] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[173]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_13__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[173]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_13__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_im_t_reg_13__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_im_t[173] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[172]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_13__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[172]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_13__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_im_t_reg_13__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_im_t[172] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[171]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_13__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[171]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_13__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_im_t_reg_13__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_im_t[171] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[170]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_13__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[170]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_13__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_im_t_reg_13__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_im_t[170] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[169]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_13__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[169]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_13__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_im_t_reg_13__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_im_t[169] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[168]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_12__12_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[168]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_12__12_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  dout_im_t_reg_12__12_/Q (SC7P5T_SDFFRQX1_A_CSC20L)     50.34      50.34 r
  dout_im_t[168] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[167]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_12__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[167]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_12__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  dout_im_t_reg_12__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)     50.34      50.34 r
  dout_im_t[167] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[166]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_12__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[166]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_12__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  dout_im_t_reg_12__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)     50.34      50.34 r
  dout_im_t[166] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[165]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_12__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[165]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_12__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_im_t_reg_12__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_im_t[165] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[164]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_12__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[164]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_12__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_im_t_reg_12__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_im_t[164] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[163]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_12__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[163]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_12__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_im_t_reg_12__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_im_t[163] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[162]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_12__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[162]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_12__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_im_t_reg_12__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_im_t[162] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[161]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_12__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[161]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_12__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_im_t_reg_12__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_im_t[161] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[160]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_12__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[160]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_12__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_im_t_reg_12__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_im_t[160] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[159]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_12__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[159]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_12__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_im_t_reg_12__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_im_t[159] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[158]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_12__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[158]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_12__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_im_t_reg_12__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_im_t[158] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[157]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_12__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[157]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_12__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_im_t_reg_12__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_im_t[157] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[156]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_12__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[156]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_12__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_im_t_reg_12__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_im_t[156] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[155]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_11__12_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[155]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_11__12_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  dout_im_t_reg_11__12_/Q (SC7P5T_SDFFRQX1_A_CSC20L)     50.34      50.34 r
  dout_im_t[155] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[154]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_11__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[154]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_11__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  dout_im_t_reg_11__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)     50.34      50.34 r
  dout_im_t[154] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[153]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_11__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[153]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_11__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  dout_im_t_reg_11__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)     50.34      50.34 r
  dout_im_t[153] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[152]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_11__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[152]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_11__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_im_t_reg_11__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_im_t[152] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[151]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_11__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[151]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_11__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_im_t_reg_11__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_im_t[151] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[150]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_11__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[150]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_11__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_im_t_reg_11__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_im_t[150] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[149]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_11__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[149]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_11__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_im_t_reg_11__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_im_t[149] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[148]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_11__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[148]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_11__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_im_t_reg_11__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_im_t[148] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[147]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_11__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[147]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_11__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_im_t_reg_11__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_im_t[147] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[146]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_11__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[146]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_11__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_im_t_reg_11__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_im_t[146] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[145]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_11__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[145]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_11__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_im_t_reg_11__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_im_t[145] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[144]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_11__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[144]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_11__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_im_t_reg_11__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_im_t[144] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[143]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_11__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[143]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_11__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_im_t_reg_11__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_im_t[143] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[142]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_10__12_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[142]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_10__12_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  dout_im_t_reg_10__12_/Q (SC7P5T_SDFFRQX1_A_CSC20L)     50.34      50.34 r
  dout_im_t[142] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[141]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_10__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[141]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_10__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  dout_im_t_reg_10__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)     50.34      50.34 r
  dout_im_t[141] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[140]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_10__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[140]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_10__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)
                                                          0.00 #     0.00 r
  dout_im_t_reg_10__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)     50.34      50.34 r
  dout_im_t[140] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[139]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_10__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[139]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_10__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_im_t_reg_10__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_im_t[139] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[138]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_10__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[138]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_10__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_im_t_reg_10__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_im_t[138] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[137]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_10__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[137]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_10__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_im_t_reg_10__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_im_t[137] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[136]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_10__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[136]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_10__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_im_t_reg_10__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_im_t[136] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[135]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_10__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[135]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_10__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_im_t_reg_10__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_im_t[135] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[134]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_10__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[134]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_10__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_im_t_reg_10__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_im_t[134] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[133]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_10__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[133]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_10__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_im_t_reg_10__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_im_t[133] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[132]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_10__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[132]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_10__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_im_t_reg_10__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_im_t[132] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[131]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_10__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[131]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_10__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_im_t_reg_10__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_im_t[131] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[130]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_10__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[130]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_10__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_im_t_reg_10__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_im_t[130] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[129]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_9__12_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[129]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_9__12_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_im_t_reg_9__12_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_im_t[129] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[128]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_9__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[128]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_9__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_im_t_reg_9__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_im_t[128] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[127]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_9__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[127]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_9__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_im_t_reg_9__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_im_t[127] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[126]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_9__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[126]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_9__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_9__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[126] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[125]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_9__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[125]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_9__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_9__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[125] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[124]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_9__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[124]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_9__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_9__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[124] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[123]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_9__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[123]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_9__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_9__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[123] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[122]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_9__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[122]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_9__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_9__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[122] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[121]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_9__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[121]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_9__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_9__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[121] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[120]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_9__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[120]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_9__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_9__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[120] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[119]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_9__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[119]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_9__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_9__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[119] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[118]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_9__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[118]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_9__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_9__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[118] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[117]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_9__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[117]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_9__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_9__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[117] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[116]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_8__12_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[116]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_8__12_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_im_t_reg_8__12_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_im_t[116] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[115]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_8__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[115]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_8__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_im_t_reg_8__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_im_t[115] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[114]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_8__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[114]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_8__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_im_t_reg_8__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_im_t[114] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[113]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_8__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[113]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_8__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_8__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[113] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[112]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_8__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[112]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_8__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_8__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[112] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[111]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_8__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[111]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_8__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_8__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[111] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[110]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_8__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[110]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_8__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_8__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[110] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[109]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_8__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[109]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_8__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_8__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[109] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[108]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_8__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[108]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_8__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_8__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[108] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[107]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_8__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[107]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_8__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_8__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[107] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[106]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_8__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[106]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_8__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_8__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[106] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[105]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_8__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[105]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_8__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_8__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[105] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[104]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_8__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[104]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_8__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_8__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[104] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[103]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_7__12_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[103]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_7__12_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_im_t_reg_7__12_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_im_t[103] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[102]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_7__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[102]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_7__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_im_t_reg_7__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_im_t[102] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[101]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_7__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[101]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_7__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_im_t_reg_7__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_im_t[101] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[100]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_7__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[100]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_7__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_7__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[100] (out)                                    0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[99]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_7__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[99]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_7__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_7__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[99] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[98]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_7__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[98]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_7__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_7__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[98] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[97]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_7__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[97]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_7__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_7__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[97] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[96]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_7__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[96]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_7__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_7__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[96] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[95]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_7__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[95]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_7__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_7__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[95] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[94]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_7__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[94]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_7__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_7__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[94] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[93]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_7__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[93]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_7__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_7__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[93] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[92]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_7__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[92]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_7__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_7__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[92] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[91]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_7__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[91]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_7__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_7__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[91] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[90]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_6__12_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[90]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_6__12_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_im_t_reg_6__12_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_im_t[90] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[89]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_6__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[89]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_6__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_im_t_reg_6__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_im_t[89] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[88]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_6__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[88]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_6__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_im_t_reg_6__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_im_t[88] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[87]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_6__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[87]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_6__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_6__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[87] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[86]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_6__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[86]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_6__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_6__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[86] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[85]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_6__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[85]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_6__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_6__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[85] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[84]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_6__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[84]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_6__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_6__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[84] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[83]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_6__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[83]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_6__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_6__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[83] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[82]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_6__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[82]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_6__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_6__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[82] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[81]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_6__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[81]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_6__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_6__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[81] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[80]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_6__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[80]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_6__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_6__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[80] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[79]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_6__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[79]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_6__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_6__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[79] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[78]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_6__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[78]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_6__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_6__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[78] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[77]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_5__12_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[77]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_5__12_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_im_t_reg_5__12_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_im_t[77] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[76]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_5__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[76]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_5__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_im_t_reg_5__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_im_t[76] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[75]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_5__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[75]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_5__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_im_t_reg_5__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_im_t[75] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[74]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_5__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[74]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_5__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_5__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[74] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[73]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_5__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[73]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_5__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_5__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[73] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[72]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_5__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[72]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_5__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_5__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[72] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[71]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_5__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[71]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_5__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_5__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[71] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[70]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_5__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[70]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_5__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_5__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[70] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[69]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_5__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[69]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_5__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_5__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[69] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[68]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_5__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[68]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_5__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_5__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[68] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[67]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_5__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[67]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_5__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_5__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[67] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[66]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_5__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[66]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_5__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_5__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[66] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[65]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_5__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[65]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_5__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_5__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[65] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[64]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_4__12_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[64]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_4__12_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_im_t_reg_4__12_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_im_t[64] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[63]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_4__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[63]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_4__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_im_t_reg_4__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_im_t[63] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[62]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_4__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[62]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_4__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_im_t_reg_4__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_im_t[62] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[61]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_4__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[61]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_4__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_4__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[61] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[60]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_4__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[60]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_4__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_4__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[60] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[59]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_4__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[59]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_4__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_4__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[59] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[58]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_4__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[58]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_4__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_4__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[58] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[57]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_4__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[57]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_4__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_4__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[57] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[56]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_4__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[56]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_4__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_4__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[56] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[55]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_4__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[55]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_4__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_4__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[55] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[54]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_4__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[54]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_4__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_4__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[54] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[53]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_4__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[53]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_4__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_4__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[53] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[52]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_4__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[52]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_4__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_4__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[52] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[51]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_3__12_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[51]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_3__12_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_im_t_reg_3__12_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_im_t[51] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[50]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_3__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[50]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_3__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_im_t_reg_3__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_im_t[50] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[49]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_3__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[49]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_3__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_im_t_reg_3__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_im_t[49] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[48]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_3__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[48]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_3__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_3__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[48] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[47]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_3__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[47]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_3__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_3__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[47] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[46]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_3__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[46]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_3__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_3__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[46] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[45]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_3__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[45]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_3__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_3__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[45] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[44]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_3__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[44]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_3__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_3__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[44] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[43]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_3__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[43]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_3__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_3__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[43] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[42]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_3__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[42]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_3__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_3__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[42] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[41]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_3__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[41]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_3__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_3__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[41] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[40]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_3__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[40]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_3__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_3__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[40] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[39]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_3__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[39]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_3__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_3__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[39] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[38]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_2__12_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[38]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_2__12_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_im_t_reg_2__12_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_im_t[38] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[37]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_2__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[37]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_2__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_im_t_reg_2__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_im_t[37] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[36]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_2__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[36]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_2__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_im_t_reg_2__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_im_t[36] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[35]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_2__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[35]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_2__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_2__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[35] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[34]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_2__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[34]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_2__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_2__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[34] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[33]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_2__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[33]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_2__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_2__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[33] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[32]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_2__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[32]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_2__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_2__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[32] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[31]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_2__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[31]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_2__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_2__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[31] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[30]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_2__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[30]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_2__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_2__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[30] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[29]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_2__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[29]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_2__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_2__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[29] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[28]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_2__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[28]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_2__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_2__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[28] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[27]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_2__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[27]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_2__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_2__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[27] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[26]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_2__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[26]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_2__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_2__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[26] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[25]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_1__12_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[25]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_1__12_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_im_t_reg_1__12_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_im_t[25] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[24]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_1__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[24]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_1__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_im_t_reg_1__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_im_t[24] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[23]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_1__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[23]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_1__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_im_t_reg_1__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_im_t[23] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[22]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_1__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[22]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_1__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_1__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[22] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[21]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_1__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[21]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_1__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_1__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[21] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[20]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_1__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[20]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_1__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_1__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[20] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[19]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_1__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[19]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_1__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_1__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[19] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[18]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_1__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[18]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_1__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_1__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[18] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[17]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_1__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[17]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_1__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_1__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[17] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[16]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_1__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[16]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_1__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_1__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[16] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[15]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_1__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[15]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_1__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_1__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[15] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[14]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_1__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[14]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_1__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_1__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[14] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[13]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_1__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[13]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_1__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_1__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[13] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[12]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_0__12_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[12]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_0__12_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_im_t_reg_0__12_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_im_t[12] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[11]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_0__11_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[11]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_0__11_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_im_t_reg_0__11_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_im_t[11] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[10]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_0__10_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[10]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_0__10_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)     0.00 #     0.00 r
  dout_im_t_reg_0__10_/Q (SC7P5T_SDFFRQX1_A_CSC20L)      50.34      50.34 r
  dout_im_t[10] (out)                                     0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[9]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_0__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[9]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_0__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_0__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[9] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[8]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_0__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[8]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_0__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_0__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[8] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[7]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_0__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[7]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_0__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_0__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[7] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[6]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_0__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[6]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_0__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_0__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[6] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[5]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_0__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[5]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_0__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_0__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[5] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[4]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_0__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[4]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_0__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_0__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[4] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[3]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_0__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[3]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_0__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_0__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[3] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[2]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_0__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[2]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_0__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_0__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[2] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[1]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_0__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[1]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_0__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_0__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[1] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : dout_im_t[0]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top_fft_module
Version: V-2023.12-SP5-4
Date   : Wed Aug  6 18:48:23 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: dout_im_t_reg_0__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: dout_im_t[0]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  dout_im_t_reg_0__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)      0.00 #     0.00 r
  dout_im_t_reg_0__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)       50.34      50.34 r
  dout_im_t[0] (out)                                      0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
