module DA
(
	CLK, DA_CLK, DA_A
);

   input CLK; 
   output DA_CLK; 
   output [7:0]DA_A; 

   reg[7:0] Count; 

	assign DA_A = 8'b11111111;
   assign DA_CLK = CLK ;		

  /* always @( posedge CLK or negedge RSTn )
			if( !RSTn )
				Count <= 0;
			else
				begin
					Count <= Count + 1 ; 
					DA_A <= Count[7:0] ;  
				end 
	*/
	
	
/*	always @ ( posedge CLK or negedge RSTn )
		if( !RSTn )
			begin
				Count <= 0;
			end
		else if ( Count == 'd2 )  */
		
		
	
	
endmodule