vio_2.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/vio_2/sim/vio_2.v,incdir="../../../../project_1.gen/sources_1/ip/vio_2/hdl/verilog"incdir="../../../../project_1.gen/sources_1/ip/vio_2/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
