{
  "design": {
    "design_info": {
      "boundary_crc": "0x36E7DA98609FFD6C",
      "device": "xc7a35tcpg236-1",
      "gen_directory": "../../../../LED_matrix_driver.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.2",
      "validated": "true"
    },
    "design_tree": {
      "clk_wiz": "",
      "proc_sys_reset_0": "",
      "fifo_generator_0": "",
      "HUB75_bus_breakout_0": "",
      "UART_RX_0": "",
      "Frame_Clock_Divider_0": "",
      "HUB75_driver_0": "",
      "framebuffer": "",
      "simple_rom_0": "",
      "OAM": "",
      "fb_writer_0": ""
    },
    "ports": {
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "UART_RX": {
        "direction": "I",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_HIGH",
            "value_src": "user_prop"
          }
        }
      },
      "fpga_reset": {
        "direction": "I"
      },
      "led1": {
        "direction": "O"
      },
      "JA1": {
        "type": "data",
        "direction": "O",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "JA2": {
        "type": "data",
        "direction": "O",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "JA3": {
        "type": "data",
        "direction": "O",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "JA4": {
        "type": "data",
        "direction": "O",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "JA7": {
        "type": "data",
        "direction": "O",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "JA8": {
        "type": "data",
        "direction": "O",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "JA9": {
        "type": "data",
        "direction": "O",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "JXADC1": {
        "type": "data",
        "direction": "O",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "JXADC2": {
        "type": "data",
        "direction": "O",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "JXADC3": {
        "type": "data",
        "direction": "O",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "JXADC4": {
        "type": "data",
        "direction": "O",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "JXADC7": {
        "type": "data",
        "direction": "O",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "JXADC8": {
        "type": "data",
        "direction": "O",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "clk_wiz": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "15",
        "xci_name": "design_1_clk_wiz_0",
        "xci_path": "ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xci",
        "inst_hier_path": "clk_wiz",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "130.958"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "98.575"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "100.0"
          },
          "CLKOUT2_JITTER": {
            "value": "151.636"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "98.575"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "50"
          },
          "CLKOUT2_USED": {
            "value": "false"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "10.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "10.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "1"
          },
          "NUM_OUT_CLKS": {
            "value": "1"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          },
          "USE_INCLK_STOPPED": {
            "value": "true"
          }
        }
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "16",
        "xci_name": "design_1_proc_sys_reset_0_0",
        "xci_path": "ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xci",
        "inst_hier_path": "proc_sys_reset_0"
      },
      "fifo_generator_0": {
        "vlnv": "xilinx.com:ip:fifo_generator:13.2",
        "ip_revision": "11",
        "xci_name": "design_1_fifo_generator_0_0",
        "xci_path": "ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.xci",
        "inst_hier_path": "fifo_generator_0",
        "parameters": {
          "Almost_Empty_Flag": {
            "value": "true"
          },
          "Data_Count": {
            "value": "true"
          },
          "Data_Count_Width": {
            "value": "11"
          },
          "Input_Data_Width": {
            "value": "8"
          },
          "Performance_Options": {
            "value": "First_Word_Fall_Through"
          },
          "Write_Acknowledge_Flag": {
            "value": "true"
          }
        }
      },
      "HUB75_bus_breakout_0": {
        "vlnv": "xilinx.com:module_ref:HUB75_bus_breakout:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_HUB75_bus_breakout_0_1",
        "xci_path": "ip/design_1_HUB75_bus_breakout_0_1/design_1_HUB75_bus_breakout_0_1.xci",
        "inst_hier_path": "HUB75_bus_breakout_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "HUB75_bus_breakout",
          "boundary_crc": "0x0"
        },
        "ports": {
          "i_clk": {
            "type": "clk",
            "direction": "I"
          },
          "i_addr": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "i_rgb_0": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "i_rgb_1": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "o_a": {
            "direction": "O"
          },
          "o_b": {
            "direction": "O"
          },
          "o_c": {
            "direction": "O"
          },
          "o_d": {
            "direction": "O"
          },
          "o_r_0": {
            "direction": "O"
          },
          "o_g_0": {
            "direction": "O"
          },
          "o_b_0": {
            "direction": "O"
          },
          "o_r_1": {
            "direction": "O"
          },
          "o_g_1": {
            "direction": "O"
          },
          "o_b_1": {
            "direction": "O"
          }
        }
      },
      "UART_RX_0": {
        "vlnv": "xilinx.com:module_ref:UART_RX:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_UART_RX_0_1",
        "xci_path": "ip/design_1_UART_RX_0_1/design_1_UART_RX_0_1.xci",
        "inst_hier_path": "UART_RX_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "UART_RX",
          "boundary_crc": "0x0"
        },
        "ports": {
          "i_Clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "i_RX_Serial": {
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH",
                "value_src": "user_prop"
              }
            }
          },
          "o_RX_DV": {
            "direction": "O",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "o_RX_Byte": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "Frame_Clock_Divider_0": {
        "vlnv": "xilinx.com:module_ref:Frame_Clock_Divider:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_Frame_Clock_Divider_0_1",
        "xci_path": "ip/design_1_Frame_Clock_Divider_0_1/design_1_Frame_Clock_Divider_0_1.xci",
        "inst_hier_path": "Frame_Clock_Divider_0",
        "parameters": {
          "counter_reset_value": {
            "value": "20"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Frame_Clock_Divider",
          "boundary_crc": "0x0"
        },
        "ports": {
          "i_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "i_rst",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "i_rst": {
            "type": "rst",
            "direction": "I"
          },
          "o_clk_en": {
            "direction": "O"
          }
        }
      },
      "HUB75_driver_0": {
        "vlnv": "xilinx.com:module_ref:HUB75_driver:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_HUB75_driver_0_3",
        "xci_path": "ip/design_1_HUB75_driver_0_3/design_1_HUB75_driver_0_3.xci",
        "inst_hier_path": "HUB75_driver_0",
        "parameters": {
          "g_BRIGHTNESS": {
            "value": "50"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "HUB75_driver",
          "boundary_crc": "0x0"
        },
        "ports": {
          "i_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "i_rst",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "i_rst": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH"
              }
            }
          },
          "i_clk_enable": {
            "direction": "I"
          },
          "i_data": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "o_fb_read_addr": {
            "direction": "O",
            "left": "10",
            "right": "0"
          },
          "o_addr": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "o_rgb_0": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "o_rgb_1": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "o_latch": {
            "direction": "O"
          },
          "o_out_enable_n": {
            "direction": "O"
          },
          "o_clk": {
            "type": "clk",
            "direction": "O"
          }
        }
      },
      "framebuffer": {
        "vlnv": "xilinx.com:module_ref:simple_dual_port_ram:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_simple_dual_port_ram_0_0",
        "xci_path": "ip/design_1_simple_dual_port_ram_0_0/design_1_simple_dual_port_ram_0_0.xci",
        "inst_hier_path": "framebuffer",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "simple_dual_port_ram",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "wea": {
            "direction": "I"
          },
          "addra": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "addrb": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "dina": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "doutb": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "simple_rom_0": {
        "vlnv": "xilinx.com:module_ref:simple_rom:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_simple_rom_0_0",
        "xci_path": "ip/design_1_simple_rom_0_0/design_1_simple_rom_0_0.xci",
        "inst_hier_path": "simple_rom_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "simple_rom",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "data": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "addr": {
            "direction": "I",
            "left": "15",
            "right": "0"
          }
        }
      },
      "OAM": {
        "vlnv": "xilinx.com:module_ref:simple_dual_port_ram:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_simple_dual_port_ram_0_1",
        "xci_path": "ip/design_1_simple_dual_port_ram_0_1/design_1_simple_dual_port_ram_0_1.xci",
        "inst_hier_path": "OAM",
        "parameters": {
          "g_MEM_DEPTH": {
            "value": "3"
          },
          "g_MEM_INIT_FILE": {
            "value": "../../sources_1/imports/LED_matrix_helpers/oam.mem"
          },
          "g_MEM_WIDTH": {
            "value": "16"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "simple_dual_port_ram",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "wea": {
            "direction": "I"
          },
          "addra": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "addrb": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "dina": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "doutb": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "fb_writer_0": {
        "vlnv": "xilinx.com:module_ref:fb_writer:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_fb_writer_0_0",
        "xci_path": "ip/design_1_fb_writer_0_0/design_1_fb_writer_0_0.xci",
        "inst_hier_path": "fb_writer_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "fb_writer",
          "boundary_crc": "0x0"
        },
        "ports": {
          "i_char_data": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "i_oam_data": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "i_rst": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH"
              }
            }
          },
          "i_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "i_rst",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "i_clk_enable": {
            "direction": "I"
          },
          "o_rom_addr": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "o_oam_addr": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "o_fb_data": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "o_fb_addr": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "o_fb_write_en": {
            "direction": "O"
          }
        }
      }
    },
    "nets": {
      "Frame_Clock_Divider_0_o_clk_en": {
        "ports": [
          "Frame_Clock_Divider_0/o_clk_en",
          "HUB75_bus_breakout_0/i_clk",
          "HUB75_driver_0/i_clk_enable",
          "fb_writer_0/i_clk_enable"
        ]
      },
      "HUB75_bus_breakout_0_o_a": {
        "ports": [
          "HUB75_bus_breakout_0/o_a",
          "JA1"
        ]
      },
      "HUB75_bus_breakout_0_o_b": {
        "ports": [
          "HUB75_bus_breakout_0/o_b",
          "JA2"
        ]
      },
      "HUB75_bus_breakout_0_o_b_0": {
        "ports": [
          "HUB75_bus_breakout_0/o_b_0",
          "JA9"
        ]
      },
      "HUB75_bus_breakout_0_o_b_1": {
        "ports": [
          "HUB75_bus_breakout_0/o_b_1",
          "JXADC3"
        ]
      },
      "HUB75_bus_breakout_0_o_c": {
        "ports": [
          "HUB75_bus_breakout_0/o_c",
          "JA3"
        ]
      },
      "HUB75_bus_breakout_0_o_d": {
        "ports": [
          "HUB75_bus_breakout_0/o_d",
          "JA4"
        ]
      },
      "HUB75_bus_breakout_0_o_g_0": {
        "ports": [
          "HUB75_bus_breakout_0/o_g_0",
          "JA8"
        ]
      },
      "HUB75_bus_breakout_0_o_g_1": {
        "ports": [
          "HUB75_bus_breakout_0/o_g_1",
          "JXADC2"
        ]
      },
      "HUB75_bus_breakout_0_o_r_0": {
        "ports": [
          "HUB75_bus_breakout_0/o_r_0",
          "JA7"
        ]
      },
      "HUB75_bus_breakout_0_o_r_1": {
        "ports": [
          "HUB75_bus_breakout_0/o_r_1",
          "JXADC1"
        ]
      },
      "HUB75_driver_0_o_addr": {
        "ports": [
          "HUB75_driver_0/o_addr",
          "HUB75_bus_breakout_0/i_addr"
        ]
      },
      "HUB75_driver_0_o_clk": {
        "ports": [
          "HUB75_driver_0/o_clk",
          "JXADC8"
        ]
      },
      "HUB75_driver_0_o_fb_read_addr": {
        "ports": [
          "HUB75_driver_0/o_fb_read_addr",
          "framebuffer/addrb"
        ]
      },
      "HUB75_driver_0_o_latch": {
        "ports": [
          "HUB75_driver_0/o_latch",
          "JXADC4"
        ]
      },
      "HUB75_driver_0_o_out_enable_n": {
        "ports": [
          "HUB75_driver_0/o_out_enable_n",
          "JXADC7"
        ]
      },
      "HUB75_driver_0_o_rgb_0": {
        "ports": [
          "HUB75_driver_0/o_rgb_0",
          "HUB75_bus_breakout_0/i_rgb_0"
        ]
      },
      "HUB75_driver_0_o_rgb_1": {
        "ports": [
          "HUB75_driver_0/o_rgb_1",
          "HUB75_bus_breakout_0/i_rgb_1"
        ]
      },
      "OAM_doutb": {
        "ports": [
          "OAM/doutb",
          "fb_writer_0/i_oam_data"
        ]
      },
      "UART_RX_0_o_RX_Byte": {
        "ports": [
          "UART_RX_0/o_RX_Byte",
          "fifo_generator_0/din"
        ]
      },
      "UART_RX_0_o_RX_DV": {
        "ports": [
          "UART_RX_0/o_RX_DV",
          "fifo_generator_0/wr_en"
        ]
      },
      "UART_RX_1": {
        "ports": [
          "UART_RX",
          "UART_RX_0/i_RX_Serial"
        ]
      },
      "clk_1": {
        "ports": [
          "clk",
          "clk_wiz/clk_in1"
        ]
      },
      "clk_wiz_clk_out1": {
        "ports": [
          "clk_wiz/clk_out1",
          "fifo_generator_0/clk",
          "proc_sys_reset_0/slowest_sync_clk",
          "HUB75_driver_0/i_clk",
          "UART_RX_0/i_Clk",
          "framebuffer/clk",
          "Frame_Clock_Divider_0/i_clk",
          "OAM/clk",
          "simple_rom_0/clk",
          "fb_writer_0/i_clk"
        ]
      },
      "clk_wiz_locked": {
        "ports": [
          "clk_wiz/locked",
          "proc_sys_reset_0/dcm_locked"
        ]
      },
      "fb_writer_0_o_fb_addr": {
        "ports": [
          "fb_writer_0/o_fb_addr",
          "framebuffer/addra"
        ]
      },
      "fb_writer_0_o_fb_data": {
        "ports": [
          "fb_writer_0/o_fb_data",
          "framebuffer/dina"
        ]
      },
      "fb_writer_0_o_fb_write_en": {
        "ports": [
          "fb_writer_0/o_fb_write_en",
          "framebuffer/wea"
        ]
      },
      "fb_writer_0_o_oam_addr": {
        "ports": [
          "fb_writer_0/o_oam_addr",
          "OAM/addrb"
        ]
      },
      "fb_writer_0_o_rom_addr": {
        "ports": [
          "fb_writer_0/o_rom_addr",
          "simple_rom_0/addr"
        ]
      },
      "fifo_generator_0_wr_ack": {
        "ports": [
          "fifo_generator_0/wr_ack",
          "led1"
        ]
      },
      "fpga_reset": {
        "ports": [
          "fpga_reset",
          "clk_wiz/reset",
          "proc_sys_reset_0/ext_reset_in",
          "Frame_Clock_Divider_0/i_rst"
        ]
      },
      "proc_sys_reset_0_peripheral_reset": {
        "ports": [
          "proc_sys_reset_0/peripheral_reset",
          "fifo_generator_0/srst",
          "HUB75_driver_0/i_rst",
          "fb_writer_0/i_rst"
        ]
      },
      "simple_dual_port_ram_0_doutb": {
        "ports": [
          "framebuffer/doutb",
          "HUB75_driver_0/i_data"
        ]
      },
      "simple_rom_0_data": {
        "ports": [
          "simple_rom_0/data",
          "fb_writer_0/i_char_data"
        ]
      }
    }
  }
}