# RISC-V Hybrid Processor Design using Verilog

## Description

Our project aims to develop a hybrid RISC-V processor design using Verilog. It combines the power efficiency of RISC-V architecture with innovative hybrid features, enhancing performance and versatility.

## Features

- RISC-V architecture implementation
- Hybrid design (CISC) for improved performance
- Verilog-based development

## Implemented Modules

- **CPU Module**: Implements the RISC-V processor functionality.
- **Memory Controller**: Manages data flow between CPU and memory.

## Hardware Description

![Processor Design](link_to_processor_design_image.png)

