// Seed: 3909694794
module module_0 (
    output tri0  id_0,
    input  uwire id_1,
    input  wor   id_2,
    input  wor   id_3,
    input  wor   id_4,
    output uwire id_5
);
  id_7(
      .id_0((id_4))
  );
endmodule
module module_1 (
    input tri0 id_0,
    output tri1 id_1,
    output tri1 id_2,
    output supply1 id_3,
    input tri id_4,
    output wand id_5,
    input wire id_6,
    input wor id_7,
    output tri0 id_8,
    output tri id_9,
    output tri id_10,
    input wire id_11,
    input wire id_12,
    output wand id_13,
    input wand id_14,
    output wand id_15,
    output supply0 id_16,
    output supply1 id_17,
    output wire id_18,
    output supply0 id_19,
    input tri1 id_20,
    output wire id_21,
    output supply0 id_22
);
  wire id_24;
  module_0(
      id_2, id_4, id_7, id_6, id_12, id_16
  );
  supply0 id_25 = 1;
  wire id_26;
  assign #id_27 id_24 = ~id_11;
endmodule
