{
  "Top": "LSTM_Top",
  "RtlTop": "LSTM_Top",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "clg400",
    "Speed": "-1"
  },
  "HlsSolution": {"Config": [
      "config_compile -no_signed_zeros=0",
      "config_compile -unsafe_math_optimizations=0",
      "config_schedule -effort=medium",
      "config_schedule -enable_dsp_full_reg=0",
      "config_schedule -relax_ii_for_timing=0",
      "config_schedule -verbose=0",
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog",
      "config_export -vivado_phys_opt=place",
      "config_export -vivado_report_level=0",
      "config_bind -effort=medium",
      "config_sdx -optimization_level=none",
      "config_sdx -target=none"
    ]},
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "16983",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "LSTM_Top",
    "Version": "1.0",
    "DisplayName": "Lstm_top",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": [
      "..\/rnn.cpp",
      "..\/rnn_top.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/exp_generic_double_s.vhd",
      "impl\/vhdl\/exp_generic_doubleOg.vhd",
      "impl\/vhdl\/exp_generic_doublfYi.vhd",
      "impl\/vhdl\/exp_generic_doublg8j.vhd",
      "impl\/vhdl\/fifo_w32_d2_A.vhd",
      "impl\/vhdl\/gemvm_lstm.vhd",
      "impl\/vhdl\/gemvm_out.vhd",
      "impl\/vhdl\/gemvm_out_Weight_Aem.vhd",
      "impl\/vhdl\/gemvm_out_Weight_Bew.vhd",
      "impl\/vhdl\/gemvm_out_Weight_CeG.vhd",
      "impl\/vhdl\/gemvm_out_Weight_DeQ.vhd",
      "impl\/vhdl\/gemvm_out_Weight_Ee0.vhd",
      "impl\/vhdl\/gemvm_out_Weight_Ffa.vhd",
      "impl\/vhdl\/gemvm_out_Weight_Gfk.vhd",
      "impl\/vhdl\/gemvm_out_Weight_Hfu.vhd",
      "impl\/vhdl\/gemvm_out_Weight_IfE.vhd",
      "impl\/vhdl\/gemvm_out_Weight_JfO.vhd",
      "impl\/vhdl\/gemvm_out_Weight_KfY.vhd",
      "impl\/vhdl\/gemvm_out_Weight_Lf8.vhd",
      "impl\/vhdl\/gemvm_out_Weight_Mgi.vhd",
      "impl\/vhdl\/gemvm_out_Weight_Ngs.vhd",
      "impl\/vhdl\/gemvm_out_Weight_OgC.vhd",
      "impl\/vhdl\/gemvm_out_Weight_PgM.vhd",
      "impl\/vhdl\/gemvm_out_Weight_QgW.vhd",
      "impl\/vhdl\/gemvm_out_Weight_Rg6.vhd",
      "impl\/vhdl\/gemvm_out_Weight_sc4.vhd",
      "impl\/vhdl\/gemvm_out_Weight_Shg.vhd",
      "impl\/vhdl\/gemvm_out_Weight_tde.vhd",
      "impl\/vhdl\/gemvm_out_Weight_Thq.vhd",
      "impl\/vhdl\/gemvm_out_Weight_udo.vhd",
      "impl\/vhdl\/gemvm_out_Weight_UhA.vhd",
      "impl\/vhdl\/gemvm_out_Weight_vdy.vhd",
      "impl\/vhdl\/gemvm_out_Weight_VhK.vhd",
      "impl\/vhdl\/gemvm_out_Weight_wdI.vhd",
      "impl\/vhdl\/gemvm_out_Weight_WhU.vhd",
      "impl\/vhdl\/gemvm_out_Weight_xdS.vhd",
      "impl\/vhdl\/gemvm_out_Weight_Xh4.vhd",
      "impl\/vhdl\/gemvm_out_Weight_yd2.vhd",
      "impl\/vhdl\/gemvm_out_Weight_zec.vhd",
      "impl\/vhdl\/generic_tanh_float_s.vhd",
      "impl\/vhdl\/infer.vhd",
      "impl\/vhdl\/infer_Bias0_c_0.vhd",
      "impl\/vhdl\/infer_Bias0_c_1.vhd",
      "impl\/vhdl\/infer_Bias0_f_0.vhd",
      "impl\/vhdl\/infer_Bias0_f_1.vhd",
      "impl\/vhdl\/infer_Bias0_i_0.vhd",
      "impl\/vhdl\/infer_Bias0_i_1.vhd",
      "impl\/vhdl\/infer_Bias0_o_0.vhd",
      "impl\/vhdl\/infer_Bias0_o_1.vhd",
      "impl\/vhdl\/infer_gate_f_0.vhd",
      "impl\/vhdl\/infer_h_t_0.vhd",
      "impl\/vhdl\/infer_vec_i_0.vhd",
      "impl\/vhdl\/infer_vec_tmp_0.vhd",
      "impl\/vhdl\/infer_Weight0_c_0_0.vhd",
      "impl\/vhdl\/infer_Weight0_c_0_1.vhd",
      "impl\/vhdl\/infer_Weight0_c_0_2.vhd",
      "impl\/vhdl\/infer_Weight0_c_0_3.vhd",
      "impl\/vhdl\/infer_Weight0_c_0_4.vhd",
      "impl\/vhdl\/infer_Weight0_c_0_5.vhd",
      "impl\/vhdl\/infer_Weight0_c_0_6.vhd",
      "impl\/vhdl\/infer_Weight0_c_0_7.vhd",
      "impl\/vhdl\/infer_Weight0_c_0_8.vhd",
      "impl\/vhdl\/infer_Weight0_c_0_9.vhd",
      "impl\/vhdl\/infer_Weight0_c_0bCo.vhd",
      "impl\/vhdl\/infer_Weight0_c_0bDo.vhd",
      "impl\/vhdl\/infer_Weight0_c_0bEo.vhd",
      "impl\/vhdl\/infer_Weight0_c_0bFp.vhd",
      "impl\/vhdl\/infer_Weight0_c_0bGp.vhd",
      "impl\/vhdl\/infer_Weight0_c_0bHp.vhd",
      "impl\/vhdl\/infer_Weight0_c_0bIp.vhd",
      "impl\/vhdl\/infer_Weight0_c_0bJp.vhd",
      "impl\/vhdl\/infer_Weight0_c_0bKp.vhd",
      "impl\/vhdl\/infer_Weight0_c_0bLp.vhd",
      "impl\/vhdl\/infer_Weight0_c_1_0.vhd",
      "impl\/vhdl\/infer_Weight0_c_1_1.vhd",
      "impl\/vhdl\/infer_Weight0_c_1_2.vhd",
      "impl\/vhdl\/infer_Weight0_c_1_3.vhd",
      "impl\/vhdl\/infer_Weight0_c_1_4.vhd",
      "impl\/vhdl\/infer_Weight0_c_1_5.vhd",
      "impl\/vhdl\/infer_Weight0_c_1_6.vhd",
      "impl\/vhdl\/infer_Weight0_c_1_7.vhd",
      "impl\/vhdl\/infer_Weight0_c_1_8.vhd",
      "impl\/vhdl\/infer_Weight0_c_1_9.vhd",
      "impl\/vhdl\/infer_Weight0_c_1bMq.vhd",
      "impl\/vhdl\/infer_Weight0_c_1bNq.vhd",
      "impl\/vhdl\/infer_Weight0_c_1bOq.vhd",
      "impl\/vhdl\/infer_Weight0_c_1bPq.vhd",
      "impl\/vhdl\/infer_Weight0_c_1bQq.vhd",
      "impl\/vhdl\/infer_Weight0_c_1bRq.vhd",
      "impl\/vhdl\/infer_Weight0_c_1bSr.vhd",
      "impl\/vhdl\/infer_Weight0_c_1bTr.vhd",
      "impl\/vhdl\/infer_Weight0_c_1bUr.vhd",
      "impl\/vhdl\/infer_Weight0_c_1bVr.vhd",
      "impl\/vhdl\/infer_Weight0_f_0_0.vhd",
      "impl\/vhdl\/infer_Weight0_f_0_1.vhd",
      "impl\/vhdl\/infer_Weight0_f_0_2.vhd",
      "impl\/vhdl\/infer_Weight0_f_0_3.vhd",
      "impl\/vhdl\/infer_Weight0_f_0_4.vhd",
      "impl\/vhdl\/infer_Weight0_f_0_5.vhd",
      "impl\/vhdl\/infer_Weight0_f_0_6.vhd",
      "impl\/vhdl\/infer_Weight0_f_0_7.vhd",
      "impl\/vhdl\/infer_Weight0_f_0_8.vhd",
      "impl\/vhdl\/infer_Weight0_f_0_9.vhd",
      "impl\/vhdl\/infer_Weight0_f_00iy.vhd",
      "impl\/vhdl\/infer_Weight0_f_0Yie.vhd",
      "impl\/vhdl\/infer_Weight0_f_0Zio.vhd",
      "impl\/vhdl\/infer_Weight0_f_1_0.vhd",
      "impl\/vhdl\/infer_Weight0_f_1_1.vhd",
      "impl\/vhdl\/infer_Weight0_f_1_2.vhd",
      "impl\/vhdl\/infer_Weight0_f_1_3.vhd",
      "impl\/vhdl\/infer_Weight0_f_1_4.vhd",
      "impl\/vhdl\/infer_Weight0_f_1_5.vhd",
      "impl\/vhdl\/infer_Weight0_f_1_6.vhd",
      "impl\/vhdl\/infer_Weight0_f_1_7.vhd",
      "impl\/vhdl\/infer_Weight0_f_1_8.vhd",
      "impl\/vhdl\/infer_Weight0_f_1_9.vhd",
      "impl\/vhdl\/infer_Weight0_f_1bak.vhd",
      "impl\/vhdl\/infer_Weight0_f_1bbk.vhd",
      "impl\/vhdl\/infer_Weight0_f_1bck.vhd",
      "impl\/vhdl\/infer_Weight0_f_1bdk.vhd",
      "impl\/vhdl\/infer_Weight0_f_1bek.vhd",
      "impl\/vhdl\/infer_Weight0_f_1bfk.vhd",
      "impl\/vhdl\/infer_Weight0_f_1bgk.vhd",
      "impl\/vhdl\/infer_Weight0_f_1bhl.vhd",
      "impl\/vhdl\/infer_Weight0_f_01iI.vhd",
      "impl\/vhdl\/infer_Weight0_f_02iS.vhd",
      "impl\/vhdl\/infer_Weight0_f_03i2.vhd",
      "impl\/vhdl\/infer_Weight0_f_04jc.vhd",
      "impl\/vhdl\/infer_Weight0_f_05jm.vhd",
      "impl\/vhdl\/infer_Weight0_f_06jw.vhd",
      "impl\/vhdl\/infer_Weight0_f_07jG.vhd",
      "impl\/vhdl\/infer_Weight0_f_18jQ.vhd",
      "impl\/vhdl\/infer_Weight0_f_19j0.vhd",
      "impl\/vhdl\/infer_Weight0_i_0_0.vhd",
      "impl\/vhdl\/infer_Weight0_i_0_1.vhd",
      "impl\/vhdl\/infer_Weight0_i_0_2.vhd",
      "impl\/vhdl\/infer_Weight0_i_0_3.vhd",
      "impl\/vhdl\/infer_Weight0_i_0_4.vhd",
      "impl\/vhdl\/infer_Weight0_i_0_5.vhd",
      "impl\/vhdl\/infer_Weight0_i_0_6.vhd",
      "impl\/vhdl\/infer_Weight0_i_0_7.vhd",
      "impl\/vhdl\/infer_Weight0_i_0_8.vhd",
      "impl\/vhdl\/infer_Weight0_i_0_9.vhd",
      "impl\/vhdl\/infer_Weight0_i_0bil.vhd",
      "impl\/vhdl\/infer_Weight0_i_0bjl.vhd",
      "impl\/vhdl\/infer_Weight0_i_0bkl.vhd",
      "impl\/vhdl\/infer_Weight0_i_0bll.vhd",
      "impl\/vhdl\/infer_Weight0_i_0bml.vhd",
      "impl\/vhdl\/infer_Weight0_i_0bnm.vhd",
      "impl\/vhdl\/infer_Weight0_i_0bom.vhd",
      "impl\/vhdl\/infer_Weight0_i_0bpm.vhd",
      "impl\/vhdl\/infer_Weight0_i_0bqm.vhd",
      "impl\/vhdl\/infer_Weight0_i_0brm.vhd",
      "impl\/vhdl\/infer_Weight0_i_1_0.vhd",
      "impl\/vhdl\/infer_Weight0_i_1_1.vhd",
      "impl\/vhdl\/infer_Weight0_i_1_2.vhd",
      "impl\/vhdl\/infer_Weight0_i_1_3.vhd",
      "impl\/vhdl\/infer_Weight0_i_1_4.vhd",
      "impl\/vhdl\/infer_Weight0_i_1_5.vhd",
      "impl\/vhdl\/infer_Weight0_i_1_6.vhd",
      "impl\/vhdl\/infer_Weight0_i_1_7.vhd",
      "impl\/vhdl\/infer_Weight0_i_1_8.vhd",
      "impl\/vhdl\/infer_Weight0_i_1_9.vhd",
      "impl\/vhdl\/infer_Weight0_i_1bAo.vhd",
      "impl\/vhdl\/infer_Weight0_i_1bBo.vhd",
      "impl\/vhdl\/infer_Weight0_i_1bsm.vhd",
      "impl\/vhdl\/infer_Weight0_i_1btn.vhd",
      "impl\/vhdl\/infer_Weight0_i_1bun.vhd",
      "impl\/vhdl\/infer_Weight0_i_1bvn.vhd",
      "impl\/vhdl\/infer_Weight0_i_1bwn.vhd",
      "impl\/vhdl\/infer_Weight0_i_1bxn.vhd",
      "impl\/vhdl\/infer_Weight0_i_1byn.vhd",
      "impl\/vhdl\/infer_Weight0_i_1bzo.vhd",
      "impl\/vhdl\/infer_Weight0_o_0_0.vhd",
      "impl\/vhdl\/infer_Weight0_o_0_1.vhd",
      "impl\/vhdl\/infer_Weight0_o_0_2.vhd",
      "impl\/vhdl\/infer_Weight0_o_0_3.vhd",
      "impl\/vhdl\/infer_Weight0_o_0_4.vhd",
      "impl\/vhdl\/infer_Weight0_o_0_5.vhd",
      "impl\/vhdl\/infer_Weight0_o_0_6.vhd",
      "impl\/vhdl\/infer_Weight0_o_0_7.vhd",
      "impl\/vhdl\/infer_Weight0_o_0_8.vhd",
      "impl\/vhdl\/infer_Weight0_o_0_9.vhd",
      "impl\/vhdl\/infer_Weight0_o_0b0s.vhd",
      "impl\/vhdl\/infer_Weight0_o_0b1s.vhd",
      "impl\/vhdl\/infer_Weight0_o_0b2s.vhd",
      "impl\/vhdl\/infer_Weight0_o_0b3s.vhd",
      "impl\/vhdl\/infer_Weight0_o_0b4t.vhd",
      "impl\/vhdl\/infer_Weight0_o_0b5t.vhd",
      "impl\/vhdl\/infer_Weight0_o_0bWr.vhd",
      "impl\/vhdl\/infer_Weight0_o_0bXr.vhd",
      "impl\/vhdl\/infer_Weight0_o_0bYs.vhd",
      "impl\/vhdl\/infer_Weight0_o_0bZs.vhd",
      "impl\/vhdl\/infer_Weight0_o_1_0.vhd",
      "impl\/vhdl\/infer_Weight0_o_1_1.vhd",
      "impl\/vhdl\/infer_Weight0_o_1_2.vhd",
      "impl\/vhdl\/infer_Weight0_o_1_3.vhd",
      "impl\/vhdl\/infer_Weight0_o_1_4.vhd",
      "impl\/vhdl\/infer_Weight0_o_1_5.vhd",
      "impl\/vhdl\/infer_Weight0_o_1_6.vhd",
      "impl\/vhdl\/infer_Weight0_o_1_7.vhd",
      "impl\/vhdl\/infer_Weight0_o_1_8.vhd",
      "impl\/vhdl\/infer_Weight0_o_1_9.vhd",
      "impl\/vhdl\/infer_Weight0_o_1b6t.vhd",
      "impl\/vhdl\/infer_Weight0_o_1b7t.vhd",
      "impl\/vhdl\/infer_Weight0_o_1b8t.vhd",
      "impl\/vhdl\/infer_Weight0_o_1b9t.vhd",
      "impl\/vhdl\/infer_Weight0_o_1cau.vhd",
      "impl\/vhdl\/infer_Weight0_o_1cbu.vhd",
      "impl\/vhdl\/infer_Weight0_o_1ccu.vhd",
      "impl\/vhdl\/infer_Weight0_o_1cdu.vhd",
      "impl\/vhdl\/infer_Weight0_o_1ceu.vhd",
      "impl\/vhdl\/infer_Weight0_o_1cfu.vhd",
      "impl\/vhdl\/LSTM_Top_dadd_64nrcU.vhd",
      "impl\/vhdl\/LSTM_Top_drecip_6chv.vhd",
      "impl\/vhdl\/LSTM_Top_fadd_32ncud.vhd",
      "impl\/vhdl\/LSTM_Top_faddfsubmb6.vhd",
      "impl\/vhdl\/LSTM_Top_fcmp_32nqcK.vhd",
      "impl\/vhdl\/LSTM_Top_fdiv_32nbkb.vhd",
      "impl\/vhdl\/LSTM_Top_fexp_32ncgu.vhd",
      "impl\/vhdl\/LSTM_Top_fmul_32ndEe.vhd",
      "impl\/vhdl\/LSTM_Top_fpext_32pcA.vhd",
      "impl\/vhdl\/LSTM_Top_fptrunc_ocq.vhd",
      "impl\/vhdl\/LSTM_Top_fsub_32nncg.vhd",
      "impl\/vhdl\/LSTM_Top_mac_mulalbW.vhd",
      "impl\/vhdl\/LSTM_Top_mul_36nsibs.vhd",
      "impl\/vhdl\/LSTM_Top_mul_44nsjbC.vhd",
      "impl\/vhdl\/LSTM_Top_mul_50nskbM.vhd",
      "impl\/vhdl\/LSTM_Top_mul_72nshbi.vhd",
      "impl\/vhdl\/mnist_lstm.vhd",
      "impl\/vhdl\/mnist_lstm_img_dat.vhd",
      "impl\/vhdl\/mnist_lstm_img_dat_memcore.vhd",
      "impl\/vhdl\/mnist_lstm_Loop_1_pr.vhd",
      "impl\/vhdl\/mnist_lstm_Loop_2_pr.vhd",
      "impl\/vhdl\/start_for_mnist_lciv.vhd",
      "impl\/vhdl\/LSTM_Top.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/exp_generic_double_s.v",
      "impl\/verilog\/exp_generic_doubleOg.v",
      "impl\/verilog\/exp_generic_doubleOg_rom.dat",
      "impl\/verilog\/exp_generic_doublfYi.v",
      "impl\/verilog\/exp_generic_doublfYi_rom.dat",
      "impl\/verilog\/exp_generic_doublg8j.v",
      "impl\/verilog\/exp_generic_doublg8j_rom.dat",
      "impl\/verilog\/fifo_w32_d2_A.v",
      "impl\/verilog\/gemvm_lstm.v",
      "impl\/verilog\/gemvm_out.v",
      "impl\/verilog\/gemvm_out_Weight_Aem.v",
      "impl\/verilog\/gemvm_out_Weight_Aem_rom.dat",
      "impl\/verilog\/gemvm_out_Weight_Bew.v",
      "impl\/verilog\/gemvm_out_Weight_Bew_rom.dat",
      "impl\/verilog\/gemvm_out_Weight_CeG.v",
      "impl\/verilog\/gemvm_out_Weight_CeG_rom.dat",
      "impl\/verilog\/gemvm_out_Weight_DeQ.v",
      "impl\/verilog\/gemvm_out_Weight_DeQ_rom.dat",
      "impl\/verilog\/gemvm_out_Weight_Ee0.v",
      "impl\/verilog\/gemvm_out_Weight_Ee0_rom.dat",
      "impl\/verilog\/gemvm_out_Weight_Ffa.v",
      "impl\/verilog\/gemvm_out_Weight_Ffa_rom.dat",
      "impl\/verilog\/gemvm_out_Weight_Gfk.v",
      "impl\/verilog\/gemvm_out_Weight_Gfk_rom.dat",
      "impl\/verilog\/gemvm_out_Weight_Hfu.v",
      "impl\/verilog\/gemvm_out_Weight_Hfu_rom.dat",
      "impl\/verilog\/gemvm_out_Weight_IfE.v",
      "impl\/verilog\/gemvm_out_Weight_IfE_rom.dat",
      "impl\/verilog\/gemvm_out_Weight_JfO.v",
      "impl\/verilog\/gemvm_out_Weight_JfO_rom.dat",
      "impl\/verilog\/gemvm_out_Weight_KfY.v",
      "impl\/verilog\/gemvm_out_Weight_KfY_rom.dat",
      "impl\/verilog\/gemvm_out_Weight_Lf8.v",
      "impl\/verilog\/gemvm_out_Weight_Lf8_rom.dat",
      "impl\/verilog\/gemvm_out_Weight_Mgi.v",
      "impl\/verilog\/gemvm_out_Weight_Mgi_rom.dat",
      "impl\/verilog\/gemvm_out_Weight_Ngs.v",
      "impl\/verilog\/gemvm_out_Weight_Ngs_rom.dat",
      "impl\/verilog\/gemvm_out_Weight_OgC.v",
      "impl\/verilog\/gemvm_out_Weight_OgC_rom.dat",
      "impl\/verilog\/gemvm_out_Weight_PgM.v",
      "impl\/verilog\/gemvm_out_Weight_PgM_rom.dat",
      "impl\/verilog\/gemvm_out_Weight_QgW.v",
      "impl\/verilog\/gemvm_out_Weight_QgW_rom.dat",
      "impl\/verilog\/gemvm_out_Weight_Rg6.v",
      "impl\/verilog\/gemvm_out_Weight_Rg6_rom.dat",
      "impl\/verilog\/gemvm_out_Weight_sc4.v",
      "impl\/verilog\/gemvm_out_Weight_sc4_rom.dat",
      "impl\/verilog\/gemvm_out_Weight_Shg.v",
      "impl\/verilog\/gemvm_out_Weight_Shg_rom.dat",
      "impl\/verilog\/gemvm_out_Weight_tde.v",
      "impl\/verilog\/gemvm_out_Weight_tde_rom.dat",
      "impl\/verilog\/gemvm_out_Weight_Thq.v",
      "impl\/verilog\/gemvm_out_Weight_Thq_rom.dat",
      "impl\/verilog\/gemvm_out_Weight_udo.v",
      "impl\/verilog\/gemvm_out_Weight_udo_rom.dat",
      "impl\/verilog\/gemvm_out_Weight_UhA.v",
      "impl\/verilog\/gemvm_out_Weight_UhA_rom.dat",
      "impl\/verilog\/gemvm_out_Weight_vdy.v",
      "impl\/verilog\/gemvm_out_Weight_vdy_rom.dat",
      "impl\/verilog\/gemvm_out_Weight_VhK.v",
      "impl\/verilog\/gemvm_out_Weight_VhK_rom.dat",
      "impl\/verilog\/gemvm_out_Weight_wdI.v",
      "impl\/verilog\/gemvm_out_Weight_wdI_rom.dat",
      "impl\/verilog\/gemvm_out_Weight_WhU.v",
      "impl\/verilog\/gemvm_out_Weight_WhU_rom.dat",
      "impl\/verilog\/gemvm_out_Weight_xdS.v",
      "impl\/verilog\/gemvm_out_Weight_xdS_rom.dat",
      "impl\/verilog\/gemvm_out_Weight_Xh4.v",
      "impl\/verilog\/gemvm_out_Weight_Xh4_rom.dat",
      "impl\/verilog\/gemvm_out_Weight_yd2.v",
      "impl\/verilog\/gemvm_out_Weight_yd2_rom.dat",
      "impl\/verilog\/gemvm_out_Weight_zec.v",
      "impl\/verilog\/gemvm_out_Weight_zec_rom.dat",
      "impl\/verilog\/generic_tanh_float_s.v",
      "impl\/verilog\/infer.v",
      "impl\/verilog\/infer_Bias0_c_0.v",
      "impl\/verilog\/infer_Bias0_c_0_rom.dat",
      "impl\/verilog\/infer_Bias0_c_1.v",
      "impl\/verilog\/infer_Bias0_c_1_rom.dat",
      "impl\/verilog\/infer_Bias0_f_0.v",
      "impl\/verilog\/infer_Bias0_f_0_rom.dat",
      "impl\/verilog\/infer_Bias0_f_1.v",
      "impl\/verilog\/infer_Bias0_f_1_rom.dat",
      "impl\/verilog\/infer_Bias0_i_0.v",
      "impl\/verilog\/infer_Bias0_i_0_rom.dat",
      "impl\/verilog\/infer_Bias0_i_1.v",
      "impl\/verilog\/infer_Bias0_i_1_rom.dat",
      "impl\/verilog\/infer_Bias0_o_0.v",
      "impl\/verilog\/infer_Bias0_o_0_rom.dat",
      "impl\/verilog\/infer_Bias0_o_1.v",
      "impl\/verilog\/infer_Bias0_o_1_rom.dat",
      "impl\/verilog\/infer_gate_f_0.v",
      "impl\/verilog\/infer_h_t_0.v",
      "impl\/verilog\/infer_vec_i_0.v",
      "impl\/verilog\/infer_vec_tmp_0.v",
      "impl\/verilog\/infer_Weight0_c_0_0.v",
      "impl\/verilog\/infer_Weight0_c_0_0_rom.dat",
      "impl\/verilog\/infer_Weight0_c_0_1.v",
      "impl\/verilog\/infer_Weight0_c_0_1_rom.dat",
      "impl\/verilog\/infer_Weight0_c_0_2.v",
      "impl\/verilog\/infer_Weight0_c_0_2_rom.dat",
      "impl\/verilog\/infer_Weight0_c_0_3.v",
      "impl\/verilog\/infer_Weight0_c_0_3_rom.dat",
      "impl\/verilog\/infer_Weight0_c_0_4.v",
      "impl\/verilog\/infer_Weight0_c_0_4_rom.dat",
      "impl\/verilog\/infer_Weight0_c_0_5.v",
      "impl\/verilog\/infer_Weight0_c_0_5_rom.dat",
      "impl\/verilog\/infer_Weight0_c_0_6.v",
      "impl\/verilog\/infer_Weight0_c_0_6_rom.dat",
      "impl\/verilog\/infer_Weight0_c_0_7.v",
      "impl\/verilog\/infer_Weight0_c_0_7_rom.dat",
      "impl\/verilog\/infer_Weight0_c_0_8.v",
      "impl\/verilog\/infer_Weight0_c_0_8_rom.dat",
      "impl\/verilog\/infer_Weight0_c_0_9.v",
      "impl\/verilog\/infer_Weight0_c_0_9_rom.dat",
      "impl\/verilog\/infer_Weight0_c_0bCo.v",
      "impl\/verilog\/infer_Weight0_c_0bCo_rom.dat",
      "impl\/verilog\/infer_Weight0_c_0bDo.v",
      "impl\/verilog\/infer_Weight0_c_0bDo_rom.dat",
      "impl\/verilog\/infer_Weight0_c_0bEo.v",
      "impl\/verilog\/infer_Weight0_c_0bEo_rom.dat",
      "impl\/verilog\/infer_Weight0_c_0bFp.v",
      "impl\/verilog\/infer_Weight0_c_0bFp_rom.dat",
      "impl\/verilog\/infer_Weight0_c_0bGp.v",
      "impl\/verilog\/infer_Weight0_c_0bGp_rom.dat",
      "impl\/verilog\/infer_Weight0_c_0bHp.v",
      "impl\/verilog\/infer_Weight0_c_0bHp_rom.dat",
      "impl\/verilog\/infer_Weight0_c_0bIp.v",
      "impl\/verilog\/infer_Weight0_c_0bIp_rom.dat",
      "impl\/verilog\/infer_Weight0_c_0bJp.v",
      "impl\/verilog\/infer_Weight0_c_0bJp_rom.dat",
      "impl\/verilog\/infer_Weight0_c_0bKp.v",
      "impl\/verilog\/infer_Weight0_c_0bKp_rom.dat",
      "impl\/verilog\/infer_Weight0_c_0bLp.v",
      "impl\/verilog\/infer_Weight0_c_0bLp_rom.dat",
      "impl\/verilog\/infer_Weight0_c_1_0.v",
      "impl\/verilog\/infer_Weight0_c_1_0_rom.dat",
      "impl\/verilog\/infer_Weight0_c_1_1.v",
      "impl\/verilog\/infer_Weight0_c_1_1_rom.dat",
      "impl\/verilog\/infer_Weight0_c_1_2.v",
      "impl\/verilog\/infer_Weight0_c_1_2_rom.dat",
      "impl\/verilog\/infer_Weight0_c_1_3.v",
      "impl\/verilog\/infer_Weight0_c_1_3_rom.dat",
      "impl\/verilog\/infer_Weight0_c_1_4.v",
      "impl\/verilog\/infer_Weight0_c_1_4_rom.dat",
      "impl\/verilog\/infer_Weight0_c_1_5.v",
      "impl\/verilog\/infer_Weight0_c_1_5_rom.dat",
      "impl\/verilog\/infer_Weight0_c_1_6.v",
      "impl\/verilog\/infer_Weight0_c_1_6_rom.dat",
      "impl\/verilog\/infer_Weight0_c_1_7.v",
      "impl\/verilog\/infer_Weight0_c_1_7_rom.dat",
      "impl\/verilog\/infer_Weight0_c_1_8.v",
      "impl\/verilog\/infer_Weight0_c_1_8_rom.dat",
      "impl\/verilog\/infer_Weight0_c_1_9.v",
      "impl\/verilog\/infer_Weight0_c_1_9_rom.dat",
      "impl\/verilog\/infer_Weight0_c_1bMq.v",
      "impl\/verilog\/infer_Weight0_c_1bMq_rom.dat",
      "impl\/verilog\/infer_Weight0_c_1bNq.v",
      "impl\/verilog\/infer_Weight0_c_1bNq_rom.dat",
      "impl\/verilog\/infer_Weight0_c_1bOq.v",
      "impl\/verilog\/infer_Weight0_c_1bOq_rom.dat",
      "impl\/verilog\/infer_Weight0_c_1bPq.v",
      "impl\/verilog\/infer_Weight0_c_1bPq_rom.dat",
      "impl\/verilog\/infer_Weight0_c_1bQq.v",
      "impl\/verilog\/infer_Weight0_c_1bQq_rom.dat",
      "impl\/verilog\/infer_Weight0_c_1bRq.v",
      "impl\/verilog\/infer_Weight0_c_1bRq_rom.dat",
      "impl\/verilog\/infer_Weight0_c_1bSr.v",
      "impl\/verilog\/infer_Weight0_c_1bSr_rom.dat",
      "impl\/verilog\/infer_Weight0_c_1bTr.v",
      "impl\/verilog\/infer_Weight0_c_1bTr_rom.dat",
      "impl\/verilog\/infer_Weight0_c_1bUr.v",
      "impl\/verilog\/infer_Weight0_c_1bUr_rom.dat",
      "impl\/verilog\/infer_Weight0_c_1bVr.v",
      "impl\/verilog\/infer_Weight0_c_1bVr_rom.dat",
      "impl\/verilog\/infer_Weight0_f_0_0.v",
      "impl\/verilog\/infer_Weight0_f_0_0_rom.dat",
      "impl\/verilog\/infer_Weight0_f_0_1.v",
      "impl\/verilog\/infer_Weight0_f_0_1_rom.dat",
      "impl\/verilog\/infer_Weight0_f_0_2.v",
      "impl\/verilog\/infer_Weight0_f_0_2_rom.dat",
      "impl\/verilog\/infer_Weight0_f_0_3.v",
      "impl\/verilog\/infer_Weight0_f_0_3_rom.dat",
      "impl\/verilog\/infer_Weight0_f_0_4.v",
      "impl\/verilog\/infer_Weight0_f_0_4_rom.dat",
      "impl\/verilog\/infer_Weight0_f_0_5.v",
      "impl\/verilog\/infer_Weight0_f_0_5_rom.dat",
      "impl\/verilog\/infer_Weight0_f_0_6.v",
      "impl\/verilog\/infer_Weight0_f_0_6_rom.dat",
      "impl\/verilog\/infer_Weight0_f_0_7.v",
      "impl\/verilog\/infer_Weight0_f_0_7_rom.dat",
      "impl\/verilog\/infer_Weight0_f_0_8.v",
      "impl\/verilog\/infer_Weight0_f_0_8_rom.dat",
      "impl\/verilog\/infer_Weight0_f_0_9.v",
      "impl\/verilog\/infer_Weight0_f_0_9_rom.dat",
      "impl\/verilog\/infer_Weight0_f_00iy.v",
      "impl\/verilog\/infer_Weight0_f_00iy_rom.dat",
      "impl\/verilog\/infer_Weight0_f_0Yie.v",
      "impl\/verilog\/infer_Weight0_f_0Yie_rom.dat",
      "impl\/verilog\/infer_Weight0_f_0Zio.v",
      "impl\/verilog\/infer_Weight0_f_0Zio_rom.dat",
      "impl\/verilog\/infer_Weight0_f_1_0.v",
      "impl\/verilog\/infer_Weight0_f_1_0_rom.dat",
      "impl\/verilog\/infer_Weight0_f_1_1.v",
      "impl\/verilog\/infer_Weight0_f_1_1_rom.dat",
      "impl\/verilog\/infer_Weight0_f_1_2.v",
      "impl\/verilog\/infer_Weight0_f_1_2_rom.dat",
      "impl\/verilog\/infer_Weight0_f_1_3.v",
      "impl\/verilog\/infer_Weight0_f_1_3_rom.dat",
      "impl\/verilog\/infer_Weight0_f_1_4.v",
      "impl\/verilog\/infer_Weight0_f_1_4_rom.dat",
      "impl\/verilog\/infer_Weight0_f_1_5.v",
      "impl\/verilog\/infer_Weight0_f_1_5_rom.dat",
      "impl\/verilog\/infer_Weight0_f_1_6.v",
      "impl\/verilog\/infer_Weight0_f_1_6_rom.dat",
      "impl\/verilog\/infer_Weight0_f_1_7.v",
      "impl\/verilog\/infer_Weight0_f_1_7_rom.dat",
      "impl\/verilog\/infer_Weight0_f_1_8.v",
      "impl\/verilog\/infer_Weight0_f_1_8_rom.dat",
      "impl\/verilog\/infer_Weight0_f_1_9.v",
      "impl\/verilog\/infer_Weight0_f_1_9_rom.dat",
      "impl\/verilog\/infer_Weight0_f_1bak.v",
      "impl\/verilog\/infer_Weight0_f_1bak_rom.dat",
      "impl\/verilog\/infer_Weight0_f_1bbk.v",
      "impl\/verilog\/infer_Weight0_f_1bbk_rom.dat",
      "impl\/verilog\/infer_Weight0_f_1bck.v",
      "impl\/verilog\/infer_Weight0_f_1bck_rom.dat",
      "impl\/verilog\/infer_Weight0_f_1bdk.v",
      "impl\/verilog\/infer_Weight0_f_1bdk_rom.dat",
      "impl\/verilog\/infer_Weight0_f_1bek.v",
      "impl\/verilog\/infer_Weight0_f_1bek_rom.dat",
      "impl\/verilog\/infer_Weight0_f_1bfk.v",
      "impl\/verilog\/infer_Weight0_f_1bfk_rom.dat",
      "impl\/verilog\/infer_Weight0_f_1bgk.v",
      "impl\/verilog\/infer_Weight0_f_1bgk_rom.dat",
      "impl\/verilog\/infer_Weight0_f_1bhl.v",
      "impl\/verilog\/infer_Weight0_f_1bhl_rom.dat",
      "impl\/verilog\/infer_Weight0_f_01iI.v",
      "impl\/verilog\/infer_Weight0_f_01iI_rom.dat",
      "impl\/verilog\/infer_Weight0_f_02iS.v",
      "impl\/verilog\/infer_Weight0_f_02iS_rom.dat",
      "impl\/verilog\/infer_Weight0_f_03i2.v",
      "impl\/verilog\/infer_Weight0_f_03i2_rom.dat",
      "impl\/verilog\/infer_Weight0_f_04jc.v",
      "impl\/verilog\/infer_Weight0_f_04jc_rom.dat",
      "impl\/verilog\/infer_Weight0_f_05jm.v",
      "impl\/verilog\/infer_Weight0_f_05jm_rom.dat",
      "impl\/verilog\/infer_Weight0_f_06jw.v",
      "impl\/verilog\/infer_Weight0_f_06jw_rom.dat",
      "impl\/verilog\/infer_Weight0_f_07jG.v",
      "impl\/verilog\/infer_Weight0_f_07jG_rom.dat",
      "impl\/verilog\/infer_Weight0_f_18jQ.v",
      "impl\/verilog\/infer_Weight0_f_18jQ_rom.dat",
      "impl\/verilog\/infer_Weight0_f_19j0.v",
      "impl\/verilog\/infer_Weight0_f_19j0_rom.dat",
      "impl\/verilog\/infer_Weight0_i_0_0.v",
      "impl\/verilog\/infer_Weight0_i_0_0_rom.dat",
      "impl\/verilog\/infer_Weight0_i_0_1.v",
      "impl\/verilog\/infer_Weight0_i_0_1_rom.dat",
      "impl\/verilog\/infer_Weight0_i_0_2.v",
      "impl\/verilog\/infer_Weight0_i_0_2_rom.dat",
      "impl\/verilog\/infer_Weight0_i_0_3.v",
      "impl\/verilog\/infer_Weight0_i_0_3_rom.dat",
      "impl\/verilog\/infer_Weight0_i_0_4.v",
      "impl\/verilog\/infer_Weight0_i_0_4_rom.dat",
      "impl\/verilog\/infer_Weight0_i_0_5.v",
      "impl\/verilog\/infer_Weight0_i_0_5_rom.dat",
      "impl\/verilog\/infer_Weight0_i_0_6.v",
      "impl\/verilog\/infer_Weight0_i_0_6_rom.dat",
      "impl\/verilog\/infer_Weight0_i_0_7.v",
      "impl\/verilog\/infer_Weight0_i_0_7_rom.dat",
      "impl\/verilog\/infer_Weight0_i_0_8.v",
      "impl\/verilog\/infer_Weight0_i_0_8_rom.dat",
      "impl\/verilog\/infer_Weight0_i_0_9.v",
      "impl\/verilog\/infer_Weight0_i_0_9_rom.dat",
      "impl\/verilog\/infer_Weight0_i_0bil.v",
      "impl\/verilog\/infer_Weight0_i_0bil_rom.dat",
      "impl\/verilog\/infer_Weight0_i_0bjl.v",
      "impl\/verilog\/infer_Weight0_i_0bjl_rom.dat",
      "impl\/verilog\/infer_Weight0_i_0bkl.v",
      "impl\/verilog\/infer_Weight0_i_0bkl_rom.dat",
      "impl\/verilog\/infer_Weight0_i_0bll.v",
      "impl\/verilog\/infer_Weight0_i_0bll_rom.dat",
      "impl\/verilog\/infer_Weight0_i_0bml.v",
      "impl\/verilog\/infer_Weight0_i_0bml_rom.dat",
      "impl\/verilog\/infer_Weight0_i_0bnm.v",
      "impl\/verilog\/infer_Weight0_i_0bnm_rom.dat",
      "impl\/verilog\/infer_Weight0_i_0bom.v",
      "impl\/verilog\/infer_Weight0_i_0bom_rom.dat",
      "impl\/verilog\/infer_Weight0_i_0bpm.v",
      "impl\/verilog\/infer_Weight0_i_0bpm_rom.dat",
      "impl\/verilog\/infer_Weight0_i_0bqm.v",
      "impl\/verilog\/infer_Weight0_i_0bqm_rom.dat",
      "impl\/verilog\/infer_Weight0_i_0brm.v",
      "impl\/verilog\/infer_Weight0_i_0brm_rom.dat",
      "impl\/verilog\/infer_Weight0_i_1_0.v",
      "impl\/verilog\/infer_Weight0_i_1_0_rom.dat",
      "impl\/verilog\/infer_Weight0_i_1_1.v",
      "impl\/verilog\/infer_Weight0_i_1_1_rom.dat",
      "impl\/verilog\/infer_Weight0_i_1_2.v",
      "impl\/verilog\/infer_Weight0_i_1_2_rom.dat",
      "impl\/verilog\/infer_Weight0_i_1_3.v",
      "impl\/verilog\/infer_Weight0_i_1_3_rom.dat",
      "impl\/verilog\/infer_Weight0_i_1_4.v",
      "impl\/verilog\/infer_Weight0_i_1_4_rom.dat",
      "impl\/verilog\/infer_Weight0_i_1_5.v",
      "impl\/verilog\/infer_Weight0_i_1_5_rom.dat",
      "impl\/verilog\/infer_Weight0_i_1_6.v",
      "impl\/verilog\/infer_Weight0_i_1_6_rom.dat",
      "impl\/verilog\/infer_Weight0_i_1_7.v",
      "impl\/verilog\/infer_Weight0_i_1_7_rom.dat",
      "impl\/verilog\/infer_Weight0_i_1_8.v",
      "impl\/verilog\/infer_Weight0_i_1_8_rom.dat",
      "impl\/verilog\/infer_Weight0_i_1_9.v",
      "impl\/verilog\/infer_Weight0_i_1_9_rom.dat",
      "impl\/verilog\/infer_Weight0_i_1bAo.v",
      "impl\/verilog\/infer_Weight0_i_1bAo_rom.dat",
      "impl\/verilog\/infer_Weight0_i_1bBo.v",
      "impl\/verilog\/infer_Weight0_i_1bBo_rom.dat",
      "impl\/verilog\/infer_Weight0_i_1bsm.v",
      "impl\/verilog\/infer_Weight0_i_1bsm_rom.dat",
      "impl\/verilog\/infer_Weight0_i_1btn.v",
      "impl\/verilog\/infer_Weight0_i_1btn_rom.dat",
      "impl\/verilog\/infer_Weight0_i_1bun.v",
      "impl\/verilog\/infer_Weight0_i_1bun_rom.dat",
      "impl\/verilog\/infer_Weight0_i_1bvn.v",
      "impl\/verilog\/infer_Weight0_i_1bvn_rom.dat",
      "impl\/verilog\/infer_Weight0_i_1bwn.v",
      "impl\/verilog\/infer_Weight0_i_1bwn_rom.dat",
      "impl\/verilog\/infer_Weight0_i_1bxn.v",
      "impl\/verilog\/infer_Weight0_i_1bxn_rom.dat",
      "impl\/verilog\/infer_Weight0_i_1byn.v",
      "impl\/verilog\/infer_Weight0_i_1byn_rom.dat",
      "impl\/verilog\/infer_Weight0_i_1bzo.v",
      "impl\/verilog\/infer_Weight0_i_1bzo_rom.dat",
      "impl\/verilog\/infer_Weight0_o_0_0.v",
      "impl\/verilog\/infer_Weight0_o_0_0_rom.dat",
      "impl\/verilog\/infer_Weight0_o_0_1.v",
      "impl\/verilog\/infer_Weight0_o_0_1_rom.dat",
      "impl\/verilog\/infer_Weight0_o_0_2.v",
      "impl\/verilog\/infer_Weight0_o_0_2_rom.dat",
      "impl\/verilog\/infer_Weight0_o_0_3.v",
      "impl\/verilog\/infer_Weight0_o_0_3_rom.dat",
      "impl\/verilog\/infer_Weight0_o_0_4.v",
      "impl\/verilog\/infer_Weight0_o_0_4_rom.dat",
      "impl\/verilog\/infer_Weight0_o_0_5.v",
      "impl\/verilog\/infer_Weight0_o_0_5_rom.dat",
      "impl\/verilog\/infer_Weight0_o_0_6.v",
      "impl\/verilog\/infer_Weight0_o_0_6_rom.dat",
      "impl\/verilog\/infer_Weight0_o_0_7.v",
      "impl\/verilog\/infer_Weight0_o_0_7_rom.dat",
      "impl\/verilog\/infer_Weight0_o_0_8.v",
      "impl\/verilog\/infer_Weight0_o_0_8_rom.dat",
      "impl\/verilog\/infer_Weight0_o_0_9.v",
      "impl\/verilog\/infer_Weight0_o_0_9_rom.dat",
      "impl\/verilog\/infer_Weight0_o_0b0s.v",
      "impl\/verilog\/infer_Weight0_o_0b0s_rom.dat",
      "impl\/verilog\/infer_Weight0_o_0b1s.v",
      "impl\/verilog\/infer_Weight0_o_0b1s_rom.dat",
      "impl\/verilog\/infer_Weight0_o_0b2s.v",
      "impl\/verilog\/infer_Weight0_o_0b2s_rom.dat",
      "impl\/verilog\/infer_Weight0_o_0b3s.v",
      "impl\/verilog\/infer_Weight0_o_0b3s_rom.dat",
      "impl\/verilog\/infer_Weight0_o_0b4t.v",
      "impl\/verilog\/infer_Weight0_o_0b4t_rom.dat",
      "impl\/verilog\/infer_Weight0_o_0b5t.v",
      "impl\/verilog\/infer_Weight0_o_0b5t_rom.dat",
      "impl\/verilog\/infer_Weight0_o_0bWr.v",
      "impl\/verilog\/infer_Weight0_o_0bWr_rom.dat",
      "impl\/verilog\/infer_Weight0_o_0bXr.v",
      "impl\/verilog\/infer_Weight0_o_0bXr_rom.dat",
      "impl\/verilog\/infer_Weight0_o_0bYs.v",
      "impl\/verilog\/infer_Weight0_o_0bYs_rom.dat",
      "impl\/verilog\/infer_Weight0_o_0bZs.v",
      "impl\/verilog\/infer_Weight0_o_0bZs_rom.dat",
      "impl\/verilog\/infer_Weight0_o_1_0.v",
      "impl\/verilog\/infer_Weight0_o_1_0_rom.dat",
      "impl\/verilog\/infer_Weight0_o_1_1.v",
      "impl\/verilog\/infer_Weight0_o_1_1_rom.dat",
      "impl\/verilog\/infer_Weight0_o_1_2.v",
      "impl\/verilog\/infer_Weight0_o_1_2_rom.dat",
      "impl\/verilog\/infer_Weight0_o_1_3.v",
      "impl\/verilog\/infer_Weight0_o_1_3_rom.dat",
      "impl\/verilog\/infer_Weight0_o_1_4.v",
      "impl\/verilog\/infer_Weight0_o_1_4_rom.dat",
      "impl\/verilog\/infer_Weight0_o_1_5.v",
      "impl\/verilog\/infer_Weight0_o_1_5_rom.dat",
      "impl\/verilog\/infer_Weight0_o_1_6.v",
      "impl\/verilog\/infer_Weight0_o_1_6_rom.dat",
      "impl\/verilog\/infer_Weight0_o_1_7.v",
      "impl\/verilog\/infer_Weight0_o_1_7_rom.dat",
      "impl\/verilog\/infer_Weight0_o_1_8.v",
      "impl\/verilog\/infer_Weight0_o_1_8_rom.dat",
      "impl\/verilog\/infer_Weight0_o_1_9.v",
      "impl\/verilog\/infer_Weight0_o_1_9_rom.dat",
      "impl\/verilog\/infer_Weight0_o_1b6t.v",
      "impl\/verilog\/infer_Weight0_o_1b6t_rom.dat",
      "impl\/verilog\/infer_Weight0_o_1b7t.v",
      "impl\/verilog\/infer_Weight0_o_1b7t_rom.dat",
      "impl\/verilog\/infer_Weight0_o_1b8t.v",
      "impl\/verilog\/infer_Weight0_o_1b8t_rom.dat",
      "impl\/verilog\/infer_Weight0_o_1b9t.v",
      "impl\/verilog\/infer_Weight0_o_1b9t_rom.dat",
      "impl\/verilog\/infer_Weight0_o_1cau.v",
      "impl\/verilog\/infer_Weight0_o_1cau_rom.dat",
      "impl\/verilog\/infer_Weight0_o_1cbu.v",
      "impl\/verilog\/infer_Weight0_o_1cbu_rom.dat",
      "impl\/verilog\/infer_Weight0_o_1ccu.v",
      "impl\/verilog\/infer_Weight0_o_1ccu_rom.dat",
      "impl\/verilog\/infer_Weight0_o_1cdu.v",
      "impl\/verilog\/infer_Weight0_o_1cdu_rom.dat",
      "impl\/verilog\/infer_Weight0_o_1ceu.v",
      "impl\/verilog\/infer_Weight0_o_1ceu_rom.dat",
      "impl\/verilog\/infer_Weight0_o_1cfu.v",
      "impl\/verilog\/infer_Weight0_o_1cfu_rom.dat",
      "impl\/verilog\/LSTM_Top_dadd_64nrcU.v",
      "impl\/verilog\/LSTM_Top_drecip_6chv.v",
      "impl\/verilog\/LSTM_Top_fadd_32ncud.v",
      "impl\/verilog\/LSTM_Top_faddfsubmb6.v",
      "impl\/verilog\/LSTM_Top_fcmp_32nqcK.v",
      "impl\/verilog\/LSTM_Top_fdiv_32nbkb.v",
      "impl\/verilog\/LSTM_Top_fexp_32ncgu.v",
      "impl\/verilog\/LSTM_Top_fmul_32ndEe.v",
      "impl\/verilog\/LSTM_Top_fpext_32pcA.v",
      "impl\/verilog\/LSTM_Top_fptrunc_ocq.v",
      "impl\/verilog\/LSTM_Top_fsub_32nncg.v",
      "impl\/verilog\/LSTM_Top_mac_mulalbW.v",
      "impl\/verilog\/LSTM_Top_mul_36nsibs.v",
      "impl\/verilog\/LSTM_Top_mul_44nsjbC.v",
      "impl\/verilog\/LSTM_Top_mul_50nskbM.v",
      "impl\/verilog\/LSTM_Top_mul_72nshbi.v",
      "impl\/verilog\/mnist_lstm.v",
      "impl\/verilog\/mnist_lstm_img_dat.v",
      "impl\/verilog\/mnist_lstm_img_dat_memcore.v",
      "impl\/verilog\/mnist_lstm_Loop_1_pr.v",
      "impl\/verilog\/mnist_lstm_Loop_2_pr.v",
      "impl\/verilog\/start_for_mnist_lciv.v",
      "impl\/verilog\/LSTM_Top.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/LSTM_Top_ap_dadd_3_full_dsp_64_ip.tcl",
      "impl\/misc\/LSTM_Top_ap_drecip_9_full_dsp_64_ip.tcl",
      "impl\/misc\/LSTM_Top_ap_fadd_3_full_dsp_32_ip.tcl",
      "impl\/misc\/LSTM_Top_ap_faddfsub_3_full_dsp_32_ip.tcl",
      "impl\/misc\/LSTM_Top_ap_fcmp_0_no_dsp_32_ip.tcl",
      "impl\/misc\/LSTM_Top_ap_fdiv_14_no_dsp_32_ip.tcl",
      "impl\/misc\/LSTM_Top_ap_fexp_7_full_dsp_32_ip.tcl",
      "impl\/misc\/LSTM_Top_ap_fmul_2_max_dsp_32_ip.tcl",
      "impl\/misc\/LSTM_Top_ap_fpext_0_no_dsp_32_ip.tcl",
      "impl\/misc\/LSTM_Top_ap_fptrunc_0_no_dsp_64_ip.tcl",
      "impl\/misc\/LSTM_Top_ap_fsub_3_full_dsp_32_ip.tcl"
    ],
    "DesignXml": "D:\/HIT_DLA\/dla-master\/lab3_student\/lab3_student\/lstm_hls\/solution1\/.autopilot\/db\/LSTM_Top.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "LSTM_Top_ap_dadd_3_full_dsp_64",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name LSTM_Top_ap_dadd_3_full_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "name": "LSTM_Top_ap_drecip_9_full_dsp_64",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 9 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name LSTM_Top_ap_drecip_9_full_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Reciprocal CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "name": "LSTM_Top_ap_fadd_3_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name LSTM_Top_ap_fadd_3_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "LSTM_Top_ap_faddfsub_3_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name LSTM_Top_ap_faddfsub_3_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "LSTM_Top_ap_fcmp_0_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name LSTM_Top_ap_fcmp_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Custom CONFIG.result_tlast_behv Null"
      },
      {
        "name": "LSTM_Top_ap_fdiv_14_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 14 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name LSTM_Top_ap_fdiv_14_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "LSTM_Top_ap_fexp_7_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 7 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name LSTM_Top_ap_fexp_7_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Exponential CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "LSTM_Top_ap_fmul_2_max_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name LSTM_Top_ap_fmul_2_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "LSTM_Top_ap_fpext_0_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name LSTM_Top_ap_fpext_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "name": "LSTM_Top_ap_fptrunc_0_no_dsp_64",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name LSTM_Top_ap_fptrunc_0_no_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "LSTM_Top_ap_fsub_3_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Subtract CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name LSTM_Top_ap_fsub_3_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "in_r out_r",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "in_r": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "in_r",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "32",
        "TDEST": "1",
        "TID": "1",
        "TKEEP": "4",
        "TLAST": "1",
        "TSTRB": "4",
        "TUSER": "1"
      }
    },
    "out_r": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "out_r",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "32",
        "TDEST": "1",
        "TID": "1",
        "TKEEP": "4",
        "TLAST": "1",
        "TSTRB": "4",
        "TUSER": "1"
      }
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "in_r_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "in_r_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in_r_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "in_r_TDEST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_r_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "in_r_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "in_r_TUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_r_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_r_TID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "out_r_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "out_r_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out_r_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "out_r_TDEST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_r_TKEEP": {
      "dir": "out",
      "width": "4"
    },
    "out_r_TSTRB": {
      "dir": "out",
      "width": "4"
    },
    "out_r_TUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_r_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_r_TID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    }
  },
  "CPorts": {
    "in_data_V": {
      "interfaceRef": "in_r",
      "dir": "in"
    },
    "in_dest_V": {
      "interfaceRef": "in_r",
      "dir": "in"
    },
    "in_keep_V": {
      "interfaceRef": "in_r",
      "dir": "in"
    },
    "in_strb_V": {
      "interfaceRef": "in_r",
      "dir": "in"
    },
    "in_user_V": {
      "interfaceRef": "in_r",
      "dir": "in"
    },
    "in_last_V": {
      "interfaceRef": "in_r",
      "dir": "in"
    },
    "in_id_V": {
      "interfaceRef": "in_r",
      "dir": "in"
    },
    "out_data_V": {
      "interfaceRef": "out_r",
      "dir": "out",
      "firstOutLatency": "2"
    },
    "out_dest_V": {
      "interfaceRef": "out_r",
      "dir": "out",
      "firstOutLatency": "2"
    },
    "out_keep_V": {
      "interfaceRef": "out_r",
      "dir": "out",
      "firstOutLatency": "2"
    },
    "out_strb_V": {
      "interfaceRef": "out_r",
      "dir": "out",
      "firstOutLatency": "2"
    },
    "out_user_V": {
      "interfaceRef": "out_r",
      "dir": "out",
      "firstOutLatency": "2"
    },
    "out_last_V": {
      "interfaceRef": "out_r",
      "dir": "out",
      "firstOutLatency": "2"
    },
    "out_id_V": {
      "interfaceRef": "out_r",
      "dir": "out",
      "firstOutLatency": "2"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "LSTM_Top",
      "Instances": [{
          "ModuleName": "mnist_lstm",
          "InstanceName": "grp_mnist_lstm_fu_456",
          "Instances": [
            {
              "ModuleName": "infer",
              "InstanceName": "infer_U0",
              "Instances": [
                {
                  "ModuleName": "gemvm_out",
                  "InstanceName": "grp_gemvm_out_fu_1519"
                },
                {
                  "ModuleName": "generic_tanh_float_s",
                  "InstanceName": "grp_generic_tanh_float_s_fu_1589",
                  "Instances": [{
                      "ModuleName": "exp_generic_double_s",
                      "InstanceName": "grp_exp_generic_double_s_fu_89"
                    }]
                },
                {
                  "ModuleName": "gemvm_lstm",
                  "InstanceName": "grp_gemvm_lstm_fu_1604"
                }
              ]
            },
            {
              "ModuleName": "mnist_lstm_Loop_1_pr",
              "InstanceName": "mnist_lstm_Loop_1_pr_U0"
            },
            {
              "ModuleName": "mnist_lstm_Loop_2_pr",
              "InstanceName": "mnist_lstm_Loop_2_pr_U0"
            }
          ]
        }]
    },
    "Metrics": {
      "mnist_lstm_Loop_1_pr": {
        "Latency": {
          "LatencyBest": "241",
          "LatencyAvg": "241",
          "LatencyWorst": "241",
          "PipelineII": "241",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "6.075"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "224",
            "Latency": "239",
            "PipelineII": "1",
            "PipelineDepth": "17"
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "0",
          "FF": "959",
          "LUT": "1169"
        }
      },
      "gemvm_lstm": {
        "Latency": {
          "LatencyBest": "355",
          "LatencyAvg": "355",
          "LatencyWorst": "355",
          "PipelineII": "355",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "9.085"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "32",
            "Latency": "353",
            "PipelineII": "10",
            "PipelineDepth": "44"
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "20",
          "FF": "5396",
          "LUT": "3995"
        }
      },
      "exp_generic_double_s": {
        "Latency": {
          "LatencyBest": "19",
          "LatencyAvg": "19",
          "LatencyWorst": "19",
          "PipelineII": "1",
          "PipelineDepth": "20",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "9.514"
        },
        "Area": {
          "BRAM_18K": "11",
          "DSP48E": "29",
          "FF": "3037",
          "LUT": "3260"
        }
      },
      "generic_tanh_float_s": {
        "Latency": {
          "LatencyBest": "58",
          "LatencyAvg": "58",
          "LatencyWorst": "58",
          "PipelineII": "1",
          "PipelineDepth": "59",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "9.514"
        },
        "Area": {
          "BRAM_18K": "11",
          "DSP48E": "43",
          "FF": "9728",
          "LUT": "9071"
        }
      },
      "gemvm_out": {
        "Latency": {
          "LatencyBest": "43",
          "LatencyAvg": "43",
          "LatencyWorst": "43",
          "PipelineII": "43",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.954"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "2",
            "Latency": "33",
            "PipelineII": "2",
            "PipelineDepth": "32"
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "80",
          "FF": "10850",
          "LUT": "12746"
        }
      },
      "infer": {
        "Latency": {
          "LatencyBest": "16738",
          "LatencyAvg": "16738",
          "LatencyWorst": "16738",
          "PipelineII": "16738",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "9.514"
        },
        "Loops": [
          {
            "Name": "memset_gate_f",
            "TripCount": "32",
            "Latency": "31",
            "PipelineII": "",
            "PipelineDepth": "1"
          },
          {
            "Name": "memset_gate_i",
            "TripCount": "32",
            "Latency": "31",
            "PipelineII": "",
            "PipelineDepth": "1"
          },
          {
            "Name": "memset_gate_o",
            "TripCount": "32",
            "Latency": "31",
            "PipelineII": "",
            "PipelineDepth": "1"
          },
          {
            "Name": "memset_stat_C",
            "TripCount": "32",
            "Latency": "31",
            "PipelineII": "",
            "PipelineDepth": "1"
          },
          {
            "Name": "memset_C_t",
            "TripCount": "32",
            "Latency": "31",
            "PipelineII": "",
            "PipelineDepth": "1"
          },
          {
            "Name": "memset_h_t",
            "TripCount": "32",
            "Latency": "31",
            "PipelineII": "",
            "PipelineDepth": "1"
          },
          {
            "Name": "Loop 7",
            "TripCount": "8",
            "Latency": "16496",
            "PipelineII": "",
            "PipelineDepth": "2062",
            "Loops": [
              {
                "Name": "Loop 7.1",
                "TripCount": "40",
                "Latency": "80",
                "PipelineII": "2",
                "PipelineDepth": "2"
              },
              {
                "Name": "Loop 7.2",
                "TripCount": "16",
                "Latency": "22",
                "PipelineII": "1",
                "PipelineDepth": "8"
              },
              {
                "Name": "Loop 7.3",
                "TripCount": "16",
                "Latency": "60",
                "PipelineII": "2",
                "PipelineDepth": "31"
              },
              {
                "Name": "Loop 7.4",
                "TripCount": "16",
                "Latency": "22",
                "PipelineII": "1",
                "PipelineDepth": "8"
              },
              {
                "Name": "Loop 7.5",
                "TripCount": "16",
                "Latency": "60",
                "PipelineII": "2",
                "PipelineDepth": "31"
              },
              {
                "Name": "Loop 7.6",
                "TripCount": "16",
                "Latency": "22",
                "PipelineII": "1",
                "PipelineDepth": "8"
              },
              {
                "Name": "Loop 7.7",
                "TripCount": "16",
                "Latency": "91",
                "PipelineII": "2",
                "PipelineDepth": "62"
              },
              {
                "Name": "Loop 7.8",
                "TripCount": "16",
                "Latency": "22",
                "PipelineII": "1",
                "PipelineDepth": "8"
              },
              {
                "Name": "Loop 7.9",
                "TripCount": "16",
                "Latency": "60",
                "PipelineII": "2",
                "PipelineDepth": "31"
              },
              {
                "Name": "Loop 7.10",
                "TripCount": "16",
                "Latency": "19",
                "PipelineII": "1",
                "PipelineDepth": "5"
              },
              {
                "Name": "Loop 7.11",
                "TripCount": "16",
                "Latency": "19",
                "PipelineII": "1",
                "PipelineDepth": "5"
              },
              {
                "Name": "Loop 7.12",
                "TripCount": "16",
                "Latency": "22",
                "PipelineII": "1",
                "PipelineDepth": "8"
              },
              {
                "Name": "Loop 7.13",
                "TripCount": "16",
                "Latency": "91",
                "PipelineII": "2",
                "PipelineDepth": "62"
              },
              {
                "Name": "Loop 7.14",
                "TripCount": "16",
                "Latency": "19",
                "PipelineII": "1",
                "PipelineDepth": "5"
              }
            ]
          }
        ],
        "Area": {
          "BRAM_18K": "191",
          "DSP48E": "177",
          "FF": "32525",
          "LUT": "37127"
        }
      },
      "mnist_lstm_Loop_2_pr": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "4",
          "LatencyWorst": "4",
          "PipelineII": "4",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "3.634"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "2",
            "Latency": "2",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "75",
          "LUT": "150",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "mnist_lstm": {
        "Latency": {
          "LatencyBest": "16980",
          "LatencyAvg": "16980",
          "LatencyWorst": "16980",
          "PipelineII": "16739",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "9.514"
        },
        "Area": {
          "BRAM_18K": "192",
          "DSP48E": "177",
          "FF": "33569",
          "LUT": "38536"
        }
      },
      "LSTM_Top": {
        "Latency": {
          "LatencyBest": "16983",
          "LatencyAvg": "16983",
          "LatencyWorst": "16983",
          "PipelineII": "16984",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "9.514"
        },
        "Area": {
          "BRAM_18K": "192",
          "DSP48E": "177",
          "FF": "33808",
          "LUT": "39138"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "LSTM_Top",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2025-03-28 13:00:29 +0800",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3"
  }
}
