/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_12z;
  wire [9:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [14:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire [9:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [15:0] celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [17:0] celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [24:0] celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_8z;
  wire [8:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[50] ^ in_data[85]);
  assign celloutsig_0_3z = ~(in_data[55] ^ celloutsig_0_0z);
  assign celloutsig_0_6z = ~(celloutsig_0_4z ^ celloutsig_0_2z);
  assign celloutsig_0_12z = ~(celloutsig_0_1z[1] ^ celloutsig_0_2z);
  assign celloutsig_0_14z = ~(celloutsig_0_6z ^ celloutsig_0_3z);
  assign celloutsig_1_14z = ~(celloutsig_1_8z[0] ^ celloutsig_1_0z);
  reg [12:0] _06_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _06_ <= 13'h0000;
    else _06_ <= { celloutsig_0_13z[7:3], celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_1z };
  assign out_data[12:0] = _06_;
  assign celloutsig_1_6z = { 1'h1, celloutsig_1_1z, 1'h1 } / { 1'h1, in_data[149], celloutsig_1_1z };
  assign celloutsig_0_4z = { celloutsig_0_1z[1:0], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z } >= { celloutsig_0_1z[2], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_7z = { celloutsig_0_5z[6:3], celloutsig_0_6z, celloutsig_0_3z } >= { in_data[94:92], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_2z = { in_data[47:46], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } >= { in_data[34:24], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_5z = - in_data[127:103];
  assign celloutsig_1_8z = - { in_data[125:124], 1'h1 };
  assign celloutsig_0_8z = { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z } << { in_data[10], celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_0_9z = { in_data[81:77], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_3z } << { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_1_1z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } << { in_data[131:128], celloutsig_1_0z };
  assign celloutsig_1_11z = in_data[117:102] << { celloutsig_1_9z[5:0], celloutsig_1_8z, celloutsig_1_6z };
  assign celloutsig_1_19z = in_data[185:168] ~^ celloutsig_1_5z[18:1];
  assign celloutsig_0_5z = { in_data[10:0], celloutsig_0_3z, celloutsig_0_1z } ~^ { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_1z = { in_data[78], celloutsig_0_0z, celloutsig_0_0z } ~^ in_data[63:61];
  assign celloutsig_0_13z = { celloutsig_0_9z[9:3], celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_0z } ~^ in_data[33:24];
  assign celloutsig_1_18z = ~((celloutsig_1_11z[3] & celloutsig_1_2z) | celloutsig_1_15z);
  assign celloutsig_1_0z = ~((in_data[177] & in_data[111]) | in_data[141]);
  assign celloutsig_1_2z = ~((celloutsig_1_0z & celloutsig_1_1z[3]) | in_data[183]);
  assign celloutsig_1_15z = ~((celloutsig_1_14z & celloutsig_1_0z) | celloutsig_1_1z[0]);
  assign celloutsig_1_9z[7:0] = { celloutsig_1_8z, celloutsig_1_1z } ~^ { celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_1_9z[8] = celloutsig_1_5z[23];
  assign { out_data[128], out_data[113:96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_14z };
endmodule
