

================================================================
== Vitis HLS Report for 'relu_combined'
================================================================
* Date:           Tue May 10 01:28:42 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        relu_combined
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|        ?|  10.000 ns|         ?|    2|    ?|     none|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_18_1  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_29_2  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    164|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|      81|    106|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    139|    -|
|Register         |        -|    -|     192|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     273|    409|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------+------------+---------+----+----+-----+-----+
    |   Instance   |   Module   | BRAM_18K| DSP| FF | LUT | URAM|
    +--------------+------------+---------+----+----+-----+-----+
    |CTRL_s_axi_U  |CTRL_s_axi  |        0|   0|  81|  106|    0|
    +--------------+------------+---------+----+----+-----+-----+
    |Total         |            |        0|   0|  81|  106|    0|
    +--------------+------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln18_fu_214_p2       |         +|   0|  0|  38|          31|           1|
    |add_ln29_fu_194_p2       |         +|   0|  0|  38|          31|           1|
    |cmp171_fu_180_p2         |      icmp|   0|  0|  18|          32|           1|
    |grp_fu_174_p2            |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln18_fu_220_p2      |      icmp|   0|  0|  17|          31|          31|
    |icmp_ln29_fu_200_p2      |      icmp|   0|  0|  17|          31|          31|
    |select_ln19_fu_238_p3    |    select|   0|  0|  15|           1|          15|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1  |       xor|   0|  0|   2|           2|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 164|         179|          87|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  25|          5|    1|          5|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2  |   9|          2|    1|          2|
    |dx_Addr_A_orig           |  14|          3|   32|         96|
    |dx_Din_A                 |  14|          3|   16|         48|
    |dx_WEN_A                 |   9|          2|    2|          4|
    |i_1_reg_152              |   9|          2|   31|         62|
    |i_reg_163                |   9|          2|   31|         62|
    |x_Addr_A_orig            |  14|          3|   32|         96|
    |y_WEN_A                  |   9|          2|    2|          4|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 139|         30|  151|        385|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2              |   1|   0|    1|          0|
    |i_1_reg_152                          |  31|   0|   31|          0|
    |i_reg_163                            |  31|   0|   31|          0|
    |icmp_ln1494_1_reg_289                |   1|   0|    1|          0|
    |icmp_ln18_reg_303                    |   1|   0|    1|          0|
    |icmp_ln18_reg_303_pp1_iter1_reg      |   1|   0|    1|          0|
    |select_ln19_reg_317                  |  15|   0|   15|          0|
    |trunc_ln18_reg_263                   |  31|   0|   31|          0|
    |trunc_ln29_reg_258                   |  31|   0|   31|          0|
    |zext_ln1494_1_reg_277                |  10|   0|   32|         22|
    |zext_ln1494_1_reg_277_pp0_iter1_reg  |  10|   0|   32|         22|
    |zext_ln1494_reg_307                  |  10|   0|   32|         22|
    |zext_ln1494_reg_307_pp1_iter1_reg    |  10|   0|   32|         22|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 192|   0|  280|         88|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+---------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object |    C Type    |
+--------------------+-----+-----+------------+---------------+--------------+
|s_axi_CTRL_AWVALID  |   in|    1|       s_axi|           CTRL|        scalar|
|s_axi_CTRL_AWREADY  |  out|    1|       s_axi|           CTRL|        scalar|
|s_axi_CTRL_AWADDR   |   in|    5|       s_axi|           CTRL|        scalar|
|s_axi_CTRL_WVALID   |   in|    1|       s_axi|           CTRL|        scalar|
|s_axi_CTRL_WREADY   |  out|    1|       s_axi|           CTRL|        scalar|
|s_axi_CTRL_WDATA    |   in|   32|       s_axi|           CTRL|        scalar|
|s_axi_CTRL_WSTRB    |   in|    4|       s_axi|           CTRL|        scalar|
|s_axi_CTRL_ARVALID  |   in|    1|       s_axi|           CTRL|        scalar|
|s_axi_CTRL_ARREADY  |  out|    1|       s_axi|           CTRL|        scalar|
|s_axi_CTRL_ARADDR   |   in|    5|       s_axi|           CTRL|        scalar|
|s_axi_CTRL_RVALID   |  out|    1|       s_axi|           CTRL|        scalar|
|s_axi_CTRL_RREADY   |   in|    1|       s_axi|           CTRL|        scalar|
|s_axi_CTRL_RDATA    |  out|   32|       s_axi|           CTRL|        scalar|
|s_axi_CTRL_RRESP    |  out|    2|       s_axi|           CTRL|        scalar|
|s_axi_CTRL_BVALID   |  out|    1|       s_axi|           CTRL|        scalar|
|s_axi_CTRL_BREADY   |   in|    1|       s_axi|           CTRL|        scalar|
|s_axi_CTRL_BRESP    |  out|    2|       s_axi|           CTRL|        scalar|
|ap_clk              |   in|    1|  ap_ctrl_hs|  relu_combined|  return value|
|ap_rst_n            |   in|    1|  ap_ctrl_hs|  relu_combined|  return value|
|interrupt           |  out|    1|  ap_ctrl_hs|  relu_combined|  return value|
|x_Addr_A            |  out|   32|        bram|              x|         array|
|x_EN_A              |  out|    1|        bram|              x|         array|
|x_WEN_A             |  out|    2|        bram|              x|         array|
|x_Din_A             |  out|   16|        bram|              x|         array|
|x_Dout_A            |   in|   16|        bram|              x|         array|
|x_Clk_A             |  out|    1|        bram|              x|         array|
|x_Rst_A             |  out|    1|        bram|              x|         array|
|dx_Addr_A           |  out|   32|        bram|             dx|         array|
|dx_EN_A             |  out|    1|        bram|             dx|         array|
|dx_WEN_A            |  out|    2|        bram|             dx|         array|
|dx_Din_A            |  out|   16|        bram|             dx|         array|
|dx_Dout_A           |   in|   16|        bram|             dx|         array|
|dx_Clk_A            |  out|    1|        bram|             dx|         array|
|dx_Rst_A            |  out|    1|        bram|             dx|         array|
|y_Addr_A            |  out|   32|        bram|              y|         array|
|y_EN_A              |  out|    1|        bram|              y|         array|
|y_WEN_A             |  out|    2|        bram|              y|         array|
|y_Din_A             |  out|   16|        bram|              y|         array|
|y_Dout_A            |   in|   16|        bram|              y|         array|
|y_Clk_A             |  out|    1|        bram|              y|         array|
|y_Rst_A             |  out|    1|        bram|              y|         array|
|dy_Addr_A           |  out|   32|        bram|             dy|         array|
|dy_EN_A             |  out|    1|        bram|             dy|         array|
|dy_WEN_A            |  out|    2|        bram|             dy|         array|
|dy_Din_A            |  out|   16|        bram|             dy|         array|
|dy_Dout_A           |   in|   16|        bram|             dy|         array|
|dy_Clk_A            |  out|    1|        bram|             dy|         array|
|dy_Rst_A            |  out|    1|        bram|             dy|         array|
+--------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 2
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
  Pipeline-1 : II = 1, D = 3, States = { 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 5 2 6 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 
6 --> 5 7 
7 --> 8 
8 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.45>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6"   --->   Operation 9 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %x, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %x"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %dx, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %dx"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %y, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %y"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %dy, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %dy"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dim"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dim, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_3, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dim, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %fwprop"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fwprop, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fwprop, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.00ns)   --->   "%fwprop_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %fwprop" [relu_combined/main.cpp:5]   --->   Operation 25 'read' 'fwprop_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 26 [1/1] (1.00ns)   --->   "%dim_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dim" [relu_combined/main.cpp:5]   --->   Operation 26 'read' 'dim_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 27 [1/1] (2.47ns)   --->   "%cmp171 = icmp_sgt  i32 %dim_read, i32 0" [relu_combined/main.cpp:5]   --->   Operation 27 'icmp' 'cmp171' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %fwprop_read, void, void" [relu_combined/main.cpp:16]   --->   Operation 28 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %cmp171, void %._crit_edge, void %.lr.ph78" [relu_combined/main.cpp:29]   --->   Operation 29 'br' 'br_ln29' <Predicate = (!fwprop_read)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i32 %dim_read" [relu_combined/main.cpp:29]   --->   Operation 30 'trunc' 'trunc_ln29' <Predicate = (!fwprop_read & cmp171)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%br_ln29 = br void %_ZgtILi16ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit21" [relu_combined/main.cpp:29]   --->   Operation 31 'br' 'br_ln29' <Predicate = (!fwprop_read & cmp171)> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %cmp171, void %._crit_edge, void %.lr.ph" [relu_combined/main.cpp:18]   --->   Operation 32 'br' 'br_ln18' <Predicate = (fwprop_read)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i32 %dim_read" [relu_combined/main.cpp:18]   --->   Operation 33 'trunc' 'trunc_ln18' <Predicate = (fwprop_read & cmp171)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%br_ln18 = br void %_ZgtILi16ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit" [relu_combined/main.cpp:18]   --->   Operation 34 'br' 'br_ln18' <Predicate = (fwprop_read & cmp171)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%i_1 = phi i31 0, void %.lr.ph78, i31 %add_ln29, void" [relu_combined/main.cpp:29]   --->   Operation 35 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (2.52ns)   --->   "%add_ln29 = add i31 %i_1, i31 1" [relu_combined/main.cpp:29]   --->   Operation 36 'add' 'add_ln29' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 37 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (2.47ns)   --->   "%icmp_ln29 = icmp_eq  i31 %i_1, i31 %trunc_ln29" [relu_combined/main.cpp:29]   --->   Operation 38 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%empty_11 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 39 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %_ZgtILi16ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit21.split, void %._crit_edge.loopexit" [relu_combined/main.cpp:29]   --->   Operation 40 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln1494_2 = trunc i31 %i_1"   --->   Operation 41 'trunc' 'trunc_ln1494_2' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln1494_1 = zext i10 %trunc_ln1494_2"   --->   Operation 42 'zext' 'zext_ln1494_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%x_addr_1 = getelementptr i16 %x, i32 0, i32 %zext_ln1494_1"   --->   Operation 43 'getelementptr' 'x_addr_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (3.25ns)   --->   "%x_load_1 = load i10 %x_addr_1"   --->   Operation 44 'load' 'x_load_1' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZgtILi16ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit21"   --->   Operation 45 'br' 'br_ln0' <Predicate = (!icmp_ln29)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.68>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [relu_combined/main.cpp:29]   --->   Operation 46 'specloopname' 'specloopname_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/2] (3.25ns)   --->   "%x_load_1 = load i10 %x_addr_1"   --->   Operation 47 'load' 'x_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_3 : Operation 48 [1/1] (2.42ns)   --->   "%icmp_ln1494_1 = icmp_sgt  i16 %x_load_1, i16 0"   --->   Operation 48 'icmp' 'icmp_ln1494_1' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln1494_1, void %_ZN8ap_fixedILi16ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, void" [relu_combined/main.cpp:30]   --->   Operation 49 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%dy_addr = getelementptr i16 %dy, i32 0, i32 %zext_ln1494_1" [relu_combined/main.cpp:31]   --->   Operation 50 'getelementptr' 'dy_addr' <Predicate = (icmp_ln1494_1)> <Delay = 0.00>
ST_3 : Operation 51 [2/2] (3.25ns)   --->   "%dy_load = load i10 %dy_addr" [relu_combined/main.cpp:31]   --->   Operation 51 'load' 'dy_load' <Predicate = (icmp_ln1494_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>

State 4 <SV = 3> <Delay = 6.50>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%dx_addr_1 = getelementptr i16 %dx, i32 0, i32 %zext_ln1494_1" [relu_combined/main.cpp:34]   --->   Operation 52 'getelementptr' 'dx_addr_1' <Predicate = (!icmp_ln1494_1)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (3.25ns)   --->   "%store_ln34 = store i16 0, i10 %dx_addr_1" [relu_combined/main.cpp:34]   --->   Operation 53 'store' 'store_ln34' <Predicate = (!icmp_ln1494_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 54 'br' 'br_ln0' <Predicate = (!icmp_ln1494_1)> <Delay = 0.00>
ST_4 : Operation 55 [1/2] (3.25ns)   --->   "%dy_load = load i10 %dy_addr" [relu_combined/main.cpp:31]   --->   Operation 55 'load' 'dy_load' <Predicate = (icmp_ln1494_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%dx_addr = getelementptr i16 %dx, i32 0, i32 %zext_ln1494_1" [relu_combined/main.cpp:31]   --->   Operation 56 'getelementptr' 'dx_addr' <Predicate = (icmp_ln1494_1)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (3.25ns)   --->   "%store_ln31 = store i16 %dy_load, i10 %dx_addr" [relu_combined/main.cpp:31]   --->   Operation 57 'store' 'store_ln31' <Predicate = (icmp_ln1494_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln32 = br void" [relu_combined/main.cpp:32]   --->   Operation 58 'br' 'br_ln32' <Predicate = (icmp_ln1494_1)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 59 'br' 'br_ln0' <Predicate = (!fwprop_read & cmp171)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 60 'br' 'br_ln0' <Predicate = (fwprop_read & cmp171)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln39 = ret" [relu_combined/main.cpp:39]   --->   Operation 61 'ret' 'ret_ln39' <Predicate = true> <Delay = 0.00>

State 6 <SV = 1> <Delay = 3.25>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%i = phi i31 0, void %.lr.ph, i31 %add_ln18, void %_ZgtILi16ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split" [relu_combined/main.cpp:18]   --->   Operation 62 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (2.52ns)   --->   "%add_ln18 = add i31 %i, i31 1" [relu_combined/main.cpp:18]   --->   Operation 63 'add' 'add_ln18' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 64 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (2.47ns)   --->   "%icmp_ln18 = icmp_eq  i31 %i, i31 %trunc_ln18" [relu_combined/main.cpp:18]   --->   Operation 65 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 66 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %_ZgtILi16ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split, void %._crit_edge.loopexit6" [relu_combined/main.cpp:18]   --->   Operation 67 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln1494 = trunc i31 %i"   --->   Operation 68 'trunc' 'trunc_ln1494' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln1494 = zext i10 %trunc_ln1494"   --->   Operation 69 'zext' 'zext_ln1494' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i16 %x, i32 0, i32 %zext_ln1494"   --->   Operation 70 'getelementptr' 'x_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 71 [2/2] (3.25ns)   --->   "%x_load = load i10 %x_addr"   --->   Operation 71 'load' 'x_load' <Predicate = (!icmp_ln18)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>

State 7 <SV = 2> <Delay = 6.43>
ST_7 : Operation 72 [1/2] (3.25ns)   --->   "%x_load = load i10 %x_addr"   --->   Operation 72 'load' 'x_load' <Predicate = (!icmp_ln18)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln1494_1 = trunc i16 %x_load"   --->   Operation 73 'trunc' 'trunc_ln1494_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (2.42ns)   --->   "%icmp_ln1494 = icmp_sgt  i16 %x_load, i16 0"   --->   Operation 74 'icmp' 'icmp_ln1494' <Predicate = (!icmp_ln18)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [1/1] (0.75ns)   --->   "%select_ln19 = select i1 %icmp_ln1494, i15 %trunc_ln1494_1, i15 0" [relu_combined/main.cpp:19]   --->   Operation 75 'select' 'select_ln19' <Predicate = (!icmp_ln18)> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 3> <Delay = 3.25>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [relu_combined/main.cpp:18]   --->   Operation 76 'specloopname' 'specloopname_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%y_addr = getelementptr i16 %y, i32 0, i32 %zext_ln1494" [relu_combined/main.cpp:20]   --->   Operation 77 'getelementptr' 'y_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i15 %select_ln19" [relu_combined/main.cpp:20]   --->   Operation 78 'zext' 'zext_ln20' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (3.25ns)   --->   "%store_ln20 = store i16 %zext_ln20, i10 %y_addr" [relu_combined/main.cpp:20]   --->   Operation 79 'store' 'store_ln20' <Predicate = (!icmp_ln18)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZgtILi16ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit"   --->   Operation 80 'br' 'br_ln0' <Predicate = (!icmp_ln18)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ dx]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=bram:ce=0
Port [ y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=bram:ce=0
Port [ dy]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ dim]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fwprop]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0 (spectopmodule    ) [ 000000000]
specinterface_ln0 (specinterface    ) [ 000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000]
specinterface_ln0 (specinterface    ) [ 000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000]
specinterface_ln0 (specinterface    ) [ 000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000]
specinterface_ln0 (specinterface    ) [ 000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000]
specinterface_ln0 (specinterface    ) [ 000000000]
specinterface_ln0 (specinterface    ) [ 000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000]
specinterface_ln0 (specinterface    ) [ 000000000]
specinterface_ln0 (specinterface    ) [ 000000000]
specinterface_ln0 (specinterface    ) [ 000000000]
fwprop_read       (read             ) [ 011111111]
dim_read          (read             ) [ 000000000]
cmp171            (icmp             ) [ 011111111]
br_ln16           (br               ) [ 000000000]
br_ln29           (br               ) [ 000000000]
trunc_ln29        (trunc            ) [ 001110000]
br_ln29           (br               ) [ 011110000]
br_ln18           (br               ) [ 000000000]
trunc_ln18        (trunc            ) [ 000000111]
br_ln18           (br               ) [ 010000111]
i_1               (phi              ) [ 001110000]
add_ln29          (add              ) [ 011110000]
specpipeline_ln0  (specpipeline     ) [ 000000000]
icmp_ln29         (icmp             ) [ 001110000]
empty_11          (speclooptripcount) [ 000000000]
br_ln29           (br               ) [ 000000000]
trunc_ln1494_2    (trunc            ) [ 000000000]
zext_ln1494_1     (zext             ) [ 001110000]
x_addr_1          (getelementptr    ) [ 001100000]
br_ln0            (br               ) [ 011110000]
specloopname_ln29 (specloopname     ) [ 000000000]
x_load_1          (load             ) [ 000000000]
icmp_ln1494_1     (icmp             ) [ 001110000]
br_ln30           (br               ) [ 000000000]
dy_addr           (getelementptr    ) [ 001010000]
dx_addr_1         (getelementptr    ) [ 000000000]
store_ln34        (store            ) [ 000000000]
br_ln0            (br               ) [ 000000000]
dy_load           (load             ) [ 000000000]
dx_addr           (getelementptr    ) [ 000000000]
store_ln31        (store            ) [ 000000000]
br_ln32           (br               ) [ 000000000]
br_ln0            (br               ) [ 000000000]
br_ln0            (br               ) [ 000000000]
ret_ln39          (ret              ) [ 000000000]
i                 (phi              ) [ 000000100]
add_ln18          (add              ) [ 010000111]
specpipeline_ln0  (specpipeline     ) [ 000000000]
icmp_ln18         (icmp             ) [ 000000111]
empty             (speclooptripcount) [ 000000000]
br_ln18           (br               ) [ 000000000]
trunc_ln1494      (trunc            ) [ 000000000]
zext_ln1494       (zext             ) [ 000000111]
x_addr            (getelementptr    ) [ 000000110]
x_load            (load             ) [ 000000000]
trunc_ln1494_1    (trunc            ) [ 000000000]
icmp_ln1494       (icmp             ) [ 000000000]
select_ln19       (select           ) [ 000000101]
specloopname_ln18 (specloopname     ) [ 000000000]
y_addr            (getelementptr    ) [ 000000000]
zext_ln20         (zext             ) [ 000000000]
store_ln20        (store            ) [ 000000000]
br_ln0            (br               ) [ 010000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dx">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dx"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dy">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dy"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dim">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dim"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="fwprop">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fwprop"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="fwprop_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fwprop_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="dim_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dim_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="x_addr_1_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="16" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="10" slack="0"/>
<pin id="86" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_1/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="10" slack="0"/>
<pin id="91" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load_1/2 x_load/6 "/>
</bind>
</comp>

<comp id="95" class="1004" name="dy_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="16" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="10" slack="1"/>
<pin id="99" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dy_addr/3 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="10" slack="0"/>
<pin id="104" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dy_load/3 "/>
</bind>
</comp>

<comp id="108" class="1004" name="dx_addr_1_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="10" slack="2"/>
<pin id="112" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dx_addr_1/4 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="10" slack="0"/>
<pin id="117" dir="0" index="1" bw="16" slack="0"/>
<pin id="118" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/4 store_ln31/4 "/>
</bind>
</comp>

<comp id="122" class="1004" name="dx_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="16" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="10" slack="2"/>
<pin id="126" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dx_addr/4 "/>
</bind>
</comp>

<comp id="131" class="1004" name="x_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="16" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="10" slack="0"/>
<pin id="135" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr/6 "/>
</bind>
</comp>

<comp id="139" class="1004" name="y_addr_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="16" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="10" slack="2"/>
<pin id="143" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_addr/8 "/>
</bind>
</comp>

<comp id="146" class="1004" name="store_ln20_access_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="10" slack="0"/>
<pin id="148" dir="0" index="1" bw="16" slack="0"/>
<pin id="149" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/8 "/>
</bind>
</comp>

<comp id="152" class="1005" name="i_1_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="31" slack="1"/>
<pin id="154" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="156" class="1004" name="i_1_phi_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="1"/>
<pin id="158" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="31" slack="0"/>
<pin id="160" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="163" class="1005" name="i_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="31" slack="1"/>
<pin id="165" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="167" class="1004" name="i_phi_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="1"/>
<pin id="169" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="31" slack="0"/>
<pin id="171" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/6 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="16" slack="0"/>
<pin id="176" dir="0" index="1" bw="16" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_1/3 icmp_ln1494/7 "/>
</bind>
</comp>

<comp id="180" class="1004" name="cmp171_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp171/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="trunc_ln29_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="trunc_ln18_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln18/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="add_ln29_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="31" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="icmp_ln29_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="31" slack="0"/>
<pin id="202" dir="0" index="1" bw="31" slack="1"/>
<pin id="203" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="trunc_ln1494_2_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="31" slack="0"/>
<pin id="207" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1494_2/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="zext_ln1494_1_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="10" slack="0"/>
<pin id="211" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_1/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="add_ln18_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="31" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/6 "/>
</bind>
</comp>

<comp id="220" class="1004" name="icmp_ln18_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="31" slack="0"/>
<pin id="222" dir="0" index="1" bw="31" slack="1"/>
<pin id="223" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/6 "/>
</bind>
</comp>

<comp id="225" class="1004" name="trunc_ln1494_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="31" slack="0"/>
<pin id="227" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1494/6 "/>
</bind>
</comp>

<comp id="229" class="1004" name="zext_ln1494_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="10" slack="0"/>
<pin id="231" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494/6 "/>
</bind>
</comp>

<comp id="234" class="1004" name="trunc_ln1494_1_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="16" slack="0"/>
<pin id="236" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1494_1/7 "/>
</bind>
</comp>

<comp id="238" class="1004" name="select_ln19_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="15" slack="0"/>
<pin id="241" dir="0" index="2" bw="15" slack="0"/>
<pin id="242" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19/7 "/>
</bind>
</comp>

<comp id="246" class="1004" name="zext_ln20_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="15" slack="1"/>
<pin id="248" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/8 "/>
</bind>
</comp>

<comp id="250" class="1005" name="fwprop_read_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="1"/>
<pin id="252" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="fwprop_read "/>
</bind>
</comp>

<comp id="254" class="1005" name="cmp171_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="1"/>
<pin id="256" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp171 "/>
</bind>
</comp>

<comp id="258" class="1005" name="trunc_ln29_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="31" slack="1"/>
<pin id="260" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln29 "/>
</bind>
</comp>

<comp id="263" class="1005" name="trunc_ln18_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="31" slack="1"/>
<pin id="265" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln18 "/>
</bind>
</comp>

<comp id="268" class="1005" name="add_ln29_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="31" slack="0"/>
<pin id="270" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln29 "/>
</bind>
</comp>

<comp id="273" class="1005" name="icmp_ln29_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="1"/>
<pin id="275" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln29 "/>
</bind>
</comp>

<comp id="277" class="1005" name="zext_ln1494_1_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="1"/>
<pin id="279" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1494_1 "/>
</bind>
</comp>

<comp id="284" class="1005" name="x_addr_1_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="10" slack="1"/>
<pin id="286" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="x_addr_1 "/>
</bind>
</comp>

<comp id="289" class="1005" name="icmp_ln1494_1_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="1"/>
<pin id="291" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1494_1 "/>
</bind>
</comp>

<comp id="293" class="1005" name="dy_addr_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="10" slack="1"/>
<pin id="295" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="dy_addr "/>
</bind>
</comp>

<comp id="298" class="1005" name="add_ln18_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="31" slack="0"/>
<pin id="300" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln18 "/>
</bind>
</comp>

<comp id="303" class="1005" name="icmp_ln18_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="1"/>
<pin id="305" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln18 "/>
</bind>
</comp>

<comp id="307" class="1005" name="zext_ln1494_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="2"/>
<pin id="309" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln1494 "/>
</bind>
</comp>

<comp id="312" class="1005" name="x_addr_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="10" slack="1"/>
<pin id="314" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="x_addr "/>
</bind>
</comp>

<comp id="317" class="1005" name="select_ln19_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="15" slack="1"/>
<pin id="319" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="select_ln19 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="74"><net_src comp="38" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="10" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="40" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="20" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="82" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="100"><net_src comp="6" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="20" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="95" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="20" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="64" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="121"><net_src comp="108" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="20" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="102" pin="3"/><net_sink comp="115" pin=1"/></net>

<net id="130"><net_src comp="122" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="136"><net_src comp="0" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="20" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="138"><net_src comp="131" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="144"><net_src comp="4" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="20" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="139" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="155"><net_src comp="42" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="152" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="42" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="173"><net_src comp="163" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="178"><net_src comp="89" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="64" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="76" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="20" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="189"><net_src comp="76" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="76" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="198"><net_src comp="156" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="44" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="156" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="208"><net_src comp="156" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="205" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="218"><net_src comp="167" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="44" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="167" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="228"><net_src comp="167" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="225" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="237"><net_src comp="89" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="243"><net_src comp="174" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="234" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="245"><net_src comp="66" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="249"><net_src comp="246" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="253"><net_src comp="70" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="180" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="186" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="266"><net_src comp="190" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="271"><net_src comp="194" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="276"><net_src comp="200" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="209" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="282"><net_src comp="277" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="283"><net_src comp="277" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="287"><net_src comp="82" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="292"><net_src comp="174" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="95" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="301"><net_src comp="214" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="306"><net_src comp="220" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="310"><net_src comp="229" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="315"><net_src comp="131" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="320"><net_src comp="238" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="246" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dx | {4 }
	Port: y | {8 }
 - Input state : 
	Port: relu_combined : x | {2 3 6 7 }
	Port: relu_combined : dy | {3 4 }
	Port: relu_combined : dim | {1 }
	Port: relu_combined : fwprop | {1 }
  - Chain level:
	State 1
		br_ln29 : 1
		br_ln18 : 1
	State 2
		add_ln29 : 1
		icmp_ln29 : 1
		br_ln29 : 2
		trunc_ln1494_2 : 1
		zext_ln1494_1 : 2
		x_addr_1 : 3
		x_load_1 : 4
	State 3
		icmp_ln1494_1 : 1
		br_ln30 : 2
		dy_load : 1
	State 4
		store_ln34 : 1
		store_ln31 : 1
	State 5
	State 6
		add_ln18 : 1
		icmp_ln18 : 1
		br_ln18 : 2
		trunc_ln1494 : 1
		zext_ln1494 : 2
		x_addr : 3
		x_load : 4
	State 7
		trunc_ln1494_1 : 1
		icmp_ln1494 : 1
		select_ln19 : 2
	State 8
		store_ln20 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|    add   |     add_ln29_fu_194    |    0    |    38   |
|          |     add_ln18_fu_214    |    0    |    38   |
|----------|------------------------|---------|---------|
|          |       grp_fu_174       |    0    |    13   |
|   icmp   |      cmp171_fu_180     |    0    |    18   |
|          |    icmp_ln29_fu_200    |    0    |    17   |
|          |    icmp_ln18_fu_220    |    0    |    17   |
|----------|------------------------|---------|---------|
|  select  |   select_ln19_fu_238   |    0    |    15   |
|----------|------------------------|---------|---------|
|   read   | fwprop_read_read_fu_70 |    0    |    0    |
|          |   dim_read_read_fu_76  |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    trunc_ln29_fu_186   |    0    |    0    |
|          |    trunc_ln18_fu_190   |    0    |    0    |
|   trunc  |  trunc_ln1494_2_fu_205 |    0    |    0    |
|          |   trunc_ln1494_fu_225  |    0    |    0    |
|          |  trunc_ln1494_1_fu_234 |    0    |    0    |
|----------|------------------------|---------|---------|
|          |  zext_ln1494_1_fu_209  |    0    |    0    |
|   zext   |   zext_ln1494_fu_229   |    0    |    0    |
|          |    zext_ln20_fu_246    |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   156   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|   add_ln18_reg_298  |   31   |
|   add_ln29_reg_268  |   31   |
|    cmp171_reg_254   |    1   |
|   dy_addr_reg_293   |   10   |
| fwprop_read_reg_250 |    1   |
|     i_1_reg_152     |   31   |
|      i_reg_163      |   31   |
|icmp_ln1494_1_reg_289|    1   |
|  icmp_ln18_reg_303  |    1   |
|  icmp_ln29_reg_273  |    1   |
| select_ln19_reg_317 |   15   |
|  trunc_ln18_reg_263 |   31   |
|  trunc_ln29_reg_258 |   31   |
|   x_addr_1_reg_284  |   10   |
|    x_addr_reg_312   |   10   |
|zext_ln1494_1_reg_277|   32   |
| zext_ln1494_reg_307 |   32   |
+---------------------+--------+
|        Total        |   300  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_89 |  p0  |   4  |  10  |   40   ||    20   |
| grp_access_fu_102 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_115 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_115 |  p1  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   112  ||  6.5906 ||    47   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   156  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |   47   |
|  Register |    -   |   300  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   300  |   203  |
+-----------+--------+--------+--------+
