// Seed: 874412944
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_8 = id_5;
  wand id_10 = 1;
  assign id_6 = 1;
endmodule
module module_1 (
    input  tri1  id_0,
    output uwire id_1,
    output logic id_2,
    output tri   id_3
);
  supply0 id_5 = 1;
  module_0(
      id_5, id_5, id_5, id_5, id_5, id_5, id_5, id_5, id_5
  );
  initial begin
    id_2 <= 1;
  end
endmodule
