#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x137bdb0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1395fa0 .scope module, "tb" "tb" 3 58;
 .timescale -12 -12;
L_0x13803a0 .functor NOT 1, L_0x13caf10, C4<0>, C4<0>, C4<0>;
L_0x13ca830 .functor XOR 9, L_0x13cab20, L_0x13cac50, C4<000000000>, C4<000000000>;
L_0x13cae50 .functor XOR 9, L_0x13ca830, L_0x13cad80, C4<000000000>, C4<000000000>;
v0x13c83d0_0 .net *"_ivl_10", 8 0, L_0x13cad80;  1 drivers
v0x13c84d0_0 .net *"_ivl_12", 8 0, L_0x13cae50;  1 drivers
v0x13c85b0_0 .net *"_ivl_2", 8 0, L_0x13caa80;  1 drivers
v0x13c8670_0 .net *"_ivl_4", 8 0, L_0x13cab20;  1 drivers
v0x13c8750_0 .net *"_ivl_6", 8 0, L_0x13cac50;  1 drivers
v0x13c8880_0 .net *"_ivl_8", 8 0, L_0x13ca830;  1 drivers
v0x13c8960_0 .net "a", 7 0, v0x13c6c00_0;  1 drivers
v0x13c8a20_0 .net "b", 7 0, v0x13c6cc0_0;  1 drivers
v0x13c8ae0_0 .var "clk", 0 0;
v0x13c8c10_0 .net "overflow_dut", 0 0, L_0x13a1a60;  1 drivers
v0x13c8cb0_0 .net "overflow_ref", 0 0, L_0x1380df0;  1 drivers
v0x13c8d50_0 .net "s_dut", 7 0, L_0x13ca990;  1 drivers
v0x13c8e20_0 .net "s_ref", 7 0, L_0x13c9720;  1 drivers
v0x13c8ef0_0 .var/2u "stats1", 223 0;
v0x13c8f90_0 .var/2u "strobe", 0 0;
v0x13c9030_0 .net "tb_match", 0 0, L_0x13caf10;  1 drivers
v0x13c90f0_0 .net "tb_mismatch", 0 0, L_0x13803a0;  1 drivers
v0x13c91b0_0 .net "wavedrom_enable", 0 0, v0x13c6e00_0;  1 drivers
v0x13c9280_0 .net "wavedrom_title", 511 0, v0x13c6ea0_0;  1 drivers
L_0x13caa80 .concat [ 1 8 0 0], L_0x1380df0, L_0x13c9720;
L_0x13cab20 .concat [ 1 8 0 0], L_0x1380df0, L_0x13c9720;
L_0x13cac50 .concat [ 1 8 0 0], L_0x13a1a60, L_0x13ca990;
L_0x13cad80 .concat [ 1 8 0 0], L_0x1380df0, L_0x13c9720;
L_0x13caf10 .cmp/eeq 9, L_0x13caa80, L_0x13cae50;
S_0x1396130 .scope module, "good1" "reference_module" 3 103, 3 4 0, S_0x1395fa0;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "s";
    .port_info 3 /OUTPUT 1 "overflow";
L_0x1380710 .functor XOR 1, L_0x13c9890, L_0x13c9930, C4<0>, C4<0>;
L_0x1380a80 .functor XOR 1, L_0x13c9ba0, L_0x13c9c90, C4<0>, C4<0>;
L_0x1380df0 .functor AND 1, L_0x13c9ab0, L_0x1380a80, C4<1>, C4<1>;
v0x137fdb0_0 .net *"_ivl_0", 8 0, L_0x13c93b0;  1 drivers
v0x1380140_0 .net *"_ivl_13", 0 0, L_0x13c9890;  1 drivers
v0x13804b0_0 .net *"_ivl_15", 0 0, L_0x13c9930;  1 drivers
v0x1380820_0 .net *"_ivl_16", 0 0, L_0x1380710;  1 drivers
v0x1380b90_0 .net *"_ivl_19", 0 0, L_0x13c9ab0;  1 drivers
v0x1380f00_0 .net *"_ivl_21", 0 0, L_0x13c9ba0;  1 drivers
v0x1381270_0 .net *"_ivl_23", 0 0, L_0x13c9c90;  1 drivers
v0x13c5b90_0 .net *"_ivl_24", 0 0, L_0x1380a80;  1 drivers
L_0x7f8177b76018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13c5c50_0 .net *"_ivl_3", 0 0, L_0x7f8177b76018;  1 drivers
v0x13c5dc0_0 .net *"_ivl_4", 8 0, L_0x13c94b0;  1 drivers
L_0x7f8177b76060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13c5ea0_0 .net *"_ivl_7", 0 0, L_0x7f8177b76060;  1 drivers
v0x13c5f80_0 .net "a", 7 0, v0x13c6c00_0;  alias, 1 drivers
v0x13c6060_0 .net "b", 7 0, v0x13c6cc0_0;  alias, 1 drivers
v0x13c6140_0 .net "overflow", 0 0, L_0x1380df0;  alias, 1 drivers
v0x13c6200_0 .net "s", 7 0, L_0x13c9720;  alias, 1 drivers
v0x13c62e0_0 .net "sum", 8 0, L_0x13c9630;  1 drivers
L_0x13c93b0 .concat [ 8 1 0 0], v0x13c6c00_0, L_0x7f8177b76018;
L_0x13c94b0 .concat [ 8 1 0 0], v0x13c6cc0_0, L_0x7f8177b76060;
L_0x13c9630 .arith/sum 9, L_0x13c93b0, L_0x13c94b0;
L_0x13c9720 .part L_0x13c9630, 0, 8;
L_0x13c9890 .part v0x13c6c00_0, 7, 1;
L_0x13c9930 .part v0x13c6cc0_0, 7, 1;
L_0x13c9ab0 .reduce/nor L_0x1380710;
L_0x13c9ba0 .part v0x13c6c00_0, 7, 1;
L_0x13c9c90 .part L_0x13c9720, 7, 1;
S_0x13c6440 .scope module, "stim1" "stimulus_gen" 3 98, 3 18 0, S_0x1395fa0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "a";
    .port_info 2 /OUTPUT 8 "b";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x13c6c00_0 .var "a", 7 0;
v0x13c6cc0_0 .var "b", 7 0;
v0x13c6d60_0 .net "clk", 0 0, v0x13c8ae0_0;  1 drivers
v0x13c6e00_0 .var "wavedrom_enable", 0 0;
v0x13c6ea0_0 .var "wavedrom_title", 511 0;
E_0x138f480/0 .event negedge, v0x13c6d60_0;
E_0x138f480/1 .event posedge, v0x13c6d60_0;
E_0x138f480 .event/or E_0x138f480/0, E_0x138f480/1;
E_0x138f1c0 .event negedge, v0x13c6d60_0;
E_0x138f990 .event posedge, v0x13c6d60_0;
S_0x13c6700 .scope task, "wavedrom_start" "wavedrom_start" 3 30, 3 30 0, S_0x13c6440;
 .timescale -12 -12;
v0x13c6900_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x13c6a00 .scope task, "wavedrom_stop" "wavedrom_stop" 3 33, 3 33 0, S_0x13c6440;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x13c7070 .scope module, "top_module1" "top_module" 3 109, 4 1 0, S_0x1395fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "s";
    .port_info 3 /OUTPUT 1 "overflow";
L_0x1381160 .functor XNOR 1, L_0x13c9ec0, L_0x13c9f60, C4<0>, C4<0>;
L_0x1396c90 .functor XOR 1, L_0x13ca000, L_0x13c9ec0, C4<0>, C4<0>;
L_0x13a1a60 .functor AND 1, L_0x1381160, L_0x1396c90, C4<1>, C4<1>;
v0x13c7310_0 .net *"_ivl_15", 9 0, L_0x13ca460;  1 drivers
L_0x7f8177b760a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13c73f0_0 .net *"_ivl_18", 1 0, L_0x7f8177b760a8;  1 drivers
v0x13c74d0_0 .net *"_ivl_19", 9 0, L_0x13ca6a0;  1 drivers
L_0x7f8177b760f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13c75c0_0 .net *"_ivl_22", 1 0, L_0x7f8177b760f0;  1 drivers
v0x13c76a0_0 .net *"_ivl_23", 9 0, L_0x13ca790;  1 drivers
v0x13c77d0_0 .net *"_ivl_6", 0 0, L_0x1381160;  1 drivers
v0x13c7890_0 .net *"_ivl_8", 0 0, L_0x1396c90;  1 drivers
v0x13c7950_0 .net "a", 7 0, v0x13c6c00_0;  alias, 1 drivers
v0x13c7a60_0 .net "b", 7 0, v0x13c6cc0_0;  alias, 1 drivers
v0x13c7bb0_0 .net "carry", 0 0, L_0x13ca2d0;  1 drivers
v0x13c7c70_0 .net "overflow", 0 0, L_0x13a1a60;  alias, 1 drivers
v0x13c7d30_0 .net "s", 7 0, L_0x13ca990;  alias, 1 drivers
v0x13c7e10_0 .net "sign_a", 0 0, L_0x13c9ec0;  1 drivers
v0x13c7ed0_0 .net "sign_b", 0 0, L_0x13c9f60;  1 drivers
v0x13c7f90_0 .net "sign_s", 0 0, L_0x13ca000;  1 drivers
v0x13c8050_0 .net "sum", 8 0, L_0x13ca370;  1 drivers
L_0x13c9ec0 .part v0x13c6c00_0, 7, 1;
L_0x13c9f60 .part v0x13c6cc0_0, 7, 1;
L_0x13ca000 .part L_0x13ca990, 7, 1;
L_0x13ca2d0 .part L_0x13ca790, 9, 1;
L_0x13ca370 .part L_0x13ca790, 0, 9;
L_0x13ca460 .concat [ 8 2 0 0], v0x13c6c00_0, L_0x7f8177b760a8;
L_0x13ca6a0 .concat [ 8 2 0 0], v0x13c6cc0_0, L_0x7f8177b760f0;
L_0x13ca790 .arith/sum 10, L_0x13ca460, L_0x13ca6a0;
L_0x13ca990 .part L_0x13ca370, 0, 8;
S_0x13c81b0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 117, 3 117 0, S_0x1395fa0;
 .timescale -12 -12;
E_0x13789f0 .event anyedge, v0x13c8f90_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x13c8f90_0;
    %nor/r;
    %assign/vec4 v0x13c8f90_0, 0;
    %wait E_0x13789f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x13c6440;
T_3 ;
    %pushi/vec4 0, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x13c6cc0_0, 0;
    %assign/vec4 v0x13c6c00_0, 0;
    %wait E_0x138f1c0;
    %wait E_0x138f990;
    %pushi/vec4 0, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x13c6cc0_0, 0;
    %assign/vec4 v0x13c6c00_0, 0;
    %wait E_0x138f990;
    %pushi/vec4 112, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x13c6cc0_0, 0;
    %assign/vec4 v0x13c6c00_0, 0;
    %wait E_0x138f990;
    %pushi/vec4 28784, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x13c6cc0_0, 0;
    %assign/vec4 v0x13c6c00_0, 0;
    %wait E_0x138f990;
    %pushi/vec4 28816, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x13c6cc0_0, 0;
    %assign/vec4 v0x13c6c00_0, 0;
    %wait E_0x138f990;
    %pushi/vec4 36976, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x13c6cc0_0, 0;
    %assign/vec4 v0x13c6c00_0, 0;
    %wait E_0x138f990;
    %pushi/vec4 37008, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x13c6cc0_0, 0;
    %assign/vec4 v0x13c6c00_0, 0;
    %wait E_0x138f990;
    %pushi/vec4 37119, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x13c6cc0_0, 0;
    %assign/vec4 v0x13c6c00_0, 0;
    %wait E_0x138f1c0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x13c6a00;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x138f480;
    %vpi_func 3 51 "$random" 32 {0 0 0};
    %pad/s 16;
    %split/vec4 8;
    %assign/vec4 v0x13c6cc0_0, 0;
    %assign/vec4 v0x13c6c00_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 53 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1395fa0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c8ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13c8f90_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1395fa0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x13c8ae0_0;
    %inv;
    %store/vec4 v0x13c8ae0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1395fa0;
T_6 ;
    %vpi_call/w 3 90 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 91 "$dumpvars", 32'sb00000000000000000000000000000001, v0x13c6d60_0, v0x13c90f0_0, v0x13c8960_0, v0x13c8a20_0, v0x13c8e20_0, v0x13c8d50_0, v0x13c8cb0_0, v0x13c8c10_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1395fa0;
T_7 ;
    %load/vec4 v0x13c8ef0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x13c8ef0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x13c8ef0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 126 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "s", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 127 "$display", "Hint: Output '%s' has no mismatches.", "s" {0 0 0};
T_7.1 ;
    %load/vec4 v0x13c8ef0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x13c8ef0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x13c8ef0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "overflow", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "overflow" {0 0 0};
T_7.3 ;
    %load/vec4 v0x13c8ef0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x13c8ef0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 131 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 132 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x13c8ef0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x13c8ef0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1395fa0;
T_8 ;
    %wait E_0x138f480;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13c8ef0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13c8ef0_0, 4, 32;
    %load/vec4 v0x13c9030_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x13c8ef0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13c8ef0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13c8ef0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13c8ef0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x13c8e20_0;
    %load/vec4 v0x13c8e20_0;
    %load/vec4 v0x13c8d50_0;
    %xor;
    %load/vec4 v0x13c8e20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x13c8ef0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 148 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13c8ef0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x13c8ef0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13c8ef0_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x13c8cb0_0;
    %load/vec4 v0x13c8cb0_0;
    %load/vec4 v0x13c8c10_0;
    %xor;
    %load/vec4 v0x13c8cb0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x13c8ef0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 151 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13c8ef0_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x13c8ef0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13c8ef0_0, 4, 32;
T_8.8 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2014_q1c/ece241_2014_q1c_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can25_depth0/human/ece241_2014_q1c/iter0/response17/top_module.sv";
