$date
	Wed May 21 08:53:03 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ram_tb $end
$var wire 8 ! data_out [7:0] $end
$var reg 4 " addr [3:0] $end
$var reg 1 # clk $end
$var reg 8 $ data_in [7:0] $end
$var reg 1 % re $end
$var reg 1 & we $end
$scope module uut $end
$var wire 4 ' addr [3:0] $end
$var wire 1 # clk $end
$var wire 8 ( data_in [7:0] $end
$var wire 1 % re $end
$var wire 1 & we $end
$var reg 8 ) data_out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 )
b0 (
b0 '
0&
0%
b0 $
0#
b0 "
b0 !
$end
#5000
1#
#10000
0#
1&
b10101011 $
b10101011 (
b10 "
b10 '
#15000
1#
#20000
0#
0&
#25000
1#
#30000
0#
1%
#35000
b10101011 !
b10101011 )
1#
#40000
0#
0%
#45000
1#
#50000
0#
1&
b11001101 $
b11001101 (
b100 "
b100 '
#55000
1#
#60000
0#
0&
#65000
1#
#70000
0#
1%
#75000
b11001101 !
b11001101 )
1#
#80000
0#
0%
#85000
1#
#90000
0#
#95000
1#
#100000
0#
