Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/verilog/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 2f6e249b90b546cd9d9e3633401c2827 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src1' [D:/thisyear/cpu_task/cpu_part/cpu_part.srcs/sources_1/new/cpu.v:255]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'src2' [D:/thisyear/cpu_task/cpu_part/cpu_part.srcs/sources_1/new/cpu.v:256]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'out' [D:/thisyear/cpu_task/cpu_part/cpu_part.srcs/sources_1/new/cpu.v:258]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ram_addr' [D:/thisyear/cpu_task/cpu_part/cpu_part.srcs/sources_1/new/cpu.v:286]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_d' [D:/thisyear/cpu_task/cpu_part/cpu_part.srcs/sources_1/new/cpu.v:316]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'reg_dst_e' [D:/thisyear/cpu_task/cpu_part/cpu_part.srcs/sources_1/new/cpu.v:330]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
