INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyWorkSpace/FPGA/learn/learn_BCD/learn_BCD.sim/sim_1/impl/timing/xsim/tb_BCD_counter_top_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_counter_top
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyWorkSpace/FPGA/learn/learn_BCD/learn_BCD.srcs/sim_1/new/tb_BCD_counter_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_BCD_counter_top
