Timing Analyzer report for PVP
Sun Jul 18 17:47:05 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 16. Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 18. Slow 1200mV 85C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 19. Slow 1200mV 85C Model Metastability Summary
 20. Slow 1200mV 0C Model Fmax Summary
 21. Slow 1200mV 0C Model Setup Summary
 22. Slow 1200mV 0C Model Hold Summary
 23. Slow 1200mV 0C Model Recovery Summary
 24. Slow 1200mV 0C Model Removal Summary
 25. Slow 1200mV 0C Model Minimum Pulse Width Summary
 26. Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 28. Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 29. Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 31. Slow 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 32. Slow 1200mV 0C Model Metastability Summary
 33. Fast 1200mV 0C Model Setup Summary
 34. Fast 1200mV 0C Model Hold Summary
 35. Fast 1200mV 0C Model Recovery Summary
 36. Fast 1200mV 0C Model Removal Summary
 37. Fast 1200mV 0C Model Minimum Pulse Width Summary
 38. Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 39. Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 40. Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 41. Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 42. Fast 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 43. Fast 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 44. Fast 1200mV 0C Model Metastability Summary
 45. Multicorner Timing Analysis Summary
 46. Board Trace Model Assignments
 47. Input Transition Times
 48. Signal Integrity Metrics (Slow 1200mv 0c Model)
 49. Signal Integrity Metrics (Slow 1200mv 85c Model)
 50. Signal Integrity Metrics (Fast 1200mv 0c Model)
 51. Setup Transfers
 52. Hold Transfers
 53. Recovery Transfers
 54. Removal Transfers
 55. Report TCCS
 56. Report RSKM
 57. Unconstrained Paths Summary
 58. Clock Status Summary
 59. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; PVP                                                 ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.50        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  14.5%      ;
;     Processor 3            ;   9.8%      ;
;     Processor 4            ;   6.5%      ;
;     Processors 5-8         ;   4.7%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; SDC1.sdc      ; OK     ; Sun Jul 18 17:47:00 2021 ;
+---------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; clk                                                  ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                        ; { clk }                                                  ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; clk    ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; clk    ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[1] } ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; clk    ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[2] } ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                        ;
+-----------+-----------------+------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                           ; Note ;
+-----------+-----------------+------------------------------------------------------+------+
; 73.72 MHz ; 73.72 MHz       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 75.09 MHz ; 75.09 MHz       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
+-----------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                          ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.460 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.682 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.352 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.452 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                        ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 14.566 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                        ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.699 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.718  ; 0.000         ;
; clk                                                  ; 9.858  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.715 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                               ;
+-------+---------------------------------------------------------------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 4.460 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2]                ; sdram_clk    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.000      ; 5.330      ;
; 6.636 ; SDRAM_DP64_I:SDRAM_controller|gate_out                              ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.955     ; 9.189      ;
; 6.826 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[17] ; seg_sel[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.984     ; 8.970      ;
; 6.969 ; SDRAM_DP64_I:SDRAM_controller|gate_out                              ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.955     ; 8.856      ;
; 6.998 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[16] ; seg_sel[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.984     ; 8.798      ;
; 7.001 ; SDRAM_DP64_I:SDRAM_controller|data_out[2]                           ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.954     ; 8.825      ;
; 7.384 ; SDRAM_DP64_I:SDRAM_controller|data_out[14]                          ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.951     ; 8.445      ;
; 7.763 ; hex_high[3]                                                         ; hex_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.983     ; 8.034      ;
; 7.908 ; hex_high[5]                                                         ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.983     ; 7.889      ;
; 7.948 ; hex_high[3]                                                         ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.983     ; 7.849      ;
; 8.089 ; hex_high[7]                                                         ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.983     ; 7.708      ;
; 8.148 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[2]                            ; sdram_a[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.956     ; 7.676      ;
; 8.271 ; hex_high[6]                                                         ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.983     ; 7.526      ;
; 8.318 ; hex_high[7]                                                         ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.983     ; 7.479      ;
; 8.335 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[7]                            ; sdram_a[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.956     ; 7.489      ;
; 8.359 ; hex_high[5]                                                         ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.983     ; 7.438      ;
; 8.381 ; hex_high[3]                                                         ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.983     ; 7.416      ;
; 8.413 ; hex_high[4]                                                         ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.983     ; 7.384      ;
; 8.441 ; hex_high[0]                                                         ; hex_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.983     ; 7.356      ;
; 8.462 ; hex_high[6]                                                         ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.983     ; 7.335      ;
; 8.470 ; hex_high[6]                                                         ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.983     ; 7.327      ;
; 8.514 ; hex_high[3]                                                         ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.983     ; 7.283      ;
; 8.557 ; hex_high[5]                                                         ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.983     ; 7.240      ;
; 8.599 ; hex_high[5]                                                         ; hex_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.983     ; 7.198      ;
; 8.676 ; hex_high[2]                                                         ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.983     ; 7.121      ;
; 8.709 ; hex_high[3]                                                         ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.983     ; 7.088      ;
; 8.714 ; hex_high[2]                                                         ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.983     ; 7.083      ;
; 8.715 ; hex_low[7]                                                          ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.960     ; 7.105      ;
; 8.741 ; hex_high[7]                                                         ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.983     ; 7.056      ;
; 8.759 ; hex_high[7]                                                         ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.983     ; 7.038      ;
; 8.773 ; hex_low[4]                                                          ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.960     ; 7.047      ;
; 8.781 ; hex_high[7]                                                         ; hex_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.983     ; 7.016      ;
; 8.787 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[16] ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.984     ; 7.009      ;
; 8.790 ; hex_high[1]                                                         ; hex_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.983     ; 7.007      ;
; 8.791 ; hex_high[3]                                                         ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.983     ; 7.006      ;
; 8.821 ; hex_high[4]                                                         ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.983     ; 6.976      ;
; 8.838 ; hex_high[7]                                                         ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.983     ; 6.959      ;
; 8.850 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[17] ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.984     ; 6.946      ;
; 8.868 ; hex_low[0]                                                          ; hex_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.960     ; 6.952      ;
; 8.868 ; hex_high[5]                                                         ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.983     ; 6.929      ;
; 8.872 ; hex_high[6]                                                         ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.983     ; 6.925      ;
; 8.908 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[16] ; hex_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.984     ; 6.888      ;
; 8.922 ; hex_high[2]                                                         ; hex_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.983     ; 6.875      ;
; 8.922 ; hex_low[6]                                                          ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.960     ; 6.898      ;
; 8.930 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[17] ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.984     ; 6.866      ;
; 8.937 ; SDRAM_DP64_I:SDRAM_controller|gate_out                              ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.955     ; 6.888      ;
; 8.937 ; hex_high[5]                                                         ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.983     ; 6.860      ;
; 8.949 ; hex_high[1]                                                         ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.983     ; 6.848      ;
; 8.974 ; hex_low[4]                                                          ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.960     ; 6.846      ;
; 8.978 ; hex_low[3]                                                          ; hex_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.960     ; 6.842      ;
; 8.982 ; hex_high[5]                                                         ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.983     ; 6.815      ;
; 8.983 ; SDRAM_DP64_I:SDRAM_controller|gate_out                              ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.955     ; 6.842      ;
; 8.986 ; hex_high[4]                                                         ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.983     ; 6.811      ;
; 8.990 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[17] ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.984     ; 6.806      ;
; 8.995 ; hex_high[0]                                                         ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.983     ; 6.802      ;
; 9.007 ; hex_high[6]                                                         ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.983     ; 6.790      ;
; 9.034 ; hex_high[4]                                                         ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.983     ; 6.763      ;
; 9.053 ; hex_high[0]                                                         ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.983     ; 6.744      ;
; 9.060 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[17] ; hex_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.984     ; 6.736      ;
; 9.079 ; hex_high[6]                                                         ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.983     ; 6.718      ;
; 9.105 ; hex_low[5]                                                          ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.960     ; 6.715      ;
; 9.113 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[16] ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.984     ; 6.683      ;
; 9.121 ; hex_low[7]                                                          ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.960     ; 6.699      ;
; 9.124 ; hex_low[4]                                                          ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.960     ; 6.696      ;
; 9.134 ; SDRAM_DP64_I:SDRAM_controller|gate_out                              ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.955     ; 6.691      ;
; 9.134 ; SDRAM_DP64_I:SDRAM_controller|gate_out                              ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.955     ; 6.691      ;
; 9.136 ; hex_high[1]                                                         ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.983     ; 6.661      ;
; 9.149 ; SDRAM_DP64_I:SDRAM_controller|gate_out                              ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.955     ; 6.676      ;
; 9.149 ; SDRAM_DP64_I:SDRAM_controller|gate_out                              ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.955     ; 6.676      ;
; 9.158 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[16] ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.984     ; 6.638      ;
; 9.159 ; SDRAM_DP64_I:SDRAM_controller|gate_out                              ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.955     ; 6.666      ;
; 9.182 ; hex_high[2]                                                         ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.983     ; 6.615      ;
; 9.184 ; hex_high[4]                                                         ; hex_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.983     ; 6.613      ;
; 9.194 ; hex_high[0]                                                         ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.983     ; 6.603      ;
; 9.226 ; hex_high[4]                                                         ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.983     ; 6.571      ;
; 9.228 ; hex_low[6]                                                          ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.960     ; 6.592      ;
; 9.235 ; hex_high[6]                                                         ; hex_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.983     ; 6.562      ;
; 9.298 ; hex_low[5]                                                          ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.960     ; 6.522      ;
; 9.310 ; hex_low[0]                                                          ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.960     ; 6.510      ;
; 9.313 ; hex_low[3]                                                          ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.960     ; 6.507      ;
; 9.315 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[17] ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.984     ; 6.481      ;
; 9.320 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[17] ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.984     ; 6.476      ;
; 9.325 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[16] ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.984     ; 6.471      ;
; 9.331 ; hex_high[2]                                                         ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.983     ; 6.466      ;
; 9.334 ; hex_low[1]                                                          ; hex_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.960     ; 6.486      ;
; 9.337 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[16] ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.984     ; 6.459      ;
; 9.338 ; hex_high[3]                                                         ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.983     ; 6.459      ;
; 9.384 ; hex_low[0]                                                          ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.960     ; 6.436      ;
; 9.408 ; hex_high[1]                                                         ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.983     ; 6.389      ;
; 9.417 ; hex_high[4]                                                         ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.983     ; 6.380      ;
; 9.424 ; hex_low[7]                                                          ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.960     ; 6.396      ;
; 9.427 ; hex_high[0]                                                         ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.983     ; 6.370      ;
; 9.439 ; hex_low[2]                                                          ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.960     ; 6.381      ;
; 9.447 ; SDRAM_DP64_I:SDRAM_controller|data_out[6]                           ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.954     ; 6.379      ;
; 9.469 ; hex_low[2]                                                          ; hex_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.960     ; 6.351      ;
; 9.470 ; hex_low[1]                                                          ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.960     ; 6.350      ;
; 9.498 ; hex_high[7]                                                         ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.983     ; 6.299      ;
; 9.520 ; hex_low[6]                                                          ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.960     ; 6.300      ;
; 9.539 ; hex_low[0]                                                          ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.960     ; 6.281      ;
; 9.542 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[17] ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.984     ; 6.254      ;
+-------+---------------------------------------------------------------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                                                             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 6.682 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[10]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.464     ; 12.855     ;
; 6.682 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[1]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.464     ; 12.855     ;
; 6.682 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[9]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.464     ; 12.855     ;
; 6.682 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[2]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.464     ; 12.855     ;
; 6.682 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[1]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.464     ; 12.855     ;
; 6.682 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[2]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.464     ; 12.855     ;
; 6.682 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[3]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.464     ; 12.855     ;
; 6.682 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[3]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.464     ; 12.855     ;
; 6.682 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[4]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.464     ; 12.855     ;
; 6.682 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[4]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.464     ; 12.855     ;
; 6.682 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[11]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.464     ; 12.855     ;
; 6.784 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[13]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.467     ; 12.750     ;
; 6.784 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[14]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.467     ; 12.750     ;
; 6.784 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[15]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.467     ; 12.750     ;
; 6.879 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[12]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.474     ; 12.648     ;
; 6.879 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[8]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.474     ; 12.648     ;
; 6.879 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[13]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.474     ; 12.648     ;
; 6.879 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[14]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.474     ; 12.648     ;
; 6.879 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[15]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.474     ; 12.648     ;
; 6.986 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[9]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.464     ; 12.551     ;
; 6.986 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[8]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.464     ; 12.551     ;
; 6.986 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[7]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.464     ; 12.551     ;
; 6.986 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[6]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.464     ; 12.551     ;
; 6.986 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[5]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.464     ; 12.551     ;
; 7.027 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[11]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.468     ; 12.506     ;
; 7.027 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[12]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.468     ; 12.506     ;
; 7.398 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[0]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.456     ; 12.147     ;
; 7.398 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[0]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.456     ; 12.147     ;
; 7.398 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[5]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.456     ; 12.147     ;
; 7.398 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[5]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.456     ; 12.147     ;
; 7.398 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[6]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.456     ; 12.147     ;
; 7.398 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[6]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.456     ; 12.147     ;
; 7.398 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[7]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.456     ; 12.147     ;
; 7.398 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[7]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.456     ; 12.147     ;
; 7.544 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|I_alternate[10]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.466     ; 11.991     ;
; 7.544 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|I_alternate[5]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.466     ; 11.991     ;
; 7.544 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|I_alternate[6]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.466     ; 11.991     ;
; 7.544 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|I_alternate[7]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.466     ; 11.991     ;
; 7.544 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|I_alternate[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.466     ; 11.991     ;
; 7.686 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|shift_merge:shift_merge0|RBA_reg[0]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.450     ; 11.865     ;
; 7.787 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[0]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.465     ; 11.749     ;
; 7.787 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[1]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.465     ; 11.749     ;
; 7.787 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[2]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.465     ; 11.749     ;
; 7.787 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[3]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.465     ; 11.749     ;
; 7.787 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[4]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.465     ; 11.749     ;
; 7.787 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[10]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.465     ; 11.749     ;
; 7.808 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|I_alternate[14]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.467     ; 11.726     ;
; 7.808 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|I_alternate[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.467     ; 11.726     ;
; 7.808 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|I_alternate[11]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.467     ; 11.726     ;
; 7.808 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|I_alternate[15]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.467     ; 11.726     ;
; 7.808 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|I_alternate[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.467     ; 11.726     ;
; 7.808 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|I_alternate[3]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.467     ; 11.726     ;
; 7.808 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|I_alternate[9]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.467     ; 11.726     ;
; 7.808 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|I_alternate[12]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.467     ; 11.726     ;
; 7.808 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|I_alternate[8]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.467     ; 11.726     ;
; 7.808 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|I_alternate[13]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.467     ; 11.726     ;
; 7.808 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|I_alternate[4]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.467     ; 11.726     ;
; 7.839 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[0]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.466     ; 11.696     ;
; 7.839 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[1]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.466     ; 11.696     ;
; 7.839 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[10]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.466     ; 11.696     ;
; 7.839 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[8]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.466     ; 11.696     ;
; 7.892 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|XEC                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.455     ; 11.654     ;
; 7.892 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|JMP                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.455     ; 11.654     ;
; 7.892 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_wren_reg         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.455     ; 11.654     ;
; 7.892 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|alu_op_reg[1]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.455     ; 11.654     ;
; 7.892 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|alu_op_reg[0]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.455     ; 11.654     ;
; 7.892 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|alu_op_reg[2]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.455     ; 11.654     ;
; 7.892 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|WC_reg                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.455     ; 11.654     ;
; 7.900 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|rotate_R_reg[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.457     ; 11.644     ;
; 7.910 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|rotate_R_reg[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.457     ; 11.634     ;
; 7.910 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[2]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.457     ; 11.634     ;
; 7.910 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[3]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.457     ; 11.634     ;
; 7.910 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[4]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.457     ; 11.634     ;
; 7.910 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[9]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.457     ; 11.634     ;
; 7.910 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[5]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.457     ; 11.634     ;
; 7.910 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[6]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.457     ; 11.634     ;
; 7.910 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[7]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.457     ; 11.634     ;
; 7.913 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|alu_mux_reg            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.455     ; 11.633     ;
; 7.913 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.455     ; 11.633     ;
; 7.913 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|regf_a_reg[2]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.455     ; 11.633     ;
; 7.936 ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[9]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.470     ; 11.595     ;
; 7.939 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|regf_w_reg[2]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.462     ; 11.600     ;
; 7.939 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|regf_w_reg[1]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.462     ; 11.600     ;
; 7.939 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|regf_w_reg[0]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.462     ; 11.600     ;
; 7.939 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|merge_D0_reg[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.462     ; 11.600     ;
; 7.939 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.462     ; 11.600     ;
; 7.939 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|merge_D0_reg[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.462     ; 11.600     ;
; 7.939 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|merge_D0_reg[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.462     ; 11.600     ;
; 7.939 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|regf_a_reg[1]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.462     ; 11.600     ;
; 7.995 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|RET                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.459     ; 11.547     ;
; 7.995 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|CALL                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.459     ; 11.547     ;
; 7.995 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|NZT                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.459     ; 11.547     ;
; 8.233 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[0]                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.465     ; 11.303     ;
; 8.233 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[0]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.465     ; 11.303     ;
; 8.233 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[1]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.465     ; 11.303     ;
; 8.233 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[2]                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.465     ; 11.303     ;
; 8.233 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[2]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.465     ; 11.303     ;
; 8.233 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[3]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.465     ; 11.303     ;
; 8.233 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[4]                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.465     ; 11.303     ;
; 8.233 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[4]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.465     ; 11.303     ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                                                                                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.352 ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[5]                                                                                  ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.477      ; 1.083      ;
; 0.393 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[10]                                                                             ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.486      ; 1.133      ;
; 0.401 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[7]                                                         ; RIPTIDE_II:CPU_inst|altshift_taps:PC_I_field1_rtl_0|shift_taps_cmm:auto_generated|altsyncram_2b81:altsyncram2|ram_block3a0~porta_datain_reg0    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.480      ; 1.135      ;
; 0.402 ; SDRAM_DP64_I:SDRAM_controller|p2_data1[6]                                                                              ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a3~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.140      ;
; 0.403 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[4]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a1~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.487      ; 1.144      ;
; 0.404 ; SDRAM_DP64_I:SDRAM_controller|p2_data0[5]                                                                              ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a3~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.142      ;
; 0.404 ; SDRAM_DP64_I:SDRAM_controller|p2_data1[5]                                                                              ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a3~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.142      ;
; 0.406 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[9]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.141      ;
; 0.406 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[1]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a1~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.141      ;
; 0.407 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[14]                                                                             ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a5~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.487      ; 1.148      ;
; 0.408 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[11]                                                                             ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.487      ; 1.149      ;
; 0.408 ; SDRAM_DP64_I:SDRAM_controller|p2_data2[9]                                                                              ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.146      ;
; 0.408 ; SDRAM_DP64_I:SDRAM_controller|p2_data0[4]                                                                              ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a3~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.146      ;
; 0.409 ; SDRAM_DP64_I:SDRAM_controller|p2_data2[10]                                                                             ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.147      ;
; 0.409 ; SDRAM_DP64_I:SDRAM_controller|p2_data3[12]                                                                             ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.147      ;
; 0.410 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[3]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a1~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.487      ; 1.151      ;
; 0.411 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[0]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.487      ; 1.152      ;
; 0.412 ; SDRAM_DP64_I:SDRAM_controller|p2_data1[4]                                                                              ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a3~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.150      ;
; 0.414 ; SDRAM_DP64_I:SDRAM_controller|p2_data0[6]                                                                              ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a3~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.152      ;
; 0.415 ; SDRAM_DP64_I:SDRAM_controller|p2_data0[3]                                                                              ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a3~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.153      ;
; 0.416 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[15]                                                                             ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a1~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.487      ; 1.157      ;
; 0.416 ; SDRAM_DP64_I:SDRAM_controller|p2_data2[8]                                                                              ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.154      ;
; 0.416 ; SDRAM_DP64_I:SDRAM_controller|p2_data3[10]                                                                             ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.154      ;
; 0.416 ; SDRAM_DP64_I:SDRAM_controller|p2_data0[7]                                                                              ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a3~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.154      ;
; 0.419 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[6]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a5~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.487      ; 1.160      ;
; 0.420 ; SDRAM_DP64_I:SDRAM_controller|p2_data3[11]                                                                             ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.158      ;
; 0.421 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[13]                                                                             ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.487      ; 1.162      ;
; 0.422 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[7]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a5~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.480      ; 1.156      ;
; 0.422 ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[6]                                                                                  ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.477      ; 1.153      ;
; 0.422 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[5]                                                         ; RIPTIDE_II:CPU_inst|altshift_taps:PC_I_field1_rtl_0|shift_taps_cmm:auto_generated|altsyncram_2b81:altsyncram2|ram_block3a0~porta_datain_reg0    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.480      ; 1.156      ;
; 0.428 ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[13]                                                                                 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.479      ; 1.161      ;
; 0.429 ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[15]                                                                                 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.479      ; 1.162      ;
; 0.431 ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[8]                                                                                  ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.477      ; 1.162      ;
; 0.432 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[9]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.479      ; 1.165      ;
; 0.432 ; SDRAM_DP64_I:SDRAM_controller|p2_data3[8]                                                                              ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.170      ;
; 0.433 ; SDRAM_DP64_I:SDRAM_controller|p2_data3[9]                                                                              ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.171      ;
; 0.436 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[11]                                                                             ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.487      ; 1.177      ;
; 0.439 ; SDRAM_DP64_I:SDRAM_controller|p2_data1[3]                                                                              ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a3~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.177      ;
; 0.440 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[5]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a5~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.483      ; 1.177      ;
; 0.441 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[14]                                                                             ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a5~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.487      ; 1.182      ;
; 0.443 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[5]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a5~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.487      ; 1.184      ;
; 0.444 ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[14]                                                                                 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.479      ; 1.177      ;
; 0.444 ; SDRAM_DP64_I:SDRAM_controller|p2_data1[7]                                                                              ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a3~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.182      ;
; 0.445 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[3]                                                         ; RIPTIDE_II:CPU_inst|altshift_taps:PC_I_field1_rtl_0|shift_taps_cmm:auto_generated|altsyncram_2b81:altsyncram2|ram_block3a0~porta_datain_reg0    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.480      ; 1.179      ;
; 0.448 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[10]                                                                             ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.487      ; 1.189      ;
; 0.449 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[6]                                                         ; RIPTIDE_II:CPU_inst|altshift_taps:PC_I_field1_rtl_0|shift_taps_cmm:auto_generated|altsyncram_2b81:altsyncram2|ram_block3a0~porta_datain_reg0    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.480      ; 1.183      ;
; 0.450 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[4]                                                         ; RIPTIDE_II:CPU_inst|altshift_taps:PC_I_field1_rtl_0|shift_taps_cmm:auto_generated|altsyncram_2b81:altsyncram2|ram_block3a0~porta_datain_reg0    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.480      ; 1.184      ;
; 0.451 ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[7]                                                                                  ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.477      ; 1.182      ;
; 0.451 ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[3]                                                                                  ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.479      ; 1.184      ;
; 0.451 ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[0]                                                                ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[0]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; keyboard:keyboard_inst|tx_overwrite                                                                                    ; keyboard:keyboard_inst|tx_overwrite                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[1]                                                                 ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[1]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[2]                                                                ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[2]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[1]                                                                ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[1]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; keyboard:keyboard_inst|queue_8_8:tx_queue|full                                                                         ; keyboard:keyboard_inst|queue_8_8:tx_queue|full                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|rx_inhibit                                                               ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|rx_inhibit                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[0]                                                                 ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[0]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; keyboard:keyboard_inst|tx_active                                                                                       ; keyboard:keyboard_inst|tx_active                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|tx_shift_reg[0]                                                          ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|tx_shift_reg[0]                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.452 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|prev_hazard                                                               ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|prev_hazard                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; p_cache:p_cache_inst|p_miss_hold                                                                                       ; p_cache:p_cache_inst|p_miss_hold                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[14]                                                                             ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a5~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.482      ; 1.188      ;
; 0.452 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|UART:UART_inst|tx_active                                                                            ; serial:serial_inst|UART:UART_inst|tx_active                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; MSC:MSC_inst|p1_reset_reg                                                                                              ; MSC:MSC_inst|p1_reset_reg                                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; MSC:MSC_inst|p1_control_enable                                                                                         ; MSC:MSC_inst|p1_control_enable                                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; VGA:VGA_inst|VGA_mode                                                                                                  ; VGA:VGA_inst|VGA_mode                                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[0]                                                                 ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[0]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[2]                                                                 ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[2]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; keyboard:keyboard_inst|rx_overwrite                                                                                    ; keyboard:keyboard_inst|rx_overwrite                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; MSC:MSC_inst|p2_control_enable                                                                                         ; MSC:MSC_inst|p2_control_enable                                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[2]                                                                     ; serial:serial_inst|queue_8_8:rx_queue|read_addr[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[1]                                                                     ; serial:serial_inst|queue_8_8:rx_queue|read_addr[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[0]                                                                     ; serial:serial_inst|queue_8_8:rx_queue|read_addr[0]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|rx_overwrite                                                                                        ; serial:serial_inst|rx_overwrite                                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|regf_wren_reg                                                             ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|regf_wren_reg                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|rotate_mux_reg                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|rotate_mux_reg                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|rotate_source_reg                                                         ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|rotate_source_reg                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; MSC:MSC_inst|p2_flush_req                                                                                              ; MSC:MSC_inst|p2_flush_req                                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; MSC:MSC_inst|p2_reset_req                                                                                              ; MSC:MSC_inst|p2_reset_req                                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; keyboard:keyboard_inst|queue_8_8:rx_queue|full                                                                         ; keyboard:keyboard_inst|queue_8_8:rx_queue|full                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|queue_8_8:rx_queue|full                                                                             ; serial:serial_inst|queue_8_8:rx_queue|full                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|queue_8_8:rx_queue|write_addr[2]                                                                    ; serial:serial_inst|queue_8_8:rx_queue|write_addr[2]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|queue_8_8:rx_queue|write_addr[1]                                                                    ; serial:serial_inst|queue_8_8:rx_queue|write_addr[1]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|queue_8_8:rx_queue|write_addr[0]                                                                    ; serial:serial_inst|queue_8_8:rx_queue|write_addr[0]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|UART:UART_inst|rx_active                                                                            ; serial:serial_inst|UART:UART_inst|rx_active                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; keyboard:keyboard_inst|queue_8_8:rx_queue|write_addr[2]                                                                ; keyboard:keyboard_inst|queue_8_8:rx_queue|write_addr[2]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; keyboard:keyboard_inst|queue_8_8:rx_queue|write_addr[1]                                                                ; keyboard:keyboard_inst|queue_8_8:rx_queue|write_addr[1]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; keyboard:keyboard_inst|queue_8_8:rx_queue|write_addr[0]                                                                ; keyboard:keyboard_inst|queue_8_8:rx_queue|write_addr[0]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[2]                                                                 ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[2]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[1]                                                                 ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[1]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|tx_done                                                                  ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|tx_done                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; SDRAM_DP64_I:SDRAM_controller|sdram_ba[1]                                                                              ; SDRAM_DP64_I:SDRAM_controller|sdram_ba[1]                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_DP64_I:SDRAM_controller|sdram_ba[0]                                                                              ; SDRAM_DP64_I:SDRAM_controller|sdram_ba[0]                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[11]                                                                              ; SDRAM_DP64_I:SDRAM_controller|sdram_a[11]                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[10]                                                                              ; SDRAM_DP64_I:SDRAM_controller|sdram_a[10]                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[9]                                                                               ; SDRAM_DP64_I:SDRAM_controller|sdram_a[9]                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[8]                                                                               ; SDRAM_DP64_I:SDRAM_controller|sdram_a[8]                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[1]                                                                               ; SDRAM_DP64_I:SDRAM_controller|sdram_a[1]                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[0]                                                                               ; SDRAM_DP64_I:SDRAM_controller|sdram_a[0]                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
+-------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                                                                                                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.452 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; VGA:VGA_inst|MC6847_gen3:VDG|active_rows     ; VGA:VGA_inst|MC6847_gen3:VDG|active_rows                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2] ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1] ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]   ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]   ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]   ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]  ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]  ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.458 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]    ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.186      ;
; 0.464 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0] ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]   ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]  ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.469 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]    ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.197      ;
; 0.494 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]  ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.787      ;
; 0.501 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[9]  ; VGA:VGA_inst|MC6847_gen3:VDG|HSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.508 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]    ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.236      ;
; 0.516 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]  ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.809      ;
; 0.517 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[4]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[1]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.810      ;
; 0.518 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]    ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.246      ;
; 0.518 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[6]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[3]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.811      ;
; 0.525 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0] ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.819      ;
; 0.526 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0] ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.820      ;
; 0.655 ; VGA:VGA_inst|MC6847_gen3:VDG|active_area_s   ; VGA:VGA_inst|MC6847_gen3:VDG|B                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.949      ;
; 0.655 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[7]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[4]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.948      ;
; 0.656 ; VGA:VGA_inst|MC6847_gen3:VDG|active_area_s   ; VGA:VGA_inst|MC6847_gen3:VDG|R                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.950      ;
; 0.657 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[6]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[10]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.951      ;
; 0.658 ; VGA:VGA_inst|MC6847_gen3:VDG|active_area_s   ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.952      ;
; 0.659 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[5]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[2]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.952      ;
; 0.744 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[1]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.037      ;
; 0.745 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[3]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[3]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.746 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[2]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.752 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[1]    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.046      ;
; 0.752 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[5]    ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.045      ;
; 0.752 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[7]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[7]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.046      ;
; 0.753 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[6]    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.047      ;
; 0.754 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[1]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[5]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.048      ;
; 0.754 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[3]    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.048      ;
; 0.754 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[5]    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.048      ;
; 0.754 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[7]    ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.047      ;
; 0.754 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[5]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.048      ;
; 0.754 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[8]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[8]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.048      ;
; 0.755 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[6]    ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.048      ;
; 0.755 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[4]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.049      ;
; 0.755 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[4]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[4]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.048      ;
; 0.756 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[4]    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.050      ;
; 0.756 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[4]    ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.049      ;
; 0.756 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[7]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.049      ;
; 0.757 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[5]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[9]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.051      ;
; 0.757 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[9]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.050      ;
; 0.758 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[4]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[8]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.052      ;
; 0.759 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[3]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[7]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.053      ;
; 0.760 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[1]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.054      ;
; 0.762 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[5]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[0]    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.057      ;
; 0.765 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[8]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[6]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[8]  ; VGA:VGA_inst|MC6847_gen3:VDG|HSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.767 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1] ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.061      ;
; 0.770 ; VGA:VGA_inst|MC6847_gen3:VDG|active_rows     ; VGA:VGA_inst|MC6847_gen3:VDG|active_area                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.064      ;
; 0.770 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[9]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[9]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.064      ;
; 0.771 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[7]    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.065      ;
; 0.771 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[3]    ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.064      ;
; 0.771 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[3]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.065      ;
; 0.772 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[1]    ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.065      ;
; 0.774 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[2]    ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.067      ;
; 0.774 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[6]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.068      ;
; 0.775 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]  ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.068      ;
; 0.776 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]  ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.069      ;
; 0.776 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.070      ;
; 0.780 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[2]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.074      ;
; 0.786 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[0]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.080      ;
; 0.786 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]   ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.079      ;
; 0.789 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[0]    ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.082      ;
; 0.795 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[0]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.088      ;
; 0.810 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.104      ;
; 0.813 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1] ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.107      ;
; 0.818 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.112      ;
; 0.826 ; VGA:VGA_inst|VGA_mode                        ; VGA:VGA_inst|MC6847_gen3:VDG|AG_s                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 1.236      ;
; 0.873 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2] ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.167      ;
; 0.893 ; VGA:VGA_inst|MC6847_gen3:VDG|AG_s            ; VGA:VGA_inst|MC6847_gen3:VDG|DA[6]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.186      ;
; 0.913 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[3]   ; VGA:VGA_inst|MC6847_gen3:VDG|VSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.207      ;
; 0.917 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]   ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.210      ;
; 0.937 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.231      ;
; 0.938 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.232      ;
; 0.981 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]   ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.274      ;
; 0.984 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[2]    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.278      ;
; 0.988 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]  ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.281      ;
; 1.013 ; VGA:VGA_inst|MC6847_gen3:VDG|AG_s            ; VGA:VGA_inst|MC6847_gen3:VDG|DA[11]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.306      ;
; 1.021 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[0]         ; VGA:VGA_inst|MC6847_gen3:VDG|R                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.314      ;
; 1.030 ; VGA:VGA_inst|MC6847_gen3:VDG|AG_s            ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.323      ;
; 1.033 ; VGA:VGA_inst|MC6847_gen3:VDG|AG_s            ; VGA:VGA_inst|MC6847_gen3:VDG|R                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.326      ;
; 1.065 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[5]         ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.358      ;
; 1.070 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[5]  ; VGA:VGA_inst|MC6847_gen3:VDG|HSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.363      ;
; 1.078 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.372      ;
; 1.079 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.373      ;
; 1.086 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[3]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[0]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.373      ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                           ;
+--------+-------------------------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                                                                                                                ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 14.566 ; rst                     ; MSC:MSC_inst|p2_flush_req                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.108     ; 5.327      ;
; 14.566 ; rst                     ; MSC:MSC_inst|p2_reset_req                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.108     ; 5.327      ;
; 14.566 ; rst                     ; MSC:MSC_inst|prev_p2_reset_reg                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.108     ; 5.327      ;
; 14.566 ; rst                     ; MSC:MSC_inst|prev_p2_flush_reg                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.108     ; 5.327      ;
; 14.614 ; rst                     ; hex_low[3]                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.113     ; 5.274      ;
; 14.614 ; rst                     ; hex_low[2]                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.113     ; 5.274      ;
; 14.614 ; rst                     ; hex_low[1]                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.113     ; 5.274      ;
; 14.614 ; rst                     ; hex_low[0]                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.113     ; 5.274      ;
; 14.614 ; rst                     ; hex_low[7]                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.113     ; 5.274      ;
; 14.614 ; rst                     ; hex_low[6]                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.113     ; 5.274      ;
; 14.614 ; rst                     ; hex_low[5]                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.113     ; 5.274      ;
; 14.614 ; rst                     ; hex_low[4]                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.113     ; 5.274      ;
; 15.000 ; rst                     ; hex_high[7]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 4.910      ;
; 15.000 ; rst                     ; hex_high[6]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 4.910      ;
; 15.000 ; rst                     ; hex_high[5]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 4.910      ;
; 15.000 ; rst                     ; hex_high[4]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 4.910      ;
; 15.000 ; rst                     ; hex_high[3]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 4.910      ;
; 15.000 ; rst                     ; hex_high[2]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 4.910      ;
; 15.000 ; rst                     ; hex_high[1]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 4.910      ;
; 15.000 ; rst                     ; hex_high[0]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 4.910      ;
; 15.360 ; rst                     ; serial:serial_inst|tx_active                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.115     ; 4.526      ;
; 15.473 ; rst                     ; MSC:MSC_inst|p2_active                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.111     ; 4.417      ;
; 15.473 ; rst                     ; MSC:MSC_inst|prev_p2_req                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.111     ; 4.417      ;
; 15.474 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe4[3]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 4.454      ;
; 15.474 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe4[11]                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 4.454      ;
; 15.474 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 4.423      ;
; 15.474 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|dffe6                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 4.423      ;
; 15.475 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[12]                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.446      ;
; 15.475 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[8]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.446      ;
; 15.475 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[13]                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.446      ;
; 15.475 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[14]                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.446      ;
; 15.475 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[15]                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.446      ;
; 15.475 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|prev_hazard                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 4.454      ;
; 15.475 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[3]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 4.454      ;
; 15.475 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[13]                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 4.454      ;
; 15.475 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[13]                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 4.454      ;
; 15.475 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[14]                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 4.454      ;
; 15.475 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[14]                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 4.454      ;
; 15.475 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[15]                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 4.454      ;
; 15.475 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[15]                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 4.454      ;
; 15.475 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe4[8]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.446      ;
; 15.475 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_miss[13]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 4.454      ;
; 15.475 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe4[13]                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.446      ;
; 15.475 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_miss[14]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 4.454      ;
; 15.475 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe4[14]                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.446      ;
; 15.475 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_miss[15]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 4.454      ;
; 15.475 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe4[15]                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.446      ;
; 15.475 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_miss[12]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 4.454      ;
; 15.475 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe4[12]                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 4.446      ;
; 15.476 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[9]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 4.455      ;
; 15.476 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[8]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 4.455      ;
; 15.476 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[7]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 4.455      ;
; 15.476 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[6]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 4.455      ;
; 15.476 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[5]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 4.455      ;
; 15.476 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[9]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 4.455      ;
; 15.476 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[9]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 4.455      ;
; 15.476 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[8]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 4.455      ;
; 15.476 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[8]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 4.455      ;
; 15.476 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[7]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 4.455      ;
; 15.476 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[7]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 4.455      ;
; 15.476 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[6]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 4.455      ;
; 15.476 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[6]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 4.455      ;
; 15.476 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[5]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 4.455      ;
; 15.476 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[5]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 4.455      ;
; 15.479 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|merge_D04[0]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 4.431      ;
; 15.479 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|merge_D03[0]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 4.431      ;
; 15.479 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|merge_D02[0]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 4.431      ;
; 15.479 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|merge_D01[0]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 4.431      ;
; 15.479 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|merge_D04[1]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 4.431      ;
; 15.479 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|merge_D03[1]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 4.431      ;
; 15.479 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|merge_D02[1]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 4.431      ;
; 15.479 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|merge_D01[1]                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 4.431      ;
; 15.480 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|WC4                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 4.461      ;
; 15.480 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|WC3                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 4.461      ;
; 15.480 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|WC2                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 4.461      ;
; 15.480 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|rotate_S01[2]                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.090     ; 4.431      ;
; 15.480 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_mux3                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 4.428      ;
; 15.480 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_mux2                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 4.428      ;
; 15.480 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field3[1]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 4.462      ;
; 15.480 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field2[1]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 4.462      ;
; 15.480 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field1[1]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 4.462      ;
; 15.480 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|rotate_source1                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 4.428      ;
; 15.480 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|latch_wren4                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.089     ; 4.432      ;
; 15.480 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|latch_wren3                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.089     ; 4.432      ;
; 15.480 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|latch_wren2                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.089     ; 4.432      ;
; 15.480 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|latch_wren1                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.089     ; 4.432      ;
; 15.480 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|shift_L4[1]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.089     ; 4.432      ;
; 15.480 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|shift_L3[1]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.089     ; 4.432      ;
; 15.480 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|shift_L2[1]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.089     ; 4.432      ;
; 15.480 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|shift_L1[1]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.089     ; 4.432      ;
; 15.480 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_op3[1]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.089     ; 4.432      ;
; 15.480 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_op2[1]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.089     ; 4.432      ;
; 15.480 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_op3[0]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.090     ; 4.431      ;
; 15.480 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_op2[0]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.090     ; 4.431      ;
; 15.480 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_op1[0]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.090     ; 4.431      ;
; 15.480 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_op3[2]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.090     ; 4.431      ;
; 15.480 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field3[2]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 4.462      ;
; 15.480 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field2[2]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 4.462      ;
; 15.480 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field1[2]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 4.462      ;
; 15.480 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field3[0]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 4.462      ;
+--------+-------------------------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                                                        ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.699 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.460      ; 2.370      ;
; 1.699 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a1  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.460      ; 2.370      ;
; 1.699 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a2  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.460      ; 2.370      ;
; 1.699 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a3  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.460      ; 2.370      ;
; 1.699 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a4  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.460      ; 2.370      ;
; 1.699 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a5  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.460      ; 2.370      ;
; 1.699 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a6  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.460      ; 2.370      ;
; 1.699 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a7  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.460      ; 2.370      ;
; 1.699 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a8  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.460      ; 2.370      ;
; 1.699 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a9  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.460      ; 2.370      ;
; 1.699 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a10 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.460      ; 2.370      ;
; 1.699 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a11 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.460      ; 2.370      ;
; 1.699 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a12 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.460      ; 2.370      ;
; 1.699 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a13 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.460      ; 2.370      ;
; 1.699 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a14 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.460      ; 2.370      ;
; 1.699 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a15 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.460      ; 2.370      ;
; 2.453 ; rst                                                                                        ; serial:serial_inst|to_CPU[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 2.752      ;
; 2.453 ; rst                                                                                        ; serial:serial_inst|to_CPU[7]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 2.752      ;
; 2.732 ; rst                                                                                        ; VGA:VGA_inst|VGA_mode                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 3.020      ;
; 2.802 ; rst                                                                                        ; serial:serial_inst|to_CPU[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 3.096      ;
; 2.802 ; rst                                                                                        ; serial:serial_inst|to_CPU[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 3.096      ;
; 2.802 ; rst                                                                                        ; serial:serial_inst|rx_overwrite                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 3.096      ;
; 2.802 ; rst                                                                                        ; serial:serial_inst|to_CPU[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 3.096      ;
; 3.135 ; rst                                                                                        ; MSC:MSC_inst|p1_reset_req                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 3.395      ;
; 3.135 ; rst                                                                                        ; MSC:MSC_inst|p1_active                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 3.395      ;
; 3.135 ; rst                                                                                        ; MSC:MSC_inst|prev_p1_req                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 3.395      ;
; 3.135 ; rst                                                                                        ; MSC:MSC_inst|prev_p1_reset_reg                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 3.395      ;
; 3.302 ; rst                                                                                        ; keyboard:keyboard_inst|to_CPU[5]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.594      ;
; 3.302 ; rst                                                                                        ; keyboard:keyboard_inst|to_CPU[6]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.594      ;
; 3.302 ; rst                                                                                        ; keyboard:keyboard_inst|to_CPU[7]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.594      ;
; 3.302 ; rst                                                                                        ; keyboard:keyboard_inst|to_CPU[1]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.594      ;
; 3.302 ; rst                                                                                        ; keyboard:keyboard_inst|rx_overwrite                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.594      ;
; 3.302 ; rst                                                                                        ; keyboard:keyboard_inst|to_CPU[3]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.594      ;
; 3.303 ; rst                                                                                        ; MSC:MSC_inst|p1_reset_reg                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 3.581      ;
; 3.303 ; rst                                                                                        ; MSC:MSC_inst|p1_control_enable                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 3.581      ;
; 3.303 ; rst                                                                                        ; MSC:MSC_inst|p2_reset_reg                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 3.581      ;
; 3.303 ; rst                                                                                        ; MSC:MSC_inst|p2_flush_reg                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 3.581      ;
; 3.303 ; rst                                                                                        ; MSC:MSC_inst|p2_control_enable                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 3.581      ;
; 3.336 ; rst                                                                                        ; MSC:MSC_inst|program_page[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 3.616      ;
; 3.336 ; rst                                                                                        ; MSC:MSC_inst|data_page[5]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 3.616      ;
; 3.336 ; rst                                                                                        ; MSC:MSC_inst|program_page[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 3.616      ;
; 3.336 ; rst                                                                                        ; MSC:MSC_inst|data_page[4]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 3.616      ;
; 3.336 ; rst                                                                                        ; MSC:MSC_inst|program_page[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 3.616      ;
; 3.336 ; rst                                                                                        ; MSC:MSC_inst|data_page[6]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 3.616      ;
; 3.336 ; rst                                                                                        ; MSC:MSC_inst|data_page[2]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 3.616      ;
; 3.336 ; rst                                                                                        ; MSC:MSC_inst|program_page[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 3.616      ;
; 3.336 ; rst                                                                                        ; MSC:MSC_inst|program_page[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 3.616      ;
; 3.336 ; rst                                                                                        ; MSC:MSC_inst|data_page[1]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 3.616      ;
; 3.336 ; rst                                                                                        ; MSC:MSC_inst|data_page[0]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 3.616      ;
; 3.336 ; rst                                                                                        ; MSC:MSC_inst|program_page[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 3.616      ;
; 3.336 ; rst                                                                                        ; MSC:MSC_inst|data_page[3]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 3.616      ;
; 3.369 ; rst                                                                                        ; serial:serial_inst|to_CPU[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.676      ;
; 3.399 ; rst                                                                                        ; serial:serial_inst|to_CPU[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 3.705      ;
; 3.399 ; rst                                                                                        ; keyboard:keyboard_inst|to_CPU[2]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 3.705      ;
; 3.399 ; rst                                                                                        ; keyboard:keyboard_inst|to_CPU[0]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 3.705      ;
; 3.399 ; rst                                                                                        ; keyboard:keyboard_inst|tx_overwrite                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 3.705      ;
; 3.399 ; rst                                                                                        ; keyboard:keyboard_inst|to_CPU[4]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 3.705      ;
; 3.420 ; rst                                                                                        ; keyboard:keyboard_inst|tx_active                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 3.725      ;
; 3.507 ; rst                                                                                        ; serial:serial_inst|to_CPU[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 3.792      ;
; 3.507 ; rst                                                                                        ; serial:serial_inst|tx_overwrite                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 3.792      ;
; 3.713 ; rst                                                                                        ; MSC:MSC_inst|p2_active                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 3.977      ;
; 3.713 ; rst                                                                                        ; MSC:MSC_inst|prev_p2_req                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 3.977      ;
; 3.820 ; rst                                                                                        ; serial:serial_inst|tx_active                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 4.092      ;
; 3.890 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[10]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 4.207      ;
; 3.890 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[1]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 4.207      ;
; 3.890 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[9]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 4.207      ;
; 3.890 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[2]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 4.207      ;
; 3.890 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[1]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 4.207      ;
; 3.890 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[2]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 4.207      ;
; 3.890 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[3]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 4.207      ;
; 3.890 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[3]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 4.207      ;
; 3.890 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[4]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 4.207      ;
; 3.890 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[4]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 4.207      ;
; 3.890 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[11]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 4.207      ;
; 3.890 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[0]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 4.206      ;
; 3.890 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[0]                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 4.206      ;
; 3.890 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[0]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 4.206      ;
; 3.890 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[1]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 4.206      ;
; 3.890 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[2]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 4.206      ;
; 3.890 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[3]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 4.206      ;
; 3.890 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[4]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 4.206      ;
; 3.890 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[10]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 4.206      ;
; 3.890 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[1]                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 4.206      ;
; 3.890 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[2]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 4.206      ;
; 3.890 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[2]                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 4.206      ;
; 3.890 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[3]                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 4.206      ;
; 3.890 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[4]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 4.206      ;
; 3.890 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[4]                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 4.206      ;
; 3.890 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[10]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 4.206      ;
; 3.890 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[10]                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 4.206      ;
; 3.890 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe4[4]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 4.197      ;
; 3.890 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe4[9]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 4.207      ;
; 3.890 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe4[10]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 4.207      ;
; 3.892 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[13]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 4.206      ;
; 3.892 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[14]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 4.206      ;
; 3.892 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[15]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 4.206      ;
; 3.892 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_miss[0]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 4.207      ;
; 3.892 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|prev_p_cache_miss                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 4.206      ;
; 3.892 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_miss[2]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 4.207      ;
; 3.892 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_miss[1]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 4.207      ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                         ;
+-----------+-----------------+------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                           ; Note ;
+-----------+-----------------+------------------------------------------------------+------+
; 80.03 MHz ; 80.03 MHz       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 82.83 MHz ; 82.83 MHz       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.106 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 7.504 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.340 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.401 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 14.833 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.544 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.716  ; 0.000         ;
; clk                                                  ; 9.855  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.716 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 5.106  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2]                ; sdram_clk    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.000      ; 4.684      ;
; 8.076  ; SDRAM_DP64_I:SDRAM_controller|gate_out                              ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.494     ; 8.210      ;
; 8.314  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[17] ; seg_sel[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.524     ; 7.942      ;
; 8.324  ; SDRAM_DP64_I:SDRAM_controller|data_out[2]                           ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.495     ; 7.961      ;
; 8.385  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[16] ; seg_sel[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.524     ; 7.871      ;
; 8.419  ; SDRAM_DP64_I:SDRAM_controller|gate_out                              ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.494     ; 7.867      ;
; 8.783  ; SDRAM_DP64_I:SDRAM_controller|data_out[14]                          ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.491     ; 7.506      ;
; 8.923  ; hex_high[3]                                                         ; hex_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.523     ; 7.334      ;
; 8.986  ; hex_high[5]                                                         ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.523     ; 7.271      ;
; 9.058  ; hex_high[3]                                                         ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.523     ; 7.199      ;
; 9.148  ; hex_high[7]                                                         ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.523     ; 7.109      ;
; 9.306  ; hex_high[6]                                                         ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.523     ; 6.951      ;
; 9.349  ; hex_high[5]                                                         ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.523     ; 6.908      ;
; 9.400  ; hex_high[7]                                                         ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.523     ; 6.857      ;
; 9.432  ; hex_high[4]                                                         ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.523     ; 6.825      ;
; 9.437  ; hex_high[3]                                                         ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.523     ; 6.820      ;
; 9.517  ; hex_high[6]                                                         ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.523     ; 6.740      ;
; 9.534  ; hex_high[6]                                                         ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.523     ; 6.723      ;
; 9.555  ; hex_high[5]                                                         ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.523     ; 6.702      ;
; 9.575  ; hex_high[0]                                                         ; hex_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.523     ; 6.682      ;
; 9.586  ; SDRAM_DP64_I:SDRAM_controller|sdram_a[2]                            ; sdram_a[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.497     ; 6.697      ;
; 9.619  ; hex_high[3]                                                         ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.523     ; 6.638      ;
; 9.678  ; hex_high[5]                                                         ; hex_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.523     ; 6.579      ;
; 9.707  ; hex_high[2]                                                         ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.523     ; 6.550      ;
; 9.763  ; hex_high[2]                                                         ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.523     ; 6.494      ;
; 9.768  ; hex_low[7]                                                          ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.501     ; 6.511      ;
; 9.784  ; hex_high[7]                                                         ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.523     ; 6.473      ;
; 9.798  ; SDRAM_DP64_I:SDRAM_controller|sdram_a[7]                            ; sdram_a[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.497     ; 6.485      ;
; 9.802  ; hex_high[3]                                                         ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.523     ; 6.455      ;
; 9.804  ; hex_high[7]                                                         ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.523     ; 6.453      ;
; 9.822  ; hex_low[4]                                                          ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.501     ; 6.457      ;
; 9.824  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[16] ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.524     ; 6.432      ;
; 9.833  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[17] ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.524     ; 6.423      ;
; 9.834  ; hex_high[1]                                                         ; hex_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.523     ; 6.423      ;
; 9.840  ; hex_high[7]                                                         ; hex_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.523     ; 6.417      ;
; 9.841  ; hex_high[7]                                                         ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.523     ; 6.416      ;
; 9.849  ; hex_high[4]                                                         ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.523     ; 6.408      ;
; 9.854  ; hex_low[0]                                                          ; hex_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.501     ; 6.425      ;
; 9.906  ; hex_high[3]                                                         ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.523     ; 6.351      ;
; 9.906  ; hex_high[5]                                                         ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.523     ; 6.351      ;
; 9.908  ; SDRAM_DP64_I:SDRAM_controller|gate_out                              ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.494     ; 6.378      ;
; 9.919  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[16] ; hex_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.524     ; 6.337      ;
; 9.940  ; hex_high[1]                                                         ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.523     ; 6.317      ;
; 9.947  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[17] ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.524     ; 6.309      ;
; 9.948  ; hex_high[6]                                                         ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.523     ; 6.309      ;
; 9.957  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[17] ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.524     ; 6.299      ;
; 9.958  ; SDRAM_DP64_I:SDRAM_controller|gate_out                              ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.494     ; 6.328      ;
; 9.960  ; hex_high[2]                                                         ; hex_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.523     ; 6.297      ;
; 9.970  ; hex_high[5]                                                         ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.523     ; 6.287      ;
; 9.976  ; hex_high[4]                                                         ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.523     ; 6.281      ;
; 9.984  ; hex_high[0]                                                         ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.523     ; 6.273      ;
; 9.984  ; hex_low[6]                                                          ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.501     ; 6.295      ;
; 10.018 ; hex_low[3]                                                          ; hex_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.501     ; 6.261      ;
; 10.029 ; hex_high[5]                                                         ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.523     ; 6.228      ;
; 10.034 ; hex_high[4]                                                         ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.523     ; 6.223      ;
; 10.046 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[17] ; hex_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.524     ; 6.210      ;
; 10.062 ; hex_low[4]                                                          ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.501     ; 6.217      ;
; 10.071 ; hex_high[6]                                                         ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.523     ; 6.186      ;
; 10.072 ; hex_high[0]                                                         ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.523     ; 6.185      ;
; 10.087 ; SDRAM_DP64_I:SDRAM_controller|gate_out                              ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.494     ; 6.199      ;
; 10.087 ; SDRAM_DP64_I:SDRAM_controller|gate_out                              ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.494     ; 6.199      ;
; 10.091 ; SDRAM_DP64_I:SDRAM_controller|gate_out                              ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.494     ; 6.195      ;
; 10.091 ; SDRAM_DP64_I:SDRAM_controller|gate_out                              ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.494     ; 6.195      ;
; 10.112 ; hex_low[5]                                                          ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.501     ; 6.167      ;
; 10.116 ; hex_high[1]                                                         ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.523     ; 6.141      ;
; 10.117 ; SDRAM_DP64_I:SDRAM_controller|gate_out                              ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.494     ; 6.169      ;
; 10.117 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[16] ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.524     ; 6.139      ;
; 10.131 ; hex_low[7]                                                          ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.501     ; 6.148      ;
; 10.139 ; hex_low[4]                                                          ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.501     ; 6.140      ;
; 10.142 ; hex_high[6]                                                         ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.523     ; 6.115      ;
; 10.154 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[16] ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.524     ; 6.102      ;
; 10.181 ; hex_high[0]                                                         ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.523     ; 6.076      ;
; 10.182 ; hex_high[4]                                                         ; hex_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.523     ; 6.075      ;
; 10.231 ; hex_low[6]                                                          ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.501     ; 6.048      ;
; 10.245 ; hex_high[6]                                                         ; hex_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.523     ; 6.012      ;
; 10.251 ; hex_high[2]                                                         ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.523     ; 6.006      ;
; 10.268 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[17] ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.524     ; 5.988      ;
; 10.275 ; hex_high[4]                                                         ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.523     ; 5.982      ;
; 10.294 ; hex_low[0]                                                          ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.501     ; 5.985      ;
; 10.297 ; hex_high[2]                                                         ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.523     ; 5.960      ;
; 10.304 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[16] ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.524     ; 5.952      ;
; 10.316 ; hex_low[3]                                                          ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.501     ; 5.963      ;
; 10.317 ; hex_high[3]                                                         ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.523     ; 5.940      ;
; 10.318 ; hex_low[5]                                                          ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.501     ; 5.961      ;
; 10.330 ; hex_low[1]                                                          ; hex_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.501     ; 5.949      ;
; 10.337 ; hex_low[0]                                                          ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.501     ; 5.942      ;
; 10.356 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[17] ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.524     ; 5.900      ;
; 10.373 ; SDRAM_DP64_I:SDRAM_controller|data_out[6]                           ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.495     ; 5.912      ;
; 10.387 ; hex_low[2]                                                          ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.501     ; 5.892      ;
; 10.389 ; hex_high[1]                                                         ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.523     ; 5.868      ;
; 10.389 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[16] ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.524     ; 5.867      ;
; 10.435 ; hex_high[0]                                                         ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.523     ; 5.822      ;
; 10.441 ; hex_low[7]                                                          ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.501     ; 5.838      ;
; 10.453 ; hex_low[2]                                                          ; hex_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.501     ; 5.826      ;
; 10.458 ; hex_high[4]                                                         ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.523     ; 5.799      ;
; 10.469 ; hex_low[6]                                                          ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.501     ; 5.810      ;
; 10.482 ; SDRAM_DP64_I:SDRAM_controller|gate_out                              ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.494     ; 5.804      ;
; 10.500 ; hex_low[1]                                                          ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.501     ; 5.779      ;
; 10.522 ; hex_high[7]                                                         ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.523     ; 5.735      ;
; 10.525 ; hex_low[0]                                                          ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.501     ; 5.754      ;
+--------+---------------------------------------------------------------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                                                             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 7.504 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[10]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.410     ; 12.088     ;
; 7.504 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[1]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.410     ; 12.088     ;
; 7.504 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[9]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.410     ; 12.088     ;
; 7.504 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[2]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.410     ; 12.088     ;
; 7.504 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[1]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.410     ; 12.088     ;
; 7.504 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[2]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.410     ; 12.088     ;
; 7.504 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[3]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.410     ; 12.088     ;
; 7.504 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[3]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.410     ; 12.088     ;
; 7.504 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[4]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.410     ; 12.088     ;
; 7.504 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[4]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.410     ; 12.088     ;
; 7.504 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[11]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.410     ; 12.088     ;
; 7.704 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[12]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.421     ; 11.877     ;
; 7.704 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[8]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.421     ; 11.877     ;
; 7.704 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[13]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.421     ; 11.877     ;
; 7.704 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[14]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.421     ; 11.877     ;
; 7.704 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[15]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.421     ; 11.877     ;
; 7.722 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[13]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.414     ; 11.866     ;
; 7.722 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[14]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.414     ; 11.866     ;
; 7.722 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[15]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.414     ; 11.866     ;
; 7.881 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[9]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.410     ; 11.711     ;
; 7.881 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[8]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.410     ; 11.711     ;
; 7.881 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[7]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.410     ; 11.711     ;
; 7.881 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[6]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.410     ; 11.711     ;
; 7.881 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[5]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.410     ; 11.711     ;
; 7.910 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[11]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.415     ; 11.677     ;
; 7.910 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[12]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.415     ; 11.677     ;
; 8.178 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[0]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.405     ; 11.419     ;
; 8.178 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[0]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.405     ; 11.419     ;
; 8.178 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[5]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.405     ; 11.419     ;
; 8.178 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[5]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.405     ; 11.419     ;
; 8.178 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[6]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.405     ; 11.419     ;
; 8.178 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[6]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.405     ; 11.419     ;
; 8.178 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[7]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.405     ; 11.419     ;
; 8.178 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[7]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.405     ; 11.419     ;
; 8.385 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|I_alternate[10]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.414     ; 11.203     ;
; 8.385 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|I_alternate[5]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.414     ; 11.203     ;
; 8.385 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|I_alternate[6]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.414     ; 11.203     ;
; 8.385 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|I_alternate[7]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.414     ; 11.203     ;
; 8.385 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|I_alternate[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.414     ; 11.203     ;
; 8.447 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|shift_merge:shift_merge0|RBA_reg[0]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.397     ; 11.158     ;
; 8.587 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[0]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.411     ; 11.004     ;
; 8.587 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[1]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.411     ; 11.004     ;
; 8.587 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[2]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.411     ; 11.004     ;
; 8.587 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[3]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.411     ; 11.004     ;
; 8.587 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[4]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.411     ; 11.004     ;
; 8.587 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[10]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.411     ; 11.004     ;
; 8.617 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|I_alternate[14]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.415     ; 10.970     ;
; 8.617 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|I_alternate[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.415     ; 10.970     ;
; 8.617 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|I_alternate[11]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.415     ; 10.970     ;
; 8.617 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|I_alternate[15]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.415     ; 10.970     ;
; 8.617 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|I_alternate[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.415     ; 10.970     ;
; 8.617 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|I_alternate[3]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.415     ; 10.970     ;
; 8.617 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|I_alternate[9]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.415     ; 10.970     ;
; 8.617 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|I_alternate[12]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.415     ; 10.970     ;
; 8.617 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|I_alternate[8]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.415     ; 10.970     ;
; 8.617 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|I_alternate[13]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.415     ; 10.970     ;
; 8.617 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|I_alternate[4]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.415     ; 10.970     ;
; 8.624 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[0]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.413     ; 10.965     ;
; 8.624 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[1]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.413     ; 10.965     ;
; 8.624 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[10]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.413     ; 10.965     ;
; 8.624 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[8]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.413     ; 10.965     ;
; 8.680 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|rotate_R_reg[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.406     ; 10.916     ;
; 8.689 ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[9]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.413     ; 10.900     ;
; 8.692 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|alu_mux_reg            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.405     ; 10.905     ;
; 8.692 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.405     ; 10.905     ;
; 8.692 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|regf_a_reg[2]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.405     ; 10.905     ;
; 8.695 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|rotate_R_reg[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.405     ; 10.902     ;
; 8.695 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[2]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.405     ; 10.902     ;
; 8.695 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[3]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.405     ; 10.902     ;
; 8.695 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[4]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.405     ; 10.902     ;
; 8.695 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[9]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.405     ; 10.902     ;
; 8.695 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[5]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.405     ; 10.902     ;
; 8.695 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[6]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.405     ; 10.902     ;
; 8.695 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[7]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.405     ; 10.902     ;
; 8.710 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|XEC                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.405     ; 10.887     ;
; 8.710 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|JMP                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.405     ; 10.887     ;
; 8.710 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_wren_reg         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.405     ; 10.887     ;
; 8.710 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|alu_op_reg[1]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.405     ; 10.887     ;
; 8.710 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|alu_op_reg[0]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.405     ; 10.887     ;
; 8.710 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|alu_op_reg[2]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.405     ; 10.887     ;
; 8.710 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|WC_reg                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.405     ; 10.887     ;
; 8.726 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|regf_w_reg[2]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.408     ; 10.868     ;
; 8.726 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|regf_w_reg[1]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.408     ; 10.868     ;
; 8.726 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|regf_w_reg[0]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.408     ; 10.868     ;
; 8.726 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|merge_D0_reg[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.408     ; 10.868     ;
; 8.726 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.408     ; 10.868     ;
; 8.726 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|merge_D0_reg[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.408     ; 10.868     ;
; 8.726 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|merge_D0_reg[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.408     ; 10.868     ;
; 8.726 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|regf_a_reg[1]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.408     ; 10.868     ;
; 8.806 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|RET                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.406     ; 10.790     ;
; 8.806 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|CALL                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.406     ; 10.790     ;
; 8.806 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|NZT                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.406     ; 10.790     ;
; 8.993 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[0]                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.411     ; 10.598     ;
; 8.993 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[0]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.411     ; 10.598     ;
; 8.993 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[1]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.411     ; 10.598     ;
; 8.993 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[2]                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.411     ; 10.598     ;
; 8.993 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[2]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.411     ; 10.598     ;
; 8.993 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[3]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.411     ; 10.598     ;
; 8.993 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[4]                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.411     ; 10.598     ;
; 8.993 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[4]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.411     ; 10.598     ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                                                                                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.340 ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[5]                                                                                  ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.420      ; 0.990      ;
; 0.376 ; SDRAM_DP64_I:SDRAM_controller|p2_data1[6]                                                                              ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a3~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.430      ; 1.036      ;
; 0.377 ; SDRAM_DP64_I:SDRAM_controller|p2_data0[5]                                                                              ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a3~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.430      ; 1.037      ;
; 0.377 ; SDRAM_DP64_I:SDRAM_controller|p2_data1[5]                                                                              ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a3~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.430      ; 1.037      ;
; 0.379 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[10]                                                                             ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.429      ; 1.038      ;
; 0.381 ; SDRAM_DP64_I:SDRAM_controller|p2_data2[9]                                                                              ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.430      ; 1.041      ;
; 0.381 ; SDRAM_DP64_I:SDRAM_controller|p2_data0[4]                                                                              ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a3~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.430      ; 1.041      ;
; 0.382 ; SDRAM_DP64_I:SDRAM_controller|p2_data3[12]                                                                             ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.430      ; 1.042      ;
; 0.383 ; SDRAM_DP64_I:SDRAM_controller|p2_data2[10]                                                                             ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.430      ; 1.043      ;
; 0.383 ; SDRAM_DP64_I:SDRAM_controller|p2_data1[4]                                                                              ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a3~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.430      ; 1.043      ;
; 0.385 ; SDRAM_DP64_I:SDRAM_controller|p2_data0[6]                                                                              ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a3~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.430      ; 1.045      ;
; 0.386 ; SDRAM_DP64_I:SDRAM_controller|p2_data3[10]                                                                             ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.430      ; 1.046      ;
; 0.386 ; SDRAM_DP64_I:SDRAM_controller|p2_data0[7]                                                                              ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a3~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.430      ; 1.046      ;
; 0.387 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[7]                                                         ; RIPTIDE_II:CPU_inst|altshift_taps:PC_I_field1_rtl_0|shift_taps_cmm:auto_generated|altsyncram_2b81:altsyncram2|ram_block3a0~porta_datain_reg0    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.421      ; 1.038      ;
; 0.387 ; SDRAM_DP64_I:SDRAM_controller|p2_data2[8]                                                                              ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.430      ; 1.047      ;
; 0.388 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[4]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a1~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.431      ; 1.049      ;
; 0.389 ; SDRAM_DP64_I:SDRAM_controller|p2_data0[3]                                                                              ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a3~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.430      ; 1.049      ;
; 0.390 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[1]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a1~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.045      ;
; 0.391 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[9]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.045      ;
; 0.391 ; SDRAM_DP64_I:SDRAM_controller|p2_data3[11]                                                                             ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.430      ; 1.051      ;
; 0.395 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[11]                                                                             ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.431      ; 1.056      ;
; 0.395 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[14]                                                                             ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a5~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.430      ; 1.055      ;
; 0.395 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[3]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a1~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.431      ; 1.056      ;
; 0.397 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[0]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_datain_reg0             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.431      ; 1.058      ;
; 0.400 ; serial:serial_inst|UART:UART_inst|tx_active                                                                            ; serial:serial_inst|UART:UART_inst|tx_active                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[0]                                                                ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[0]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; keyboard:keyboard_inst|tx_overwrite                                                                                    ; keyboard:keyboard_inst|tx_overwrite                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[0]                                                                 ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[0]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[1]                                                                 ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[1]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[2]                                                                 ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[2]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[2]                                                                     ; serial:serial_inst|queue_8_8:rx_queue|read_addr[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[1]                                                                     ; serial:serial_inst|queue_8_8:rx_queue|read_addr[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; serial:serial_inst|rx_overwrite                                                                                        ; serial:serial_inst|rx_overwrite                                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|regf_wren_reg                                                             ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|regf_wren_reg                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|rotate_mux_reg                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|rotate_mux_reg                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|rotate_source_reg                                                         ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|rotate_source_reg                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; keyboard:keyboard_inst|queue_8_8:tx_queue|full                                                                         ; keyboard:keyboard_inst|queue_8_8:tx_queue|full                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; keyboard:keyboard_inst|queue_8_8:rx_queue|full                                                                         ; keyboard:keyboard_inst|queue_8_8:rx_queue|full                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; serial:serial_inst|queue_8_8:rx_queue|full                                                                             ; serial:serial_inst|queue_8_8:rx_queue|full                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; serial:serial_inst|UART:UART_inst|rx_active                                                                            ; serial:serial_inst|UART:UART_inst|rx_active                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; keyboard:keyboard_inst|queue_8_8:rx_queue|write_addr[2]                                                                ; keyboard:keyboard_inst|queue_8_8:rx_queue|write_addr[2]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; keyboard:keyboard_inst|queue_8_8:rx_queue|write_addr[1]                                                                ; keyboard:keyboard_inst|queue_8_8:rx_queue|write_addr[1]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; keyboard:keyboard_inst|queue_8_8:rx_queue|write_addr[0]                                                                ; keyboard:keyboard_inst|queue_8_8:rx_queue|write_addr[0]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|rx_inhibit                                                               ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|rx_inhibit                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[2]                                                                 ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[2]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[1]                                                                 ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[1]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|tx_done                                                                  ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|tx_done                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|tx_shift_reg[0]                                                          ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|tx_shift_reg[0]                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; SDRAM_DP64_I:SDRAM_controller|sdram_ba[1]                                                                              ; SDRAM_DP64_I:SDRAM_controller|sdram_ba[1]                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_DP64_I:SDRAM_controller|sdram_ba[0]                                                                              ; SDRAM_DP64_I:SDRAM_controller|sdram_ba[0]                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[11]                                                                              ; SDRAM_DP64_I:SDRAM_controller|sdram_a[11]                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[10]                                                                              ; SDRAM_DP64_I:SDRAM_controller|sdram_a[10]                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[8]                                                                               ; SDRAM_DP64_I:SDRAM_controller|sdram_a[8]                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[2]                                                                             ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[2]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[1]                                                                             ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[1]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[0]                                                                             ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[0]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|prev_hazard                                                               ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|prev_hazard                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; p_cache:p_cache_inst|p_miss_hold                                                                                       ; p_cache:p_cache_inst|p_miss_hold                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; MSC:MSC_inst|p1_reset_req                                                                                              ; MSC:MSC_inst|p1_reset_req                                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; p_cache:p_cache_inst|reset_active                                                                                      ; p_cache:p_cache_inst|reset_active                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; MSC:MSC_inst|p1_active                                                                                                 ; MSC:MSC_inst|p1_active                                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_DP64_I:SDRAM_controller|word_address[1]                                                                          ; SDRAM_DP64_I:SDRAM_controller|word_address[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_DP64_I:SDRAM_controller|word_address[0]                                                                          ; SDRAM_DP64_I:SDRAM_controller|word_address[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|UART:UART_inst|tx_frame[6]                                                                          ; serial:serial_inst|UART:UART_inst|tx_frame[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|UART:UART_inst|tx_frame[7]                                                                          ; serial:serial_inst|UART:UART_inst|tx_frame[7]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|UART:UART_inst|tx_frame[5]                                                                          ; serial:serial_inst|UART:UART_inst|tx_frame[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|UART:UART_inst|tx_frame[4]                                                                          ; serial:serial_inst|UART:UART_inst|tx_frame[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|UART:UART_inst|tx_frame[3]                                                                          ; serial:serial_inst|UART:UART_inst|tx_frame[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|UART:UART_inst|tx_frame[2]                                                                          ; serial:serial_inst|UART:UART_inst|tx_frame[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|UART:UART_inst|tx_frame[1]                                                                          ; serial:serial_inst|UART:UART_inst|tx_frame[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|queue_8_8:tx_queue|write_addr[1]                                                                    ; serial:serial_inst|queue_8_8:tx_queue|write_addr[1]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|queue_8_8:tx_queue|full                                                                             ; serial:serial_inst|queue_8_8:tx_queue|full                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|queue_8_8:tx_queue|write_addr[2]                                                                    ; serial:serial_inst|queue_8_8:tx_queue|write_addr[2]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; MSC:MSC_inst|p1_reset_reg                                                                                              ; MSC:MSC_inst|p1_reset_reg                                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; MSC:MSC_inst|p1_control_enable                                                                                         ; MSC:MSC_inst|p1_control_enable                                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; VGA:VGA_inst|VGA_mode                                                                                                  ; VGA:VGA_inst|VGA_mode                                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[2]                                                                ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[2]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[1]                                                                ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[1]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; keyboard:keyboard_inst|rx_overwrite                                                                                    ; keyboard:keyboard_inst|rx_overwrite                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; MSC:MSC_inst|p2_control_enable                                                                                         ; MSC:MSC_inst|p2_control_enable                                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[0]                                                                     ; serial:serial_inst|queue_8_8:rx_queue|read_addr[0]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|queue_8_8:tx_queue|write_addr[0]                                                                    ; serial:serial_inst|queue_8_8:tx_queue|write_addr[0]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|tx_overwrite                                                                                        ; serial:serial_inst|tx_overwrite                                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; d_cache:d_cache_inst|d_miss_hold                                                                                       ; d_cache:d_cache_inst|d_miss_hold                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; d_cache:d_cache_inst|CPU_wren_hold                                                                                     ; d_cache:d_cache_inst|CPU_wren_hold                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; MSC:MSC_inst|p2_flush_req                                                                                              ; MSC:MSC_inst|p2_flush_req                                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; MSC:MSC_inst|p2_reset_req                                                                                              ; MSC:MSC_inst|p2_reset_req                                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[2]                                                                     ; serial:serial_inst|queue_8_8:tx_queue|read_addr[2]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[1]                                                                     ; serial:serial_inst|queue_8_8:tx_queue|read_addr[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|queue_8_8:rx_queue|write_addr[2]                                                                    ; serial:serial_inst|queue_8_8:rx_queue|write_addr[2]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|queue_8_8:rx_queue|write_addr[1]                                                                    ; serial:serial_inst|queue_8_8:rx_queue|write_addr[1]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|queue_8_8:rx_queue|write_addr[0]                                                                    ; serial:serial_inst|queue_8_8:rx_queue|write_addr[0]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[0]                                                                 ; keyboard:keyboard_inst|queue_8_8:tx_queue|read_addr[0]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; keyboard:keyboard_inst|tx_active                                                                                       ; keyboard:keyboard_inst|tx_active                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[9]                                                                               ; SDRAM_DP64_I:SDRAM_controller|sdram_a[9]                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[1]                                                                               ; SDRAM_DP64_I:SDRAM_controller|sdram_a[1]                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[0]                                                                               ; SDRAM_DP64_I:SDRAM_controller|sdram_a[0]                                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_DP64_I:SDRAM_controller|ready1                                                                                   ; SDRAM_DP64_I:SDRAM_controller|ready1                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_DP64_I:SDRAM_controller|p1_req_flag                                                                              ; SDRAM_DP64_I:SDRAM_controller|p1_req_flag                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
+-------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                                                                                                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.401 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; VGA:VGA_inst|MC6847_gen3:VDG|active_rows     ; VGA:VGA_inst|MC6847_gen3:VDG|active_rows                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2] ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1] ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]   ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]   ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]   ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]  ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]  ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0] ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]   ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]  ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.437 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]    ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.083      ;
; 0.447 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]    ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.093      ;
; 0.458 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]  ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.725      ;
; 0.466 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[9]  ; VGA:VGA_inst|MC6847_gen3:VDG|HSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.733      ;
; 0.477 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]  ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.744      ;
; 0.481 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]    ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.127      ;
; 0.483 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0] ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.751      ;
; 0.483 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0] ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.751      ;
; 0.485 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[4]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[1]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.753      ;
; 0.488 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[6]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[3]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.756      ;
; 0.490 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]    ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.136      ;
; 0.612 ; VGA:VGA_inst|MC6847_gen3:VDG|active_area_s   ; VGA:VGA_inst|MC6847_gen3:VDG|B                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.880      ;
; 0.613 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[7]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[4]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.881      ;
; 0.614 ; VGA:VGA_inst|MC6847_gen3:VDG|active_area_s   ; VGA:VGA_inst|MC6847_gen3:VDG|R                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.882      ;
; 0.615 ; VGA:VGA_inst|MC6847_gen3:VDG|active_area_s   ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.883      ;
; 0.615 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[6]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[10]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.883      ;
; 0.617 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[5]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[2]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.885      ;
; 0.693 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[2]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.960      ;
; 0.694 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[1]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.961      ;
; 0.695 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[3]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[3]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.962      ;
; 0.699 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[5]    ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.967      ;
; 0.700 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[7]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[7]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.968      ;
; 0.701 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[6]    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.969      ;
; 0.701 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[5]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.969      ;
; 0.702 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[1]    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.970      ;
; 0.702 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[7]    ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.970      ;
; 0.703 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[3]    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.971      ;
; 0.703 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[5]    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.971      ;
; 0.704 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[1]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[5]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[6]    ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[4]    ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[4]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[4]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.971      ;
; 0.704 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[7]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.971      ;
; 0.705 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[9]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.972      ;
; 0.706 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[8]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[8]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.707 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[5]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[9]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[4]    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[4]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[3]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[7]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.709 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[4]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[8]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.977      ;
; 0.711 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[1]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[5]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.978      ;
; 0.714 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[9]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[9]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.982      ;
; 0.716 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[1]    ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.984      ;
; 0.716 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[8]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.983      ;
; 0.716 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[6]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.983      ;
; 0.716 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[8]  ; VGA:VGA_inst|MC6847_gen3:VDG|HSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.983      ;
; 0.717 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[7]    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.985      ;
; 0.717 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[0]    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.985      ;
; 0.717 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[3]    ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.985      ;
; 0.717 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[3]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.985      ;
; 0.718 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[2]    ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.986      ;
; 0.719 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[6]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.987      ;
; 0.719 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1] ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.987      ;
; 0.720 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.988      ;
; 0.722 ; VGA:VGA_inst|MC6847_gen3:VDG|active_rows     ; VGA:VGA_inst|MC6847_gen3:VDG|active_area                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.990      ;
; 0.722 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[2]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.990      ;
; 0.729 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]  ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.996      ;
; 0.731 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]  ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.998      ;
; 0.734 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]   ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.001      ;
; 0.737 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[0]    ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.005      ;
; 0.738 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[0]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.006      ;
; 0.741 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[0]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.008      ;
; 0.756 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1] ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.024      ;
; 0.757 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.025      ;
; 0.760 ; VGA:VGA_inst|VGA_mode                        ; VGA:VGA_inst|MC6847_gen3:VDG|AG_s                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.157      ; 1.132      ;
; 0.762 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.030      ;
; 0.819 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2] ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.087      ;
; 0.827 ; VGA:VGA_inst|MC6847_gen3:VDG|AG_s            ; VGA:VGA_inst|MC6847_gen3:VDG|DA[6]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.094      ;
; 0.833 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[3]   ; VGA:VGA_inst|MC6847_gen3:VDG|VSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.101      ;
; 0.856 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]   ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.123      ;
; 0.876 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.144      ;
; 0.877 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.145      ;
; 0.879 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]   ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.146      ;
; 0.884 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]  ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.151      ;
; 0.885 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[2]    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.153      ;
; 0.900 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[0]         ; VGA:VGA_inst|MC6847_gen3:VDG|R                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.167      ;
; 0.910 ; VGA:VGA_inst|MC6847_gen3:VDG|AG_s            ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.177      ;
; 0.913 ; VGA:VGA_inst|MC6847_gen3:VDG|AG_s            ; VGA:VGA_inst|MC6847_gen3:VDG|DA[11]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.180      ;
; 0.914 ; VGA:VGA_inst|MC6847_gen3:VDG|AG_s            ; VGA:VGA_inst|MC6847_gen3:VDG|R                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.181      ;
; 0.941 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[5]         ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.208      ;
; 0.967 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[3]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[0]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.229      ;
; 0.982 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[2]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[6]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.244      ;
; 0.987 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[5]  ; VGA:VGA_inst|MC6847_gen3:VDG|HSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.254      ;
; 0.987 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[2]         ; VGA:VGA_inst|MC6847_gen3:VDG|R                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.254      ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                            ;
+--------+-------------------------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                                                                                                                ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 14.833 ; rst                     ; MSC:MSC_inst|p2_flush_req                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 5.074      ;
; 14.833 ; rst                     ; MSC:MSC_inst|p2_reset_req                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 5.074      ;
; 14.833 ; rst                     ; MSC:MSC_inst|prev_p2_reset_reg                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 5.074      ;
; 14.833 ; rst                     ; MSC:MSC_inst|prev_p2_flush_reg                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 5.074      ;
; 14.885 ; rst                     ; hex_low[3]                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.102     ; 5.015      ;
; 14.885 ; rst                     ; hex_low[2]                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.102     ; 5.015      ;
; 14.885 ; rst                     ; hex_low[1]                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.102     ; 5.015      ;
; 14.885 ; rst                     ; hex_low[0]                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.102     ; 5.015      ;
; 14.885 ; rst                     ; hex_low[7]                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.102     ; 5.015      ;
; 14.885 ; rst                     ; hex_low[6]                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.102     ; 5.015      ;
; 14.885 ; rst                     ; hex_low[5]                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.102     ; 5.015      ;
; 14.885 ; rst                     ; hex_low[4]                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.102     ; 5.015      ;
; 15.254 ; rst                     ; hex_high[7]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 4.667      ;
; 15.254 ; rst                     ; hex_high[6]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 4.667      ;
; 15.254 ; rst                     ; hex_high[5]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 4.667      ;
; 15.254 ; rst                     ; hex_high[4]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 4.667      ;
; 15.254 ; rst                     ; hex_high[3]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 4.667      ;
; 15.254 ; rst                     ; hex_high[2]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 4.667      ;
; 15.254 ; rst                     ; hex_high[1]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 4.667      ;
; 15.254 ; rst                     ; hex_high[0]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 4.667      ;
; 15.594 ; rst                     ; serial:serial_inst|tx_active                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 4.304      ;
; 15.709 ; rst                     ; MSC:MSC_inst|p2_active                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.102     ; 4.191      ;
; 15.709 ; rst                     ; MSC:MSC_inst|prev_p2_req                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.102     ; 4.191      ;
; 15.864 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[12]                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 4.066      ;
; 15.864 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[8]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 4.066      ;
; 15.864 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[13]                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 4.066      ;
; 15.864 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[14]                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 4.066      ;
; 15.864 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[15]                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 4.066      ;
; 15.864 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|prev_hazard                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.064     ; 4.074      ;
; 15.864 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[9]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.061     ; 4.077      ;
; 15.864 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[8]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.061     ; 4.077      ;
; 15.864 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[7]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.061     ; 4.077      ;
; 15.864 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[6]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.061     ; 4.077      ;
; 15.864 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[5]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.061     ; 4.077      ;
; 15.864 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[3]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.064     ; 4.074      ;
; 15.864 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[9]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.061     ; 4.077      ;
; 15.864 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[9]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.061     ; 4.077      ;
; 15.864 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[8]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.061     ; 4.077      ;
; 15.864 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[8]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.061     ; 4.077      ;
; 15.864 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[7]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.061     ; 4.077      ;
; 15.864 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[7]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.061     ; 4.077      ;
; 15.864 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[6]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.061     ; 4.077      ;
; 15.864 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[6]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.061     ; 4.077      ;
; 15.864 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[5]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.061     ; 4.077      ;
; 15.864 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[5]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.061     ; 4.077      ;
; 15.864 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[13]                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.064     ; 4.074      ;
; 15.864 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[13]                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.064     ; 4.074      ;
; 15.864 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[14]                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.064     ; 4.074      ;
; 15.864 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[14]                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.064     ; 4.074      ;
; 15.864 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[15]                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.064     ; 4.074      ;
; 15.864 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[15]                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.064     ; 4.074      ;
; 15.864 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe4[3]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.065     ; 4.073      ;
; 15.864 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe4[8]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 4.066      ;
; 15.864 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe4[11]                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.065     ; 4.073      ;
; 15.864 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_miss[13]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.064     ; 4.074      ;
; 15.864 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe4[13]                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 4.066      ;
; 15.864 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_miss[14]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.064     ; 4.074      ;
; 15.864 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe4[14]                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 4.066      ;
; 15.864 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_miss[15]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.064     ; 4.074      ;
; 15.864 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe4[15]                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 4.066      ;
; 15.864 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_miss[12]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.064     ; 4.074      ;
; 15.864 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe4[12]                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 4.066      ;
; 15.865 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 4.042      ;
; 15.865 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|dffe6                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 4.042      ;
; 15.868 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|regf_wren2                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.057     ; 4.077      ;
; 15.868 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|regf_wren1                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.057     ; 4.077      ;
; 15.868 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field3[1]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 4.081      ;
; 15.868 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field2[1]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 4.081      ;
; 15.868 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field1[1]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 4.081      ;
; 15.868 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_op1[1]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.057     ; 4.077      ;
; 15.868 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field3[2]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 4.081      ;
; 15.868 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field2[2]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 4.081      ;
; 15.868 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field1[2]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 4.081      ;
; 15.868 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field3[0]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 4.081      ;
; 15.868 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field2[0]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 4.081      ;
; 15.868 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field1[0]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 4.081      ;
; 15.868 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field3[3]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 4.081      ;
; 15.868 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field2[3]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 4.081      ;
; 15.868 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field1[3]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 4.081      ;
; 15.868 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field3[5]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 4.081      ;
; 15.868 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field2[5]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 4.081      ;
; 15.868 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field1[5]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 4.081      ;
; 15.869 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|SC1                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.057     ; 4.076      ;
; 15.869 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|WC6                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.067     ; 4.066      ;
; 15.869 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|WC5                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.067     ; 4.066      ;
; 15.869 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|WC4                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 4.080      ;
; 15.869 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|WC3                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 4.080      ;
; 15.869 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|WC2                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 4.080      ;
; 15.869 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|XEC4                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.052     ; 4.081      ;
; 15.869 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|XEC3                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.052     ; 4.081      ;
; 15.869 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|XEC2                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.052     ; 4.081      ;
; 15.869 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|XEC1                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.052     ; 4.081      ;
; 15.869 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|CALL4                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.057     ; 4.076      ;
; 15.869 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|CALL3                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.057     ; 4.076      ;
; 15.869 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|CALL2                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.057     ; 4.076      ;
; 15.869 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|CALL1                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.057     ; 4.076      ;
; 15.869 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|NZT4                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.052     ; 4.081      ;
; 15.869 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|NZT3                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.052     ; 4.081      ;
; 15.869 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|NZT2                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.052     ; 4.081      ;
; 15.869 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|NZT1                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.052     ; 4.081      ;
+--------+-------------------------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                                                        ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.544 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.410      ; 2.144      ;
; 1.544 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a1  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.410      ; 2.144      ;
; 1.544 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a2  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.410      ; 2.144      ;
; 1.544 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a3  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.410      ; 2.144      ;
; 1.544 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a4  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.410      ; 2.144      ;
; 1.544 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a5  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.410      ; 2.144      ;
; 1.544 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a6  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.410      ; 2.144      ;
; 1.544 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a7  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.410      ; 2.144      ;
; 1.544 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a8  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.410      ; 2.144      ;
; 1.544 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a9  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.410      ; 2.144      ;
; 1.544 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a10 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.410      ; 2.144      ;
; 1.544 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a11 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.410      ; 2.144      ;
; 1.544 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a12 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.410      ; 2.144      ;
; 1.544 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a13 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.410      ; 2.144      ;
; 1.544 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a14 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.410      ; 2.144      ;
; 1.544 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a15 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.410      ; 2.144      ;
; 2.199 ; rst                                                                                        ; serial:serial_inst|to_CPU[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.471      ;
; 2.199 ; rst                                                                                        ; serial:serial_inst|to_CPU[7]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 2.471      ;
; 2.450 ; rst                                                                                        ; VGA:VGA_inst|VGA_mode                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 2.711      ;
; 2.512 ; rst                                                                                        ; serial:serial_inst|to_CPU[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 2.781      ;
; 2.512 ; rst                                                                                        ; serial:serial_inst|to_CPU[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 2.781      ;
; 2.512 ; rst                                                                                        ; serial:serial_inst|rx_overwrite                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 2.781      ;
; 2.512 ; rst                                                                                        ; serial:serial_inst|to_CPU[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 2.781      ;
; 2.818 ; rst                                                                                        ; MSC:MSC_inst|p1_reset_req                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 3.053      ;
; 2.818 ; rst                                                                                        ; MSC:MSC_inst|p1_active                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 3.053      ;
; 2.818 ; rst                                                                                        ; MSC:MSC_inst|prev_p1_req                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 3.053      ;
; 2.818 ; rst                                                                                        ; MSC:MSC_inst|prev_p1_reset_reg                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 3.053      ;
; 2.956 ; rst                                                                                        ; keyboard:keyboard_inst|to_CPU[5]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 3.220      ;
; 2.956 ; rst                                                                                        ; keyboard:keyboard_inst|to_CPU[6]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 3.220      ;
; 2.956 ; rst                                                                                        ; keyboard:keyboard_inst|to_CPU[7]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 3.220      ;
; 2.956 ; rst                                                                                        ; keyboard:keyboard_inst|to_CPU[1]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 3.220      ;
; 2.956 ; rst                                                                                        ; keyboard:keyboard_inst|rx_overwrite                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 3.220      ;
; 2.956 ; rst                                                                                        ; keyboard:keyboard_inst|to_CPU[3]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 3.220      ;
; 2.962 ; rst                                                                                        ; MSC:MSC_inst|p1_reset_reg                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 3.212      ;
; 2.962 ; rst                                                                                        ; MSC:MSC_inst|p1_control_enable                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 3.212      ;
; 2.962 ; rst                                                                                        ; MSC:MSC_inst|p2_reset_reg                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 3.212      ;
; 2.962 ; rst                                                                                        ; MSC:MSC_inst|p2_flush_reg                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 3.212      ;
; 2.962 ; rst                                                                                        ; MSC:MSC_inst|p2_control_enable                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 3.212      ;
; 2.994 ; rst                                                                                        ; MSC:MSC_inst|program_page[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 3.245      ;
; 2.994 ; rst                                                                                        ; MSC:MSC_inst|data_page[5]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 3.245      ;
; 2.994 ; rst                                                                                        ; MSC:MSC_inst|program_page[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 3.245      ;
; 2.994 ; rst                                                                                        ; MSC:MSC_inst|data_page[4]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 3.245      ;
; 2.994 ; rst                                                                                        ; MSC:MSC_inst|program_page[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 3.245      ;
; 2.994 ; rst                                                                                        ; MSC:MSC_inst|data_page[6]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 3.245      ;
; 2.994 ; rst                                                                                        ; MSC:MSC_inst|data_page[2]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 3.245      ;
; 2.994 ; rst                                                                                        ; MSC:MSC_inst|program_page[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 3.245      ;
; 2.994 ; rst                                                                                        ; MSC:MSC_inst|program_page[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 3.245      ;
; 2.994 ; rst                                                                                        ; MSC:MSC_inst|data_page[1]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 3.245      ;
; 2.994 ; rst                                                                                        ; MSC:MSC_inst|data_page[0]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 3.245      ;
; 2.994 ; rst                                                                                        ; MSC:MSC_inst|program_page[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 3.245      ;
; 2.994 ; rst                                                                                        ; MSC:MSC_inst|data_page[3]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 3.245      ;
; 3.023 ; rst                                                                                        ; serial:serial_inst|to_CPU[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 3.301      ;
; 3.048 ; rst                                                                                        ; serial:serial_inst|to_CPU[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 3.325      ;
; 3.048 ; rst                                                                                        ; keyboard:keyboard_inst|to_CPU[2]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 3.325      ;
; 3.048 ; rst                                                                                        ; keyboard:keyboard_inst|to_CPU[0]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 3.325      ;
; 3.048 ; rst                                                                                        ; keyboard:keyboard_inst|tx_overwrite                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 3.325      ;
; 3.048 ; rst                                                                                        ; keyboard:keyboard_inst|to_CPU[4]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 3.325      ;
; 3.067 ; rst                                                                                        ; keyboard:keyboard_inst|tx_active                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.342      ;
; 3.144 ; rst                                                                                        ; serial:serial_inst|to_CPU[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 3.402      ;
; 3.144 ; rst                                                                                        ; serial:serial_inst|tx_overwrite                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 3.402      ;
; 3.325 ; rst                                                                                        ; MSC:MSC_inst|p2_active                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 3.563      ;
; 3.325 ; rst                                                                                        ; MSC:MSC_inst|prev_p2_req                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 3.563      ;
; 3.426 ; rst                                                                                        ; serial:serial_inst|tx_active                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 3.672      ;
; 3.538 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[0]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.828      ;
; 3.538 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[0]                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.828      ;
; 3.538 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[0]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.828      ;
; 3.538 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[1]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.828      ;
; 3.538 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[2]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.828      ;
; 3.538 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[3]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.828      ;
; 3.538 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[4]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.828      ;
; 3.538 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[10]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.828      ;
; 3.538 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[1]                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.828      ;
; 3.538 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[2]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.828      ;
; 3.538 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[2]                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.828      ;
; 3.538 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[3]                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.828      ;
; 3.538 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[4]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.828      ;
; 3.538 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[4]                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.828      ;
; 3.538 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[10]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.828      ;
; 3.538 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[10]                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.828      ;
; 3.539 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[10]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.829      ;
; 3.539 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[1]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.829      ;
; 3.539 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[9]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.829      ;
; 3.539 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[2]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.829      ;
; 3.539 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[1]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.829      ;
; 3.539 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[2]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.829      ;
; 3.539 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[3]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.829      ;
; 3.539 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[3]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.829      ;
; 3.539 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[4]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.829      ;
; 3.539 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[4]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.829      ;
; 3.539 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[11]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.829      ;
; 3.539 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe4[9]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.829      ;
; 3.539 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe4[10]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 3.829      ;
; 3.540 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe4[4]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 3.819      ;
; 3.541 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[11]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 3.827      ;
; 3.541 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[12]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 3.827      ;
; 3.541 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[1]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 3.827      ;
; 3.541 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[11]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 3.827      ;
; 3.541 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[11]                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 3.827      ;
; 3.541 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[12]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 3.827      ;
; 3.541 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[12]                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 3.827      ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.049  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 14.394 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.111 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.166 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 17.489 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.732 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk                                                  ; 9.423  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.733  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.734 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 7.049  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2]                ; sdram_clk    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.000      ; 2.741      ;
; 12.709 ; SDRAM_DP64_I:SDRAM_controller|gate_out                              ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.873     ; 5.198      ;
; 12.836 ; SDRAM_DP64_I:SDRAM_controller|data_out[2]                           ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.875     ; 5.069      ;
; 12.838 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[16] ; seg_sel[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.888     ; 5.054      ;
; 12.844 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[17] ; seg_sel[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.888     ; 5.048      ;
; 12.879 ; SDRAM_DP64_I:SDRAM_controller|gate_out                              ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.873     ; 5.028      ;
; 13.004 ; SDRAM_DP64_I:SDRAM_controller|data_out[14]                          ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.870     ; 4.906      ;
; 13.403 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[2]                            ; sdram_a[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.877     ; 4.500      ;
; 13.499 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[7]                            ; sdram_a[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.877     ; 4.404      ;
; 14.015 ; hex_high[3]                                                         ; hex_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.887     ; 3.878      ;
; 14.143 ; hex_high[3]                                                         ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.887     ; 3.750      ;
; 14.170 ; hex_high[5]                                                         ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.887     ; 3.723      ;
; 14.255 ; hex_high[0]                                                         ; hex_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.887     ; 3.638      ;
; 14.256 ; hex_high[7]                                                         ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.887     ; 3.637      ;
; 14.319 ; hex_high[6]                                                         ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.887     ; 3.574      ;
; 14.327 ; hex_high[7]                                                         ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.887     ; 3.566      ;
; 14.330 ; hex_high[3]                                                         ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.887     ; 3.563      ;
; 14.346 ; hex_high[5]                                                         ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.887     ; 3.547      ;
; 14.378 ; hex_high[6]                                                         ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.887     ; 3.515      ;
; 14.389 ; hex_high[3]                                                         ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.887     ; 3.504      ;
; 14.394 ; hex_high[4]                                                         ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.887     ; 3.499      ;
; 14.398 ; hex_high[3]                                                         ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.887     ; 3.495      ;
; 14.422 ; hex_high[5]                                                         ; hex_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.887     ; 3.471      ;
; 14.443 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[16] ; hex_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.888     ; 3.449      ;
; 14.446 ; SDRAM_DP64_I:SDRAM_controller|gate_out                              ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.873     ; 3.461      ;
; 14.451 ; SDRAM_DP64_I:SDRAM_controller|gate_out                              ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.873     ; 3.456      ;
; 14.452 ; hex_high[6]                                                         ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.887     ; 3.441      ;
; 14.456 ; hex_high[3]                                                         ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.887     ; 3.437      ;
; 14.456 ; hex_high[5]                                                         ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.887     ; 3.437      ;
; 14.471 ; hex_low[0]                                                          ; hex_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.876     ; 3.433      ;
; 14.471 ; hex_high[1]                                                         ; hex_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.887     ; 3.422      ;
; 14.472 ; hex_high[2]                                                         ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.887     ; 3.421      ;
; 14.474 ; hex_high[2]                                                         ; hex_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.887     ; 3.419      ;
; 14.483 ; hex_high[5]                                                         ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.887     ; 3.410      ;
; 14.499 ; hex_high[7]                                                         ; hex_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.887     ; 3.394      ;
; 14.513 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[16] ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.888     ; 3.379      ;
; 14.518 ; hex_low[4]                                                          ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.876     ; 3.386      ;
; 14.528 ; hex_high[2]                                                         ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.887     ; 3.365      ;
; 14.532 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[17] ; hex_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.888     ; 3.360      ;
; 14.532 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[17] ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.888     ; 3.360      ;
; 14.534 ; hex_high[4]                                                         ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.887     ; 3.359      ;
; 14.537 ; hex_low[6]                                                          ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.876     ; 3.367      ;
; 14.542 ; hex_low[7]                                                          ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.876     ; 3.362      ;
; 14.546 ; hex_high[7]                                                         ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.887     ; 3.347      ;
; 14.546 ; hex_low[4]                                                          ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.876     ; 3.358      ;
; 14.547 ; hex_high[7]                                                         ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.887     ; 3.346      ;
; 14.550 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[17] ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.888     ; 3.342      ;
; 14.571 ; SDRAM_DP64_I:SDRAM_controller|gate_out                              ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.873     ; 3.336      ;
; 14.571 ; SDRAM_DP64_I:SDRAM_controller|gate_out                              ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.873     ; 3.336      ;
; 14.577 ; hex_high[5]                                                         ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.887     ; 3.316      ;
; 14.578 ; SDRAM_DP64_I:SDRAM_controller|gate_out                              ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.873     ; 3.329      ;
; 14.582 ; hex_high[1]                                                         ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.887     ; 3.311      ;
; 14.586 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[17] ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.888     ; 3.306      ;
; 14.588 ; hex_high[7]                                                         ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.887     ; 3.305      ;
; 14.597 ; SDRAM_DP64_I:SDRAM_controller|gate_out                              ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.873     ; 3.310      ;
; 14.597 ; SDRAM_DP64_I:SDRAM_controller|gate_out                              ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.873     ; 3.310      ;
; 14.597 ; hex_high[4]                                                         ; hex_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.887     ; 3.296      ;
; 14.606 ; hex_high[6]                                                         ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.887     ; 3.287      ;
; 14.610 ; hex_high[6]                                                         ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.887     ; 3.283      ;
; 14.613 ; hex_low[3]                                                          ; hex_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.876     ; 3.291      ;
; 14.632 ; hex_high[5]                                                         ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.887     ; 3.261      ;
; 14.634 ; hex_high[4]                                                         ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.887     ; 3.259      ;
; 14.638 ; hex_high[6]                                                         ; hex_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.887     ; 3.255      ;
; 14.640 ; hex_high[0]                                                         ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.887     ; 3.253      ;
; 14.658 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[17] ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.888     ; 3.234      ;
; 14.662 ; hex_low[0]                                                          ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.876     ; 3.242      ;
; 14.675 ; hex_high[0]                                                         ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.887     ; 3.218      ;
; 14.676 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[16] ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.888     ; 3.216      ;
; 14.679 ; hex_low[5]                                                          ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.876     ; 3.225      ;
; 14.684 ; hex_high[4]                                                         ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.887     ; 3.209      ;
; 14.686 ; hex_high[1]                                                         ; hex_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.887     ; 3.207      ;
; 14.687 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[16] ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.888     ; 3.205      ;
; 14.696 ; hex_high[6]                                                         ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.887     ; 3.197      ;
; 14.699 ; hex_low[5]                                                          ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.876     ; 3.205      ;
; 14.699 ; SDRAM_DP64_I:SDRAM_controller|data_out[6]                           ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.875     ; 3.206      ;
; 14.713 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[16] ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.888     ; 3.179      ;
; 14.720 ; hex_low[6]                                                          ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.876     ; 3.184      ;
; 14.727 ; hex_high[4]                                                         ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.887     ; 3.166      ;
; 14.728 ; hex_low[7]                                                          ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.876     ; 3.176      ;
; 14.733 ; hex_high[2]                                                         ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.887     ; 3.160      ;
; 14.737 ; hex_low[4]                                                          ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.876     ; 3.167      ;
; 14.743 ; hex_low[7]                                                          ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.876     ; 3.161      ;
; 14.748 ; hex_high[2]                                                         ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.887     ; 3.145      ;
; 14.749 ; hex_low[1]                                                          ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.876     ; 3.155      ;
; 14.753 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[16] ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.888     ; 3.139      ;
; 14.759 ; hex_high[0]                                                         ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.887     ; 3.134      ;
; 14.764 ; hex_low[1]                                                          ; hex_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.876     ; 3.140      ;
; 14.767 ; hex_low[2]                                                          ; hex_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.876     ; 3.137      ;
; 14.769 ; hex_high[0]                                                         ; hex_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.887     ; 3.124      ;
; 14.769 ; hex_high[7]                                                         ; hex_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.887     ; 3.124      ;
; 14.774 ; hex_high[4]                                                         ; hex_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.887     ; 3.119      ;
; 14.775 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[17] ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.888     ; 3.117      ;
; 14.777 ; hex_high[0]                                                         ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.887     ; 3.116      ;
; 14.782 ; hex_high[3]                                                         ; hex_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.887     ; 3.111      ;
; 14.790 ; SDRAM_DP64_I:SDRAM_controller|gate_out                              ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.873     ; 3.117      ;
; 14.802 ; SDRAM_DP64_I:SDRAM_controller|data_out[0]                           ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.875     ; 3.103      ;
; 14.806 ; hex_low[2]                                                          ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.876     ; 3.098      ;
; 14.808 ; hex_low[3]                                                          ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.876     ; 3.096      ;
; 14.818 ; SDRAM_DP64_I:SDRAM_controller|data_out[1]                           ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.875     ; 3.087      ;
; 14.825 ; hex_high[1]                                                         ; hex_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.887     ; 3.068      ;
+--------+---------------------------------------------------------------------+--------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                   ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 14.394 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[10]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 5.377      ;
; 14.394 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[1]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 5.377      ;
; 14.394 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[9]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 5.377      ;
; 14.394 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[2]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 5.377      ;
; 14.394 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[1]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 5.377      ;
; 14.394 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[2]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 5.377      ;
; 14.394 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[3]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 5.377      ;
; 14.394 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[3]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 5.377      ;
; 14.394 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[4]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 5.377      ;
; 14.394 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[4]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 5.377      ;
; 14.394 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[11]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 5.377      ;
; 14.403 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[13]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.217     ; 5.367      ;
; 14.403 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[14]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.217     ; 5.367      ;
; 14.403 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[15]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.217     ; 5.367      ;
; 14.446 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[12]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.225     ; 5.316      ;
; 14.446 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[8]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.225     ; 5.316      ;
; 14.446 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[13]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.225     ; 5.316      ;
; 14.446 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[14]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.225     ; 5.316      ;
; 14.446 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[15]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.225     ; 5.316      ;
; 14.488 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[9]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 5.283      ;
; 14.488 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[8]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 5.283      ;
; 14.488 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[7]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 5.283      ;
; 14.488 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[6]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 5.283      ;
; 14.488 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[5]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 5.283      ;
; 14.500 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[11]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.218     ; 5.269      ;
; 14.500 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[12]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.218     ; 5.269      ;
; 14.716 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[0]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.212     ; 5.059      ;
; 14.716 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[0]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.212     ; 5.059      ;
; 14.716 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[5]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.212     ; 5.059      ;
; 14.716 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[5]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.212     ; 5.059      ;
; 14.716 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[6]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.212     ; 5.059      ;
; 14.716 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[6]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.212     ; 5.059      ;
; 14.716 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[7]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.212     ; 5.059      ;
; 14.716 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[7]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.212     ; 5.059      ;
; 14.755 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|I_alternate[10]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.218     ; 5.014      ;
; 14.755 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|I_alternate[5]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.218     ; 5.014      ;
; 14.755 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|I_alternate[6]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.218     ; 5.014      ;
; 14.755 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|I_alternate[7]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.218     ; 5.014      ;
; 14.755 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|I_alternate[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.218     ; 5.014      ;
; 14.775 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|shift_merge:shift_merge0|RBA_reg[0]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 5.003      ;
; 14.842 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[0]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 4.929      ;
; 14.842 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[1]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 4.929      ;
; 14.842 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[2]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 4.929      ;
; 14.842 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[3]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 4.929      ;
; 14.842 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[4]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 4.929      ;
; 14.842 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[10]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 4.929      ;
; 14.857 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|I_alternate[14]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.218     ; 4.912      ;
; 14.857 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|I_alternate[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.218     ; 4.912      ;
; 14.857 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|I_alternate[11]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.218     ; 4.912      ;
; 14.857 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|I_alternate[15]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.218     ; 4.912      ;
; 14.857 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|I_alternate[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.218     ; 4.912      ;
; 14.857 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|I_alternate[3]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.218     ; 4.912      ;
; 14.857 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|I_alternate[9]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.218     ; 4.912      ;
; 14.857 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|I_alternate[12]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.218     ; 4.912      ;
; 14.857 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|I_alternate[8]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.218     ; 4.912      ;
; 14.857 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|I_alternate[13]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.218     ; 4.912      ;
; 14.857 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|I_alternate[4]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.218     ; 4.912      ;
; 14.863 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|XEC                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.213     ; 4.911      ;
; 14.863 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|JMP                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.213     ; 4.911      ;
; 14.863 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_wren_reg         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.213     ; 4.911      ;
; 14.863 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|alu_op_reg[1]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.213     ; 4.911      ;
; 14.863 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|alu_op_reg[0]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.213     ; 4.911      ;
; 14.863 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|alu_op_reg[2]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.213     ; 4.911      ;
; 14.863 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|WC_reg                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.213     ; 4.911      ;
; 14.883 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[0]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.217     ; 4.887      ;
; 14.883 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[1]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.217     ; 4.887      ;
; 14.883 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[10]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.217     ; 4.887      ;
; 14.883 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[8]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.217     ; 4.887      ;
; 14.906 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|RET                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.213     ; 4.868      ;
; 14.906 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|CALL                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.213     ; 4.868      ;
; 14.906 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|NZT                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.213     ; 4.868      ;
; 14.922 ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[9]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.215     ; 4.850      ;
; 14.926 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|rotate_R_reg[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.213     ; 4.848      ;
; 14.927 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|rotate_R_reg[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.213     ; 4.847      ;
; 14.927 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[2]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.213     ; 4.847      ;
; 14.927 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[3]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.213     ; 4.847      ;
; 14.927 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[4]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.213     ; 4.847      ;
; 14.927 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[9]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.213     ; 4.847      ;
; 14.927 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[5]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.213     ; 4.847      ;
; 14.927 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[6]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.213     ; 4.847      ;
; 14.927 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[7]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.213     ; 4.847      ;
; 14.929 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|alu_mux_reg            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.213     ; 4.845      ;
; 14.929 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.213     ; 4.845      ;
; 14.929 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|regf_a_reg[2]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.213     ; 4.845      ;
; 14.948 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|regf_w_reg[2]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 4.823      ;
; 14.948 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|regf_w_reg[1]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 4.823      ;
; 14.948 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|regf_w_reg[0]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 4.823      ;
; 14.948 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|merge_D0_reg[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 4.823      ;
; 14.948 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_address_r_reg[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 4.823      ;
; 14.948 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|merge_D0_reg[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 4.823      ;
; 14.948 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|merge_D0_reg[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 4.823      ;
; 14.948 ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_we_reg ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|regf_a_reg[1]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 4.823      ;
; 14.975 ; RIPTIDE_II:CPU_inst|ALU:ALU0|NZ_reg                                                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[13]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.021     ; 4.991      ;
; 14.975 ; RIPTIDE_II:CPU_inst|ALU:ALU0|NZ_reg                                                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[14]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.021     ; 4.991      ;
; 14.975 ; RIPTIDE_II:CPU_inst|ALU:ALU0|NZ_reg                                                                                            ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[15]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.021     ; 4.991      ;
; 14.975 ; RIPTIDE_II:CPU_inst|ALU:ALU0|NZ_reg                                                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|XEC                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.017     ; 4.995      ;
; 14.975 ; RIPTIDE_II:CPU_inst|ALU:ALU0|NZ_reg                                                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|JMP                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.017     ; 4.995      ;
; 14.975 ; RIPTIDE_II:CPU_inst|ALU:ALU0|NZ_reg                                                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|latch_wren_reg         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.017     ; 4.995      ;
; 14.975 ; RIPTIDE_II:CPU_inst|ALU:ALU0|NZ_reg                                                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|alu_op_reg[1]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.017     ; 4.995      ;
; 14.975 ; RIPTIDE_II:CPU_inst|ALU:ALU0|NZ_reg                                                                                            ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|alu_op_reg[0]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.017     ; 4.995      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                                                                                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.111 ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[5]                                                                                  ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.434      ;
; 0.129 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[10]                                                                             ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 0.460      ;
; 0.134 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[14]                                                                             ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a5~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.466      ;
; 0.135 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[0]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.467      ;
; 0.135 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[3]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a1~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.467      ;
; 0.138 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[15]                                                                             ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a1~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.470      ;
; 0.138 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[4]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a1~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.470      ;
; 0.140 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[11]                                                                             ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.472      ;
; 0.142 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[9]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.466      ;
; 0.142 ; SDRAM_DP64_I:SDRAM_controller|p2_data1[6]                                                                              ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a3~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.470      ;
; 0.143 ; SDRAM_DP64_I:SDRAM_controller|p2_data1[4]                                                                              ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a3~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.471      ;
; 0.143 ; SDRAM_DP64_I:SDRAM_controller|p2_data1[5]                                                                              ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a3~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.471      ;
; 0.144 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[7]                                                         ; RIPTIDE_II:CPU_inst|altshift_taps:PC_I_field1_rtl_0|shift_taps_cmm:auto_generated|altsyncram_2b81:altsyncram2|ram_block3a0~porta_datain_reg0     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.468      ;
; 0.144 ; SDRAM_DP64_I:SDRAM_controller|p2_data2[9]                                                                              ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.472      ;
; 0.144 ; SDRAM_DP64_I:SDRAM_controller|p2_data0[4]                                                                              ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a3~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.472      ;
; 0.144 ; SDRAM_DP64_I:SDRAM_controller|p2_data0[6]                                                                              ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a3~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.472      ;
; 0.145 ; SDRAM_DP64_I:SDRAM_controller|p2_data2[8]                                                                              ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.473      ;
; 0.145 ; SDRAM_DP64_I:SDRAM_controller|p2_data3[10]                                                                             ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.473      ;
; 0.145 ; SDRAM_DP64_I:SDRAM_controller|p2_data3[12]                                                                             ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.473      ;
; 0.145 ; SDRAM_DP64_I:SDRAM_controller|p2_data0[7]                                                                              ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a3~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.473      ;
; 0.146 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[11]                                                                             ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.478      ;
; 0.146 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[6]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a5~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.478      ;
; 0.146 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[14]                                                                             ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a5~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.478      ;
; 0.146 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[5]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a5~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.472      ;
; 0.146 ; SDRAM_DP64_I:SDRAM_controller|p2_data0[5]                                                                              ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a3~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.474      ;
; 0.147 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[13]                                                                             ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.479      ;
; 0.147 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[1]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a1~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.472      ;
; 0.147 ; SDRAM_DP64_I:SDRAM_controller|p2_data3[11]                                                                             ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.475      ;
; 0.148 ; SDRAM_DP64_I:SDRAM_controller|p2_data2[10]                                                                             ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.476      ;
; 0.149 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[5]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a5~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.481      ;
; 0.150 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[10]                                                                             ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.482      ;
; 0.150 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[7]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a5~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.474      ;
; 0.150 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[15]                                                                             ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a1~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.482      ;
; 0.151 ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[13]                                                                                 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.475      ;
; 0.151 ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[6]                                                                                  ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.474      ;
; 0.151 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[5]                                                         ; RIPTIDE_II:CPU_inst|altshift_taps:PC_I_field1_rtl_0|shift_taps_cmm:auto_generated|altsyncram_2b81:altsyncram2|ram_block3a0~porta_datain_reg0     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.475      ;
; 0.151 ; SDRAM_DP64_I:SDRAM_controller|p2_data0[3]                                                                              ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a3~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.479      ;
; 0.152 ; SDRAM_DP64_I:SDRAM_controller|p2_data3[8]                                                                              ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.480      ;
; 0.153 ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[15]                                                                                 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.477      ;
; 0.153 ; SDRAM_DP64_I:SDRAM_controller|p2_data3[9]                                                                              ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.481      ;
; 0.154 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[6]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a5~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.480      ;
; 0.154 ; SDRAM_DP64_I:SDRAM_controller|p2_data1[7]                                                                              ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a3~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.482      ;
; 0.155 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[2]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a1~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.483      ;
; 0.155 ; SDRAM_DP64_I:SDRAM_controller|p2_data1[3]                                                                              ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a3~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.483      ;
; 0.156 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[9]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.479      ;
; 0.156 ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[8]                                                                                  ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.479      ;
; 0.159 ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[12]                                                                                 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.484      ;
; 0.161 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[14]                                                                             ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a5~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.487      ;
; 0.161 ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[11]                                                                                 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.486      ;
; 0.162 ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[7]                                                                                  ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.485      ;
; 0.163 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[3]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a1~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.488      ;
; 0.163 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[3]                                                         ; RIPTIDE_II:CPU_inst|altshift_taps:PC_I_field1_rtl_0|shift_taps_cmm:auto_generated|altsyncram_2b81:altsyncram2|ram_block3a0~porta_datain_reg0     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.487      ;
; 0.164 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[12]                                                                             ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.490      ;
; 0.164 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[7]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a5~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.490      ;
; 0.164 ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[14]                                                                                 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.488      ;
; 0.164 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.494      ;
; 0.165 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[7]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a5~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.491      ;
; 0.165 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[4]                                                         ; RIPTIDE_II:CPU_inst|altshift_taps:PC_I_field1_rtl_0|shift_taps_cmm:auto_generated|altsyncram_2b81:altsyncram2|ram_block3a0~porta_datain_reg0     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.489      ;
; 0.167 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[6]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a5~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.493      ;
; 0.167 ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[3]                                                                                  ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.491      ;
; 0.167 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[6]                                                         ; RIPTIDE_II:CPU_inst|altshift_taps:PC_I_field1_rtl_0|shift_taps_cmm:auto_generated|altsyncram_2b81:altsyncram2|ram_block3a0~porta_datain_reg0     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.491      ;
; 0.169 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[15]                                                                             ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a1~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.494      ;
; 0.170 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[11]                                                                             ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.493      ;
; 0.170 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[10]                                                                             ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.494      ;
; 0.170 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|dffe3a[0]                         ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~portb_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.495      ;
; 0.170 ; RIPTIDE_II:CPU_inst|decode_unit:decode_unit0|PC_I_field_reg[2]                                                         ; RIPTIDE_II:CPU_inst|altshift_taps:PC_I_field1_rtl_0|shift_taps_cmm:auto_generated|altsyncram_2b81:altsyncram2|ram_block3a0~porta_datain_reg0     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.494      ;
; 0.171 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[12]                                                                             ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a0~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.494      ;
; 0.171 ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[9]                                                                                  ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.494      ;
; 0.174 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[1]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a1~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.499      ;
; 0.177 ; SDRAM_DP64_I:SDRAM_controller|word_address[0]                                                                          ; PRG_ROM:PRG_inst|altsyncram:altsyncram_component|altsyncram_c5b1:auto_generated|ram_block1a2~porta_address_reg0                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.505      ;
; 0.179 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[8]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 0.522      ;
; 0.180 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[4]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a1~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.505      ;
; 0.182 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.512      ;
; 0.184 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[9]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a8~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.508      ;
; 0.184 ; SDRAM_DP64_I:SDRAM_controller|word_address[1]                                                                          ; PRG_ROM:PRG_inst|altsyncram:altsyncram_component|altsyncram_c5b1:auto_generated|ram_block1a2~porta_address_reg0                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.512      ;
; 0.185 ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[0]                                                                ; keyboard:keyboard_inst|queue_8_8:tx_queue|write_addr[0]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; keyboard:keyboard_inst|tx_overwrite                                                                                    ; keyboard:keyboard_inst|tx_overwrite                                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[2]                                                                 ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[2]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; keyboard:keyboard_inst|queue_8_8:tx_queue|full                                                                         ; keyboard:keyboard_inst|queue_8_8:tx_queue|full                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; keyboard:keyboard_inst|queue_8_8:rx_queue|full                                                                         ; keyboard:keyboard_inst|queue_8_8:rx_queue|full                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; keyboard:keyboard_inst|queue_8_8:rx_queue|write_addr[2]                                                                ; keyboard:keyboard_inst|queue_8_8:rx_queue|write_addr[2]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; keyboard:keyboard_inst|queue_8_8:rx_queue|write_addr[1]                                                                ; keyboard:keyboard_inst|queue_8_8:rx_queue|write_addr[1]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; keyboard:keyboard_inst|queue_8_8:rx_queue|write_addr[0]                                                                ; keyboard:keyboard_inst|queue_8_8:rx_queue|write_addr[0]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|tx_done                                                                  ; keyboard:keyboard_inst|ps2_host:ps2_host_inst|tx_done                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; p_cache:p_cache_inst|p_miss_hold                                                                                       ; p_cache:p_cache_inst|p_miss_hold                                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_DP64_I:SDRAM_controller|ready1                                                                                   ; SDRAM_DP64_I:SDRAM_controller|ready1                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_DP64_I:SDRAM_controller|read_req                                                                                 ; SDRAM_DP64_I:SDRAM_controller|read_req                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_DP64_I:SDRAM_controller|state.S_READ                                                                             ; SDRAM_DP64_I:SDRAM_controller|state.S_READ                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_DP64_I:SDRAM_controller|init_flag                                                                                ; SDRAM_DP64_I:SDRAM_controller|init_flag                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[2]                                                                              ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_jdg1:auto_generated|ram_block1a1~porta_datain_reg0              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.511      ;
; 0.186 ; serial:serial_inst|UART:UART_inst|tx_frame[6]                                                                          ; serial:serial_inst|UART:UART_inst|tx_frame[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|UART:UART_inst|tx_frame[7]                                                                          ; serial:serial_inst|UART:UART_inst|tx_frame[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|UART:UART_inst|tx_frame[5]                                                                          ; serial:serial_inst|UART:UART_inst|tx_frame[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|UART:UART_inst|tx_frame[4]                                                                          ; serial:serial_inst|UART:UART_inst|tx_frame[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|UART:UART_inst|tx_frame[3]                                                                          ; serial:serial_inst|UART:UART_inst|tx_frame[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|UART:UART_inst|tx_frame[2]                                                                          ; serial:serial_inst|UART:UART_inst|tx_frame[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|UART:UART_inst|tx_frame[1]                                                                          ; serial:serial_inst|UART:UART_inst|tx_frame[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|UART:UART_inst|tx_active                                                                            ; serial:serial_inst|UART:UART_inst|tx_active                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|queue_8_8:tx_queue|write_addr[1]                                                                    ; serial:serial_inst|queue_8_8:tx_queue|write_addr[1]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|queue_8_8:tx_queue|full                                                                             ; serial:serial_inst|queue_8_8:tx_queue|full                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
+-------+------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                                                                                                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.166 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]    ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.489      ;
; 0.172 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]    ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.495      ;
; 0.185 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]    ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.508      ;
; 0.186 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]   ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]   ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]   ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]  ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]  ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; VGA:VGA_inst|MC6847_gen3:VDG|active_rows     ; VGA:VGA_inst|MC6847_gen3:VDG|active_rows                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2] ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1] ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.190 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]    ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.513      ;
; 0.193 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]   ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]  ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0] ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.202 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[4]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[1]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.323      ;
; 0.204 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[6]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[3]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]  ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.324      ;
; 0.207 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[9]  ; VGA:VGA_inst|MC6847_gen3:VDG|HSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.328      ;
; 0.209 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]  ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.329      ;
; 0.213 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0] ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.333      ;
; 0.214 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0] ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.334      ;
; 0.260 ; VGA:VGA_inst|MC6847_gen3:VDG|active_area_s   ; VGA:VGA_inst|MC6847_gen3:VDG|B                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.381      ;
; 0.260 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[7]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[4]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.381      ;
; 0.261 ; VGA:VGA_inst|MC6847_gen3:VDG|active_area_s   ; VGA:VGA_inst|MC6847_gen3:VDG|R                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.382      ;
; 0.263 ; VGA:VGA_inst|MC6847_gen3:VDG|active_area_s   ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.384      ;
; 0.264 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[6]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[10]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.384      ;
; 0.264 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[5]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[2]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.385      ;
; 0.280 ; VGA:VGA_inst|VGA_mode                        ; VGA:VGA_inst|MC6847_gen3:VDG|AG_s                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.468      ;
; 0.297 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[1]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[2]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[3]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[3]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.302 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[7]    ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.423      ;
; 0.302 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[5]    ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.423      ;
; 0.303 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[3]    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.423      ;
; 0.303 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[6]    ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[4]    ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[5]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.423      ;
; 0.303 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[9]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[7]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[1]    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[5]    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[6]    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[7]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[7]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[4]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[4]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[1]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[5]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[5]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[9]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[4]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[8]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[8]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[3]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[7]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[4]    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1] ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[4]    ; VGA:VGA_inst|MC6847_gen3:VDG|DA[8]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[5]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.308 ; VGA:VGA_inst|MC6847_gen3:VDG|active_rows     ; VGA:VGA_inst|MC6847_gen3:VDG|active_area                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[0]    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.309 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[1]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.309 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[9]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[9]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.309 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[8]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[6]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.310 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[3]    ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[2]    ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[1]    ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[8]  ; VGA:VGA_inst|MC6847_gen3:VDG|HSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.311 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[7]    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[3]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[6]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.432      ;
; 0.313 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.434      ;
; 0.313 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]  ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.433      ;
; 0.314 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[2]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.434      ;
; 0.314 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]  ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.434      ;
; 0.315 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]   ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.435      ;
; 0.319 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[0]    ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.440      ;
; 0.320 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[0]  ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.441      ;
; 0.322 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[0]   ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.442      ;
; 0.328 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.449      ;
; 0.329 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1] ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.449      ;
; 0.332 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.453      ;
; 0.352 ; VGA:VGA_inst|MC6847_gen3:VDG|AG_s            ; VGA:VGA_inst|MC6847_gen3:VDG|DA[6]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.472      ;
; 0.354 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[3]   ; VGA:VGA_inst|MC6847_gen3:VDG|VSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.474      ;
; 0.357 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2] ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.477      ;
; 0.363 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]   ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.483      ;
; 0.373 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.494      ;
; 0.373 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.494      ;
; 0.379 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]   ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.499      ;
; 0.380 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]  ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.500      ;
; 0.382 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[2]    ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.502      ;
; 0.399 ; VGA:VGA_inst|MC6847_gen3:VDG|AG_s            ; VGA:VGA_inst|MC6847_gen3:VDG|DA[11]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.519      ;
; 0.403 ; VGA:VGA_inst|MC6847_gen3:VDG|AG_s            ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.523      ;
; 0.406 ; VGA:VGA_inst|MC6847_gen3:VDG|AG_s            ; VGA:VGA_inst|MC6847_gen3:VDG|R                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.526      ;
; 0.418 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[0]         ; VGA:VGA_inst|MC6847_gen3:VDG|R                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.538      ;
; 0.425 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[5]  ; VGA:VGA_inst|MC6847_gen3:VDG|HSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.546      ;
; 0.428 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[5]         ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.548      ;
; 0.429 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[2]         ; VGA:VGA_inst|MC6847_gen3:VDG|R                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.549      ;
; 0.432 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.553      ;
; 0.433 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]    ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.554      ;
+-------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                            ;
+--------+-------------------------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                                                                                                                ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 17.489 ; rst                     ; hex_low[3]                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 2.439      ;
; 17.489 ; rst                     ; hex_low[2]                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 2.439      ;
; 17.489 ; rst                     ; hex_low[1]                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 2.439      ;
; 17.489 ; rst                     ; hex_low[0]                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 2.439      ;
; 17.489 ; rst                     ; hex_low[7]                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 2.439      ;
; 17.489 ; rst                     ; hex_low[6]                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 2.439      ;
; 17.489 ; rst                     ; hex_low[5]                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 2.439      ;
; 17.489 ; rst                     ; hex_low[4]                                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 2.439      ;
; 17.502 ; rst                     ; MSC:MSC_inst|p2_flush_req                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.052     ; 2.433      ;
; 17.502 ; rst                     ; MSC:MSC_inst|p2_reset_req                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.052     ; 2.433      ;
; 17.502 ; rst                     ; MSC:MSC_inst|prev_p2_reset_reg                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.052     ; 2.433      ;
; 17.502 ; rst                     ; MSC:MSC_inst|prev_p2_flush_reg                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.052     ; 2.433      ;
; 17.682 ; rst                     ; hex_high[7]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.048     ; 2.257      ;
; 17.682 ; rst                     ; hex_high[6]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.048     ; 2.257      ;
; 17.682 ; rst                     ; hex_high[5]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.048     ; 2.257      ;
; 17.682 ; rst                     ; hex_high[4]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.048     ; 2.257      ;
; 17.682 ; rst                     ; hex_high[3]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.048     ; 2.257      ;
; 17.682 ; rst                     ; hex_high[2]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.048     ; 2.257      ;
; 17.682 ; rst                     ; hex_high[1]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.048     ; 2.257      ;
; 17.682 ; rst                     ; hex_high[0]                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.048     ; 2.257      ;
; 17.833 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|prev_hazard                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.030     ; 2.124      ;
; 17.833 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[9]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.029     ; 2.125      ;
; 17.833 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[8]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.029     ; 2.125      ;
; 17.833 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[7]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.029     ; 2.125      ;
; 17.833 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[6]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.029     ; 2.125      ;
; 17.833 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[5]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.029     ; 2.125      ;
; 17.833 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[3]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.030     ; 2.124      ;
; 17.833 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[9]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.029     ; 2.125      ;
; 17.833 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[9]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.029     ; 2.125      ;
; 17.833 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[8]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.029     ; 2.125      ;
; 17.833 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[8]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.029     ; 2.125      ;
; 17.833 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[7]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.029     ; 2.125      ;
; 17.833 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[7]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.029     ; 2.125      ;
; 17.833 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[6]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.029     ; 2.125      ;
; 17.833 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[6]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.029     ; 2.125      ;
; 17.833 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[5]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.029     ; 2.125      ;
; 17.833 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[5]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.029     ; 2.125      ;
; 17.833 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[13]                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.030     ; 2.124      ;
; 17.833 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[13]                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.030     ; 2.124      ;
; 17.833 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[14]                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.030     ; 2.124      ;
; 17.833 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[14]                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.030     ; 2.124      ;
; 17.833 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[15]                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.030     ; 2.124      ;
; 17.833 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[15]                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.030     ; 2.124      ;
; 17.833 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_miss[13]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.030     ; 2.124      ;
; 17.833 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_miss[14]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.030     ; 2.124      ;
; 17.833 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_miss[15]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.030     ; 2.124      ;
; 17.833 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_miss[12]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.030     ; 2.124      ;
; 17.834 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[12]                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 2.115      ;
; 17.834 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[8]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 2.115      ;
; 17.834 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[13]                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 2.115      ;
; 17.834 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[14]                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 2.115      ;
; 17.834 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[15]                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 2.115      ;
; 17.834 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe4[3]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.030     ; 2.123      ;
; 17.834 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe4[8]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 2.115      ;
; 17.834 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe4[11]                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.030     ; 2.123      ;
; 17.834 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe4[13]                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 2.115      ;
; 17.834 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe4[14]                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 2.115      ;
; 17.834 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe4[15]                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 2.115      ;
; 17.834 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.052     ; 2.101      ;
; 17.834 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|dffe6                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.052     ; 2.101      ;
; 17.834 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe4[12]                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 2.115      ;
; 17.835 ; rst                     ; serial:serial_inst|tx_active                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.061     ; 2.091      ;
; 17.837 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|WC4                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.024     ; 2.126      ;
; 17.837 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|WC3                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.024     ; 2.126      ;
; 17.837 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|WC2                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.024     ; 2.126      ;
; 17.837 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|regf_wren2                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.027     ; 2.123      ;
; 17.837 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|regf_wren1                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.027     ; 2.123      ;
; 17.837 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field3[1]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.023     ; 2.127      ;
; 17.837 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field2[1]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.023     ; 2.127      ;
; 17.837 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field1[1]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.023     ; 2.127      ;
; 17.837 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_op1[1]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.027     ; 2.123      ;
; 17.837 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field3[2]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.023     ; 2.127      ;
; 17.837 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field2[2]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.023     ; 2.127      ;
; 17.837 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field1[2]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.023     ; 2.127      ;
; 17.837 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field3[0]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.023     ; 2.127      ;
; 17.837 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field2[0]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.023     ; 2.127      ;
; 17.837 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field1[0]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.023     ; 2.127      ;
; 17.837 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field3[3]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.023     ; 2.127      ;
; 17.837 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field2[3]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.023     ; 2.127      ;
; 17.837 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field1[3]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.023     ; 2.127      ;
; 17.837 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|n_LB_w4                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.024     ; 2.126      ;
; 17.837 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|n_LB_w3                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.024     ; 2.126      ;
; 17.837 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|n_LB_w2                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.024     ; 2.126      ;
; 17.837 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|n_LB_w1                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.024     ; 2.126      ;
; 17.837 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field3[5]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.023     ; 2.127      ;
; 17.837 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field2[5]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.023     ; 2.127      ;
; 17.837 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|alu_I_field1[5]                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.023     ; 2.127      ;
; 17.837 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|WC1                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.024     ; 2.126      ;
; 17.838 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|SC1                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.028     ; 2.121      ;
; 17.838 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|WC6                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 2.113      ;
; 17.838 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|WC5                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 2.113      ;
; 17.838 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|XEC4                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.024     ; 2.125      ;
; 17.838 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|XEC3                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.024     ; 2.125      ;
; 17.838 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|XEC2                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.024     ; 2.125      ;
; 17.838 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|XEC1                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.024     ; 2.125      ;
; 17.838 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|CALL4                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.028     ; 2.121      ;
; 17.838 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|CALL3                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.028     ; 2.121      ;
; 17.838 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|CALL2                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.028     ; 2.121      ;
; 17.838 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|CALL1                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.028     ; 2.121      ;
; 17.838 ; RIPTIDE_II:CPU_inst|RST ; RIPTIDE_II:CPU_inst|NZT4                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.024     ; 2.125      ;
+--------+-------------------------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                                                        ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.732 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 1.045      ;
; 0.732 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a1  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 1.045      ;
; 0.732 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a2  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 1.045      ;
; 0.732 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a3  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 1.045      ;
; 0.732 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a4  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 1.045      ;
; 0.732 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a5  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 1.045      ;
; 0.732 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a6  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 1.045      ;
; 0.732 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a7  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 1.045      ;
; 0.732 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a8  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 1.045      ;
; 0.732 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a9  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 1.045      ;
; 0.732 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a10 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 1.045      ;
; 0.732 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a11 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 1.045      ;
; 0.732 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a12 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 1.045      ;
; 0.732 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a13 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 1.045      ;
; 0.732 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a14 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 1.045      ;
; 0.732 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; RIPTIDE_II:CPU_inst|PC:PC0|altshift_taps:A_pipe1_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a15 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 1.045      ;
; 1.050 ; rst                                                                                        ; serial:serial_inst|to_CPU[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.172      ;
; 1.050 ; rst                                                                                        ; serial:serial_inst|to_CPU[7]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.172      ;
; 1.199 ; rst                                                                                        ; VGA:VGA_inst|VGA_mode                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.029      ; 1.312      ;
; 1.220 ; rst                                                                                        ; serial:serial_inst|to_CPU[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.340      ;
; 1.220 ; rst                                                                                        ; serial:serial_inst|to_CPU[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.340      ;
; 1.220 ; rst                                                                                        ; serial:serial_inst|rx_overwrite                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.340      ;
; 1.220 ; rst                                                                                        ; serial:serial_inst|to_CPU[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.340      ;
; 1.395 ; rst                                                                                        ; MSC:MSC_inst|p1_reset_req                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.014      ; 1.493      ;
; 1.395 ; rst                                                                                        ; MSC:MSC_inst|p1_active                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.014      ; 1.493      ;
; 1.395 ; rst                                                                                        ; MSC:MSC_inst|prev_p1_req                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.014      ; 1.493      ;
; 1.395 ; rst                                                                                        ; MSC:MSC_inst|prev_p1_reset_reg                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.014      ; 1.493      ;
; 1.439 ; rst                                                                                        ; keyboard:keyboard_inst|to_CPU[5]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.556      ;
; 1.439 ; rst                                                                                        ; keyboard:keyboard_inst|to_CPU[6]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.556      ;
; 1.439 ; rst                                                                                        ; keyboard:keyboard_inst|to_CPU[7]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.556      ;
; 1.439 ; rst                                                                                        ; keyboard:keyboard_inst|to_CPU[1]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.556      ;
; 1.439 ; rst                                                                                        ; keyboard:keyboard_inst|rx_overwrite                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.556      ;
; 1.439 ; rst                                                                                        ; keyboard:keyboard_inst|to_CPU[3]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.556      ;
; 1.467 ; rst                                                                                        ; MSC:MSC_inst|p1_reset_reg                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.024      ; 1.575      ;
; 1.467 ; rst                                                                                        ; MSC:MSC_inst|p1_control_enable                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.024      ; 1.575      ;
; 1.467 ; rst                                                                                        ; MSC:MSC_inst|p2_reset_reg                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.024      ; 1.575      ;
; 1.467 ; rst                                                                                        ; MSC:MSC_inst|p2_flush_reg                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.024      ; 1.575      ;
; 1.467 ; rst                                                                                        ; MSC:MSC_inst|p2_control_enable                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.024      ; 1.575      ;
; 1.478 ; rst                                                                                        ; serial:serial_inst|to_CPU[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.604      ;
; 1.482 ; rst                                                                                        ; MSC:MSC_inst|program_page[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.026      ; 1.592      ;
; 1.482 ; rst                                                                                        ; MSC:MSC_inst|data_page[5]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.026      ; 1.592      ;
; 1.482 ; rst                                                                                        ; MSC:MSC_inst|program_page[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.026      ; 1.592      ;
; 1.482 ; rst                                                                                        ; MSC:MSC_inst|data_page[4]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.026      ; 1.592      ;
; 1.482 ; rst                                                                                        ; MSC:MSC_inst|program_page[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.026      ; 1.592      ;
; 1.482 ; rst                                                                                        ; MSC:MSC_inst|data_page[6]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.026      ; 1.592      ;
; 1.482 ; rst                                                                                        ; MSC:MSC_inst|data_page[2]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.026      ; 1.592      ;
; 1.482 ; rst                                                                                        ; MSC:MSC_inst|program_page[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.026      ; 1.592      ;
; 1.482 ; rst                                                                                        ; MSC:MSC_inst|program_page[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.026      ; 1.592      ;
; 1.482 ; rst                                                                                        ; MSC:MSC_inst|data_page[1]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.026      ; 1.592      ;
; 1.482 ; rst                                                                                        ; MSC:MSC_inst|data_page[0]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.026      ; 1.592      ;
; 1.482 ; rst                                                                                        ; MSC:MSC_inst|program_page[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.026      ; 1.592      ;
; 1.482 ; rst                                                                                        ; MSC:MSC_inst|data_page[3]                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.026      ; 1.592      ;
; 1.492 ; rst                                                                                        ; serial:serial_inst|to_CPU[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.618      ;
; 1.492 ; rst                                                                                        ; keyboard:keyboard_inst|to_CPU[2]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.618      ;
; 1.492 ; rst                                                                                        ; keyboard:keyboard_inst|to_CPU[0]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.618      ;
; 1.492 ; rst                                                                                        ; keyboard:keyboard_inst|tx_overwrite                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.618      ;
; 1.492 ; rst                                                                                        ; keyboard:keyboard_inst|to_CPU[4]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.618      ;
; 1.493 ; rst                                                                                        ; keyboard:keyboard_inst|tx_active                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.617      ;
; 1.547 ; rst                                                                                        ; serial:serial_inst|to_CPU[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.026      ; 1.657      ;
; 1.547 ; rst                                                                                        ; serial:serial_inst|tx_overwrite                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.026      ; 1.657      ;
; 1.629 ; rst                                                                                        ; MSC:MSC_inst|p2_active                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.018      ; 1.731      ;
; 1.629 ; rst                                                                                        ; MSC:MSC_inst|prev_p2_req                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.018      ; 1.731      ;
; 1.691 ; rst                                                                                        ; serial:serial_inst|tx_active                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.020      ; 1.795      ;
; 1.732 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[10]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.869      ;
; 1.732 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[1]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.869      ;
; 1.732 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[9]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.869      ;
; 1.732 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[2]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.869      ;
; 1.732 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[1]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.869      ;
; 1.732 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[2]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.869      ;
; 1.732 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[3]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.869      ;
; 1.732 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[3]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.869      ;
; 1.732 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[4]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.869      ;
; 1.732 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|PC_reg[4]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.869      ;
; 1.732 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_reg[11]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.869      ;
; 1.732 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[0]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.869      ;
; 1.732 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[0]                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.869      ;
; 1.732 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[0]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.869      ;
; 1.732 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[1]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.869      ;
; 1.732 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[2]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.869      ;
; 1.732 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[3]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.869      ;
; 1.732 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[4]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.869      ;
; 1.732 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[10]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.869      ;
; 1.732 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[11]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 1.867      ;
; 1.732 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[12]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 1.867      ;
; 1.732 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[13]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 1.868      ;
; 1.732 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[14]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 1.868      ;
; 1.732 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I_alternate[15]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 1.868      ;
; 1.732 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[1]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 1.867      ;
; 1.732 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[1]                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.869      ;
; 1.732 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[2]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.869      ;
; 1.732 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[2]                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.869      ;
; 1.732 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[3]                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.869      ;
; 1.732 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[4]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.869      ;
; 1.732 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[4]                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.869      ;
; 1.732 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[10]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.869      ;
; 1.732 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[10]                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 1.869      ;
; 1.732 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[11]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 1.867      ;
; 1.732 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[11]                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 1.867      ;
; 1.732 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_pipe0[12]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 1.867      ;
; 1.732 ; RIPTIDE_II:CPU_inst|RST                                                                    ; RIPTIDE_II:CPU_inst|PC:PC0|A_current_I[12]                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 1.867      ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                              ;
+-------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; 4.460 ; 0.111 ; 14.566   ; 0.732   ; 9.423               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.460 ; 0.166 ; N/A      ; N/A     ; 19.715              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.682 ; 0.111 ; 14.566   ; 0.732   ; 9.716               ;
;  clk                                                  ; N/A   ; N/A   ; N/A      ; N/A     ; 9.423               ;
; Design-wide TNS                                       ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  clk                                                  ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TXD           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps2_clk_q     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps2_data_q    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_clk     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cke     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cs_n    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wre_n   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cas_n   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ras_n   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[0]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[1]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[2]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[3]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[4]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[5]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[6]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[7]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[8]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[9]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[10]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[11]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[0]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[1]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[0]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[1]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R             ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G             ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B             ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSYNC         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VSYNC         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[0]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[1]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[2]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[3]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex_out[0]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex_out[1]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex_out[2]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex_out[3]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex_out[4]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex_out[5]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex_out[6]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[0]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[1]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[2]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[3]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[4]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[5]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[6]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[7]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[8]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[9]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[10]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[11]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[12]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[13]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[14]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[15]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sdram_dq[0]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[1]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[2]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[3]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[4]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[5]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[6]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[7]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[8]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[9]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[10]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[11]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[12]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[13]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[14]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[15]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; clk                     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; reset                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; button[2]               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; button[3]               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ps2_clk_d               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; button[1]               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; button[0]               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ps2_data_d              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; RXD                     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; LED[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; LED[2]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; LED[3]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; TXD           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; ps2_clk_q     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; ps2_data_q    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wre_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.00415 V          ; 0.069 V                              ; 0.222 V                              ; 5.99e-09 s                  ; 5.65e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.00415 V         ; 0.069 V                             ; 0.222 V                             ; 5.99e-09 s                 ; 5.65e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; R             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; G             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; B             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; HSYNC         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; VSYNC         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; seg_sel[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.00415 V          ; 0.069 V                              ; 0.222 V                              ; 5.99e-09 s                  ; 5.65e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.00415 V         ; 0.069 V                             ; 0.222 V                             ; 5.99e-09 s                 ; 5.65e-09 s                 ; Yes                       ; Yes                       ;
; seg_sel[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[8]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[9]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[10]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[11]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[12]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[13]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[14]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.00415 V          ; 0.069 V                              ; 0.222 V                              ; 5.99e-09 s                  ; 5.65e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.00415 V         ; 0.069 V                             ; 0.222 V                             ; 5.99e-09 s                 ; 5.65e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[15]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; LED[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; LED[2]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; LED[3]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; TXD           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; ps2_clk_q     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; ps2_data_q    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wre_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.08 V              ; -0.00171 V          ; 0.022 V                              ; 0.159 V                              ; 7.29e-09 s                  ; 7.17e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.08 V             ; -0.00171 V         ; 0.022 V                             ; 0.159 V                             ; 7.29e-09 s                 ; 7.17e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; R             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; G             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; B             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; HSYNC         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; VSYNC         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; seg_sel[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.08 V              ; -0.00171 V          ; 0.022 V                              ; 0.159 V                              ; 7.29e-09 s                  ; 7.17e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.08 V             ; -0.00171 V         ; 0.022 V                             ; 0.159 V                             ; 7.29e-09 s                 ; 7.17e-09 s                 ; Yes                       ; Yes                       ;
; seg_sel[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[8]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[9]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[10]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[11]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[12]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[13]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[14]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.08 V              ; -0.00171 V          ; 0.022 V                              ; 0.159 V                              ; 7.29e-09 s                  ; 7.17e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.08 V             ; -0.00171 V         ; 0.022 V                             ; 0.159 V                             ; 7.29e-09 s                 ; 7.17e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[15]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; LED[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; LED[2]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; LED[3]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; TXD           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ps2_clk_q     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ps2_data_q    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_clk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_cke     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_cs_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_wre_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_cas_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_ras_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_a[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_a[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_a[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; sdram_a[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_a[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_a[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_a[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_a[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; sdram_a[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_a[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_a[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_a[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_ba[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_ba[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_dqm[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dqm[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; R             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; G             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; B             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; HSYNC         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; VSYNC         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; seg_sel[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; seg_sel[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; seg_sel[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; seg_sel[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; hex_out[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; hex_out[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; hex_out[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; hex_out[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; hex_out[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; hex_out[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; hex_out[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dq[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_dq[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_dq[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; sdram_dq[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_dq[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_dq[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_dq[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dq[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dq[8]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dq[9]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dq[10]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dq[11]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dq[12]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dq[13]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dq[14]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; sdram_dq[15]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 1256     ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 306      ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 184      ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 69717    ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 1256     ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 306      ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 184      ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 69717    ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                      ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 300      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                       ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 300      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                  ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; Target                                               ; Clock                                                ; Type      ; Status      ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained ;
; clk                                                  ; clk                                                  ; Base      ; Constrained ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun Jul 18 17:46:57 2021
Info: Command: quartus_sta RIPTIDE-II_SDRAM -c PVP
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'SDC1.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[0]} {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[1]} {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[2]} {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 4.460
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.460               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     6.682               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.352
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.352               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.452               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 14.566
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.566               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 1.699
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.699               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 9.718
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.718               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.858               0.000 clk 
    Info (332119):    19.715               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 5.106
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.106               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     7.504               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.340
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.340               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.401               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 14.833
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.833               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 1.544
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.544               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 9.716
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.716               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.855               0.000 clk 
    Info (332119):    19.716               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 7.049
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.049               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    14.394               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.111
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.111               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.166               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 17.489
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.489               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 0.732
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.732               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 9.423
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.423               0.000 clk 
    Info (332119):     9.733               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    19.734               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 692 megabytes
    Info: Processing ended: Sun Jul 18 17:47:05 2021
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:11


