$date
	Wed Mar 11 18:41:28 2015
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module simple0_tb $end
$var wire 1 ! D $end
$var wire 4 " B [3:0] $end
$var reg 4 # A [3:0] $end
$var reg 1 $ C $end
$scope module s $end
$var wire 4 % A [3:0] $end
$var wire 1 $ C $end
$var wire 1 ! D $end
$var wire 4 & B [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
bx %
x$
bx #
bx "
x!
$end
#10
b0 "
b0 &
0!
0$
b0 #
b0 %
#20
b1000 "
b1000 &
b1 #
b1 %
#30
b10 "
b10 &
b10 #
b10 %
#40
b1010 "
b1010 &
b11 #
b11 %
#50
b100 "
b100 &
b100 #
b100 %
#60
b1100 "
b1100 &
b101 #
b101 %
#70
b110 "
b110 &
b110 #
b110 %
#80
b1110 "
b1110 &
b111 #
b111 %
#90
b1 "
b1 &
b1000 #
b1000 %
#100
b1001 "
b1001 &
b1001 #
b1001 %
#110
b11 "
b11 &
b1010 #
b1010 %
#120
b1011 "
b1011 &
b1011 #
b1011 %
#130
b101 "
b101 &
b1100 #
b1100 %
#140
b1101 "
b1101 &
b1101 #
b1101 %
#150
b111 "
b111 &
b1110 #
b1110 %
#160
b1111 "
b1111 &
b1111 #
b1111 %
#170
b0 "
b0 &
1!
1$
b0 #
b0 %
#180
b1000 "
b1000 &
b1 #
b1 %
#190
b10 "
b10 &
b10 #
b10 %
#200
b1010 "
b1010 &
b11 #
b11 %
#210
b100 "
b100 &
b100 #
b100 %
#220
b1100 "
b1100 &
b101 #
b101 %
#230
b110 "
b110 &
b110 #
b110 %
#240
b1110 "
b1110 &
b111 #
b111 %
#250
b1 "
b1 &
b1000 #
b1000 %
#260
b1001 "
b1001 &
b1001 #
b1001 %
#270
b11 "
b11 &
b1010 #
b1010 %
#280
b1011 "
b1011 &
b1011 #
b1011 %
#290
b101 "
b101 &
b1100 #
b1100 %
#300
b1101 "
b1101 &
b1101 #
b1101 %
#310
b111 "
b111 &
b1110 #
b1110 %
#320
b1111 "
b1111 &
b1111 #
b1111 %
#330
