{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1596561182854 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1596561182860 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 04 11:13:02 2020 " "Processing started: Tue Aug 04 11:13:02 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1596561182860 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596561182860 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off arm -c arm " "Command: quartus_map --read_settings_files=on --write_settings_files=off arm -c arm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596561182860 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1596561183225 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1596561183225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "Modules/controller.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561189450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596561189450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/condlogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/condlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condlogic " "Found entity 1: condlogic" {  } { { "Modules/condlogic.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/condlogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561189452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596561189452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/condcheck.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/condcheck.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condcheck " "Found entity 1: condcheck" {  } { { "Modules/condcheck.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/condcheck.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561189453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596561189453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arm " "Found entity 1: arm" {  } { { "arm.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/arm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561189454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596561189454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/mux2a4.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/mux2a4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2a4 " "Found entity 1: mux2a4" {  } { { "Modules/mux2a4.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux2a4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561189456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596561189456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/mux3a8.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/mux3a8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux3a8 " "Found entity 1: mux3a8" {  } { { "Modules/mux3a8.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux3a8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561189457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596561189457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/mux1a2.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/mux1a2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux1a2 " "Found entity 1: mux1a2" {  } { { "Modules/mux1a2.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux1a2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561189458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596561189458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/flags/flag_overflow.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/flags/flag_overflow.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_overflow " "Found entity 1: flag_overflow" {  } { { "ALU/Flags/flag_overflow.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/Flags/flag_overflow.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561189460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596561189460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/flags/flag_negativo.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/flags/flag_negativo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_negativo " "Found entity 1: flag_negativo" {  } { { "ALU/Flags/flag_negativo.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/Flags/flag_negativo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561189461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596561189461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/flags/flag_cero.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/flags/flag_cero.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_cero " "Found entity 1: flag_cero" {  } { { "ALU/Flags/flag_cero.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/Flags/flag_cero.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561189462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596561189462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/flags/flag_carry.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/flags/flag_carry.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_carry " "Found entity 1: flag_carry" {  } { { "ALU/Flags/flag_carry.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/Flags/flag_carry.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561189464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596561189464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/operaciones/sumador.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/operaciones/sumador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador " "Found entity 1: sumador" {  } { { "ALU/Operaciones/sumador.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/Operaciones/sumador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561189465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596561189465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/operaciones/restador.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/operaciones/restador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 restador " "Found entity 1: restador" {  } { { "ALU/Operaciones/restador.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/Operaciones/restador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561189466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596561189466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/operaciones/corrimiento_circular.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/operaciones/corrimiento_circular.sv" { { "Info" "ISGN_ENTITY_NAME" "1 corrimiento_circular " "Found entity 1: corrimiento_circular" {  } { { "ALU/Operaciones/corrimiento_circular.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/Operaciones/corrimiento_circular.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561189467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596561189467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/operaciones/compuerta_xor.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/operaciones/compuerta_xor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compuerta_xor " "Found entity 1: compuerta_xor" {  } { { "ALU/Operaciones/compuerta_xor.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/Operaciones/compuerta_xor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561189469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596561189469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/unidad_logico_aritmetica.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/unidad_logico_aritmetica.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unidad_logico_aritmetica " "Found entity 1: unidad_logico_aritmetica" {  } { { "ALU/unidad_logico_aritmetica.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561189470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596561189470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/overflow_flag_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/overflow_flag_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 overflow_flag_test " "Found entity 1: overflow_flag_test" {  } { { "Tests/overflow_flag_test.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Tests/overflow_flag_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561189472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596561189472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/corrimiento_circular_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/corrimiento_circular_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 corrimiento_circular_test " "Found entity 1: corrimiento_circular_test" {  } { { "Tests/corrimiento_circular_test.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Tests/corrimiento_circular_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561189473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596561189473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/unidad_logico_aritmetica_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/unidad_logico_aritmetica_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unidad_logico_aritmetica_test " "Found entity 1: unidad_logico_aritmetica_test" {  } { { "Tests/unidad_logico_aritmetica_test.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Tests/unidad_logico_aritmetica_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561189474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596561189474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/register.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "Modules/register.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561189475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596561189475 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "extender.sv(16) " "Verilog HDL warning at extender.sv(16): extended using \"x\" or \"z\"" {  } { { "Modules/extender.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/extender.sv" 16 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1596561189477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/extender.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/extender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extender " "Found entity 1: extender" {  } { { "Modules/extender.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/extender.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561189477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596561189477 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(32) " "Verilog HDL warning at decoder.sv(32): extended using \"x\" or \"z\"" {  } { { "Modules/decoder.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/decoder.sv" 32 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1596561189478 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(53) " "Verilog HDL warning at decoder.sv(53): extended using \"x\" or \"z\"" {  } { { "Modules/decoder.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/decoder.sv" 53 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1596561189478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "Modules/decoder.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561189479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596561189479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/chipset.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/chipset.sv" { { "Info" "ISGN_ENTITY_NAME" "1 chipset " "Found entity 1: chipset" {  } { { "Modules/chipset.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/chipset.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561189480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596561189480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/chipset_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/chipset_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 chipset_tb " "Found entity 1: chipset_tb" {  } { { "Tests/chipset_tb.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Tests/chipset_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561189481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596561189481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/pc_selection.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/pc_selection.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC_selection " "Found entity 1: PC_selection" {  } { { "Modules/PC_selection.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/PC_selection.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561189482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596561189482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/pc_sel_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/pc_sel_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_sel_test " "Found entity 1: pc_sel_test" {  } { { "Tests/pc_sel_test.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Tests/pc_sel_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561189484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596561189484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/instructionmem_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/instructionmem_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMem_tb " "Found entity 1: instructionMem_tb" {  } { { "Tests/instructionMem_tb.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Tests/instructionMem_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561189485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596561189485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/datamem.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/datamem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dataMem " "Found entity 1: dataMem" {  } { { "Modules/dataMem.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/dataMem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561189486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596561189486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/datamem_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/datamem_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dataMem_tb " "Found entity 1: dataMem_tb" {  } { { "Tests/dataMem_tb.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Tests/dataMem_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561189488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596561189488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/messagemem.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/messagemem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 messageMem " "Found entity 1: messageMem" {  } { { "Modules/messageMem.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/messageMem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561189489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596561189489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/instructionmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/instructionmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMem " "Found entity 1: instructionMem" {  } { { "Modules/instructionMem.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/instructionMem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561189490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596561189490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "Modules/imem.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/imem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561189492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596561189492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/top.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "Modules/top.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561189493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596561189493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/flopenr.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/flopenr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr " "Found entity 1: flopenr" {  } { { "Modules/flopenr.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/flopenr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561189494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596561189494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "Modules/datapath.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561189496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596561189496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/dmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/dmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "Modules/dmem.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/dmem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561189497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596561189497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "Modules/flopr.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/flopr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561189499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596561189499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "Modules/mux2.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561189500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596561189500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561189501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596561189501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "Modules/regfile.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561189503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596561189503 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "extend.sv(16) " "Verilog HDL warning at extend.sv(16): extended using \"x\" or \"z\"" {  } { { "extend.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/extend.sv" 16 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1596561189504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596561189504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596561189504 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1596561189539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm arm:arm " "Elaborating entity \"arm\" for hierarchy \"arm:arm\"" {  } { { "Modules/top.sv" "arm" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/top.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596561189540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller arm:arm\|controller:c " "Elaborating entity \"controller\" for hierarchy \"arm:arm\|controller:c\"" {  } { { "arm.sv" "c" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/arm.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596561189541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder arm:arm\|controller:c\|decoder:dec " "Elaborating entity \"decoder\" for hierarchy \"arm:arm\|controller:c\|decoder:dec\"" {  } { { "Modules/controller.sv" "dec" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/controller.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596561189542 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 decoder.sv(43) " "Verilog HDL assignment warning at decoder.sv(43): truncated value with size 3 to match size of target (2)" {  } { { "Modules/decoder.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/decoder.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1596561189542 "|top|arm:arm|controller:c|decoder:dec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 decoder.sv(44) " "Verilog HDL assignment warning at decoder.sv(44): truncated value with size 3 to match size of target (2)" {  } { { "Modules/decoder.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/decoder.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1596561189542 "|top|arm:arm|controller:c|decoder:dec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 decoder.sv(45) " "Verilog HDL assignment warning at decoder.sv(45): truncated value with size 3 to match size of target (2)" {  } { { "Modules/decoder.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/decoder.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1596561189542 "|top|arm:arm|controller:c|decoder:dec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 decoder.sv(46) " "Verilog HDL assignment warning at decoder.sv(46): truncated value with size 3 to match size of target (2)" {  } { { "Modules/decoder.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/decoder.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1596561189542 "|top|arm:arm|controller:c|decoder:dec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 decoder.sv(48) " "Verilog HDL assignment warning at decoder.sv(48): truncated value with size 3 to match size of target (2)" {  } { { "Modules/decoder.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/decoder.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1596561189542 "|top|arm:arm|controller:c|decoder:dec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 decoder.sv(49) " "Verilog HDL assignment warning at decoder.sv(49): truncated value with size 3 to match size of target (2)" {  } { { "Modules/decoder.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/decoder.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1596561189542 "|top|arm:arm|controller:c|decoder:dec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 decoder.sv(53) " "Verilog HDL assignment warning at decoder.sv(53): truncated value with size 3 to match size of target (2)" {  } { { "Modules/decoder.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/decoder.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1596561189542 "|top|arm:arm|controller:c|decoder:dec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 decoder.sv(62) " "Verilog HDL assignment warning at decoder.sv(62): truncated value with size 3 to match size of target (2)" {  } { { "Modules/decoder.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/decoder.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1596561189543 "|top|arm:arm|controller:c|decoder:dec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condlogic arm:arm\|controller:c\|condlogic:cl " "Elaborating entity \"condlogic\" for hierarchy \"arm:arm\|controller:c\|condlogic:cl\"" {  } { { "Modules/controller.sv" "cl" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/controller.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596561189543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr arm:arm\|controller:c\|condlogic:cl\|flopenr:flagreg1 " "Elaborating entity \"flopenr\" for hierarchy \"arm:arm\|controller:c\|condlogic:cl\|flopenr:flagreg1\"" {  } { { "Modules/condlogic.sv" "flagreg1" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/condlogic.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596561189544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condcheck arm:arm\|controller:c\|condlogic:cl\|condcheck:cc " "Elaborating entity \"condcheck\" for hierarchy \"arm:arm\|controller:c\|condlogic:cl\|condcheck:cc\"" {  } { { "Modules/condlogic.sv" "cc" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/condlogic.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596561189545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath arm:arm\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"arm:arm\|datapath:dp\"" {  } { { "arm.sv" "dp" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/arm.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596561189547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 arm:arm\|datapath:dp\|mux2:pcmux " "Elaborating entity \"mux2\" for hierarchy \"arm:arm\|datapath:dp\|mux2:pcmux\"" {  } { { "Modules/datapath.sv" "pcmux" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/datapath.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596561189548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr arm:arm\|datapath:dp\|flopr:pcreg " "Elaborating entity \"flopr\" for hierarchy \"arm:arm\|datapath:dp\|flopr:pcreg\"" {  } { { "Modules/datapath.sv" "pcreg" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/datapath.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596561189548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder arm:arm\|datapath:dp\|adder:pcadd1 " "Elaborating entity \"adder\" for hierarchy \"arm:arm\|datapath:dp\|adder:pcadd1\"" {  } { { "Modules/datapath.sv" "pcadd1" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/datapath.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596561189549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 arm:arm\|datapath:dp\|mux2:ra1mux " "Elaborating entity \"mux2\" for hierarchy \"arm:arm\|datapath:dp\|mux2:ra1mux\"" {  } { { "Modules/datapath.sv" "ra1mux" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/datapath.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596561189550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile arm:arm\|datapath:dp\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"arm:arm\|datapath:dp\|regfile:rf\"" {  } { { "Modules/datapath.sv" "rf" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/datapath.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596561189551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend arm:arm\|datapath:dp\|extend:ext " "Elaborating entity \"extend\" for hierarchy \"arm:arm\|datapath:dp\|extend:ext\"" {  } { { "Modules/datapath.sv" "ext" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/datapath.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596561189570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidad_logico_aritmetica arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu " "Elaborating entity \"unidad_logico_aritmetica\" for hierarchy \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\"" {  } { { "Modules/datapath.sv" "alu" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/datapath.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596561189586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|sumador:Add " "Elaborating entity \"sumador\" for hierarchy \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|sumador:Add\"" {  } { { "ALU/unidad_logico_aritmetica.sv" "Add" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596561189588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "restador arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|restador:Minus " "Elaborating entity \"restador\" for hierarchy \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|restador:Minus\"" {  } { { "ALU/unidad_logico_aritmetica.sv" "Minus" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596561189589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compuerta_xor arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|compuerta_xor:Xor " "Elaborating entity \"compuerta_xor\" for hierarchy \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|compuerta_xor:Xor\"" {  } { { "ALU/unidad_logico_aritmetica.sv" "Xor" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596561189590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "corrimiento_circular arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|corrimiento_circular:CirShift " "Elaborating entity \"corrimiento_circular\" for hierarchy \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|corrimiento_circular:CirShift\"" {  } { { "ALU/unidad_logico_aritmetica.sv" "CirShift" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596561189591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3a8 arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|mux3a8:Mux " "Elaborating entity \"mux3a8\" for hierarchy \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|mux3a8:Mux\"" {  } { { "ALU/unidad_logico_aritmetica.sv" "Mux" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596561189593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_negativo arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_negativo:Fnegativo " "Elaborating entity \"flag_negativo\" for hierarchy \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_negativo:Fnegativo\"" {  } { { "ALU/unidad_logico_aritmetica.sv" "Fnegativo" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596561189594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_cero arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_cero:FCero " "Elaborating entity \"flag_cero\" for hierarchy \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_cero:FCero\"" {  } { { "ALU/unidad_logico_aritmetica.sv" "FCero" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596561189596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_overflow arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_overflow:FOverflow " "Elaborating entity \"flag_overflow\" for hierarchy \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_overflow:FOverflow\"" {  } { { "ALU/unidad_logico_aritmetica.sv" "FOverflow" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596561189597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_carry arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_carry:FCarry " "Elaborating entity \"flag_carry\" for hierarchy \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_carry:FCarry\"" {  } { { "ALU/unidad_logico_aritmetica.sv" "FCarry" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596561189598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:imem " "Elaborating entity \"imem\" for hierarchy \"imem:imem\"" {  } { { "Modules/top.sv" "imem" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/top.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596561189600 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "55 0 256 imem.sv(7) " "Verilog HDL warning at imem.sv(7): number of words (55) in memory file does not match the number of elements in the address range \[0:256\]" {  } { { "Modules/imem.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/imem.sv" 7 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1596561189601 "|top|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.data_a 0 imem.sv(4) " "Net \"RAM.data_a\" at imem.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "Modules/imem.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/imem.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1596561189601 "|top|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.waddr_a 0 imem.sv(4) " "Net \"RAM.waddr_a\" at imem.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "Modules/imem.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/imem.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1596561189601 "|top|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.we_a 0 imem.sv(4) " "Net \"RAM.we_a\" at imem.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "Modules/imem.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/imem.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1596561189601 "|top|imem:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:dmem " "Elaborating entity \"dmem\" for hierarchy \"dmem:dmem\"" {  } { { "Modules/top.sv" "dmem" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/top.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596561189602 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[31\] " "Net \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[31\]\" is missing source, defaulting to GND" {  } { { "ALU/unidad_logico_aritmetica.sv" "resultadoFinal\[31\]" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596561189665 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[30\] " "Net \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[30\]\" is missing source, defaulting to GND" {  } { { "ALU/unidad_logico_aritmetica.sv" "resultadoFinal\[30\]" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596561189665 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[29\] " "Net \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[29\]\" is missing source, defaulting to GND" {  } { { "ALU/unidad_logico_aritmetica.sv" "resultadoFinal\[29\]" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596561189665 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[28\] " "Net \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[28\]\" is missing source, defaulting to GND" {  } { { "ALU/unidad_logico_aritmetica.sv" "resultadoFinal\[28\]" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596561189665 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[27\] " "Net \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[27\]\" is missing source, defaulting to GND" {  } { { "ALU/unidad_logico_aritmetica.sv" "resultadoFinal\[27\]" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596561189665 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[26\] " "Net \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[26\]\" is missing source, defaulting to GND" {  } { { "ALU/unidad_logico_aritmetica.sv" "resultadoFinal\[26\]" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596561189665 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[25\] " "Net \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[25\]\" is missing source, defaulting to GND" {  } { { "ALU/unidad_logico_aritmetica.sv" "resultadoFinal\[25\]" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596561189665 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[24\] " "Net \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[24\]\" is missing source, defaulting to GND" {  } { { "ALU/unidad_logico_aritmetica.sv" "resultadoFinal\[24\]" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596561189665 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[23\] " "Net \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[23\]\" is missing source, defaulting to GND" {  } { { "ALU/unidad_logico_aritmetica.sv" "resultadoFinal\[23\]" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596561189665 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[22\] " "Net \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[22\]\" is missing source, defaulting to GND" {  } { { "ALU/unidad_logico_aritmetica.sv" "resultadoFinal\[22\]" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596561189665 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[21\] " "Net \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[21\]\" is missing source, defaulting to GND" {  } { { "ALU/unidad_logico_aritmetica.sv" "resultadoFinal\[21\]" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596561189665 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[20\] " "Net \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[20\]\" is missing source, defaulting to GND" {  } { { "ALU/unidad_logico_aritmetica.sv" "resultadoFinal\[20\]" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596561189665 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[19\] " "Net \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[19\]\" is missing source, defaulting to GND" {  } { { "ALU/unidad_logico_aritmetica.sv" "resultadoFinal\[19\]" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596561189665 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[18\] " "Net \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[18\]\" is missing source, defaulting to GND" {  } { { "ALU/unidad_logico_aritmetica.sv" "resultadoFinal\[18\]" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596561189665 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[17\] " "Net \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[17\]\" is missing source, defaulting to GND" {  } { { "ALU/unidad_logico_aritmetica.sv" "resultadoFinal\[17\]" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596561189665 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[16\] " "Net \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[16\]\" is missing source, defaulting to GND" {  } { { "ALU/unidad_logico_aritmetica.sv" "resultadoFinal\[16\]" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596561189665 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[15\] " "Net \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[15\]\" is missing source, defaulting to GND" {  } { { "ALU/unidad_logico_aritmetica.sv" "resultadoFinal\[15\]" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596561189665 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[14\] " "Net \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[14\]\" is missing source, defaulting to GND" {  } { { "ALU/unidad_logico_aritmetica.sv" "resultadoFinal\[14\]" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596561189665 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[13\] " "Net \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[13\]\" is missing source, defaulting to GND" {  } { { "ALU/unidad_logico_aritmetica.sv" "resultadoFinal\[13\]" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596561189665 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[12\] " "Net \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[12\]\" is missing source, defaulting to GND" {  } { { "ALU/unidad_logico_aritmetica.sv" "resultadoFinal\[12\]" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596561189665 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[11\] " "Net \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[11\]\" is missing source, defaulting to GND" {  } { { "ALU/unidad_logico_aritmetica.sv" "resultadoFinal\[11\]" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596561189665 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[10\] " "Net \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[10\]\" is missing source, defaulting to GND" {  } { { "ALU/unidad_logico_aritmetica.sv" "resultadoFinal\[10\]" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596561189665 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[9\] " "Net \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[9\]\" is missing source, defaulting to GND" {  } { { "ALU/unidad_logico_aritmetica.sv" "resultadoFinal\[9\]" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596561189665 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[8\] " "Net \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[8\]\" is missing source, defaulting to GND" {  } { { "ALU/unidad_logico_aritmetica.sv" "resultadoFinal\[8\]" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596561189665 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[7\] " "Net \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[7\]\" is missing source, defaulting to GND" {  } { { "ALU/unidad_logico_aritmetica.sv" "resultadoFinal\[7\]" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596561189665 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[6\] " "Net \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[6\]\" is missing source, defaulting to GND" {  } { { "ALU/unidad_logico_aritmetica.sv" "resultadoFinal\[6\]" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596561189665 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[5\] " "Net \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[5\]\" is missing source, defaulting to GND" {  } { { "ALU/unidad_logico_aritmetica.sv" "resultadoFinal\[5\]" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596561189665 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[4\] " "Net \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[4\]\" is missing source, defaulting to GND" {  } { { "ALU/unidad_logico_aritmetica.sv" "resultadoFinal\[4\]" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596561189665 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[3\] " "Net \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[3\]\" is missing source, defaulting to GND" {  } { { "ALU/unidad_logico_aritmetica.sv" "resultadoFinal\[3\]" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596561189665 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[2\] " "Net \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[2\]\" is missing source, defaulting to GND" {  } { { "ALU/unidad_logico_aritmetica.sv" "resultadoFinal\[2\]" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596561189665 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[1\] " "Net \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[1\]\" is missing source, defaulting to GND" {  } { { "ALU/unidad_logico_aritmetica.sv" "resultadoFinal\[1\]" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596561189665 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[0\] " "Net \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|resultadoFinal\[0\]\" is missing source, defaulting to GND" {  } { { "ALU/unidad_logico_aritmetica.sv" "resultadoFinal\[0\]" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1596561189665 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1596561189665 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "dmem:dmem\|RAM " "RAM logic \"dmem:dmem\|RAM\" is uninferred due to inappropriate RAM size" {  } { { "Modules/dmem.sv" "RAM" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/dmem.sv" 5 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1596561189949 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "arm:arm\|datapath:dp\|regfile:rf\|rf " "RAM logic \"arm:arm\|datapath:dp\|regfile:rf\|rf\" is uninferred due to asynchronous read logic" {  } { { "Modules/regfile.sv" "rf" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/regfile.sv" 7 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1596561189949 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1596561189949 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "512 257 C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/db/arm.ram0_imem_37c714.hdl.mif " "Memory depth (512) in the design file differs from memory depth (257) in the Memory Initialization File \"C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/db/arm.ram0_imem_37c714.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1596561189951 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/db/arm.ram0_imem_37c714.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/db/arm.ram0_imem_37c714.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1596561189955 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1596561190229 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[0\] GND " "Pin \"DataAdr\[0\]\" is stuck at GND" {  } { { "Modules/top.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596561190424 "|top|DataAdr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[1\] GND " "Pin \"DataAdr\[1\]\" is stuck at GND" {  } { { "Modules/top.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596561190424 "|top|DataAdr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[2\] GND " "Pin \"DataAdr\[2\]\" is stuck at GND" {  } { { "Modules/top.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596561190424 "|top|DataAdr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[3\] GND " "Pin \"DataAdr\[3\]\" is stuck at GND" {  } { { "Modules/top.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596561190424 "|top|DataAdr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[4\] GND " "Pin \"DataAdr\[4\]\" is stuck at GND" {  } { { "Modules/top.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596561190424 "|top|DataAdr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[5\] GND " "Pin \"DataAdr\[5\]\" is stuck at GND" {  } { { "Modules/top.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596561190424 "|top|DataAdr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[6\] GND " "Pin \"DataAdr\[6\]\" is stuck at GND" {  } { { "Modules/top.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596561190424 "|top|DataAdr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[7\] GND " "Pin \"DataAdr\[7\]\" is stuck at GND" {  } { { "Modules/top.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596561190424 "|top|DataAdr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[8\] GND " "Pin \"DataAdr\[8\]\" is stuck at GND" {  } { { "Modules/top.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596561190424 "|top|DataAdr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[9\] GND " "Pin \"DataAdr\[9\]\" is stuck at GND" {  } { { "Modules/top.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596561190424 "|top|DataAdr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[10\] GND " "Pin \"DataAdr\[10\]\" is stuck at GND" {  } { { "Modules/top.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596561190424 "|top|DataAdr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[11\] GND " "Pin \"DataAdr\[11\]\" is stuck at GND" {  } { { "Modules/top.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596561190424 "|top|DataAdr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[12\] GND " "Pin \"DataAdr\[12\]\" is stuck at GND" {  } { { "Modules/top.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596561190424 "|top|DataAdr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[13\] GND " "Pin \"DataAdr\[13\]\" is stuck at GND" {  } { { "Modules/top.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596561190424 "|top|DataAdr[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[14\] GND " "Pin \"DataAdr\[14\]\" is stuck at GND" {  } { { "Modules/top.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596561190424 "|top|DataAdr[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[15\] GND " "Pin \"DataAdr\[15\]\" is stuck at GND" {  } { { "Modules/top.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596561190424 "|top|DataAdr[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[16\] GND " "Pin \"DataAdr\[16\]\" is stuck at GND" {  } { { "Modules/top.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596561190424 "|top|DataAdr[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[17\] GND " "Pin \"DataAdr\[17\]\" is stuck at GND" {  } { { "Modules/top.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596561190424 "|top|DataAdr[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[18\] GND " "Pin \"DataAdr\[18\]\" is stuck at GND" {  } { { "Modules/top.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596561190424 "|top|DataAdr[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[19\] GND " "Pin \"DataAdr\[19\]\" is stuck at GND" {  } { { "Modules/top.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596561190424 "|top|DataAdr[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[20\] GND " "Pin \"DataAdr\[20\]\" is stuck at GND" {  } { { "Modules/top.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596561190424 "|top|DataAdr[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[21\] GND " "Pin \"DataAdr\[21\]\" is stuck at GND" {  } { { "Modules/top.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596561190424 "|top|DataAdr[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[22\] GND " "Pin \"DataAdr\[22\]\" is stuck at GND" {  } { { "Modules/top.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596561190424 "|top|DataAdr[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[23\] GND " "Pin \"DataAdr\[23\]\" is stuck at GND" {  } { { "Modules/top.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596561190424 "|top|DataAdr[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[24\] GND " "Pin \"DataAdr\[24\]\" is stuck at GND" {  } { { "Modules/top.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596561190424 "|top|DataAdr[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[25\] GND " "Pin \"DataAdr\[25\]\" is stuck at GND" {  } { { "Modules/top.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596561190424 "|top|DataAdr[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[26\] GND " "Pin \"DataAdr\[26\]\" is stuck at GND" {  } { { "Modules/top.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596561190424 "|top|DataAdr[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[27\] GND " "Pin \"DataAdr\[27\]\" is stuck at GND" {  } { { "Modules/top.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596561190424 "|top|DataAdr[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[28\] GND " "Pin \"DataAdr\[28\]\" is stuck at GND" {  } { { "Modules/top.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596561190424 "|top|DataAdr[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[29\] GND " "Pin \"DataAdr\[29\]\" is stuck at GND" {  } { { "Modules/top.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596561190424 "|top|DataAdr[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[30\] GND " "Pin \"DataAdr\[30\]\" is stuck at GND" {  } { { "Modules/top.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596561190424 "|top|DataAdr[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[31\] GND " "Pin \"DataAdr\[31\]\" is stuck at GND" {  } { { "Modules/top.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596561190424 "|top|DataAdr[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1596561190424 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1596561190509 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1596561190817 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/output_files/arm.map.smsg " "Generated suppressed messages file C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/output_files/arm.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596561190874 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1596561191004 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596561191004 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "944 " "Implemented 944 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1596561191106 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1596561191106 ""} { "Info" "ICUT_CUT_TM_LCELLS" "877 " "Implemented 877 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1596561191106 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1596561191106 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 82 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1596561191148 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 04 11:13:11 2020 " "Processing ended: Tue Aug 04 11:13:11 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1596561191148 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1596561191148 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1596561191148 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1596561191148 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1596561197843 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1596561197849 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 04 11:13:17 2020 " "Processing started: Tue Aug 04 11:13:17 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1596561197849 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1596561197849 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp arm -c arm --netlist_type=sgate " "Command: quartus_npp arm -c arm --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1596561197849 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1596561198012 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4559 " "Peak virtual memory: 4559 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1596561198063 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 04 11:13:18 2020 " "Processing ended: Tue Aug 04 11:13:18 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1596561198063 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1596561198063 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1596561198063 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1596561198063 ""}
