
                                 PrimeTime (R)

              Version P-2019.03-SP5-1 for linux64 - Dec 13, 2019 

                    Copyright (c) 1988 - 2019 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
#setup libs
set dcpath $::env(SNPS_SYN)
/Software/synopsys/2017/syn_vM-2016.12-SP4
if {[string index $dcpath end] != "/"} {
        set DC_LIB_PATH ${dcpath}/libraries/syn/
} else {
        set DC_LIB_PATH ${dcpath}libraries/syn/
}
/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/
set LIB_DB_PATH $::env(ENV_LIBRARY_PATH)
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files
set example "test/example.lib"
test/example.lib
set new [string map {".lib" ""} $example]
test/example
if {[string index $LIB_DB_PATH end] != "/"} { set LIB_DB_PATH "${LIB_DB_PATH}/" }
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/
set LIB_DB_NAME $::env(ENV_LIBRARY_DB)
PPDK_Standard_Library_1.0V_25C_TYP_X1.db
set curDir [pwd]
/home/balkon00/PrintedTrees
set search_path [list ${LIB_DB_PATH} ${DC_LIB_PATH} ${curDir}/gate/]
/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/ /Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/ /home/balkon00/PrintedTrees/gate/
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_path [list ${LIB_DB_NAME} ${synthetic_library} *]
PPDK_Standard_Library_1.0V_25C_TYP_X1.db dw_foundation.sldb *
#read files
set top_design $::env(ENV_TOP_DESIGN)
top
read_verilog ./gate/${top_design}.sv
1
current_design $top_design
Information: current_design won't return any data before link (DES-071)
link_design
Loading verilog file '/home/balkon00/PrintedTrees/gate/top.sv'
Loading db file '/home/balkon00/PrintedTrees/EGFET_PDK/lib_files/PPDK_Standard_Library_1.0V_25C_TYP_X1.db'
Loading db file '/Software/synopsys/2017/syn_vM-2016.12-SP4/libraries/syn/dw_foundation.sldb'
Linking design top...
Information: 8 (72.73%) library cells are unused in library PPDK_Standard_Library_1.0V_25C_TYP_X1..... (LNK-045)
Information: 784 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: total 792 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 18 leaf cells, ports, hiers and 16 nets in the design (LNK-047)
1
#sdc
source ./scripts/sdc.tcl
Warning: Creating virtual clock named 'clk' with no sources. (UITE-121)
1
1
set auto_wire_load_selection true
true
check_timing -include {supply_net_voltage signal_level unconnected_pg_pins}
Information: Building multi voltage information for entire design. (MV-022)
Information: Checking 'no_input_delay'.
Information: Checking 'no_driving_cell'.
Information: Checking 'unconstrained_endpoints'.
Information: Checking 'unexpandable_clocks'.
Information: Checking 'latch_fanout'.
Information: Checking 'no_clock'.
Information: Checking 'partial_input_delay'.
Information: Checking 'generic'.
Information: Checking 'loops'.
Information: Checking 'generated_clocks'.
Information: Checking 'signal_level'.
Rail to rail mismatch threshold  voltage 0  percent 0  strategy all
Information: Checking 'supply_net_voltage'.
Information: Checking 'unconnected_pg_pins'.
Warning: There are '16' unconnected power and ground pins. (UPF-030)
Information: Checking 'pulse_clock_non_pulse_clock_merge'.
Information: Checking 'pll_configuration'.
0
update_timing
1
#reports
write_sdf ./gate/${top_design}.sdf
1
write_saif ./gate/${top_design}.saif
Error: Power analysis is disabled. (PWR-001)
set clk_period $::env(ENV_CLK_PERIOD)
5000000.0
report_timing -significant_digits 3 > ./reports/${top_design}_${clk_period}ns.timing.pt.rpt
quit
Information: Defining new variable 'top_design'. (CMD-041)
Information: Defining new variable 'virtual_clock'. (CMD-041)
Information: Defining new variable 'dcpath'. (CMD-041)
Information: Defining new variable 'new'. (CMD-041)
Information: Defining new variable 'curDir'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'example'. (CMD-041)
Information: Defining new variable 'LIB_DB_NAME'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'DC_LIB_PATH'. (CMD-041)
Information: Defining new variable 'LIB_DB_PATH'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 1141.67 MB
CPU usage for this session: 2 seconds 
Elapsed time for this session: 2 seconds
Diagnostics summary: 1 error, 2 warnings, 17 informationals

Thank you for using pt_shell!
