[
 {
  "InstFile" : "/home/ubantu/Code/GCore/FPGA/GCore/src/top.v",
  "InstLine" : 6,
  "InstName" : "top",
  "ModuleFile" : "/home/ubantu/Code/GCore/FPGA/GCore/src/top.v",
  "ModuleLine" : 6,
  "ModuleName" : "top",
  "SubInsts" : [
   {
    "InstFile" : "/home/ubantu/Code/GCore/FPGA/GCore/src/top.v",
    "InstLine" : 29,
    "InstName" : "clk_in_test",
    "ModuleFile" : "/home/ubantu/Code/GCore/FPGA/GCore/src/clk_in_test.v",
    "ModuleLine" : 8,
    "ModuleName" : "clk_in_test"
   },
   {
    "InstFile" : "/home/ubantu/Code/GCore/FPGA/GCore/src/top.v",
    "InstLine" : 35,
    "InstName" : "clock",
    "ModuleFile" : "/home/ubantu/Code/GCore/FPGA/GCore/src/clock.v",
    "ModuleLine" : 12,
    "ModuleName" : "clock"
   },
   {
    "InstFile" : "/home/ubantu/Code/GCore/FPGA/GCore/src/top.v",
    "InstLine" : 59,
    "InstName" : "pc",
    "ModuleFile" : "/home/ubantu/Code/GCore/FPGA/GCore/src/pc.v",
    "ModuleLine" : 3,
    "ModuleName" : "pc"
   },
   {
    "InstFile" : "/home/ubantu/Code/GCore/FPGA/GCore/src/top.v",
    "InstLine" : 67,
    "InstName" : "opram_control",
    "ModuleFile" : "/home/ubantu/Code/GCore/FPGA/GCore/src/opram_control.v",
    "ModuleLine" : 4,
    "ModuleName" : "opram_control",
    "SubInsts" : [
     {
      "InstFile" : "/home/ubantu/Code/GCore/FPGA/GCore/src/opram_control.v",
      "InstLine" : 13,
      "InstName" : "opram",
      "ModuleFile" : "/home/ubantu/Code/GCore/FPGA/GCore/src/opram_test/opram_test.v",
      "ModuleLine" : 9,
      "ModuleName" : "opram"
     }
    ]
   },
   {
    "InstFile" : "/home/ubantu/Code/GCore/FPGA/GCore/src/top.v",
    "InstLine" : 94,
    "InstName" : "control",
    "ModuleFile" : "/home/ubantu/Code/GCore/FPGA/GCore/src/control.v",
    "ModuleLine" : 22,
    "ModuleName" : "control"
   },
   {
    "InstFile" : "/home/ubantu/Code/GCore/FPGA/GCore/src/top.v",
    "InstLine" : 105,
    "InstName" : "mem_control",
    "ModuleFile" : "/home/ubantu/Code/GCore/FPGA/GCore/src/mem_control.v",
    "ModuleLine" : 4,
    "ModuleName" : "mem_control",
    "SubInsts" : [
     {
      "InstFile" : "/home/ubantu/Code/GCore/FPGA/GCore/src/mem_control.v",
      "InstLine" : 14,
      "InstName" : "mem",
      "ModuleFile" : "/home/ubantu/Code/GCore/FPGA/GCore/src/mem/mem.v",
      "ModuleLine" : 9,
      "ModuleName" : "mem"
     }
    ]
   },
   {
    "InstFile" : "/home/ubantu/Code/GCore/FPGA/GCore/src/top.v",
    "InstLine" : 115,
    "InstName" : "mux",
    "ModuleFile" : "/home/ubantu/Code/GCore/FPGA/GCore/src/mux.v",
    "ModuleLine" : 3,
    "ModuleName" : "mux"
   },
   {
    "InstFile" : "/home/ubantu/Code/GCore/FPGA/GCore/src/top.v",
    "InstLine" : 124,
    "InstName" : "accum",
    "ModuleFile" : "/home/ubantu/Code/GCore/FPGA/GCore/src/accum.v",
    "ModuleLine" : 3,
    "ModuleName" : "accum"
   },
   {
    "InstFile" : "/home/ubantu/Code/GCore/FPGA/GCore/src/top.v",
    "InstLine" : 132,
    "InstName" : "alu",
    "ModuleFile" : "/home/ubantu/Code/GCore/FPGA/GCore/src/alu.v",
    "ModuleLine" : 11,
    "ModuleName" : "alu"
   }
  ]
 }
]