Analysis & Synthesis report for Final_Project
Tue Dec  6 14:50:14 2022
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. User-Specified and Inferred Latches
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for Inferred Entity Instance: multiplier:inst6|lpm_mult:Mult0
 13. lpm_mult Parameter Settings by Entity Instance
 14. Post-Synthesis Netlist Statistics for Top Partition
 15. Elapsed Time Per Partition
 16. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Dec  6 14:50:14 2022           ;
; Quartus Prime Version              ; 21.1.1 Build 850 06/23/2022 SJ Standard Edition ;
; Revision Name                      ; Final_Project                                   ;
; Top-level Entity Name              ; Final_Project                                   ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 327                                             ;
;     Total combinational functions  ; 327                                             ;
;     Dedicated logic registers      ; 8                                               ;
; Total registers                    ; 8                                               ;
; Total pins                         ; 58                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 1                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; Final_Project      ; Final_Project      ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                     ;
+---------------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------+---------+
; File Name with User-Entered Path      ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                      ; Library ;
+---------------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------+---------+
; seven_seg_decoder.v                   ; yes             ; User Verilog HDL File              ; U:/CPRE281/Final Project/seven_seg_decoder.v                      ;         ;
; newplus3.v                            ; yes             ; User Verilog HDL File              ; U:/CPRE281/Final Project/newplus3.v                               ;         ;
; Final_Project.bdf                     ; yes             ; User Block Diagram/Schematic File  ; U:/CPRE281/Final Project/Final_Project.bdf                        ;         ;
; final_Project_register.bdf            ; yes             ; User Block Diagram/Schematic File  ; U:/CPRE281/Final Project/final_Project_register.bdf               ;         ;
; twoToOneMux.v                         ; yes             ; User Verilog HDL File              ; U:/CPRE281/Final Project/twoToOneMux.v                            ;         ;
; final_project_two_number_Register.bdf ; yes             ; User Block Diagram/Schematic File  ; U:/CPRE281/Final Project/final_project_two_number_Register.bdf    ;         ;
; determineTwoLargest.v                 ; yes             ; User Verilog HDL File              ; U:/CPRE281/Final Project/determineTwoLargest.v                    ;         ;
; multiplier.v                          ; yes             ; User Verilog HDL File              ; U:/CPRE281/Final Project/multiplier.v                             ;         ;
; convertToSevenSeg.bdf                 ; yes             ; User Block Diagram/Schematic File  ; U:/CPRE281/Final Project/convertToSevenSeg.bdf                    ;         ;
; lpm_mult.tdf                          ; yes             ; Megafunction                       ; c:/intelfpga/21.1/quartus/libraries/megafunctions/lpm_mult.tdf    ;         ;
; aglobal211.inc                        ; yes             ; Megafunction                       ; c:/intelfpga/21.1/quartus/libraries/megafunctions/aglobal211.inc  ;         ;
; lpm_add_sub.inc                       ; yes             ; Megafunction                       ; c:/intelfpga/21.1/quartus/libraries/megafunctions/lpm_add_sub.inc ;         ;
; multcore.inc                          ; yes             ; Megafunction                       ; c:/intelfpga/21.1/quartus/libraries/megafunctions/multcore.inc    ;         ;
; bypassff.inc                          ; yes             ; Megafunction                       ; c:/intelfpga/21.1/quartus/libraries/megafunctions/bypassff.inc    ;         ;
; altshift.inc                          ; yes             ; Megafunction                       ; c:/intelfpga/21.1/quartus/libraries/megafunctions/altshift.inc    ;         ;
; db/mult_r2t.tdf                       ; yes             ; Auto-Generated Megafunction        ; U:/CPRE281/Final Project/db/mult_r2t.tdf                          ;         ;
+---------------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                    ;
+---------------------------------------------+------------------------------------------------------------------+
; Resource                                    ; Usage                                                            ;
+---------------------------------------------+------------------------------------------------------------------+
; Estimated Total logic elements              ; 327                                                              ;
;                                             ;                                                                  ;
; Total combinational functions               ; 327                                                              ;
; Logic element usage by number of LUT inputs ;                                                                  ;
;     -- 4 input functions                    ; 195                                                              ;
;     -- 3 input functions                    ; 80                                                               ;
;     -- <=2 input functions                  ; 52                                                               ;
;                                             ;                                                                  ;
; Logic elements by mode                      ;                                                                  ;
;     -- normal mode                          ; 277                                                              ;
;     -- arithmetic mode                      ; 50                                                               ;
;                                             ;                                                                  ;
; Total registers                             ; 8                                                                ;
;     -- Dedicated logic registers            ; 8                                                                ;
;     -- I/O registers                        ; 0                                                                ;
;                                             ;                                                                  ;
; I/O pins                                    ; 58                                                               ;
;                                             ;                                                                  ;
; Embedded Multiplier 9-bit elements          ; 1                                                                ;
;                                             ;                                                                  ;
; Maximum fan-out node                        ; multiplier:inst6|lpm_mult:Mult0|mult_r2t:auto_generated|mac_out2 ;
; Maximum fan-out                             ; 38                                                               ;
; Total fan-out                               ; 1217                                                             ;
; Average fan-out                             ; 2.69                                                             ;
+---------------------------------------------+------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                              ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                 ; Entity Name                       ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |Final_Project                               ; 327 (0)             ; 8 (0)                     ; 0           ; 1            ; 1       ; 0         ; 58   ; 0            ; |Final_Project                                                                      ; Final_Project                     ; work         ;
;    |convertToSevenSeg:inst2|                 ; 50 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Final_Project|convertToSevenSeg:inst2                                              ; convertToSevenSeg                 ; work         ;
;       |newplus3:inst10|                      ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Final_Project|convertToSevenSeg:inst2|newplus3:inst10                              ; newplus3                          ; work         ;
;       |newplus3:inst11|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Final_Project|convertToSevenSeg:inst2|newplus3:inst11                              ; newplus3                          ; work         ;
;       |newplus3:inst12|                      ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Final_Project|convertToSevenSeg:inst2|newplus3:inst12                              ; newplus3                          ; work         ;
;       |newplus3:inst8|                       ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Final_Project|convertToSevenSeg:inst2|newplus3:inst8                               ; newplus3                          ; work         ;
;       |newplus3:inst9|                       ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Final_Project|convertToSevenSeg:inst2|newplus3:inst9                               ; newplus3                          ; work         ;
;       |newplus3:roberto|                     ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Final_Project|convertToSevenSeg:inst2|newplus3:roberto                             ; newplus3                          ; work         ;
;       |newplus3:robert|                      ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Final_Project|convertToSevenSeg:inst2|newplus3:robert                              ; newplus3                          ; work         ;
;       |seven_seg_decoder:inst1|              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Final_Project|convertToSevenSeg:inst2|seven_seg_decoder:inst1                      ; seven_seg_decoder                 ; work         ;
;       |seven_seg_decoder:inst2|              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Final_Project|convertToSevenSeg:inst2|seven_seg_decoder:inst2                      ; seven_seg_decoder                 ; work         ;
;       |seven_seg_decoder:inst3|              ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Final_Project|convertToSevenSeg:inst2|seven_seg_decoder:inst3                      ; seven_seg_decoder                 ; work         ;
;    |determineTwoLargest:inst|                ; 130 (130)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Final_Project|determineTwoLargest:inst                                             ; determineTwoLargest               ; work         ;
;    |final_project_two_number_Register:inst1| ; 0 (0)               ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Final_Project|final_project_two_number_Register:inst1                              ; final_project_two_number_Register ; work         ;
;       |final_Project_register:inst1|         ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Final_Project|final_project_two_number_Register:inst1|final_Project_register:inst1 ; final_Project_register            ; work         ;
;       |final_Project_register:inst|          ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Final_Project|final_project_two_number_Register:inst1|final_Project_register:inst  ; final_Project_register            ; work         ;
;    |multiplier:inst6|                        ; 133 (133)           ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |Final_Project|multiplier:inst6                                                     ; multiplier                        ; work         ;
;       |lpm_mult:Mult0|                       ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |Final_Project|multiplier:inst6|lpm_mult:Mult0                                      ; lpm_mult                          ; work         ;
;          |mult_r2t:auto_generated|           ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |Final_Project|multiplier:inst6|lpm_mult:Mult0|mult_r2t:auto_generated              ; mult_r2t                          ; work         ;
;    |seven_seg_decoder:inst3|                 ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Final_Project|seven_seg_decoder:inst3                                              ; seven_seg_decoder                 ; work         ;
;    |seven_seg_decoder:inst4|                 ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Final_Project|seven_seg_decoder:inst4                                              ; seven_seg_decoder                 ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 1           ;
; Simple Multipliers (18-bit)           ; 0           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 1           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                         ;
+----------------------------------------------------+-------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal           ; Free of Timing Hazards ;
+----------------------------------------------------+-------------------------------+------------------------+
; determineTwoLargest:inst|L200                      ; determineTwoLargest:inst|L200 ; yes                    ;
; determineTwoLargest:inst|L201                      ; determineTwoLargest:inst|L200 ; yes                    ;
; determineTwoLargest:inst|L210                      ; determineTwoLargest:inst|L200 ; yes                    ;
; determineTwoLargest:inst|L211                      ; determineTwoLargest:inst|L200 ; yes                    ;
; determineTwoLargest:inst|L00                       ; determineTwoLargest:inst|L00  ; yes                    ;
; determineTwoLargest:inst|L01                       ; determineTwoLargest:inst|L00  ; yes                    ;
; determineTwoLargest:inst|L10                       ; determineTwoLargest:inst|L00  ; yes                    ;
; determineTwoLargest:inst|L11                       ; determineTwoLargest:inst|L00  ; yes                    ;
; Number of user-specified and inferred latches = 8  ;                               ;                        ;
+----------------------------------------------------+-------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 8     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 8     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Final_Project|determineTwoLargest:inst|Index1[0] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Final_Project|determineTwoLargest:inst|Index2[0] ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |Final_Project|determineTwoLargest:inst|L200      ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |Final_Project|determineTwoLargest:inst|L00       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: multiplier:inst6|lpm_mult:Mult0    ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 5            ; Untyped             ;
; LPM_WIDTHB                                     ; 5            ; Untyped             ;
; LPM_WIDTHP                                     ; 10           ; Untyped             ;
; LPM_WIDTHR                                     ; 10           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_r2t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                          ;
+---------------------------------------+---------------------------------+
; Name                                  ; Value                           ;
+---------------------------------------+---------------------------------+
; Number of entity instances            ; 1                               ;
; Entity Instance                       ; multiplier:inst6|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 5                               ;
;     -- LPM_WIDTHB                     ; 5                               ;
;     -- LPM_WIDTHP                     ; 10                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                              ;
;     -- USE_EAB                        ; OFF                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                              ;
+---------------------------------------+---------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 58                          ;
; cycloneiii_ff         ; 8                           ;
;     CLR               ; 8                           ;
; cycloneiii_lcell_comb ; 338                         ;
;     arith             ; 50                          ;
;         2 data inputs ; 39                          ;
;         3 data inputs ; 11                          ;
;     normal            ; 288                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 10                          ;
;         2 data inputs ; 13                          ;
;         3 data inputs ; 69                          ;
;         4 data inputs ; 195                         ;
; cycloneiii_mac_mult   ; 1                           ;
; cycloneiii_mac_out    ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 37.00                       ;
; Average LUT depth     ; 23.07                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition
    Info: Processing started: Tue Dec  6 14:50:01 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Final_Project -c Final_Project
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file seven_seg_decoder.v
    Info (12023): Found entity 1: seven_seg_decoder File: U:/CPRE281/Final Project/seven_seg_decoder.v Line: 1
Warning (12019): Can't analyze file -- file Multiplier.bdf is missing
Info (12021): Found 1 design units, including 1 entities, in source file plus3.bdf
    Info (12023): Found entity 1: Plus3
Info (12021): Found 1 design units, including 1 entities, in source file newplus3.v
    Info (12023): Found entity 1: newplus3 File: U:/CPRE281/Final Project/newplus3.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file halfadder.bdf
    Info (12023): Found entity 1: halfadder
Info (12021): Found 1 design units, including 1 entities, in source file debouncersymbol.bdf
    Info (12023): Found entity 1: debouncerSymbol
Info (12021): Found 1 design units, including 1 entities, in source file clock_generator.bdf
    Info (12023): Found entity 1: clock_generator
Info (12021): Found 1 design units, including 1 entities, in source file clock_divider_1024.bdf
    Info (12023): Found entity 1: clock_divider_1024
Warning (12019): Can't analyze file -- file findTwoLargest.v is missing
Warning (12019): Can't analyze file -- file finalProject_determineLargest.v is missing
Warning (12019): Can't analyze file -- file Adder_Subtractor.bdf is missing
Warning (12019): Can't analyze file -- file adder_FourBit.v is missing
Warning (12019): Can't analyze file -- file fullAdder.bdf is missing
Warning (12019): Can't analyze file -- file adder_4Bit.bdf is missing
Warning (12019): Can't analyze file -- file Adder-Subtractor.bdf is missing
Warning (12019): Can't analyze file -- file FA.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file final_project.bdf
    Info (12023): Found entity 1: Final_Project
Info (12021): Found 1 design units, including 1 entities, in source file final_project_register.bdf
    Info (12023): Found entity 1: final_Project_register
Info (12021): Found 1 design units, including 1 entities, in source file fourtoonemux.v
    Info (12023): Found entity 1: fourToOneMux File: U:/CPRE281/Final Project/fourToOneMux.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file twotoonemux.v
    Info (12023): Found entity 1: twoToOneMux File: U:/CPRE281/Final Project/twoToOneMux.v Line: 1
Warning (12019): Can't analyze file -- file final_project_register_file.bdf is missing
Info (12021): Found 1 design units, including 1 entities, in source file final_project_two_number_register.bdf
    Info (12023): Found entity 1: final_project_two_number_Register
Warning (12019): Can't analyze file -- file resetRegister.v is missing
Warning (10261): Verilog HDL Event Control warning at determineTwoLargest.v(24): Event Control contains a complex event expression File: U:/CPRE281/Final Project/determineTwoLargest.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file determinetwolargest.v
    Info (12023): Found entity 1: determineTwoLargest File: U:/CPRE281/Final Project/determineTwoLargest.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file debouncer.bdf
    Info (12023): Found entity 1: debouncer
Info (12021): Found 1 design units, including 1 entities, in source file multiplier.v
    Info (12023): Found entity 1: multiplier File: U:/CPRE281/Final Project/multiplier.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file converttosevenseg.bdf
    Info (12023): Found entity 1: convertToSevenSeg
Info (12127): Elaborating entity "Final_Project" for the top level hierarchy
Info (12128): Elaborating entity "convertToSevenSeg" for hierarchy "convertToSevenSeg:inst2"
Info (12128): Elaborating entity "seven_seg_decoder" for hierarchy "convertToSevenSeg:inst2|seven_seg_decoder:inst1"
Info (12128): Elaborating entity "newplus3" for hierarchy "convertToSevenSeg:inst2|newplus3:robert"
Info (12128): Elaborating entity "multiplier" for hierarchy "multiplier:inst6"
Warning (10036): Verilog HDL or VHDL warning at multiplier.v(8): object "start" assigned a value but never read File: U:/CPRE281/Final Project/multiplier.v Line: 8
Warning (10175): Verilog HDL warning at multiplier.v(100): ignoring unsupported system task File: U:/CPRE281/Final Project/multiplier.v Line: 100
Warning (10175): Verilog HDL warning at multiplier.v(107): ignoring unsupported system task File: U:/CPRE281/Final Project/multiplier.v Line: 107
Info (12128): Elaborating entity "final_project_two_number_Register" for hierarchy "final_project_two_number_Register:inst1"
Info (12128): Elaborating entity "final_Project_register" for hierarchy "final_project_two_number_Register:inst1|final_Project_register:inst"
Info (12128): Elaborating entity "twoToOneMux" for hierarchy "final_project_two_number_Register:inst1|final_Project_register:inst|twoToOneMux:inst4"
Info (12128): Elaborating entity "determineTwoLargest" for hierarchy "determineTwoLargest:inst"
Warning (10240): Verilog HDL Always Construct warning at determineTwoLargest.v(24): inferring latch(es) for variable "L00", which holds its previous value in one or more paths through the always construct File: U:/CPRE281/Final Project/determineTwoLargest.v Line: 24
Warning (10240): Verilog HDL Always Construct warning at determineTwoLargest.v(24): inferring latch(es) for variable "L01", which holds its previous value in one or more paths through the always construct File: U:/CPRE281/Final Project/determineTwoLargest.v Line: 24
Warning (10240): Verilog HDL Always Construct warning at determineTwoLargest.v(24): inferring latch(es) for variable "L10", which holds its previous value in one or more paths through the always construct File: U:/CPRE281/Final Project/determineTwoLargest.v Line: 24
Warning (10240): Verilog HDL Always Construct warning at determineTwoLargest.v(24): inferring latch(es) for variable "L11", which holds its previous value in one or more paths through the always construct File: U:/CPRE281/Final Project/determineTwoLargest.v Line: 24
Warning (10240): Verilog HDL Always Construct warning at determineTwoLargest.v(24): inferring latch(es) for variable "L200", which holds its previous value in one or more paths through the always construct File: U:/CPRE281/Final Project/determineTwoLargest.v Line: 24
Warning (10240): Verilog HDL Always Construct warning at determineTwoLargest.v(24): inferring latch(es) for variable "L201", which holds its previous value in one or more paths through the always construct File: U:/CPRE281/Final Project/determineTwoLargest.v Line: 24
Warning (10240): Verilog HDL Always Construct warning at determineTwoLargest.v(24): inferring latch(es) for variable "L210", which holds its previous value in one or more paths through the always construct File: U:/CPRE281/Final Project/determineTwoLargest.v Line: 24
Warning (10240): Verilog HDL Always Construct warning at determineTwoLargest.v(24): inferring latch(es) for variable "L211", which holds its previous value in one or more paths through the always construct File: U:/CPRE281/Final Project/determineTwoLargest.v Line: 24
Info (10041): Inferred latch for "L211" at determineTwoLargest.v(304) File: U:/CPRE281/Final Project/determineTwoLargest.v Line: 304
Info (10041): Inferred latch for "L210" at determineTwoLargest.v(304) File: U:/CPRE281/Final Project/determineTwoLargest.v Line: 304
Info (10041): Inferred latch for "L201" at determineTwoLargest.v(304) File: U:/CPRE281/Final Project/determineTwoLargest.v Line: 304
Info (10041): Inferred latch for "L200" at determineTwoLargest.v(304) File: U:/CPRE281/Final Project/determineTwoLargest.v Line: 304
Info (10041): Inferred latch for "L11" at determineTwoLargest.v(264) File: U:/CPRE281/Final Project/determineTwoLargest.v Line: 264
Info (10041): Inferred latch for "L10" at determineTwoLargest.v(264) File: U:/CPRE281/Final Project/determineTwoLargest.v Line: 264
Info (10041): Inferred latch for "L01" at determineTwoLargest.v(264) File: U:/CPRE281/Final Project/determineTwoLargest.v Line: 264
Info (10041): Inferred latch for "L00" at determineTwoLargest.v(264) File: U:/CPRE281/Final Project/determineTwoLargest.v Line: 264
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "multiplier:inst6|Mult0" File: U:/CPRE281/Final Project/multiplier.v Line: 99
Info (12130): Elaborated megafunction instantiation "multiplier:inst6|lpm_mult:Mult0" File: U:/CPRE281/Final Project/multiplier.v Line: 99
Info (12133): Instantiated megafunction "multiplier:inst6|lpm_mult:Mult0" with the following parameter: File: U:/CPRE281/Final Project/multiplier.v Line: 99
    Info (12134): Parameter "LPM_WIDTHA" = "5"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "10"
    Info (12134): Parameter "LPM_WIDTHR" = "10"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_r2t.tdf
    Info (12023): Found entity 1: mult_r2t File: U:/CPRE281/Final Project/db/mult_r2t.tdf Line: 29
Warning (13012): Latch determineTwoLargest:inst|L200 has unsafe behavior File: U:/CPRE281/Final Project/determineTwoLargest.v Line: 3
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Q311
Warning (13012): Latch determineTwoLargest:inst|L201 has unsafe behavior File: U:/CPRE281/Final Project/determineTwoLargest.v Line: 3
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Q311
Warning (13012): Latch determineTwoLargest:inst|L210 has unsafe behavior File: U:/CPRE281/Final Project/determineTwoLargest.v Line: 3
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Q311
Warning (13012): Latch determineTwoLargest:inst|L211 has unsafe behavior File: U:/CPRE281/Final Project/determineTwoLargest.v Line: 3
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Q011
Warning (13012): Latch determineTwoLargest:inst|L00 has unsafe behavior File: U:/CPRE281/Final Project/determineTwoLargest.v Line: 3
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Q311
Warning (13012): Latch determineTwoLargest:inst|L01 has unsafe behavior File: U:/CPRE281/Final Project/determineTwoLargest.v Line: 3
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Q311
Warning (13012): Latch determineTwoLargest:inst|L10 has unsafe behavior File: U:/CPRE281/Final Project/determineTwoLargest.v Line: 3
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Q410
Warning (13012): Latch determineTwoLargest:inst|L11 has unsafe behavior File: U:/CPRE281/Final Project/determineTwoLargest.v Line: 3
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Q011
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HB" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Warning (14026): LATCH primitive "determineTwoLargest:inst|L200" is permanently enabled File: U:/CPRE281/Final Project/determineTwoLargest.v Line: 3
Warning (14026): LATCH primitive "determineTwoLargest:inst|L201" is permanently enabled File: U:/CPRE281/Final Project/determineTwoLargest.v Line: 3
Warning (14026): LATCH primitive "determineTwoLargest:inst|L210" is permanently enabled File: U:/CPRE281/Final Project/determineTwoLargest.v Line: 3
Warning (14026): LATCH primitive "determineTwoLargest:inst|L211" is permanently enabled File: U:/CPRE281/Final Project/determineTwoLargest.v Line: 3
Warning (14026): LATCH primitive "determineTwoLargest:inst|L00" is permanently enabled File: U:/CPRE281/Final Project/determineTwoLargest.v Line: 3
Warning (14026): LATCH primitive "determineTwoLargest:inst|L01" is permanently enabled File: U:/CPRE281/Final Project/determineTwoLargest.v Line: 3
Warning (14026): LATCH primitive "determineTwoLargest:inst|L10" is permanently enabled File: U:/CPRE281/Final Project/determineTwoLargest.v Line: 3
Warning (14026): LATCH primitive "determineTwoLargest:inst|L11" is permanently enabled File: U:/CPRE281/Final Project/determineTwoLargest.v Line: 3
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "St"
Info (21057): Implemented 394 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 35 output pins
    Info (21061): Implemented 335 logic cells
    Info (21062): Implemented 1 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 52 warnings
    Info: Peak virtual memory: 4829 megabytes
    Info: Processing ended: Tue Dec  6 14:50:15 2022
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:15


