// Seed: 740991354
module module_0 (
    input tri1 id_0,
    output supply1 id_1,
    input uwire id_2
);
  wire id_4;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    output uwire id_2,
    input supply0 id_3,
    output supply0 id_4
    , id_12,
    input logic id_5
    , id_13,
    input supply0 id_6,
    output logic id_7,
    output wire id_8,
    input uwire id_9,
    output uwire id_10
);
  always @(negedge id_9) id_7 = #1 id_5;
  module_0(
      id_0, id_10, id_1
  );
endmodule
