$version Generated by VerilatedVcd $end
$date Tue Mar 29 15:12:33 2022 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 - clock $end
  $var wire  1 . reset $end
  $scope module SyncReadMemTester $end
   $var wire  1 - clock $end
   $var wire  3 + cnt [2:0] $end
   $var wire  1 , cnt_wrap_wrap $end
   $var wire  2 # mem[0] [1:0] $end
   $var wire  2 $ mem[1] [1:0] $end
   $var wire  1 ( mem_MPORT_1_addr $end
   $var wire  2 1 mem_MPORT_1_data [1:0] $end
   $var wire  1 * mem_MPORT_1_en $end
   $var wire  1 0 mem_MPORT_1_mask $end
   $var wire  1 ( mem_MPORT_addr $end
   $var wire  2 / mem_MPORT_data [1:0] $end
   $var wire  1 ) mem_MPORT_en $end
   $var wire  1 0 mem_MPORT_mask $end
   $var wire  1 & mem_rdata_addr $end
   $var wire  1 & mem_rdata_addr_pipe_0 $end
   $var wire  2 ' mem_rdata_data [1:0] $end
   $var wire  1 % mem_rdata_en $end
   $var wire  1 % mem_rdata_en_pipe_0 $end
   $var wire  1 . reset $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00 #
b00 $
0%
0&
b00 '
0(
1)
0*
b000 +
0,
0-
1.
b11 /
10
b10 1
#1
b11 #
b11 '
1-
#2
#3
#4
#5
#6
0-
#7
#8
#9
#10
0.
#11
1(
0)
1*
b001 +
1-
#12
#13
#14
#15
#16
0-
#17
#18
#19
#20
#21
b10 $
1%
0(
0*
b010 +
1-
#22
#23
#24
#25
#26
0-
#27
#28
#29
#30
#31
1&
b10 '
1(
b011 +
1-
#32
#33
#34
#35
#36
0-
#37
#38
#39
#40
#41
0&
b11 '
0(
b100 +
1,
1-
#42
#43
#44
#45
#46
0-
#47
#48
#49
#50
