.TH "CMSIS_core_DebugFunctions" 3 "Version JSTDRVF4" "Joystick Driver" \" -*- nroff -*-
.ad l
.nh
.SH NAME
CMSIS_core_DebugFunctions \- ITM Functions
.PP
 \- Functions that access the ITM debug interface\&.  

.SH SYNOPSIS
.br
.PP
.SS "Variables"

.in +1c
.ti -1c
.RI "uint32_t \fB_reserved0\fP:16"
.br
.ti -1c
.RI "uint32_t \fBGE\fP:4"
.br
.ti -1c
.RI "uint32_t \fB_reserved1\fP:7"
.br
.ti -1c
.RI "uint32_t \fBQ\fP:1"
.br
.ti -1c
.RI "uint32_t \fBV\fP:1"
.br
.ti -1c
.RI "uint32_t \fBC\fP:1"
.br
.ti -1c
.RI "uint32_t \fBZ\fP:1"
.br
.ti -1c
.RI "uint32_t \fBN\fP:1"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   uint32_t \fB_reserved0\fP:16"
.br
.ti -1c
.RI "   uint32_t \fBGE\fP:4"
.br
.ti -1c
.RI "   uint32_t \fB_reserved1\fP:7"
.br
.ti -1c
.RI "   uint32_t \fBQ\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBV\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBC\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBZ\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBN\fP:1"
.br
.ti -1c
.RI "} \fBb\fP"
.br
.ti -1c
.RI "uint32_t \fBw\fP"
.br
.ti -1c
.RI "uint32_t \fBISR\fP:9"
.br
.ti -1c
.RI "uint32_t \fB_reserved0\fP:23"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   uint32_t \fBISR\fP:9"
.br
.ti -1c
.RI "   uint32_t \fB_reserved0\fP:23"
.br
.ti -1c
.RI "} \fBb\fP"
.br
.ti -1c
.RI "uint32_t \fBw\fP"
.br
.ti -1c
.RI "uint32_t \fBISR\fP:9"
.br
.ti -1c
.RI "uint32_t \fB_reserved0\fP:7"
.br
.ti -1c
.RI "uint32_t \fBGE\fP:4"
.br
.ti -1c
.RI "uint32_t \fB_reserved1\fP:4"
.br
.ti -1c
.RI "uint32_t \fBT\fP:1"
.br
.ti -1c
.RI "uint32_t \fBIT\fP:2"
.br
.ti -1c
.RI "uint32_t \fBQ\fP:1"
.br
.ti -1c
.RI "uint32_t \fBV\fP:1"
.br
.ti -1c
.RI "uint32_t \fBC\fP:1"
.br
.ti -1c
.RI "uint32_t \fBZ\fP:1"
.br
.ti -1c
.RI "uint32_t \fBN\fP:1"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   uint32_t \fBISR\fP:9"
.br
.ti -1c
.RI "   uint32_t \fB_reserved0\fP:7"
.br
.ti -1c
.RI "   uint32_t \fBGE\fP:4"
.br
.ti -1c
.RI "   uint32_t \fB_reserved1\fP:4"
.br
.ti -1c
.RI "   uint32_t \fBT\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBIT\fP:2"
.br
.ti -1c
.RI "   uint32_t \fBQ\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBV\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBC\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBZ\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBN\fP:1"
.br
.ti -1c
.RI "} \fBb\fP"
.br
.ti -1c
.RI "uint32_t \fBw\fP"
.br
.ti -1c
.RI "uint32_t \fBnPRIV\fP:1"
.br
.ti -1c
.RI "uint32_t \fBSPSEL\fP:1"
.br
.ti -1c
.RI "uint32_t \fBFPCA\fP:1"
.br
.ti -1c
.RI "uint32_t \fBSFPA\fP:1"
.br
.ti -1c
.RI "uint32_t \fB_reserved1\fP:28"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   uint32_t \fBnPRIV\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBSPSEL\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBFPCA\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBSFPA\fP:1"
.br
.ti -1c
.RI "   uint32_t \fB_reserved1\fP:28"
.br
.ti -1c
.RI "} \fBb\fP"
.br
.ti -1c
.RI "uint32_t \fBw\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBISER\fP [16U]"
.br
.ti -1c
.RI "uint32_t \fBRESERVED0\fP [16U]"
.br
.ti -1c
.RI "__IOM uint32_t \fBICER\fP [16U]"
.br
.ti -1c
.RI "uint32_t \fBRSERVED1\fP [16U]"
.br
.ti -1c
.RI "__IOM uint32_t \fBISPR\fP [16U]"
.br
.ti -1c
.RI "uint32_t \fBRESERVED2\fP [16U]"
.br
.ti -1c
.RI "__IOM uint32_t \fBICPR\fP [16U]"
.br
.ti -1c
.RI "uint32_t \fBRESERVED3\fP [16U]"
.br
.ti -1c
.RI "__IOM uint32_t \fBIABR\fP [16U]"
.br
.ti -1c
.RI "uint32_t \fBRESERVED4\fP [16U]"
.br
.ti -1c
.RI "__IOM uint32_t \fBITNS\fP [16U]"
.br
.ti -1c
.RI "uint32_t \fBRESERVED5\fP [16U]"
.br
.ti -1c
.RI "__IOM uint8_t \fBIPR\fP [496U]"
.br
.ti -1c
.RI "uint32_t \fBRESERVED6\fP [580U]"
.br
.ti -1c
.RI "__OM uint32_t \fBSTIR\fP"
.br
.ti -1c
.RI "__IM uint32_t \fBCPUID\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBICSR\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBVTOR\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBAIRCR\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBSCR\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBCCR\fP"
.br
.ti -1c
.RI "__IOM uint8_t \fBSHPR\fP [12U]"
.br
.ti -1c
.RI "__IOM uint32_t \fBSHCSR\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBCFSR\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBHFSR\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBDFSR\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBMMFAR\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBBFAR\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBAFSR\fP"
.br
.ti -1c
.RI "__IM uint32_t \fBID_PFR\fP [2U]"
.br
.ti -1c
.RI "__IM uint32_t \fBID_DFR\fP"
.br
.ti -1c
.RI "__IM uint32_t \fBID_AFR\fP"
.br
.ti -1c
.RI "__IM uint32_t \fBID_MMFR\fP [4U]"
.br
.ti -1c
.RI "__IM uint32_t \fBID_ISAR\fP [6U]"
.br
.ti -1c
.RI "__IM uint32_t \fBCLIDR\fP"
.br
.ti -1c
.RI "__IM uint32_t \fBCTR\fP"
.br
.ti -1c
.RI "__IM uint32_t \fBCCSIDR\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBCSSELR\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBCPACR\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBNSACR\fP"
.br
.ti -1c
.RI "uint32_t \fBRESERVED7\fP [21U]"
.br
.ti -1c
.RI "__IOM uint32_t \fBSFSR\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBSFAR\fP"
.br
.ti -1c
.RI "uint32_t \fBRESERVED3\fP [69U]"
.br
.ti -1c
.RI "__OM uint32_t \fBSTIR\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBRFSR\fP"
.br
.ti -1c
.RI "uint32_t \fBRESERVED4\fP [14U]"
.br
.ti -1c
.RI "__IM uint32_t \fBMVFR0\fP"
.br
.ti -1c
.RI "__IM uint32_t \fBMVFR1\fP"
.br
.ti -1c
.RI "__IM uint32_t \fBMVFR2\fP"
.br
.ti -1c
.RI "uint32_t \fBRESERVED5\fP [1U]"
.br
.ti -1c
.RI "__OM uint32_t \fBICIALLU\fP"
.br
.ti -1c
.RI "uint32_t \fBRESERVED6\fP [1U]"
.br
.ti -1c
.RI "__OM uint32_t \fBICIMVAU\fP"
.br
.ti -1c
.RI "__OM uint32_t \fBDCIMVAC\fP"
.br
.ti -1c
.RI "__OM uint32_t \fBDCISW\fP"
.br
.ti -1c
.RI "__OM uint32_t \fBDCCMVAU\fP"
.br
.ti -1c
.RI "__OM uint32_t \fBDCCMVAC\fP"
.br
.ti -1c
.RI "__OM uint32_t \fBDCCSW\fP"
.br
.ti -1c
.RI "__OM uint32_t \fBDCCIMVAC\fP"
.br
.ti -1c
.RI "__OM uint32_t \fBDCCISW\fP"
.br
.ti -1c
.RI "__OM uint32_t \fBBPIALL\fP"
.br
.ti -1c
.RI "uint32_t \fBRESERVED0\fP [1U]"
.br
.ti -1c
.RI "__IM uint32_t \fBICTR\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBACTLR\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBCPPWR\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBCTRL\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBLOAD\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBVAL\fP"
.br
.ti -1c
.RI "__IM uint32_t \fBCALIB\fP"
.br
.ti -1c
.RI "__OM uint8_t \fBu8\fP"
.br
.ti -1c
.RI "__OM uint16_t \fBu16\fP"
.br
.ti -1c
.RI "__OM uint32_t \fBu32\fP"
.br
.ti -1c
.RI "union {"
.br
.ti -1c
.RI "   __OM uint8_t \fBu8\fP"
.br
.ti -1c
.RI "   __OM uint16_t \fBu16\fP"
.br
.ti -1c
.RI "   __OM uint32_t \fBu32\fP"
.br
.ti -1c
.RI "} \fBPORT\fP [32U]"
.br
.ti -1c
.RI "uint32_t \fBRESERVED0\fP [864U]"
.br
.ti -1c
.RI "__IOM uint32_t \fBTER\fP"
.br
.ti -1c
.RI "uint32_t \fBRESERVED1\fP [15U]"
.br
.ti -1c
.RI "__IOM uint32_t \fBTPR\fP"
.br
.ti -1c
.RI "uint32_t \fBRESERVED2\fP [15U]"
.br
.ti -1c
.RI "__IOM uint32_t \fBTCR\fP"
.br
.ti -1c
.RI "uint32_t \fBRESERVED3\fP [32U]"
.br
.ti -1c
.RI "uint32_t \fBRESERVED4\fP [43U]"
.br
.ti -1c
.RI "__OM uint32_t \fBLAR\fP"
.br
.ti -1c
.RI "__IM uint32_t \fBLSR\fP"
.br
.ti -1c
.RI "uint32_t \fBRESERVED5\fP [1U]"
.br
.ti -1c
.RI "__IM uint32_t \fBDEVARCH\fP"
.br
.ti -1c
.RI "uint32_t \fBRESERVED6\fP [3U]"
.br
.ti -1c
.RI "__IM uint32_t \fBDEVTYPE\fP"
.br
.ti -1c
.RI "__IM uint32_t \fBPID4\fP"
.br
.ti -1c
.RI "__IM uint32_t \fBPID5\fP"
.br
.ti -1c
.RI "__IM uint32_t \fBPID6\fP"
.br
.ti -1c
.RI "__IM uint32_t \fBPID7\fP"
.br
.ti -1c
.RI "__IM uint32_t \fBPID0\fP"
.br
.ti -1c
.RI "__IM uint32_t \fBPID1\fP"
.br
.ti -1c
.RI "__IM uint32_t \fBPID2\fP"
.br
.ti -1c
.RI "__IM uint32_t \fBPID3\fP"
.br
.ti -1c
.RI "__IM uint32_t \fBCID0\fP"
.br
.ti -1c
.RI "__IM uint32_t \fBCID1\fP"
.br
.ti -1c
.RI "__IM uint32_t \fBCID2\fP"
.br
.ti -1c
.RI "__IM uint32_t \fBCID3\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBCTRL\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBCYCCNT\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBCPICNT\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBEXCCNT\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBSLEEPCNT\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBLSUCNT\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBFOLDCNT\fP"
.br
.ti -1c
.RI "__IM uint32_t \fBPCSR\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBCOMP0\fP"
.br
.ti -1c
.RI "uint32_t \fBRESERVED1\fP [1U]"
.br
.ti -1c
.RI "__IOM uint32_t \fBFUNCTION0\fP"
.br
.ti -1c
.RI "uint32_t \fBRESERVED2\fP [1U]"
.br
.ti -1c
.RI "__IOM uint32_t \fBCOMP1\fP"
.br
.ti -1c
.RI "uint32_t \fBRESERVED3\fP [1U]"
.br
.ti -1c
.RI "__IOM uint32_t \fBFUNCTION1\fP"
.br
.ti -1c
.RI "uint32_t \fBRESERVED4\fP [1U]"
.br
.ti -1c
.RI "__IOM uint32_t \fBCOMP2\fP"
.br
.ti -1c
.RI "uint32_t \fBRESERVED5\fP [1U]"
.br
.ti -1c
.RI "__IOM uint32_t \fBFUNCTION2\fP"
.br
.ti -1c
.RI "uint32_t \fBRESERVED6\fP [1U]"
.br
.ti -1c
.RI "__IOM uint32_t \fBCOMP3\fP"
.br
.ti -1c
.RI "uint32_t \fBRESERVED7\fP [1U]"
.br
.ti -1c
.RI "__IOM uint32_t \fBFUNCTION3\fP"
.br
.ti -1c
.RI "uint32_t \fBRESERVED8\fP [1U]"
.br
.ti -1c
.RI "__IOM uint32_t \fBCOMP4\fP"
.br
.ti -1c
.RI "uint32_t \fBRESERVED9\fP [1U]"
.br
.ti -1c
.RI "__IOM uint32_t \fBFUNCTION4\fP"
.br
.ti -1c
.RI "uint32_t \fBRESERVED10\fP [1U]"
.br
.ti -1c
.RI "__IOM uint32_t \fBCOMP5\fP"
.br
.ti -1c
.RI "uint32_t \fBRESERVED11\fP [1U]"
.br
.ti -1c
.RI "__IOM uint32_t \fBFUNCTION5\fP"
.br
.ti -1c
.RI "uint32_t \fBRESERVED12\fP [1U]"
.br
.ti -1c
.RI "__IOM uint32_t \fBCOMP6\fP"
.br
.ti -1c
.RI "uint32_t \fBRESERVED13\fP [1U]"
.br
.ti -1c
.RI "__IOM uint32_t \fBFUNCTION6\fP"
.br
.ti -1c
.RI "uint32_t \fBRESERVED14\fP [1U]"
.br
.ti -1c
.RI "__IOM uint32_t \fBCOMP7\fP"
.br
.ti -1c
.RI "uint32_t \fBRESERVED15\fP [1U]"
.br
.ti -1c
.RI "__IOM uint32_t \fBFUNCTION7\fP"
.br
.ti -1c
.RI "uint32_t \fBRESERVED16\fP [1U]"
.br
.ti -1c
.RI "__IOM uint32_t \fBCOMP8\fP"
.br
.ti -1c
.RI "uint32_t \fBRESERVED17\fP [1U]"
.br
.ti -1c
.RI "__IOM uint32_t \fBFUNCTION8\fP"
.br
.ti -1c
.RI "uint32_t \fBRESERVED18\fP [1U]"
.br
.ti -1c
.RI "__IOM uint32_t \fBCOMP9\fP"
.br
.ti -1c
.RI "uint32_t \fBRESERVED19\fP [1U]"
.br
.ti -1c
.RI "__IOM uint32_t \fBFUNCTION9\fP"
.br
.ti -1c
.RI "uint32_t \fBRESERVED20\fP [1U]"
.br
.ti -1c
.RI "__IOM uint32_t \fBCOMP10\fP"
.br
.ti -1c
.RI "uint32_t \fBRESERVED21\fP [1U]"
.br
.ti -1c
.RI "__IOM uint32_t \fBFUNCTION10\fP"
.br
.ti -1c
.RI "uint32_t \fBRESERVED22\fP [1U]"
.br
.ti -1c
.RI "__IOM uint32_t \fBCOMP11\fP"
.br
.ti -1c
.RI "uint32_t \fBRESERVED23\fP [1U]"
.br
.ti -1c
.RI "__IOM uint32_t \fBFUNCTION11\fP"
.br
.ti -1c
.RI "uint32_t \fBRESERVED24\fP [1U]"
.br
.ti -1c
.RI "__IOM uint32_t \fBCOMP12\fP"
.br
.ti -1c
.RI "uint32_t \fBRESERVED25\fP [1U]"
.br
.ti -1c
.RI "__IOM uint32_t \fBFUNCTION12\fP"
.br
.ti -1c
.RI "uint32_t \fBRESERVED26\fP [1U]"
.br
.ti -1c
.RI "__IOM uint32_t \fBCOMP13\fP"
.br
.ti -1c
.RI "uint32_t \fBRESERVED27\fP [1U]"
.br
.ti -1c
.RI "__IOM uint32_t \fBFUNCTION13\fP"
.br
.ti -1c
.RI "uint32_t \fBRESERVED28\fP [1U]"
.br
.ti -1c
.RI "__IOM uint32_t \fBCOMP14\fP"
.br
.ti -1c
.RI "uint32_t \fBRESERVED29\fP [1U]"
.br
.ti -1c
.RI "__IOM uint32_t \fBFUNCTION14\fP"
.br
.ti -1c
.RI "uint32_t \fBRESERVED30\fP [1U]"
.br
.ti -1c
.RI "__IOM uint32_t \fBCOMP15\fP"
.br
.ti -1c
.RI "uint32_t \fBRESERVED31\fP [1U]"
.br
.ti -1c
.RI "__IOM uint32_t \fBFUNCTION15\fP"
.br
.ti -1c
.RI "uint32_t \fBRESERVED32\fP [934U]"
.br
.ti -1c
.RI "__IM uint32_t \fBLSR\fP"
.br
.ti -1c
.RI "uint32_t \fBRESERVED33\fP [1U]"
.br
.ti -1c
.RI "__IM uint32_t \fBDEVARCH\fP"
.br
.ti -1c
.RI "__IM uint32_t \fBSSPSR\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBCSPSR\fP"
.br
.ti -1c
.RI "uint32_t \fBRESERVED0\fP [2U]"
.br
.ti -1c
.RI "__IOM uint32_t \fBACPR\fP"
.br
.ti -1c
.RI "uint32_t \fBRESERVED1\fP [55U]"
.br
.ti -1c
.RI "__IOM uint32_t \fBSPPR\fP"
.br
.ti -1c
.RI "uint32_t \fBRESERVED2\fP [131U]"
.br
.ti -1c
.RI "__IM uint32_t \fBFFSR\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBFFCR\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBPSCR\fP"
.br
.ti -1c
.RI "uint32_t \fBRESERVED3\fP [809U]"
.br
.ti -1c
.RI "__OM uint32_t \fBLAR\fP"
.br
.ti -1c
.RI "__IM uint32_t \fBLSR\fP"
.br
.ti -1c
.RI "uint32_t \fBRESERVED4\fP [4U]"
.br
.ti -1c
.RI "__IM uint32_t \fBTYPE\fP"
.br
.ti -1c
.RI "__IM uint32_t \fBDEVTYPE\fP"
.br
.ti -1c
.RI "__IM uint32_t \fBTYPE\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBCTRL\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBRNR\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBRBAR\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBRLAR\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBRBAR_A1\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBRLAR_A1\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBRBAR_A2\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBRLAR_A2\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBRBAR_A3\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBRLAR_A3\fP"
.br
.ti -1c
.RI "uint32_t \fBRESERVED0\fP [1]"
.br
.ti -1c
.RI "__IOM uint32_t \fBMAIR\fP [2]"
.br
.ti -1c
.RI "__IOM uint32_t \fBMAIR0\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBMAIR1\fP"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   __IOM uint32_t \fBMAIR0\fP"
.br
.ti -1c
.RI "   __IOM uint32_t \fBMAIR1\fP"
.br
.ti -1c
.RI "} "
.br
.ti -1c
.RI "union {"
.br
.ti -1c
.RI "   __IOM uint32_t \fBMAIR\fP [2]"
.br
.ti -1c
.RI "   struct {"
.br
.ti -1c
.RI "      __IOM uint32_t \fBMAIR0\fP"
.br
.ti -1c
.RI "      __IOM uint32_t \fBMAIR1\fP"
.br
.ti -1c
.RI "   } "
.br
.ti -1c
.RI "}; "
.br
.ti -1c
.RI "uint32_t \fBRESERVED0\fP [1U]"
.br
.ti -1c
.RI "__IOM uint32_t \fBFPCCR\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBFPCAR\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBFPDSCR\fP"
.br
.ti -1c
.RI "__IM uint32_t \fBMVFR0\fP"
.br
.ti -1c
.RI "__IM uint32_t \fBMVFR1\fP"
.br
.ti -1c
.RI "__IM uint32_t \fBMVFR2\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBDHCSR\fP"
.br
.ti -1c
.RI "__OM uint32_t \fBDCRSR\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBDCRDR\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBDEMCR\fP"
.br
.ti -1c
.RI "__OM uint32_t \fBDSCEMCR\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBDAUTHCTRL\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBDSCSR\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBDHCSR\fP"
.br
.ti -1c
.RI "__OM uint32_t \fBDCRSR\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBDCRDR\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBDEMCR\fP"
.br
.ti -1c
.RI "__OM uint32_t \fBDSCEMCR\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBDAUTHCTRL\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBDSCSR\fP"
.br
.ti -1c
.RI "__OM uint32_t \fBDLAR\fP"
.br
.ti -1c
.RI "__IM uint32_t \fBDLSR\fP"
.br
.ti -1c
.RI "__IM uint32_t \fBDAUTHSTATUS\fP"
.br
.ti -1c
.RI "__IM uint32_t \fBDDEVARCH\fP"
.br
.ti -1c
.RI "__IM uint32_t \fBDDEVTYPE\fP"
.br
.ti -1c
.RI "uint32_t \fB_reserved0\fP:16"
.br
.ti -1c
.RI "uint32_t \fBGE\fP:4"
.br
.ti -1c
.RI "uint32_t \fB_reserved1\fP:7"
.br
.ti -1c
.RI "uint32_t \fBQ\fP:1"
.br
.ti -1c
.RI "uint32_t \fBV\fP:1"
.br
.ti -1c
.RI "uint32_t \fBC\fP:1"
.br
.ti -1c
.RI "uint32_t \fBZ\fP:1"
.br
.ti -1c
.RI "uint32_t \fBN\fP:1"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   uint32_t \fB_reserved0\fP:16"
.br
.ti -1c
.RI "   uint32_t \fBGE\fP:4"
.br
.ti -1c
.RI "   uint32_t \fB_reserved1\fP:7"
.br
.ti -1c
.RI "   uint32_t \fBQ\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBV\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBC\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBZ\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBN\fP:1"
.br
.ti -1c
.RI "} \fBb\fP"
.br
.ti -1c
.RI "uint32_t \fBISR\fP:9"
.br
.ti -1c
.RI "uint32_t \fB_reserved0\fP:23"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   uint32_t \fBISR\fP:9"
.br
.ti -1c
.RI "   uint32_t \fB_reserved0\fP:23"
.br
.ti -1c
.RI "} \fBb\fP"
.br
.ti -1c
.RI "uint32_t \fBISR\fP:9"
.br
.ti -1c
.RI "uint32_t \fB_reserved0\fP:7"
.br
.ti -1c
.RI "uint32_t \fBGE\fP:4"
.br
.ti -1c
.RI "uint32_t \fB_reserved1\fP:4"
.br
.ti -1c
.RI "uint32_t \fBT\fP:1"
.br
.ti -1c
.RI "uint32_t \fBIT\fP:2"
.br
.ti -1c
.RI "uint32_t \fBQ\fP:1"
.br
.ti -1c
.RI "uint32_t \fBV\fP:1"
.br
.ti -1c
.RI "uint32_t \fBC\fP:1"
.br
.ti -1c
.RI "uint32_t \fBZ\fP:1"
.br
.ti -1c
.RI "uint32_t \fBN\fP:1"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   uint32_t \fBISR\fP:9"
.br
.ti -1c
.RI "   uint32_t \fB_reserved0\fP:7"
.br
.ti -1c
.RI "   uint32_t \fBGE\fP:4"
.br
.ti -1c
.RI "   uint32_t \fB_reserved1\fP:4"
.br
.ti -1c
.RI "   uint32_t \fBT\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBIT\fP:2"
.br
.ti -1c
.RI "   uint32_t \fBQ\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBV\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBC\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBZ\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBN\fP:1"
.br
.ti -1c
.RI "} \fBb\fP"
.br
.ti -1c
.RI "uint32_t \fBnPRIV\fP:1"
.br
.ti -1c
.RI "uint32_t \fBSPSEL\fP:1"
.br
.ti -1c
.RI "uint32_t \fBFPCA\fP:1"
.br
.ti -1c
.RI "uint32_t \fBSFPA\fP:1"
.br
.ti -1c
.RI "uint32_t \fB_reserved1\fP:28"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   uint32_t \fBnPRIV\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBSPSEL\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBFPCA\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBSFPA\fP:1"
.br
.ti -1c
.RI "   uint32_t \fB_reserved1\fP:28"
.br
.ti -1c
.RI "} \fBb\fP"
.br
.ti -1c
.RI "__OM uint8_t \fBu8\fP"
.br
.ti -1c
.RI "__OM uint16_t \fBu16\fP"
.br
.ti -1c
.RI "__OM uint32_t \fBu32\fP"
.br
.ti -1c
.RI "union {"
.br
.ti -1c
.RI "   __OM uint8_t \fBu8\fP"
.br
.ti -1c
.RI "   __OM uint16_t \fBu16\fP"
.br
.ti -1c
.RI "   __OM uint32_t \fBu32\fP"
.br
.ti -1c
.RI "} \fBPORT\fP [32U]"
.br
.ti -1c
.RI "__IOM uint32_t \fBMAIR\fP [2]"
.br
.ti -1c
.RI "__IOM uint32_t \fBMAIR0\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBMAIR1\fP"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   __IOM uint32_t \fBMAIR0\fP"
.br
.ti -1c
.RI "   __IOM uint32_t \fBMAIR1\fP"
.br
.ti -1c
.RI "} "
.br
.ti -1c
.RI "union {"
.br
.ti -1c
.RI "   __IOM uint32_t \fBMAIR\fP [2]"
.br
.ti -1c
.RI "   struct {"
.br
.ti -1c
.RI "      __IOM uint32_t \fBMAIR0\fP"
.br
.ti -1c
.RI "      __IOM uint32_t \fBMAIR1\fP"
.br
.ti -1c
.RI "   } "
.br
.ti -1c
.RI "}; "
.br
.ti -1c
.RI "uint32_t \fB_reserved0\fP:27"
.br
.ti -1c
.RI "uint32_t \fBQ\fP:1"
.br
.ti -1c
.RI "uint32_t \fBV\fP:1"
.br
.ti -1c
.RI "uint32_t \fBC\fP:1"
.br
.ti -1c
.RI "uint32_t \fBZ\fP:1"
.br
.ti -1c
.RI "uint32_t \fBN\fP:1"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   uint32_t \fB_reserved0\fP:27"
.br
.ti -1c
.RI "   uint32_t \fBQ\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBV\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBC\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBZ\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBN\fP:1"
.br
.ti -1c
.RI "} \fBb\fP"
.br
.ti -1c
.RI "uint32_t \fBISR\fP:9"
.br
.ti -1c
.RI "uint32_t \fB_reserved0\fP:23"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   uint32_t \fBISR\fP:9"
.br
.ti -1c
.RI "   uint32_t \fB_reserved0\fP:23"
.br
.ti -1c
.RI "} \fBb\fP"
.br
.ti -1c
.RI "uint32_t \fBISR\fP:9"
.br
.ti -1c
.RI "uint32_t \fB_reserved0\fP:1"
.br
.ti -1c
.RI "uint32_t \fBICI_IT_1\fP:6"
.br
.ti -1c
.RI "uint32_t \fB_reserved1\fP:8"
.br
.ti -1c
.RI "uint32_t \fBT\fP:1"
.br
.ti -1c
.RI "uint32_t \fBICI_IT_2\fP:2"
.br
.ti -1c
.RI "uint32_t \fBQ\fP:1"
.br
.ti -1c
.RI "uint32_t \fBV\fP:1"
.br
.ti -1c
.RI "uint32_t \fBC\fP:1"
.br
.ti -1c
.RI "uint32_t \fBZ\fP:1"
.br
.ti -1c
.RI "uint32_t \fBN\fP:1"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   uint32_t \fBISR\fP:9"
.br
.ti -1c
.RI "   uint32_t \fB_reserved0\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBICI_IT_1\fP:6"
.br
.ti -1c
.RI "   uint32_t \fB_reserved1\fP:8"
.br
.ti -1c
.RI "   uint32_t \fBT\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBICI_IT_2\fP:2"
.br
.ti -1c
.RI "   uint32_t \fBQ\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBV\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBC\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBZ\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBN\fP:1"
.br
.ti -1c
.RI "} \fBb\fP"
.br
.ti -1c
.RI "uint32_t \fBnPRIV\fP:1"
.br
.ti -1c
.RI "uint32_t \fBSPSEL\fP:1"
.br
.ti -1c
.RI "uint32_t \fB_reserved1\fP:30"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   uint32_t \fBnPRIV\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBSPSEL\fP:1"
.br
.ti -1c
.RI "   uint32_t \fB_reserved1\fP:30"
.br
.ti -1c
.RI "} \fBb\fP"
.br
.ti -1c
.RI "__IOM uint8_t \fBIP\fP [240U]"
.br
.ti -1c
.RI "__IOM uint8_t \fBSHP\fP [12U]"
.br
.ti -1c
.RI "__IM uint32_t \fBPFR\fP [2U]"
.br
.ti -1c
.RI "__IM uint32_t \fBDFR\fP"
.br
.ti -1c
.RI "__IM uint32_t \fBADR\fP"
.br
.ti -1c
.RI "__IM uint32_t \fBMMFR\fP [4U]"
.br
.ti -1c
.RI "__IM uint32_t \fBISAR\fP [5U]"
.br
.ti -1c
.RI "uint32_t \fBRESERVED1\fP [1U]"
.br
.ti -1c
.RI "__OM uint8_t \fBu8\fP"
.br
.ti -1c
.RI "__OM uint16_t \fBu16\fP"
.br
.ti -1c
.RI "__OM uint32_t \fBu32\fP"
.br
.ti -1c
.RI "union {"
.br
.ti -1c
.RI "   __OM uint8_t \fBu8\fP"
.br
.ti -1c
.RI "   __OM uint16_t \fBu16\fP"
.br
.ti -1c
.RI "   __OM uint32_t \fBu32\fP"
.br
.ti -1c
.RI "} \fBPORT\fP [32U]"
.br
.ti -1c
.RI "__IOM uint32_t \fBMASK0\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBMASK1\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBMASK2\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBMASK3\fP"
.br
.ti -1c
.RI "__IM uint32_t \fBFSCR\fP"
.br
.ti -1c
.RI "__IM uint32_t \fBFIFO0\fP"
.br
.ti -1c
.RI "__IM uint32_t \fBITATBCTR2\fP"
.br
.ti -1c
.RI "__IM uint32_t \fBFIFO1\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBRASR_A1\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBRASR_A2\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBRASR_A3\fP"
.br
.ti -1c
.RI "uint32_t \fB_reserved0\fP:16"
.br
.ti -1c
.RI "uint32_t \fBGE\fP:4"
.br
.ti -1c
.RI "uint32_t \fB_reserved1\fP:7"
.br
.ti -1c
.RI "uint32_t \fBQ\fP:1"
.br
.ti -1c
.RI "uint32_t \fBV\fP:1"
.br
.ti -1c
.RI "uint32_t \fBC\fP:1"
.br
.ti -1c
.RI "uint32_t \fBZ\fP:1"
.br
.ti -1c
.RI "uint32_t \fBN\fP:1"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   uint32_t \fB_reserved0\fP:16"
.br
.ti -1c
.RI "   uint32_t \fBGE\fP:4"
.br
.ti -1c
.RI "   uint32_t \fB_reserved1\fP:7"
.br
.ti -1c
.RI "   uint32_t \fBQ\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBV\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBC\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBZ\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBN\fP:1"
.br
.ti -1c
.RI "} \fBb\fP"
.br
.ti -1c
.RI "uint32_t \fBISR\fP:9"
.br
.ti -1c
.RI "uint32_t \fB_reserved0\fP:23"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   uint32_t \fBISR\fP:9"
.br
.ti -1c
.RI "   uint32_t \fB_reserved0\fP:23"
.br
.ti -1c
.RI "} \fBb\fP"
.br
.ti -1c
.RI "uint32_t \fBISR\fP:9"
.br
.ti -1c
.RI "uint32_t \fB_reserved0\fP:7"
.br
.ti -1c
.RI "uint32_t \fBGE\fP:4"
.br
.ti -1c
.RI "uint32_t \fB_reserved1\fP:4"
.br
.ti -1c
.RI "uint32_t \fBT\fP:1"
.br
.ti -1c
.RI "uint32_t \fBIT\fP:2"
.br
.ti -1c
.RI "uint32_t \fBQ\fP:1"
.br
.ti -1c
.RI "uint32_t \fBV\fP:1"
.br
.ti -1c
.RI "uint32_t \fBC\fP:1"
.br
.ti -1c
.RI "uint32_t \fBZ\fP:1"
.br
.ti -1c
.RI "uint32_t \fBN\fP:1"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   uint32_t \fBISR\fP:9"
.br
.ti -1c
.RI "   uint32_t \fB_reserved0\fP:7"
.br
.ti -1c
.RI "   uint32_t \fBGE\fP:4"
.br
.ti -1c
.RI "   uint32_t \fB_reserved1\fP:4"
.br
.ti -1c
.RI "   uint32_t \fBT\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBIT\fP:2"
.br
.ti -1c
.RI "   uint32_t \fBQ\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBV\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBC\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBZ\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBN\fP:1"
.br
.ti -1c
.RI "} \fBb\fP"
.br
.ti -1c
.RI "uint32_t \fBnPRIV\fP:1"
.br
.ti -1c
.RI "uint32_t \fBSPSEL\fP:1"
.br
.ti -1c
.RI "uint32_t \fBFPCA\fP:1"
.br
.ti -1c
.RI "uint32_t \fBSFPA\fP:1"
.br
.ti -1c
.RI "uint32_t \fB_reserved1\fP:28"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   uint32_t \fBnPRIV\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBSPSEL\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBFPCA\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBSFPA\fP:1"
.br
.ti -1c
.RI "   uint32_t \fB_reserved1\fP:28"
.br
.ti -1c
.RI "} \fBb\fP"
.br
.ti -1c
.RI "__OM uint8_t \fBu8\fP"
.br
.ti -1c
.RI "__OM uint16_t \fBu16\fP"
.br
.ti -1c
.RI "__OM uint32_t \fBu32\fP"
.br
.ti -1c
.RI "union {"
.br
.ti -1c
.RI "   __OM uint8_t \fBu8\fP"
.br
.ti -1c
.RI "   __OM uint16_t \fBu16\fP"
.br
.ti -1c
.RI "   __OM uint32_t \fBu32\fP"
.br
.ti -1c
.RI "} \fBPORT\fP [32U]"
.br
.ti -1c
.RI "__IOM uint32_t \fBMAIR\fP [2]"
.br
.ti -1c
.RI "__IOM uint32_t \fBMAIR0\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBMAIR1\fP"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   __IOM uint32_t \fBMAIR0\fP"
.br
.ti -1c
.RI "   __IOM uint32_t \fBMAIR1\fP"
.br
.ti -1c
.RI "} "
.br
.ti -1c
.RI "union {"
.br
.ti -1c
.RI "   __IOM uint32_t \fBMAIR\fP [2]"
.br
.ti -1c
.RI "   struct {"
.br
.ti -1c
.RI "      __IOM uint32_t \fBMAIR0\fP"
.br
.ti -1c
.RI "      __IOM uint32_t \fBMAIR1\fP"
.br
.ti -1c
.RI "   } "
.br
.ti -1c
.RI "}; "
.br
.ti -1c
.RI "uint32_t \fB_reserved0\fP:16"
.br
.ti -1c
.RI "uint32_t \fBGE\fP:4"
.br
.ti -1c
.RI "uint32_t \fB_reserved1\fP:7"
.br
.ti -1c
.RI "uint32_t \fBQ\fP:1"
.br
.ti -1c
.RI "uint32_t \fBV\fP:1"
.br
.ti -1c
.RI "uint32_t \fBC\fP:1"
.br
.ti -1c
.RI "uint32_t \fBZ\fP:1"
.br
.ti -1c
.RI "uint32_t \fBN\fP:1"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   uint32_t \fB_reserved0\fP:16"
.br
.ti -1c
.RI "   uint32_t \fBGE\fP:4"
.br
.ti -1c
.RI "   uint32_t \fB_reserved1\fP:7"
.br
.ti -1c
.RI "   uint32_t \fBQ\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBV\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBC\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBZ\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBN\fP:1"
.br
.ti -1c
.RI "} \fBb\fP"
.br
.ti -1c
.RI "uint32_t \fBISR\fP:9"
.br
.ti -1c
.RI "uint32_t \fB_reserved0\fP:23"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   uint32_t \fBISR\fP:9"
.br
.ti -1c
.RI "   uint32_t \fB_reserved0\fP:23"
.br
.ti -1c
.RI "} \fBb\fP"
.br
.ti -1c
.RI "uint32_t \fBISR\fP:9"
.br
.ti -1c
.RI "uint32_t \fB_reserved0\fP:7"
.br
.ti -1c
.RI "uint32_t \fBGE\fP:4"
.br
.ti -1c
.RI "uint32_t \fB_reserved1\fP:4"
.br
.ti -1c
.RI "uint32_t \fBT\fP:1"
.br
.ti -1c
.RI "uint32_t \fBIT\fP:2"
.br
.ti -1c
.RI "uint32_t \fBQ\fP:1"
.br
.ti -1c
.RI "uint32_t \fBV\fP:1"
.br
.ti -1c
.RI "uint32_t \fBC\fP:1"
.br
.ti -1c
.RI "uint32_t \fBZ\fP:1"
.br
.ti -1c
.RI "uint32_t \fBN\fP:1"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   uint32_t \fBISR\fP:9"
.br
.ti -1c
.RI "   uint32_t \fB_reserved0\fP:7"
.br
.ti -1c
.RI "   uint32_t \fBGE\fP:4"
.br
.ti -1c
.RI "   uint32_t \fB_reserved1\fP:4"
.br
.ti -1c
.RI "   uint32_t \fBT\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBIT\fP:2"
.br
.ti -1c
.RI "   uint32_t \fBQ\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBV\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBC\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBZ\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBN\fP:1"
.br
.ti -1c
.RI "} \fBb\fP"
.br
.ti -1c
.RI "uint32_t \fBnPRIV\fP:1"
.br
.ti -1c
.RI "uint32_t \fBSPSEL\fP:1"
.br
.ti -1c
.RI "uint32_t \fBFPCA\fP:1"
.br
.ti -1c
.RI "uint32_t \fBSFPA\fP:1"
.br
.ti -1c
.RI "uint32_t \fB_reserved1\fP:28"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   uint32_t \fBnPRIV\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBSPSEL\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBFPCA\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBSFPA\fP:1"
.br
.ti -1c
.RI "   uint32_t \fB_reserved1\fP:28"
.br
.ti -1c
.RI "} \fBb\fP"
.br
.ti -1c
.RI "__OM uint8_t \fBu8\fP"
.br
.ti -1c
.RI "__OM uint16_t \fBu16\fP"
.br
.ti -1c
.RI "__OM uint32_t \fBu32\fP"
.br
.ti -1c
.RI "union {"
.br
.ti -1c
.RI "   __OM uint8_t \fBu8\fP"
.br
.ti -1c
.RI "   __OM uint16_t \fBu16\fP"
.br
.ti -1c
.RI "   __OM uint32_t \fBu32\fP"
.br
.ti -1c
.RI "} \fBPORT\fP [32U]"
.br
.ti -1c
.RI "__IOM uint32_t \fBMAIR\fP [2]"
.br
.ti -1c
.RI "__IOM uint32_t \fBMAIR0\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBMAIR1\fP"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   __IOM uint32_t \fBMAIR0\fP"
.br
.ti -1c
.RI "   __IOM uint32_t \fBMAIR1\fP"
.br
.ti -1c
.RI "} "
.br
.ti -1c
.RI "union {"
.br
.ti -1c
.RI "   __IOM uint32_t \fBMAIR\fP [2]"
.br
.ti -1c
.RI "   struct {"
.br
.ti -1c
.RI "      __IOM uint32_t \fBMAIR0\fP"
.br
.ti -1c
.RI "      __IOM uint32_t \fBMAIR1\fP"
.br
.ti -1c
.RI "   } "
.br
.ti -1c
.RI "}; "
.br
.ti -1c
.RI "uint32_t \fB_reserved0\fP:16"
.br
.ti -1c
.RI "uint32_t \fBGE\fP:4"
.br
.ti -1c
.RI "uint32_t \fB_reserved1\fP:7"
.br
.ti -1c
.RI "uint32_t \fBQ\fP:1"
.br
.ti -1c
.RI "uint32_t \fBV\fP:1"
.br
.ti -1c
.RI "uint32_t \fBC\fP:1"
.br
.ti -1c
.RI "uint32_t \fBZ\fP:1"
.br
.ti -1c
.RI "uint32_t \fBN\fP:1"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   uint32_t \fB_reserved0\fP:16"
.br
.ti -1c
.RI "   uint32_t \fBGE\fP:4"
.br
.ti -1c
.RI "   uint32_t \fB_reserved1\fP:7"
.br
.ti -1c
.RI "   uint32_t \fBQ\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBV\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBC\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBZ\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBN\fP:1"
.br
.ti -1c
.RI "} \fBb\fP"
.br
.ti -1c
.RI "uint32_t \fBISR\fP:9"
.br
.ti -1c
.RI "uint32_t \fB_reserved0\fP:23"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   uint32_t \fBISR\fP:9"
.br
.ti -1c
.RI "   uint32_t \fB_reserved0\fP:23"
.br
.ti -1c
.RI "} \fBb\fP"
.br
.ti -1c
.RI "uint32_t \fBISR\fP:9"
.br
.ti -1c
.RI "uint32_t \fB_reserved0\fP:1"
.br
.ti -1c
.RI "uint32_t \fBICI_IT_1\fP:6"
.br
.ti -1c
.RI "uint32_t \fBGE\fP:4"
.br
.ti -1c
.RI "uint32_t \fB_reserved1\fP:4"
.br
.ti -1c
.RI "uint32_t \fBT\fP:1"
.br
.ti -1c
.RI "uint32_t \fBICI_IT_2\fP:2"
.br
.ti -1c
.RI "uint32_t \fBQ\fP:1"
.br
.ti -1c
.RI "uint32_t \fBV\fP:1"
.br
.ti -1c
.RI "uint32_t \fBC\fP:1"
.br
.ti -1c
.RI "uint32_t \fBZ\fP:1"
.br
.ti -1c
.RI "uint32_t \fBN\fP:1"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   uint32_t \fBISR\fP:9"
.br
.ti -1c
.RI "   uint32_t \fB_reserved0\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBICI_IT_1\fP:6"
.br
.ti -1c
.RI "   uint32_t \fBGE\fP:4"
.br
.ti -1c
.RI "   uint32_t \fB_reserved1\fP:4"
.br
.ti -1c
.RI "   uint32_t \fBT\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBICI_IT_2\fP:2"
.br
.ti -1c
.RI "   uint32_t \fBQ\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBV\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBC\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBZ\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBN\fP:1"
.br
.ti -1c
.RI "} \fBb\fP"
.br
.ti -1c
.RI "uint32_t \fBnPRIV\fP:1"
.br
.ti -1c
.RI "uint32_t \fBSPSEL\fP:1"
.br
.ti -1c
.RI "uint32_t \fBFPCA\fP:1"
.br
.ti -1c
.RI "uint32_t \fB_reserved0\fP:29"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   uint32_t \fBnPRIV\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBSPSEL\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBFPCA\fP:1"
.br
.ti -1c
.RI "   uint32_t \fB_reserved0\fP:29"
.br
.ti -1c
.RI "} \fBb\fP"
.br
.ti -1c
.RI "__OM uint8_t \fBu8\fP"
.br
.ti -1c
.RI "__OM uint16_t \fBu16\fP"
.br
.ti -1c
.RI "__OM uint32_t \fBu32\fP"
.br
.ti -1c
.RI "union {"
.br
.ti -1c
.RI "   __OM uint8_t \fBu8\fP"
.br
.ti -1c
.RI "   __OM uint16_t \fBu16\fP"
.br
.ti -1c
.RI "   __OM uint32_t \fBu32\fP"
.br
.ti -1c
.RI "} \fBPORT\fP [32U]"
.br
.ti -1c
.RI "uint32_t \fB_reserved0\fP:16"
.br
.ti -1c
.RI "uint32_t \fBGE\fP:4"
.br
.ti -1c
.RI "uint32_t \fB_reserved1\fP:7"
.br
.ti -1c
.RI "uint32_t \fBQ\fP:1"
.br
.ti -1c
.RI "uint32_t \fBV\fP:1"
.br
.ti -1c
.RI "uint32_t \fBC\fP:1"
.br
.ti -1c
.RI "uint32_t \fBZ\fP:1"
.br
.ti -1c
.RI "uint32_t \fBN\fP:1"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   uint32_t \fB_reserved0\fP:16"
.br
.ti -1c
.RI "   uint32_t \fBGE\fP:4"
.br
.ti -1c
.RI "   uint32_t \fB_reserved1\fP:7"
.br
.ti -1c
.RI "   uint32_t \fBQ\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBV\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBC\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBZ\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBN\fP:1"
.br
.ti -1c
.RI "} \fBb\fP"
.br
.ti -1c
.RI "uint32_t \fBISR\fP:9"
.br
.ti -1c
.RI "uint32_t \fB_reserved0\fP:23"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   uint32_t \fBISR\fP:9"
.br
.ti -1c
.RI "   uint32_t \fB_reserved0\fP:23"
.br
.ti -1c
.RI "} \fBb\fP"
.br
.ti -1c
.RI "uint32_t \fBISR\fP:9"
.br
.ti -1c
.RI "uint32_t \fB_reserved0\fP:7"
.br
.ti -1c
.RI "uint32_t \fBGE\fP:4"
.br
.ti -1c
.RI "uint32_t \fB_reserved1\fP:4"
.br
.ti -1c
.RI "uint32_t \fBT\fP:1"
.br
.ti -1c
.RI "uint32_t \fBIT\fP:2"
.br
.ti -1c
.RI "uint32_t \fBQ\fP:1"
.br
.ti -1c
.RI "uint32_t \fBV\fP:1"
.br
.ti -1c
.RI "uint32_t \fBC\fP:1"
.br
.ti -1c
.RI "uint32_t \fBZ\fP:1"
.br
.ti -1c
.RI "uint32_t \fBN\fP:1"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   uint32_t \fBISR\fP:9"
.br
.ti -1c
.RI "   uint32_t \fB_reserved0\fP:7"
.br
.ti -1c
.RI "   uint32_t \fBGE\fP:4"
.br
.ti -1c
.RI "   uint32_t \fB_reserved1\fP:4"
.br
.ti -1c
.RI "   uint32_t \fBT\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBIT\fP:2"
.br
.ti -1c
.RI "   uint32_t \fBQ\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBV\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBC\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBZ\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBN\fP:1"
.br
.ti -1c
.RI "} \fBb\fP"
.br
.ti -1c
.RI "uint32_t \fBnPRIV\fP:1"
.br
.ti -1c
.RI "uint32_t \fBSPSEL\fP:1"
.br
.ti -1c
.RI "uint32_t \fBFPCA\fP:1"
.br
.ti -1c
.RI "uint32_t \fBSFPA\fP:1"
.br
.ti -1c
.RI "uint32_t \fB_reserved1\fP:28"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   uint32_t \fBnPRIV\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBSPSEL\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBFPCA\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBSFPA\fP:1"
.br
.ti -1c
.RI "   uint32_t \fB_reserved1\fP:28"
.br
.ti -1c
.RI "} \fBb\fP"
.br
.ti -1c
.RI "uint32_t \fBRESERVED0\fP [1U]"
.br
.ti -1c
.RI "__IM uint32_t \fBICTR\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBACTLR\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBCPPWR\fP"
.br
.ti -1c
.RI "__OM uint8_t \fBu8\fP"
.br
.ti -1c
.RI "__OM uint16_t \fBu16\fP"
.br
.ti -1c
.RI "__OM uint32_t \fBu32\fP"
.br
.ti -1c
.RI "union {"
.br
.ti -1c
.RI "   __OM uint8_t \fBu8\fP"
.br
.ti -1c
.RI "   __OM uint16_t \fBu16\fP"
.br
.ti -1c
.RI "   __OM uint32_t \fBu32\fP"
.br
.ti -1c
.RI "} \fBPORT\fP [32U]"
.br
.ti -1c
.RI "__IOM uint32_t \fBMSCR\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBPFCR\fP"
.br
.ti -1c
.RI "uint32_t \fBRESERVED1\fP [2U]"
.br
.ti -1c
.RI "__IOM uint32_t \fBITCMCR\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBDTCMCR\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBPAHBCR\fP"
.br
.ti -1c
.RI "uint32_t \fBRESERVED2\fP [313U]"
.br
.ti -1c
.RI "__IOM uint32_t \fBITGU_CTRL\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBITGU_CFG\fP"
.br
.ti -1c
.RI "uint32_t \fBRESERVED3\fP [2U]"
.br
.ti -1c
.RI "__IOM uint32_t \fBITGU_LUT\fP [16U]"
.br
.ti -1c
.RI "uint32_t \fBRESERVED4\fP [44U]"
.br
.ti -1c
.RI "__IOM uint32_t \fBDTGU_CTRL\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBDTGU_CFG\fP"
.br
.ti -1c
.RI "uint32_t \fBRESERVED5\fP [2U]"
.br
.ti -1c
.RI "__IOM uint32_t \fBDTGU_LUT\fP [16U]"
.br
.ti -1c
.RI "__IOM uint32_t \fBCPDLPSTATE\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBDPDLPSTATE\fP"
.br
.ti -1c
.RI "__OM uint32_t \fBEVENTSPR\fP"
.br
.ti -1c
.RI "uint32_t \fBRESERVED0\fP [31U]"
.br
.ti -1c
.RI "__IM uint32_t \fBEVENTMASKA\fP"
.br
.ti -1c
.RI "__IM uint32_t \fBEVENTMASK\fP [15]"
.br
.ti -1c
.RI "__IOM uint32_t \fBIEBR0\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBIEBR1\fP"
.br
.ti -1c
.RI "uint32_t \fBRESERVED0\fP [2U]"
.br
.ti -1c
.RI "__IOM uint32_t \fBDEBR0\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBDEBR1\fP"
.br
.ti -1c
.RI "uint32_t \fBRESERVED1\fP [2U]"
.br
.ti -1c
.RI "__IOM uint32_t \fBTEBR0\fP"
.br
.ti -1c
.RI "uint32_t \fBRESERVED2\fP [1U]"
.br
.ti -1c
.RI "__IOM uint32_t \fBTEBR1\fP"
.br
.ti -1c
.RI "__OM uint32_t \fBCFGINFOSEL\fP"
.br
.ti -1c
.RI "__IM uint32_t \fBCFGINFORD\fP"
.br
.ti -1c
.RI "__IM uint32_t \fBSTLNVICPENDOR\fP"
.br
.ti -1c
.RI "__IM uint32_t \fBSTLNVICACTVOR\fP"
.br
.ti -1c
.RI "uint32_t \fBRESERVED0\fP [2U]"
.br
.ti -1c
.RI "__OM uint32_t \fBSTLIDMPUSR\fP"
.br
.ti -1c
.RI "__IM uint32_t \fBSTLIMPUOR\fP"
.br
.ti -1c
.RI "__IM uint32_t \fBSTLD0MPUOR\fP"
.br
.ti -1c
.RI "__IM uint32_t \fBSTLD1MPUOR\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBMAIR\fP [2]"
.br
.ti -1c
.RI "__IOM uint32_t \fBMAIR0\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBMAIR1\fP"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   __IOM uint32_t \fBMAIR0\fP"
.br
.ti -1c
.RI "   __IOM uint32_t \fBMAIR1\fP"
.br
.ti -1c
.RI "} "
.br
.ti -1c
.RI "union {"
.br
.ti -1c
.RI "   __IOM uint32_t \fBMAIR\fP [2]"
.br
.ti -1c
.RI "   struct {"
.br
.ti -1c
.RI "      __IOM uint32_t \fBMAIR0\fP"
.br
.ti -1c
.RI "      __IOM uint32_t \fBMAIR1\fP"
.br
.ti -1c
.RI "   } "
.br
.ti -1c
.RI "}; "
.br
.ti -1c
.RI "uint32_t \fB_reserved0\fP:16"
.br
.ti -1c
.RI "uint32_t \fBGE\fP:4"
.br
.ti -1c
.RI "uint32_t \fB_reserved1\fP:7"
.br
.ti -1c
.RI "uint32_t \fBQ\fP:1"
.br
.ti -1c
.RI "uint32_t \fBV\fP:1"
.br
.ti -1c
.RI "uint32_t \fBC\fP:1"
.br
.ti -1c
.RI "uint32_t \fBZ\fP:1"
.br
.ti -1c
.RI "uint32_t \fBN\fP:1"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   uint32_t \fB_reserved0\fP:16"
.br
.ti -1c
.RI "   uint32_t \fBGE\fP:4"
.br
.ti -1c
.RI "   uint32_t \fB_reserved1\fP:7"
.br
.ti -1c
.RI "   uint32_t \fBQ\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBV\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBC\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBZ\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBN\fP:1"
.br
.ti -1c
.RI "} \fBb\fP"
.br
.ti -1c
.RI "uint32_t \fBISR\fP:9"
.br
.ti -1c
.RI "uint32_t \fB_reserved0\fP:23"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   uint32_t \fBISR\fP:9"
.br
.ti -1c
.RI "   uint32_t \fB_reserved0\fP:23"
.br
.ti -1c
.RI "} \fBb\fP"
.br
.ti -1c
.RI "uint32_t \fBISR\fP:9"
.br
.ti -1c
.RI "uint32_t \fB_reserved0\fP:1"
.br
.ti -1c
.RI "uint32_t \fBICI_IT_1\fP:6"
.br
.ti -1c
.RI "uint32_t \fBGE\fP:4"
.br
.ti -1c
.RI "uint32_t \fB_reserved1\fP:4"
.br
.ti -1c
.RI "uint32_t \fBT\fP:1"
.br
.ti -1c
.RI "uint32_t \fBICI_IT_2\fP:2"
.br
.ti -1c
.RI "uint32_t \fBQ\fP:1"
.br
.ti -1c
.RI "uint32_t \fBV\fP:1"
.br
.ti -1c
.RI "uint32_t \fBC\fP:1"
.br
.ti -1c
.RI "uint32_t \fBZ\fP:1"
.br
.ti -1c
.RI "uint32_t \fBN\fP:1"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   uint32_t \fBISR\fP:9"
.br
.ti -1c
.RI "   uint32_t \fB_reserved0\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBICI_IT_1\fP:6"
.br
.ti -1c
.RI "   uint32_t \fBGE\fP:4"
.br
.ti -1c
.RI "   uint32_t \fB_reserved1\fP:4"
.br
.ti -1c
.RI "   uint32_t \fBT\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBICI_IT_2\fP:2"
.br
.ti -1c
.RI "   uint32_t \fBQ\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBV\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBC\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBZ\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBN\fP:1"
.br
.ti -1c
.RI "} \fBb\fP"
.br
.ti -1c
.RI "uint32_t \fBnPRIV\fP:1"
.br
.ti -1c
.RI "uint32_t \fBSPSEL\fP:1"
.br
.ti -1c
.RI "uint32_t \fBFPCA\fP:1"
.br
.ti -1c
.RI "uint32_t \fB_reserved0\fP:29"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   uint32_t \fBnPRIV\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBSPSEL\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBFPCA\fP:1"
.br
.ti -1c
.RI "   uint32_t \fB_reserved0\fP:29"
.br
.ti -1c
.RI "} \fBb\fP"
.br
.ti -1c
.RI "__IM uint32_t \fBID_MFR\fP [4U]"
.br
.ti -1c
.RI "__IOM uint32_t \fBITCMCR\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBDTCMCR\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBAHBPCR\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBCACR\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBAHBSCR\fP"
.br
.ti -1c
.RI "uint32_t \fBRESERVED8\fP [1U]"
.br
.ti -1c
.RI "__IOM uint32_t \fBABFSR\fP"
.br
.ti -1c
.RI "__OM uint8_t \fBu8\fP"
.br
.ti -1c
.RI "__OM uint16_t \fBu16\fP"
.br
.ti -1c
.RI "__OM uint32_t \fBu32\fP"
.br
.ti -1c
.RI "union {"
.br
.ti -1c
.RI "   __OM uint8_t \fBu8\fP"
.br
.ti -1c
.RI "   __OM uint16_t \fBu16\fP"
.br
.ti -1c
.RI "   __OM uint32_t \fBu32\fP"
.br
.ti -1c
.RI "} \fBPORT\fP [32U]"
.br
.ti -1c
.RI "__OM uint32_t \fBLAR\fP"
.br
.ti -1c
.RI "uint32_t \fB_reserved0\fP:16"
.br
.ti -1c
.RI "uint32_t \fBGE\fP:4"
.br
.ti -1c
.RI "uint32_t \fB_reserved1\fP:7"
.br
.ti -1c
.RI "uint32_t \fBQ\fP:1"
.br
.ti -1c
.RI "uint32_t \fBV\fP:1"
.br
.ti -1c
.RI "uint32_t \fBC\fP:1"
.br
.ti -1c
.RI "uint32_t \fBZ\fP:1"
.br
.ti -1c
.RI "uint32_t \fBN\fP:1"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   uint32_t \fB_reserved0\fP:16"
.br
.ti -1c
.RI "   uint32_t \fBGE\fP:4"
.br
.ti -1c
.RI "   uint32_t \fB_reserved1\fP:7"
.br
.ti -1c
.RI "   uint32_t \fBQ\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBV\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBC\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBZ\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBN\fP:1"
.br
.ti -1c
.RI "} \fBb\fP"
.br
.ti -1c
.RI "uint32_t \fBISR\fP:9"
.br
.ti -1c
.RI "uint32_t \fB_reserved0\fP:23"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   uint32_t \fBISR\fP:9"
.br
.ti -1c
.RI "   uint32_t \fB_reserved0\fP:23"
.br
.ti -1c
.RI "} \fBb\fP"
.br
.ti -1c
.RI "uint32_t \fBISR\fP:9"
.br
.ti -1c
.RI "uint32_t \fB_reserved0\fP:7"
.br
.ti -1c
.RI "uint32_t \fBGE\fP:4"
.br
.ti -1c
.RI "uint32_t \fB_reserved1\fP:1"
.br
.ti -1c
.RI "uint32_t \fBB\fP:1"
.br
.ti -1c
.RI "uint32_t \fB_reserved2\fP:2"
.br
.ti -1c
.RI "uint32_t \fBT\fP:1"
.br
.ti -1c
.RI "uint32_t \fBIT\fP:2"
.br
.ti -1c
.RI "uint32_t \fBQ\fP:1"
.br
.ti -1c
.RI "uint32_t \fBV\fP:1"
.br
.ti -1c
.RI "uint32_t \fBC\fP:1"
.br
.ti -1c
.RI "uint32_t \fBZ\fP:1"
.br
.ti -1c
.RI "uint32_t \fBN\fP:1"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   uint32_t \fBISR\fP:9"
.br
.ti -1c
.RI "   uint32_t \fB_reserved0\fP:7"
.br
.ti -1c
.RI "   uint32_t \fBGE\fP:4"
.br
.ti -1c
.RI "   uint32_t \fB_reserved1\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBB\fP:1"
.br
.ti -1c
.RI "   uint32_t \fB_reserved2\fP:2"
.br
.ti -1c
.RI "   uint32_t \fBT\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBIT\fP:2"
.br
.ti -1c
.RI "   uint32_t \fBQ\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBV\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBC\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBZ\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBN\fP:1"
.br
.ti -1c
.RI "} \fBb\fP"
.br
.ti -1c
.RI "uint32_t \fBnPRIV\fP:1"
.br
.ti -1c
.RI "uint32_t \fBSPSEL\fP:1"
.br
.ti -1c
.RI "uint32_t \fBFPCA\fP:1"
.br
.ti -1c
.RI "uint32_t \fBSFPA\fP:1"
.br
.ti -1c
.RI "uint32_t \fBBTI_EN\fP:1"
.br
.ti -1c
.RI "uint32_t \fBUBTI_EN\fP:1"
.br
.ti -1c
.RI "uint32_t \fBPAC_EN\fP:1"
.br
.ti -1c
.RI "uint32_t \fBUPAC_EN\fP:1"
.br
.ti -1c
.RI "uint32_t \fB_reserved1\fP:24"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   uint32_t \fBnPRIV\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBSPSEL\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBFPCA\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBSFPA\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBBTI_EN\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBUBTI_EN\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBPAC_EN\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBUPAC_EN\fP:1"
.br
.ti -1c
.RI "   uint32_t \fB_reserved1\fP:24"
.br
.ti -1c
.RI "} \fBb\fP"
.br
.ti -1c
.RI "__OM uint8_t \fBu8\fP"
.br
.ti -1c
.RI "__OM uint16_t \fBu16\fP"
.br
.ti -1c
.RI "__OM uint32_t \fBu32\fP"
.br
.ti -1c
.RI "union {"
.br
.ti -1c
.RI "   __OM uint8_t \fBu8\fP"
.br
.ti -1c
.RI "   __OM uint16_t \fBu16\fP"
.br
.ti -1c
.RI "   __OM uint32_t \fBu32\fP"
.br
.ti -1c
.RI "} \fBPORT\fP [32U]"
.br
.ti -1c
.RI "__IOM uint32_t \fBMAIR\fP [2]"
.br
.ti -1c
.RI "__IOM uint32_t \fBMAIR0\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBMAIR1\fP"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   __IOM uint32_t \fBMAIR0\fP"
.br
.ti -1c
.RI "   __IOM uint32_t \fBMAIR1\fP"
.br
.ti -1c
.RI "} "
.br
.ti -1c
.RI "union {"
.br
.ti -1c
.RI "   __IOM uint32_t \fBMAIR\fP [2]"
.br
.ti -1c
.RI "   struct {"
.br
.ti -1c
.RI "      __IOM uint32_t \fBMAIR0\fP"
.br
.ti -1c
.RI "      __IOM uint32_t \fBMAIR1\fP"
.br
.ti -1c
.RI "   } "
.br
.ti -1c
.RI "}; "
.br
.ti -1c
.RI "uint32_t \fB_reserved0\fP:27"
.br
.ti -1c
.RI "uint32_t \fBQ\fP:1"
.br
.ti -1c
.RI "uint32_t \fBV\fP:1"
.br
.ti -1c
.RI "uint32_t \fBC\fP:1"
.br
.ti -1c
.RI "uint32_t \fBZ\fP:1"
.br
.ti -1c
.RI "uint32_t \fBN\fP:1"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   uint32_t \fB_reserved0\fP:27"
.br
.ti -1c
.RI "   uint32_t \fBQ\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBV\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBC\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBZ\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBN\fP:1"
.br
.ti -1c
.RI "} \fBb\fP"
.br
.ti -1c
.RI "uint32_t \fBISR\fP:9"
.br
.ti -1c
.RI "uint32_t \fB_reserved0\fP:23"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   uint32_t \fBISR\fP:9"
.br
.ti -1c
.RI "   uint32_t \fB_reserved0\fP:23"
.br
.ti -1c
.RI "} \fBb\fP"
.br
.ti -1c
.RI "uint32_t \fBISR\fP:9"
.br
.ti -1c
.RI "uint32_t \fB_reserved0\fP:1"
.br
.ti -1c
.RI "uint32_t \fBICI_IT_1\fP:6"
.br
.ti -1c
.RI "uint32_t \fB_reserved1\fP:8"
.br
.ti -1c
.RI "uint32_t \fBT\fP:1"
.br
.ti -1c
.RI "uint32_t \fBICI_IT_2\fP:2"
.br
.ti -1c
.RI "uint32_t \fBQ\fP:1"
.br
.ti -1c
.RI "uint32_t \fBV\fP:1"
.br
.ti -1c
.RI "uint32_t \fBC\fP:1"
.br
.ti -1c
.RI "uint32_t \fBZ\fP:1"
.br
.ti -1c
.RI "uint32_t \fBN\fP:1"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   uint32_t \fBISR\fP:9"
.br
.ti -1c
.RI "   uint32_t \fB_reserved0\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBICI_IT_1\fP:6"
.br
.ti -1c
.RI "   uint32_t \fB_reserved1\fP:8"
.br
.ti -1c
.RI "   uint32_t \fBT\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBICI_IT_2\fP:2"
.br
.ti -1c
.RI "   uint32_t \fBQ\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBV\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBC\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBZ\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBN\fP:1"
.br
.ti -1c
.RI "} \fBb\fP"
.br
.ti -1c
.RI "uint32_t \fBnPRIV\fP:1"
.br
.ti -1c
.RI "uint32_t \fBSPSEL\fP:1"
.br
.ti -1c
.RI "uint32_t \fB_reserved1\fP:30"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   uint32_t \fBnPRIV\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBSPSEL\fP:1"
.br
.ti -1c
.RI "   uint32_t \fB_reserved1\fP:30"
.br
.ti -1c
.RI "} \fBb\fP"
.br
.ti -1c
.RI "__OM uint8_t \fBu8\fP"
.br
.ti -1c
.RI "__OM uint16_t \fBu16\fP"
.br
.ti -1c
.RI "__OM uint32_t \fBu32\fP"
.br
.ti -1c
.RI "union {"
.br
.ti -1c
.RI "   __OM uint8_t \fBu8\fP"
.br
.ti -1c
.RI "   __OM uint16_t \fBu16\fP"
.br
.ti -1c
.RI "   __OM uint32_t \fBu32\fP"
.br
.ti -1c
.RI "} \fBPORT\fP [32U]"
.br
.ti -1c
.RI "uint32_t \fB_reserved0\fP:16"
.br
.ti -1c
.RI "uint32_t \fBGE\fP:4"
.br
.ti -1c
.RI "uint32_t \fB_reserved1\fP:7"
.br
.ti -1c
.RI "uint32_t \fBQ\fP:1"
.br
.ti -1c
.RI "uint32_t \fBV\fP:1"
.br
.ti -1c
.RI "uint32_t \fBC\fP:1"
.br
.ti -1c
.RI "uint32_t \fBZ\fP:1"
.br
.ti -1c
.RI "uint32_t \fBN\fP:1"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   uint32_t \fB_reserved0\fP:16"
.br
.ti -1c
.RI "   uint32_t \fBGE\fP:4"
.br
.ti -1c
.RI "   uint32_t \fB_reserved1\fP:7"
.br
.ti -1c
.RI "   uint32_t \fBQ\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBV\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBC\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBZ\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBN\fP:1"
.br
.ti -1c
.RI "} \fBb\fP"
.br
.ti -1c
.RI "uint32_t \fBISR\fP:9"
.br
.ti -1c
.RI "uint32_t \fB_reserved0\fP:23"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   uint32_t \fBISR\fP:9"
.br
.ti -1c
.RI "   uint32_t \fB_reserved0\fP:23"
.br
.ti -1c
.RI "} \fBb\fP"
.br
.ti -1c
.RI "uint32_t \fBISR\fP:9"
.br
.ti -1c
.RI "uint32_t \fB_reserved0\fP:7"
.br
.ti -1c
.RI "uint32_t \fBGE\fP:4"
.br
.ti -1c
.RI "uint32_t \fB_reserved1\fP:4"
.br
.ti -1c
.RI "uint32_t \fBT\fP:1"
.br
.ti -1c
.RI "uint32_t \fBIT\fP:2"
.br
.ti -1c
.RI "uint32_t \fBQ\fP:1"
.br
.ti -1c
.RI "uint32_t \fBV\fP:1"
.br
.ti -1c
.RI "uint32_t \fBC\fP:1"
.br
.ti -1c
.RI "uint32_t \fBZ\fP:1"
.br
.ti -1c
.RI "uint32_t \fBN\fP:1"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   uint32_t \fBISR\fP:9"
.br
.ti -1c
.RI "   uint32_t \fB_reserved0\fP:7"
.br
.ti -1c
.RI "   uint32_t \fBGE\fP:4"
.br
.ti -1c
.RI "   uint32_t \fB_reserved1\fP:4"
.br
.ti -1c
.RI "   uint32_t \fBT\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBIT\fP:2"
.br
.ti -1c
.RI "   uint32_t \fBQ\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBV\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBC\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBZ\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBN\fP:1"
.br
.ti -1c
.RI "} \fBb\fP"
.br
.ti -1c
.RI "uint32_t \fBnPRIV\fP:1"
.br
.ti -1c
.RI "uint32_t \fBSPSEL\fP:1"
.br
.ti -1c
.RI "uint32_t \fBFPCA\fP:1"
.br
.ti -1c
.RI "uint32_t \fBSFPA\fP:1"
.br
.ti -1c
.RI "uint32_t \fB_reserved1\fP:28"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   uint32_t \fBnPRIV\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBSPSEL\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBFPCA\fP:1"
.br
.ti -1c
.RI "   uint32_t \fBSFPA\fP:1"
.br
.ti -1c
.RI "   uint32_t \fB_reserved1\fP:28"
.br
.ti -1c
.RI "} \fBb\fP"
.br
.ti -1c
.RI "uint32_t \fBRESERVED_ADD1\fP [21U]"
.br
.ti -1c
.RI "__IOM uint32_t \fBCACR\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBITCMCR\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBDTCMCR\fP"
.br
.ti -1c
.RI "__OM uint8_t \fBu8\fP"
.br
.ti -1c
.RI "__OM uint16_t \fBu16\fP"
.br
.ti -1c
.RI "__OM uint32_t \fBu32\fP"
.br
.ti -1c
.RI "union {"
.br
.ti -1c
.RI "   __OM uint8_t \fBu8\fP"
.br
.ti -1c
.RI "   __OM uint16_t \fBu16\fP"
.br
.ti -1c
.RI "   __OM uint32_t \fBu32\fP"
.br
.ti -1c
.RI "} \fBPORT\fP [32U]"
.br
.ti -1c
.RI "__IOM uint32_t \fBMAIR\fP [2]"
.br
.ti -1c
.RI "__IOM uint32_t \fBMAIR0\fP"
.br
.ti -1c
.RI "__IOM uint32_t \fBMAIR1\fP"
.br
.ti -1c
.RI "struct {"
.br
.ti -1c
.RI "   __IOM uint32_t \fBMAIR0\fP"
.br
.ti -1c
.RI "   __IOM uint32_t \fBMAIR1\fP"
.br
.ti -1c
.RI "} "
.br
.ti -1c
.RI "union {"
.br
.ti -1c
.RI "   __IOM uint32_t \fBMAIR\fP [2]"
.br
.ti -1c
.RI "   struct {"
.br
.ti -1c
.RI "      __IOM uint32_t \fBMAIR0\fP"
.br
.ti -1c
.RI "      __IOM uint32_t \fBMAIR1\fP"
.br
.ti -1c
.RI "   } "
.br
.ti -1c
.RI "}; "
.br
.in -1c
.in +1c
.ti -1c
.RI "volatile int32_t \fBITM_RxBuffer\fP"
.br
.ti -1c
.RI "__STATIC_INLINE uint32_t \fBITM_SendChar\fP (uint32_t ch)"
.br
.RI "ITM Send Character\&. "
.ti -1c
.RI "__STATIC_INLINE int32_t \fBITM_ReceiveChar\fP (void)"
.br
.RI "ITM Receive Character\&. "
.ti -1c
.RI "__STATIC_INLINE int32_t \fBITM_CheckChar\fP (void)"
.br
.RI "ITM Check Character\&. "
.in -1c
.in +1c
.ti -1c
.RI "volatile int32_t \fBITM_RxBuffer\fP"
.br
.in -1c
.in +1c
.ti -1c
.RI "volatile int32_t \fBITM_RxBuffer\fP"
.br
.in -1c
.in +1c
.ti -1c
.RI "volatile int32_t \fBITM_RxBuffer\fP"
.br
.in -1c
.in +1c
.ti -1c
.RI "volatile int32_t \fBITM_RxBuffer\fP"
.br
.in -1c
.in +1c
.ti -1c
.RI "volatile int32_t \fBITM_RxBuffer\fP"
.br
.in -1c
.in +1c
.ti -1c
.RI "volatile int32_t \fBITM_RxBuffer\fP"
.br
.in -1c
.in +1c
.ti -1c
.RI "volatile int32_t \fBITM_RxBuffer\fP"
.br
.in -1c
.in +1c
.ti -1c
.RI "volatile int32_t \fBITM_RxBuffer\fP"
.br
.in -1c
.in +1c
.ti -1c
.RI "volatile int32_t \fBITM_RxBuffer\fP"
.br
.in -1c
.in +1c
.ti -1c
.RI "volatile int32_t \fBITM_RxBuffer\fP"
.br
.ti -1c
.RI "#define \fBITM_RXBUFFER_EMPTY\fP   ((int32_t)0x5AA55AA5U)"
.br
.ti -1c
.RI "#define \fBITM_RXBUFFER_EMPTY\fP   ((int32_t)0x5AA55AA5U)"
.br
.ti -1c
.RI "#define \fBITM_RXBUFFER_EMPTY\fP   ((int32_t)0x5AA55AA5U)"
.br
.ti -1c
.RI "#define \fBITM_RXBUFFER_EMPTY\fP   ((int32_t)0x5AA55AA5U)"
.br
.ti -1c
.RI "#define \fBITM_RXBUFFER_EMPTY\fP   ((int32_t)0x5AA55AA5U)"
.br
.ti -1c
.RI "#define \fBITM_RXBUFFER_EMPTY\fP   ((int32_t)0x5AA55AA5U)"
.br
.ti -1c
.RI "#define \fBITM_RXBUFFER_EMPTY\fP   ((int32_t)0x5AA55AA5U)"
.br
.ti -1c
.RI "#define \fBITM_RXBUFFER_EMPTY\fP   ((int32_t)0x5AA55AA5U)"
.br
.ti -1c
.RI "#define \fBITM_RXBUFFER_EMPTY\fP   ((int32_t)0x5AA55AA5U)"
.br
.ti -1c
.RI "#define \fBITM_RXBUFFER_EMPTY\fP   ((int32_t)0x5AA55AA5U)"
.br
.ti -1c
.RI "#define \fBITM_RXBUFFER_EMPTY\fP   ((int32_t)0x5AA55AA5U)"
.br
.in -1c
.SH "Detailed Description"
.PP 
Functions that access the ITM debug interface\&. 


.SH "Macro Definition Documentation"
.PP 
.SS "#define ITM_RXBUFFER_EMPTY   ((int32_t)0x5AA55AA5U)"
Value identifying \fBITM_RxBuffer\fP is ready for next character\&. 
.PP
Definition at line \fB4152\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define ITM_RXBUFFER_EMPTY   ((int32_t)0x5AA55AA5U)"
Value identifying \fBITM_RxBuffer\fP is ready for next character\&. 
.PP
Definition at line \fB3133\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define ITM_RXBUFFER_EMPTY   ((int32_t)0x5AA55AA5U)"
Value identifying \fBITM_RxBuffer\fP is ready for next character\&. 
.PP
Definition at line \fB1867\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define ITM_RXBUFFER_EMPTY   ((int32_t)0x5AA55AA5U)"
Value identifying \fBITM_RxBuffer\fP is ready for next character\&. 
.PP
Definition at line \fB3201\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define ITM_RXBUFFER_EMPTY   ((int32_t)0x5AA55AA5U)"
Value identifying \fBITM_RxBuffer\fP is ready for next character\&. 
.PP
Definition at line \fB3201\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define ITM_RXBUFFER_EMPTY   ((int32_t)0x5AA55AA5U)"
Value identifying \fBITM_RxBuffer\fP is ready for next character\&. 
.PP
Definition at line \fB2053\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define ITM_RXBUFFER_EMPTY   ((int32_t)0x5AA55AA5U)"
Value identifying \fBITM_RxBuffer\fP is ready for next character\&. 
.PP
Definition at line \fB4741\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ITM_RXBUFFER_EMPTY   ((int32_t)0x5AA55AA5U)"
Value identifying \fBITM_RxBuffer\fP is ready for next character\&. 
.PP
Definition at line \fB2290\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define ITM_RXBUFFER_EMPTY   ((int32_t)0x5AA55AA5U)"
Value identifying \fBITM_RxBuffer\fP is ready for next character\&. 
.PP
Definition at line \fB4596\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ITM_RXBUFFER_EMPTY   ((int32_t)0x5AA55AA5U)"
Value identifying \fBITM_RxBuffer\fP is ready for next character\&. 
.PP
Definition at line \fB1841\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define ITM_RXBUFFER_EMPTY   ((int32_t)0x5AA55AA5U)"
Value identifying \fBITM_RxBuffer\fP is ready for next character\&. 
.PP
Definition at line \fB3516\fP of file \fBcore_starmc1\&.h\fP\&.
.SH "Function Documentation"
.PP 
.SS "__STATIC_INLINE int32_t ITM_CheckChar (void )"

.PP
ITM Check Character\&. Checks whether a character is pending for reading in the variable \fBITM_RxBuffer\fP\&. 
.PP
\fBReturns\fP
.RS 4
0 No character available\&. 

.PP
1 Character available\&. 
.RE
.PP

.PP
Definition at line \fB4204\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__STATIC_INLINE int32_t ITM_ReceiveChar (void )"

.PP
ITM Receive Character\&. Inputs a character via the external variable \fBITM_RxBuffer\fP\&. 
.PP
\fBReturns\fP
.RS 4
Received character\&. 

.PP
-1 No character pending\&. 
.RE
.PP

.PP
Definition at line \fB4184\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)"

.PP
ITM Send Character\&. Transmits a character via the ITM channel 0, and 
.PD 0
.IP "\(bu" 1
Just returns when no debugger is connected that has booked the output\&. 
.IP "\(bu" 1
Is blocking when a debugger is connected, but the previous character sent has not been transmitted\&. 
.PP
\fBParameters\fP
.RS 4
\fIch\fP Character to transmit\&. 
.RE
.PP
\fBReturns\fP
.RS 4
Character to transmit\&. 
.RE
.PP

.PP

.PP
Definition at line \fB4163\fP of file \fBcore_armv81mml\&.h\fP\&.
.SH "Variable Documentation"
.PP 
.SS "uint32_t _reserved0"
bit: 0\&.\&.15 Reserved 
.PP
Definition at line \fB332\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t _reserved0"
bit: 0\&.\&.26 Reserved 
.PP
Definition at line \fB215\fP of file \fBcore_sc300\&.h\fP\&.
.SS "uint32_t _reserved0"
bit: 0\&.\&.15 Reserved 
.PP
Definition at line \fB331\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "uint32_t _reserved0"
bit: 0\&.\&.15 Reserved 
.PP
Definition at line \fB325\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "uint32_t _reserved0"
bit: 0\&.\&.26 Reserved 
.PP
Definition at line \fB215\fP of file \fBcore_cm3\&.h\fP\&.
.SS "uint32_t _reserved0"
bit: 0\&.\&.15 Reserved 
.PP
Definition at line \fB325\fP of file \fBcore_cm33\&.h\fP\&.
.SS "uint32_t _reserved0"
bit: 0\&.\&.15 Reserved 
.PP
Definition at line \fB325\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "uint32_t _reserved0"
bit: 0\&.\&.15 Reserved 
.PP
Definition at line \fB268\fP of file \fBcore_cm4\&.h\fP\&.
.SS "uint32_t _reserved0"
bit: 0\&.\&.15 Reserved 
.PP
Definition at line \fB334\fP of file \fBcore_cm55\&.h\fP\&.
.SS "uint32_t _reserved0"
bit: 0\&.\&.15 Reserved 
.PP
Definition at line \fB283\fP of file \fBcore_cm7\&.h\fP\&.
.SS "uint32_t _reserved0"
bit: 0\&.\&.15 Reserved 
.PP
Definition at line \fB330\fP of file \fBcore_cm85\&.h\fP\&.
.SS "uint32_t _reserved0"
bit: 0\&.\&.15 Reserved

.PP
bit: 0\&.\&.27 Reserved

.PP
bit: 0\&.\&.26 Reserved 
.PP
Definition at line \fB332\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t _reserved0"
bit: 3\&.\&.31 Reserved 
.PP
Definition at line \fB383\fP of file \fBcore_cm4\&.h\fP\&.
.SS "uint32_t _reserved0"
bit: 3\&.\&.31 Reserved 
.PP
Definition at line \fB398\fP of file \fBcore_cm7\&.h\fP\&.
.SS "uint32_t _reserved0"
bit: 9\&.\&.31 Reserved 
.PP
Definition at line \fB250\fP of file \fBcore_sc300\&.h\fP\&.
.SS "uint32_t _reserved0"
bit: 9\&.\&.31 Reserved 
.PP
Definition at line \fB371\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "uint32_t _reserved0"
bit: 9\&.\&.31 Reserved 
.PP
Definition at line \fB365\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "uint32_t _reserved0"
bit: 9\&.\&.31 Reserved 
.PP
Definition at line \fB372\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t _reserved0"
bit: 9\&.\&.31 Reserved 
.PP
Definition at line \fB250\fP of file \fBcore_cm3\&.h\fP\&.
.SS "uint32_t _reserved0"
bit: 9\&.\&.31 Reserved 
.PP
Definition at line \fB365\fP of file \fBcore_cm33\&.h\fP\&.
.SS "uint32_t _reserved0"
bit: 9\&.\&.31 Reserved 
.PP
Definition at line \fB365\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "uint32_t _reserved0"
bit: 9\&.\&.31 Reserved 
.PP
Definition at line \fB308\fP of file \fBcore_cm4\&.h\fP\&.
.SS "uint32_t _reserved0"
bit: 9\&.\&.31 Reserved 
.PP
Definition at line \fB374\fP of file \fBcore_cm55\&.h\fP\&.
.SS "uint32_t _reserved0"
bit: 9\&.\&.31 Reserved 
.PP
Definition at line \fB323\fP of file \fBcore_cm7\&.h\fP\&.
.SS "uint32_t _reserved0"
bit: 9\&.\&.31 Reserved 
.PP
Definition at line \fB370\fP of file \fBcore_cm85\&.h\fP\&.
.SS "uint32_t _reserved0"
bit: 9\&.\&.31 Reserved 
.PP
Definition at line \fB372\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t _reserved0"
bit: 9 Reserved 
.PP
Definition at line \fB268\fP of file \fBcore_sc300\&.h\fP\&.
.SS "uint32_t _reserved0"
bit: 9\&.\&.15 Reserved 
.PP
Definition at line \fB389\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "uint32_t _reserved0"
bit: 9\&.\&.15 Reserved 
.PP
Definition at line \fB383\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "uint32_t _reserved0"
bit: 9\&.\&.15 Reserved 
.PP
Definition at line \fB390\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t _reserved0"
bit: 9 Reserved 
.PP
Definition at line \fB268\fP of file \fBcore_cm3\&.h\fP\&.
.SS "uint32_t _reserved0"
bit: 9\&.\&.15 Reserved 
.PP
Definition at line \fB383\fP of file \fBcore_cm33\&.h\fP\&.
.SS "uint32_t _reserved0"
bit: 9\&.\&.15 Reserved 
.PP
Definition at line \fB383\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "uint32_t _reserved0"
bit: 9 Reserved 
.PP
Definition at line \fB326\fP of file \fBcore_cm4\&.h\fP\&.
.SS "uint32_t _reserved0"
bit: 9\&.\&.15 Reserved 
.PP
Definition at line \fB392\fP of file \fBcore_cm55\&.h\fP\&.
.SS "uint32_t _reserved0"
bit: 9 Reserved 
.PP
Definition at line \fB341\fP of file \fBcore_cm7\&.h\fP\&.
.SS "uint32_t _reserved0"
bit: 9\&.\&.15 Reserved 
.PP
Definition at line \fB388\fP of file \fBcore_cm85\&.h\fP\&.
.SS "uint32_t _reserved0"
bit: 9\&.\&.15 Reserved

.PP
bit: 9\&.\&.23 Reserved

.PP
bit: 9 Reserved 
.PP
Definition at line \fB390\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t _reserved1"
bit: 20\&.\&.26 Reserved 
.PP
Definition at line \fB334\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t _reserved1"
bit: 20\&.\&.26 Reserved 
.PP
Definition at line \fB333\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "uint32_t _reserved1"
bit: 20\&.\&.26 Reserved 
.PP
Definition at line \fB327\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "uint32_t _reserved1"
bit: 20\&.\&.26 Reserved 
.PP
Definition at line \fB327\fP of file \fBcore_cm33\&.h\fP\&.
.SS "uint32_t _reserved1"
bit: 20\&.\&.26 Reserved 
.PP
Definition at line \fB327\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "uint32_t _reserved1"
bit: 20\&.\&.26 Reserved 
.PP
Definition at line \fB270\fP of file \fBcore_cm4\&.h\fP\&.
.SS "uint32_t _reserved1"
bit: 20\&.\&.26 Reserved 
.PP
Definition at line \fB336\fP of file \fBcore_cm55\&.h\fP\&.
.SS "uint32_t _reserved1"
bit: 20\&.\&.26 Reserved 
.PP
Definition at line \fB285\fP of file \fBcore_cm7\&.h\fP\&.
.SS "uint32_t _reserved1"
bit: 20\&.\&.26 Reserved 
.PP
Definition at line \fB332\fP of file \fBcore_cm85\&.h\fP\&.
.SS "uint32_t _reserved1"
bit: 20\&.\&.26 Reserved 
.PP
Definition at line \fB334\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t _reserved1"
bit: 2\&.\&.31 Reserved 
.PP
Definition at line \fB320\fP of file \fBcore_sc300\&.h\fP\&.
.SS "uint32_t _reserved1"
bit: 4\&.\&.31 Reserved 
.PP
Definition at line \fB443\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "uint32_t _reserved1"
bit: 4\&.\&.31 Reserved 
.PP
Definition at line \fB437\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "uint32_t _reserved1"
bit: 4\&.\&.31 Reserved 
.PP
Definition at line \fB444\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t _reserved1"
bit: 2\&.\&.31 Reserved 
.PP
Definition at line \fB320\fP of file \fBcore_cm3\&.h\fP\&.
.SS "uint32_t _reserved1"
bit: 4\&.\&.31 Reserved 
.PP
Definition at line \fB437\fP of file \fBcore_cm33\&.h\fP\&.
.SS "uint32_t _reserved1"
bit: 4\&.\&.31 Reserved 
.PP
Definition at line \fB437\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "uint32_t _reserved1"
bit: 4\&.\&.31 Reserved 
.PP
Definition at line \fB446\fP of file \fBcore_cm55\&.h\fP\&.
.SS "uint32_t _reserved1"
bit: 8\&.\&.31 Reserved 
.PP
Definition at line \fB451\fP of file \fBcore_cm85\&.h\fP\&.
.SS "uint32_t _reserved1"
bit: 4\&.\&.31 Reserved

.PP
bit: 2\&.\&.31 Reserved

.PP
bit: 8\&.\&.31 Reserved 
.PP
Definition at line \fB444\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t _reserved1"
bit: 16\&.\&.23 Reserved 
.PP
Definition at line \fB270\fP of file \fBcore_sc300\&.h\fP\&.
.SS "uint32_t _reserved1"
bit: 20\&.\&.23 Reserved 
.PP
Definition at line \fB391\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "uint32_t _reserved1"
bit: 20\&.\&.23 Reserved 
.PP
Definition at line \fB385\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "uint32_t _reserved1"
bit: 20\&.\&.23 Reserved 
.PP
Definition at line \fB392\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t _reserved1"
bit: 16\&.\&.23 Reserved 
.PP
Definition at line \fB270\fP of file \fBcore_cm3\&.h\fP\&.
.SS "uint32_t _reserved1"
bit: 20\&.\&.23 Reserved 
.PP
Definition at line \fB385\fP of file \fBcore_cm33\&.h\fP\&.
.SS "uint32_t _reserved1"
bit: 20\&.\&.23 Reserved 
.PP
Definition at line \fB385\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "uint32_t _reserved1"
bit: 20\&.\&.23 Reserved 
.PP
Definition at line \fB329\fP of file \fBcore_cm4\&.h\fP\&.
.SS "uint32_t _reserved1"
bit: 20\&.\&.23 Reserved 
.PP
Definition at line \fB394\fP of file \fBcore_cm55\&.h\fP\&.
.SS "uint32_t _reserved1"
bit: 20\&.\&.23 Reserved 
.PP
Definition at line \fB344\fP of file \fBcore_cm7\&.h\fP\&.
.SS "uint32_t _reserved1"
bit: 20 Reserved 
.PP
Definition at line \fB390\fP of file \fBcore_cm85\&.h\fP\&.
.SS "uint32_t _reserved1"
bit: 20\&.\&.23 Reserved

.PP
bit: 25\&.\&.27 Reserved

.PP
bit: 16\&.\&.23 Reserved

.PP
bit: 20 Reserved 
.PP
Definition at line \fB392\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t _reserved2"
bit: 22\&.\&.23 Reserved 
.PP
Definition at line \fB392\fP of file \fBcore_cm85\&.h\fP\&.
.SS "uint32_t _reserved2"
bit: 22\&.\&.23 Reserved 
.PP
Definition at line \fB392\fP of file \fBcore_cm85\&.h\fP\&.
.SS "__IOM uint32_t ABFSR"
Offset: 0x2A8 (R/W) Auxiliary Bus Fault Status Register 
.PP
Definition at line \fB512\fP of file \fBcore_cm7\&.h\fP\&.
.SS "__IOM uint32_t ACPR"
Offset: 0x010 (R/W) Asynchronous Clock Prescaler Register 
.PP
Definition at line \fB1370\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t ACTLR"
Offset: 0x008 (R/W) Auxiliary Control Register 
.PP
Definition at line \fB1007\fP of file \fBcore_cm55\&.h\fP\&.
.SS "__IOM uint32_t ACTLR"
Offset: 0x008 (R/W) Auxiliary Control Register 
.PP
Definition at line \fB1005\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IM uint32_t ADR"
Offset: 0x04C (R/ ) Auxiliary Feature Register 
.PP
Definition at line \fB397\fP of file \fBcore_cm3\&.h\fP\&.
.SS "__IOM uint32_t AFSR"
Offset: 0x03C (R/W) Auxiliary Fault Status Register 
.PP
Definition at line \fB526\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t AHBPCR"
Offset: 0x298 (R/W) AHBP Control Register 
.PP
Definition at line \fB508\fP of file \fBcore_cm7\&.h\fP\&.
.SS "__IOM uint32_t AHBSCR"
Offset: 0x2A0 (R/W) AHB Slave Control Register 
.PP
Definition at line \fB510\fP of file \fBcore_cm7\&.h\fP\&.
.SS "__IOM uint32_t AIRCR"
Offset: 0x00C (R/W) Application Interrupt and Reset Control Register 
.PP
Definition at line \fB516\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t B"
bit: 21 BTI active (read 0) 
.PP
Definition at line \fB391\fP of file \fBcore_cm85\&.h\fP\&.
.SS "uint32_t B"
bit: 21 BTI active (read 0) 
.PP
Definition at line \fB391\fP of file \fBcore_cm85\&.h\fP\&.
.SS "struct  { \&.\&.\&. }  b"
Structure used for bit access 
.SS "struct  { \&.\&.\&. }  b"
Structure used for bit access 
.SS "struct  { \&.\&.\&. }  b"
Structure used for bit access 
.SS "struct  { \&.\&.\&. }  b"
Structure used for bit access 
.SS "struct  { \&.\&.\&. }  b"
Structure used for bit access 
.SS "struct  { \&.\&.\&. }  b"
Structure used for bit access 
.SS "struct  { \&.\&.\&. }  b"
Structure used for bit access 
.SS "struct  { \&.\&.\&. }  b"
Structure used for bit access 
.SS "struct  { \&.\&.\&. }  b"
Structure used for bit access 
.SS "struct  { \&.\&.\&. }  b"
Structure used for bit access 
.SS "struct  { \&.\&.\&. }  b"
Structure used for bit access 
.SS "struct  { \&.\&.\&. }  b"
Structure used for bit access 
.SS "struct  { \&.\&.\&. }  b"
Structure used for bit access 
.SS "struct  { \&.\&.\&. }  b"
Structure used for bit access 
.SS "struct  { \&.\&.\&. }  b"
Structure used for bit access 
.SS "struct  { \&.\&.\&. }  b"
Structure used for bit access 
.SS "struct  { \&.\&.\&. }  b"
Structure used for bit access 
.SS "struct  { \&.\&.\&. }  b"
Structure used for bit access 
.SS "struct  { \&.\&.\&. }  b"
Structure used for bit access 
.SS "struct  { \&.\&.\&. }  b"
Structure used for bit access 
.SS "struct  { \&.\&.\&. }  b"
Structure used for bit access 
.SS "struct  { \&.\&.\&. }  b"
Structure used for bit access 
.SS "struct  { \&.\&.\&. }  b"
Structure used for bit access 
.SS "struct  { \&.\&.\&. }  b"
Structure used for bit access 
.SS "struct  { \&.\&.\&. }  b"
Structure used for bit access 
.SS "struct  { \&.\&.\&. }  b"
Structure used for bit access 
.SS "struct  { \&.\&.\&. }  b"
Structure used for bit access 
.SS "struct  { \&.\&.\&. }  b"
Structure used for bit access 
.SS "struct  { \&.\&.\&. }  b"
Structure used for bit access 
.SS "struct  { \&.\&.\&. }  b"
Structure used for bit access 
.SS "struct  { \&.\&.\&. }  b"
Structure used for bit access 
.SS "struct  { \&.\&.\&. }  b"
Structure used for bit access 
.SS "struct  { \&.\&.\&. }  b"
Structure used for bit access 
.SS "struct  { \&.\&.\&. }  b"
Structure used for bit access 
.SS "struct  { \&.\&.\&. }  b"
Structure used for bit access 
.SS "struct  { \&.\&.\&. }  b"
Structure used for bit access 
.SS "struct  { \&.\&.\&. }  b"
Structure used for bit access 
.SS "struct  { \&.\&.\&. }  b"
Structure used for bit access 
.SS "struct  { \&.\&.\&. }  b"
Structure used for bit access 
.SS "struct  { \&.\&.\&. }  b"
Structure used for bit access 
.SS "struct  { \&.\&.\&. }  b"
Structure used for bit access 
.SS "struct  { \&.\&.\&. }  b"
Structure used for bit access 
.SS "struct  { \&.\&.\&. }  b"
Structure used for bit access 
.SS "struct  { \&.\&.\&. }  b"
Structure used for bit access 
.SS "__IOM uint32_t BFAR"
Offset: 0x038 (R/W) BusFault Address Register 
.PP
Definition at line \fB525\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__OM uint32_t BPIALL"
Offset: 0x278 ( /W) Branch Predictor Invalidate All 
.PP
Definition at line \fB559\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t BTI_EN"
bit: 4 Privileged branch target identification enable 
.PP
Definition at line \fB447\fP of file \fBcore_cm85\&.h\fP\&.
.SS "uint32_t BTI_EN"
bit: 4 Privileged branch target identification enable 
.PP
Definition at line \fB447\fP of file \fBcore_cm85\&.h\fP\&.
.SS "uint32_t C"
bit: 29 Carry condition code flag 
.PP
Definition at line \fB337\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t C"
bit: 29 Carry condition code flag 
.PP
Definition at line \fB218\fP of file \fBcore_sc300\&.h\fP\&.
.SS "uint32_t C"
bit: 29 Carry condition code flag 
.PP
Definition at line \fB336\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "uint32_t C"
bit: 29 Carry condition code flag 
.PP
Definition at line \fB330\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "uint32_t C"
bit: 29 Carry condition code flag 
.PP
Definition at line \fB218\fP of file \fBcore_cm3\&.h\fP\&.
.SS "uint32_t C"
bit: 29 Carry condition code flag 
.PP
Definition at line \fB330\fP of file \fBcore_cm33\&.h\fP\&.
.SS "uint32_t C"
bit: 29 Carry condition code flag 
.PP
Definition at line \fB330\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "uint32_t C"
bit: 29 Carry condition code flag 
.PP
Definition at line \fB273\fP of file \fBcore_cm4\&.h\fP\&.
.SS "uint32_t C"
bit: 29 Carry condition code flag 
.PP
Definition at line \fB339\fP of file \fBcore_cm55\&.h\fP\&.
.SS "uint32_t C"
bit: 29 Carry condition code flag 
.PP
Definition at line \fB288\fP of file \fBcore_cm7\&.h\fP\&.
.SS "uint32_t C"
bit: 29 Carry condition code flag 
.PP
Definition at line \fB335\fP of file \fBcore_cm85\&.h\fP\&.
.SS "uint32_t C"
bit: 29 Carry condition code flag 
.PP
Definition at line \fB337\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t C"
bit: 29 Carry condition code flag 
.PP
Definition at line \fB275\fP of file \fBcore_sc300\&.h\fP\&.
.SS "uint32_t C"
bit: 29 Carry condition code flag 
.PP
Definition at line \fB396\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "uint32_t C"
bit: 29 Carry condition code flag 
.PP
Definition at line \fB390\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "uint32_t C"
bit: 29 Carry condition code flag 
.PP
Definition at line \fB397\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t C"
bit: 29 Carry condition code flag 
.PP
Definition at line \fB275\fP of file \fBcore_cm3\&.h\fP\&.
.SS "uint32_t C"
bit: 29 Carry condition code flag 
.PP
Definition at line \fB390\fP of file \fBcore_cm33\&.h\fP\&.
.SS "uint32_t C"
bit: 29 Carry condition code flag 
.PP
Definition at line \fB390\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "uint32_t C"
bit: 29 Carry condition code flag 
.PP
Definition at line \fB334\fP of file \fBcore_cm4\&.h\fP\&.
.SS "uint32_t C"
bit: 29 Carry condition code flag 
.PP
Definition at line \fB399\fP of file \fBcore_cm55\&.h\fP\&.
.SS "uint32_t C"
bit: 29 Carry condition code flag 
.PP
Definition at line \fB349\fP of file \fBcore_cm7\&.h\fP\&.
.SS "uint32_t C"
bit: 29 Carry condition code flag 
.PP
Definition at line \fB397\fP of file \fBcore_cm85\&.h\fP\&.
.SS "uint32_t C"
bit: 29 Carry condition code flag 
.PP
Definition at line \fB397\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t CACR"
Offset: 0x0 (R/W) L1 Cache Control Register 
.PP
Definition at line \fB562\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "__IOM uint32_t CACR"
Offset: 0x29C (R/W) L1 Cache Control Register 
.PP
Definition at line \fB509\fP of file \fBcore_cm7\&.h\fP\&.
.SS "__IM uint32_t CALIB"
Offset: 0x00C (R/ ) SysTick Calibration Register 
.PP
Definition at line \fB1031\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t CCR"
Offset: 0x014 (R/W) Configuration Control Register 
.PP
Definition at line \fB518\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IM uint32_t CCSIDR"
Offset: 0x080 (R/ ) Cache Size ID Register 
.PP
Definition at line \fB534\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IM uint32_t CFGINFORD"
Offset: 0x004 (R/ ) Processor Configuration Information Read Data Register 
.PP
Definition at line \fB1758\fP of file \fBcore_cm55\&.h\fP\&.
.SS "__OM uint32_t CFGINFOSEL"
Offset: 0x000 ( /W) Processor Configuration Information Selection Register 
.PP
Definition at line \fB1757\fP of file \fBcore_cm55\&.h\fP\&.
.SS "__IOM uint32_t CFSR"
Offset: 0x028 (R/W) Configurable Fault Status Register 
.PP
Definition at line \fB521\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IM uint32_t CID0"
Offset: 0xFF0 (R/ ) ITM Component Identification Register #0 
.PP
Definition at line \fB1108\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IM uint32_t CID1"
Offset: 0xFF4 (R/ ) ITM Component Identification Register #1 
.PP
Definition at line \fB1109\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IM uint32_t CID2"
Offset: 0xFF8 (R/ ) ITM Component Identification Register #2 
.PP
Definition at line \fB1110\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IM uint32_t CID3"
Offset: 0xFFC (R/ ) ITM Component Identification Register #3 
.PP
Definition at line \fB1111\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IM uint32_t CLIDR"
Offset: 0x078 (R/ ) Cache Level ID register 
.PP
Definition at line \fB532\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t COMP0"
Offset: 0x020 (R/W) Comparator Register 0 
.PP
Definition at line \fB1189\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t COMP1"
Offset: 0x030 (R/W) Comparator Register 1 
.PP
Definition at line \fB1193\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t COMP10"
Offset: 0x0C0 (R/W) Comparator Register 10 
.PP
Definition at line \fB1229\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t COMP11"
Offset: 0x0D0 (R/W) Comparator Register 11 
.PP
Definition at line \fB1233\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t COMP12"
Offset: 0x0E0 (R/W) Comparator Register 12 
.PP
Definition at line \fB1237\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t COMP13"
Offset: 0x0F0 (R/W) Comparator Register 13 
.PP
Definition at line \fB1241\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t COMP14"
Offset: 0x100 (R/W) Comparator Register 14 
.PP
Definition at line \fB1245\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t COMP15"
Offset: 0x110 (R/W) Comparator Register 15 
.PP
Definition at line \fB1249\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t COMP2"
Offset: 0x040 (R/W) Comparator Register 2 
.PP
Definition at line \fB1197\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t COMP3"
Offset: 0x050 (R/W) Comparator Register 3 
.PP
Definition at line \fB1201\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t COMP4"
Offset: 0x060 (R/W) Comparator Register 4 
.PP
Definition at line \fB1205\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t COMP5"
Offset: 0x070 (R/W) Comparator Register 5 
.PP
Definition at line \fB1209\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t COMP6"
Offset: 0x080 (R/W) Comparator Register 6 
.PP
Definition at line \fB1213\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t COMP7"
Offset: 0x090 (R/W) Comparator Register 7 
.PP
Definition at line \fB1217\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t COMP8"
Offset: 0x0A0 (R/W) Comparator Register 8 
.PP
Definition at line \fB1221\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t COMP9"
Offset: 0x0B0 (R/W) Comparator Register 9 
.PP
Definition at line \fB1225\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t CPACR"
Offset: 0x088 (R/W) Coprocessor Access Control Register 
.PP
Definition at line \fB536\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t CPDLPSTATE"
Offset: 0x000 (R/W) Core Power Domain Low Power State Register 
.PP
Definition at line \fB1539\fP of file \fBcore_cm55\&.h\fP\&.
.SS "__IOM uint32_t CPICNT"
Offset: 0x008 (R/W) CPI Count Register 
.PP
Definition at line \fB1183\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t CPPWR"
Offset: 0x00C (R/W) Coprocessor Power Control Register 
.PP
Definition at line \fB1008\fP of file \fBcore_cm55\&.h\fP\&.
.SS "__IOM uint32_t CPPWR"
Offset: 0x00C (R/W) Coprocessor Power Control Register 
.PP
Definition at line \fB1006\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IM uint32_t CPUID"
Offset: 0x000 (R/ ) CPUID Base Register 
.PP
Definition at line \fB513\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t CSPSR"
Offset: 0x004 (R/W) Current Parallel Port Sizes Register

.PP
Offset: 0x004 (R/W) Current Parallel Port Size Register 
.PP
Definition at line \fB1368\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t CSSELR"
Offset: 0x084 (R/W) Cache Size Selection Register 
.PP
Definition at line \fB535\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IM uint32_t CTR"
Offset: 0x07C (R/ ) Cache Type register 
.PP
Definition at line \fB533\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t CTRL"
Offset: 0x000 (R/W) Control Register 
.PP
Definition at line \fB1181\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t CTRL"
Offset: 0x004 (R/W) MPU Control Register 
.PP
Definition at line \fB2283\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t CTRL"
Offset: 0x000 (R/W) SysTick Control and Status Register 
.PP
Definition at line \fB1028\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t CYCCNT"
Offset: 0x004 (R/W) Cycle Count Register 
.PP
Definition at line \fB1182\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t DAUTHCTRL"
Offset: 0x014 (R/W) Debug Authentication Control Register 
.PP
Definition at line \fB2630\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t DAUTHCTRL"
Offset: 0x014 (R/W) Debug Authentication Control Register 
.PP
Definition at line \fB2801\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IM uint32_t DAUTHSTATUS"
Offset: 0x008 (R/ ) Debug Authentication Status Register 
.PP
Definition at line \fB2989\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__OM uint32_t DCCIMVAC"
Offset: 0x270 ( /W) D-Cache Clean and Invalidate by MVA to PoC 
.PP
Definition at line \fB557\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__OM uint32_t DCCISW"
Offset: 0x274 ( /W) D-Cache Clean and Invalidate by Set-way 
.PP
Definition at line \fB558\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__OM uint32_t DCCMVAC"
Offset: 0x268 ( /W) D-Cache Clean by MVA to PoC 
.PP
Definition at line \fB555\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__OM uint32_t DCCMVAU"
Offset: 0x264 ( /W) D-Cache Clean by MVA to PoU 
.PP
Definition at line \fB554\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__OM uint32_t DCCSW"
Offset: 0x26C ( /W) D-Cache Clean by Set-way 
.PP
Definition at line \fB556\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__OM uint32_t DCIMVAC"
Offset: 0x25C ( /W) D-Cache Invalidate by MVA to PoC 
.PP
Definition at line \fB552\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__OM uint32_t DCISW"
Offset: 0x260 ( /W) D-Cache Invalidate by Set-way 
.PP
Definition at line \fB553\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t DCRDR"
Offset: 0x008 (R/W) Debug Core Register Data Register 
.PP
Definition at line \fB2627\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t DCRDR"
Offset: 0x008 (R/W) Debug Core Register Data Register 
.PP
Definition at line \fB2798\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__OM uint32_t DCRSR"
Offset: 0x004 ( /W) Debug Core Register Selector Register 
.PP
Definition at line \fB2626\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__OM uint32_t DCRSR"
Offset: 0x004 ( /W) Debug Core Register Selector Register 
.PP
Definition at line \fB2797\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IM uint32_t DDEVARCH"
Offset: 0x00C (R/ ) SCS Device Architecture Register 
.PP
Definition at line \fB2990\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IM uint32_t DDEVTYPE"
Offset: 0x010 (R/ ) SCS Device Type Register 
.PP
Definition at line \fB2991\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t DEBR0"
Offset: 0x010 (R/W) Data Cache Error Bank Register 0 
.PP
Definition at line \fB1620\fP of file \fBcore_cm55\&.h\fP\&.
.SS "__IOM uint32_t DEBR1"
Offset: 0x014 (R/W) Data Cache Error Bank Register 1 
.PP
Definition at line \fB1621\fP of file \fBcore_cm55\&.h\fP\&.
.SS "__IOM uint32_t DEMCR"
Offset: 0x00C (R/W) Debug Exception and Monitor Control Register 
.PP
Definition at line \fB2628\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t DEMCR"
Offset: 0x00C (R/W) Debug Exception and Monitor Control Register 
.PP
Definition at line \fB2799\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IM uint32_t DEVARCH"
Offset: 0xFBC (R/ ) Device Architecture Register 
.PP
Definition at line \fB1255\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IM uint32_t DEVARCH"
Offset: 0xFBC (R/ ) ITM Device Architecture Register 
.PP
Definition at line \fB1097\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IM uint32_t DEVTYPE"
Offset: 0xFCC (R/ ) ITM Device Type Register 
.PP
Definition at line \fB1099\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IM uint32_t DEVTYPE"
Offset: 0xFCC (R/ ) Device Type Register

.PP
Offset: 0xFCC (R/ ) Device Type Identifier Register

.PP
Offset: 0xFCC (R/ ) TPIU_DEVTYPE 
.PP
Definition at line \fB1382\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IM uint32_t DFR"
Offset: 0x048 (R/ ) Debug Feature Register 
.PP
Definition at line \fB396\fP of file \fBcore_cm3\&.h\fP\&.
.SS "__IOM uint32_t DFSR"
Offset: 0x030 (R/W) Debug Fault Status Register 
.PP
Definition at line \fB523\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t DHCSR"
Offset: 0x000 (R/W) Debug Halting Control and Status Register 
.PP
Definition at line \fB2625\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t DHCSR"
Offset: 0x000 (R/W) Debug Halting Control and Status Register 
.PP
Definition at line \fB2796\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__OM uint32_t DLAR"
Offset: 0x000 ( /W) SCS Software Lock Access Register 
.PP
Definition at line \fB2987\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IM uint32_t DLSR"
Offset: 0x004 (R/ ) SCS Software Lock Status Register 
.PP
Definition at line \fB2988\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t DPDLPSTATE"
Offset: 0x004 (R/W) Debug Power Domain Low Power State Register 
.PP
Definition at line \fB1540\fP of file \fBcore_cm55\&.h\fP\&.
.SS "__OM uint32_t DSCEMCR"
Offset: 0x010 ( /W) Debug Set Clear Exception and Monitor Control Register 
.PP
Definition at line \fB2629\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__OM uint32_t DSCEMCR"
Offset: 0x010 ( /W) Debug Set Clear Exception and Monitor Control Register 
.PP
Definition at line \fB2800\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t DSCSR"
Offset: 0x018 (R/W) Debug Security Control and Status Register 
.PP
Definition at line \fB2631\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t DSCSR"
Offset: 0x018 (R/W) Debug Security Control and Status Register 
.PP
Definition at line \fB2802\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t DTCMCR"
Offset: 0x14 (R/W) Data Tightly-Coupled Memory Control Registers 
.PP
Definition at line \fB564\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "__IOM uint32_t DTCMCR"
Offset: 0x014 (R/W) DTCM Control Register 
.PP
Definition at line \fB1416\fP of file \fBcore_cm55\&.h\fP\&.
.SS "__IOM uint32_t DTCMCR"
Offset: 0x294 (R/W) Data Tightly-Coupled Memory Control Registers 
.PP
Definition at line \fB507\fP of file \fBcore_cm7\&.h\fP\&.
.SS "__IOM uint32_t DTGU_CFG"
Offset: 0x604 (R/W) DTGU Configuration Register 
.PP
Definition at line \fB1425\fP of file \fBcore_cm55\&.h\fP\&.
.SS "__IOM uint32_t DTGU_CTRL"
Offset: 0x600 (R/W) DTGU Control Registers 
.PP
Definition at line \fB1424\fP of file \fBcore_cm55\&.h\fP\&.
.SS "__IOM uint32_t DTGU_LUT"
Offset: 0x610 (R/W) DTGU Look Up Table Register 
.PP
Definition at line \fB1427\fP of file \fBcore_cm55\&.h\fP\&.
.SS "__IM uint32_t EVENTMASK"
Offset: 0x084 (R/W) Event Mask Register 
.PP
Definition at line \fB1575\fP of file \fBcore_cm55\&.h\fP\&.
.SS "__IM uint32_t EVENTMASKA"
Offset: 0x080 (R/W) Event Mask A Register 
.PP
Definition at line \fB1574\fP of file \fBcore_cm55\&.h\fP\&.
.SS "__OM uint32_t EVENTSPR"
Offset: 0x000 ( /W) Event Set Pending Register 
.PP
Definition at line \fB1572\fP of file \fBcore_cm55\&.h\fP\&.
.SS "__IOM uint32_t EXCCNT"
Offset: 0x00C (R/W) Exception Overhead Count Register 
.PP
Definition at line \fB1184\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t FFCR"
Offset: 0x304 (R/W) Formatter and Flush Control Register 
.PP
Definition at line \fB1375\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IM uint32_t FFSR"
Offset: 0x300 (R/ ) Formatter and Flush Status Register 
.PP
Definition at line \fB1374\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IM uint32_t FIFO0"
Offset: 0xEEC (R/ ) Integration ETM Data 
.PP
Definition at line \fB1007\fP of file \fBcore_cm3\&.h\fP\&.
.SS "__IM uint32_t FIFO1"
Offset: 0xEFC (R/ ) Integration ITM Data 
.PP
Definition at line \fB1011\fP of file \fBcore_cm3\&.h\fP\&.
.SS "__IOM uint32_t FOLDCNT"
Offset: 0x018 (R/W) Folded-instruction Count Register 
.PP
Definition at line \fB1187\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t FPCA"
bit: 2 Floating-point context active 
.PP
Definition at line \fB441\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "uint32_t FPCA"
bit: 2 Floating-point context active 
.PP
Definition at line \fB435\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "uint32_t FPCA"
bit: 2 Floating-point context active 
.PP
Definition at line \fB442\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t FPCA"
bit: 2 Floating-point context active 
.PP
Definition at line \fB435\fP of file \fBcore_cm33\&.h\fP\&.
.SS "uint32_t FPCA"
bit: 2 Floating-point context active 
.PP
Definition at line \fB435\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "uint32_t FPCA"
bit: 2 FP extension active flag 
.PP
Definition at line \fB382\fP of file \fBcore_cm4\&.h\fP\&.
.SS "uint32_t FPCA"
bit: 2 Floating-point context active 
.PP
Definition at line \fB444\fP of file \fBcore_cm55\&.h\fP\&.
.SS "uint32_t FPCA"
bit: 2 FP extension active flag 
.PP
Definition at line \fB397\fP of file \fBcore_cm7\&.h\fP\&.
.SS "uint32_t FPCA"
bit: 2 Floating-point context active 
.PP
Definition at line \fB445\fP of file \fBcore_cm85\&.h\fP\&.
.SS "uint32_t FPCA"
bit: 2 Floating-point context active

.PP
bit: 2 FP extension active flag 
.PP
Definition at line \fB442\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t FPCAR"
Offset: 0x008 (R/W) Floating-Point Context Address Register 
.PP
Definition at line \fB2486\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t FPCCR"
Offset: 0x004 (R/W) Floating-Point Context Control Register 
.PP
Definition at line \fB2485\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t FPDSCR"
Offset: 0x00C (R/W) Floating-Point Default Status Control Register 
.PP
Definition at line \fB2487\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IM uint32_t FSCR"
Offset: 0x308 (R/ ) Formatter Synchronization Counter Register 
.PP
Definition at line \fB1004\fP of file \fBcore_cm3\&.h\fP\&.
.SS "__IOM uint32_t FUNCTION0"
Offset: 0x028 (R/W) Function Register 0 
.PP
Definition at line \fB1191\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t FUNCTION1"
Offset: 0x038 (R/W) Function Register 1 
.PP
Definition at line \fB1195\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t FUNCTION10"
Offset: 0x0C8 (R/W) Function Register 10 
.PP
Definition at line \fB1231\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t FUNCTION11"
Offset: 0x0D8 (R/W) Function Register 11 
.PP
Definition at line \fB1235\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t FUNCTION12"
Offset: 0x0E8 (R/W) Function Register 12 
.PP
Definition at line \fB1239\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t FUNCTION13"
Offset: 0x0F8 (R/W) Function Register 13 
.PP
Definition at line \fB1243\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t FUNCTION14"
Offset: 0x108 (R/W) Function Register 14 
.PP
Definition at line \fB1247\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t FUNCTION15"
Offset: 0x118 (R/W) Function Register 15 
.PP
Definition at line \fB1251\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t FUNCTION2"
Offset: 0x048 (R/W) Function Register 2 
.PP
Definition at line \fB1199\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t FUNCTION3"
Offset: 0x058 (R/W) Function Register 3 
.PP
Definition at line \fB1203\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t FUNCTION4"
Offset: 0x068 (R/W) Function Register 4 
.PP
Definition at line \fB1207\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t FUNCTION5"
Offset: 0x078 (R/W) Function Register 5 
.PP
Definition at line \fB1211\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t FUNCTION6"
Offset: 0x088 (R/W) Function Register 6 
.PP
Definition at line \fB1215\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t FUNCTION7"
Offset: 0x098 (R/W) Function Register 7 
.PP
Definition at line \fB1219\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t FUNCTION8"
Offset: 0x0A8 (R/W) Function Register 8 
.PP
Definition at line \fB1223\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t FUNCTION9"
Offset: 0x0B8 (R/W) Function Register 9 
.PP
Definition at line \fB1227\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t GE"
bit: 16\&.\&.19 Greater than or Equal flags 
.PP
Definition at line \fB333\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t GE"
bit: 16\&.\&.19 Greater than or Equal flags 
.PP
Definition at line \fB332\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "uint32_t GE"
bit: 16\&.\&.19 Greater than or Equal flags 
.PP
Definition at line \fB326\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "uint32_t GE"
bit: 16\&.\&.19 Greater than or Equal flags 
.PP
Definition at line \fB326\fP of file \fBcore_cm33\&.h\fP\&.
.SS "uint32_t GE"
bit: 16\&.\&.19 Greater than or Equal flags 
.PP
Definition at line \fB326\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "uint32_t GE"
bit: 16\&.\&.19 Greater than or Equal flags 
.PP
Definition at line \fB269\fP of file \fBcore_cm4\&.h\fP\&.
.SS "uint32_t GE"
bit: 16\&.\&.19 Greater than or Equal flags 
.PP
Definition at line \fB335\fP of file \fBcore_cm55\&.h\fP\&.
.SS "uint32_t GE"
bit: 16\&.\&.19 Greater than or Equal flags 
.PP
Definition at line \fB284\fP of file \fBcore_cm7\&.h\fP\&.
.SS "uint32_t GE"
bit: 16\&.\&.19 Greater than or Equal flags 
.PP
Definition at line \fB331\fP of file \fBcore_cm85\&.h\fP\&.
.SS "uint32_t GE"
bit: 16\&.\&.19 Greater than or Equal flags 
.PP
Definition at line \fB333\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t GE"
bit: 16\&.\&.19 Greater than or Equal flags 
.PP
Definition at line \fB390\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "uint32_t GE"
bit: 16\&.\&.19 Greater than or Equal flags 
.PP
Definition at line \fB384\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "uint32_t GE"
bit: 16\&.\&.19 Greater than or Equal flags 
.PP
Definition at line \fB391\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t GE"
bit: 16\&.\&.19 Greater than or Equal flags 
.PP
Definition at line \fB384\fP of file \fBcore_cm33\&.h\fP\&.
.SS "uint32_t GE"
bit: 16\&.\&.19 Greater than or Equal flags 
.PP
Definition at line \fB384\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "uint32_t GE"
bit: 16\&.\&.19 Greater than or Equal flags 
.PP
Definition at line \fB328\fP of file \fBcore_cm4\&.h\fP\&.
.SS "uint32_t GE"
bit: 16\&.\&.19 Greater than or Equal flags 
.PP
Definition at line \fB393\fP of file \fBcore_cm55\&.h\fP\&.
.SS "uint32_t GE"
bit: 16\&.\&.19 Greater than or Equal flags 
.PP
Definition at line \fB343\fP of file \fBcore_cm7\&.h\fP\&.
.SS "uint32_t GE"
bit: 16\&.\&.19 Greater than or Equal flags 
.PP
Definition at line \fB389\fP of file \fBcore_cm85\&.h\fP\&.
.SS "uint32_t GE"
bit: 16\&.\&.19 Greater than or Equal flags 
.PP
Definition at line \fB391\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t HFSR"
Offset: 0x02C (R/W) HardFault Status Register 
.PP
Definition at line \fB522\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t IABR"
Offset: 0x200 (R/W) Interrupt Active bit Register 
.PP
Definition at line \fB485\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t ICER"
Offset: 0x080 (R/W) Interrupt Clear Enable Register 
.PP
Definition at line \fB479\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t ICI_IT_1"
bit: 10\&.\&.15 ICI/IT part 1 
.PP
Definition at line \fB269\fP of file \fBcore_sc300\&.h\fP\&.
.SS "uint32_t ICI_IT_1"
bit: 10\&.\&.15 ICI/IT part 1 
.PP
Definition at line \fB269\fP of file \fBcore_cm3\&.h\fP\&.
.SS "uint32_t ICI_IT_1"
bit: 10\&.\&.15 ICI/IT part 1 
.PP
Definition at line \fB327\fP of file \fBcore_cm4\&.h\fP\&.
.SS "uint32_t ICI_IT_1"
bit: 10\&.\&.15 ICI/IT part 1 
.PP
Definition at line \fB342\fP of file \fBcore_cm7\&.h\fP\&.
.SS "uint32_t ICI_IT_1"
bit: 10\&.\&.15 ICI/IT part 1 
.PP
Definition at line \fB269\fP of file \fBcore_cm3\&.h\fP\&.
.SS "uint32_t ICI_IT_2"
bit: 25\&.\&.26 ICI/IT part 2 
.PP
Definition at line \fB272\fP of file \fBcore_sc300\&.h\fP\&.
.SS "uint32_t ICI_IT_2"
bit: 25\&.\&.26 ICI/IT part 2 
.PP
Definition at line \fB272\fP of file \fBcore_cm3\&.h\fP\&.
.SS "uint32_t ICI_IT_2"
bit: 25\&.\&.26 ICI/IT part 2 
.PP
Definition at line \fB331\fP of file \fBcore_cm4\&.h\fP\&.
.SS "uint32_t ICI_IT_2"
bit: 25\&.\&.26 ICI/IT part 2 
.PP
Definition at line \fB346\fP of file \fBcore_cm7\&.h\fP\&.
.SS "uint32_t ICI_IT_2"
bit: 25\&.\&.26 ICI/IT part 2 
.PP
Definition at line \fB272\fP of file \fBcore_cm3\&.h\fP\&.
.SS "__OM uint32_t ICIALLU"
Offset: 0x250 ( /W) I-Cache Invalidate All to PoU 
.PP
Definition at line \fB549\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__OM uint32_t ICIMVAU"
Offset: 0x258 ( /W) I-Cache Invalidate by MVA to PoU 
.PP
Definition at line \fB551\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t ICPR"
Offset: 0x180 (R/W) Interrupt Clear Pending Register 
.PP
Definition at line \fB483\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t ICSR"
Offset: 0x004 (R/W) Interrupt Control and State Register 
.PP
Definition at line \fB514\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IM uint32_t ICTR"
Offset: 0x004 (R/ ) Interrupt Controller Type Register 
.PP
Definition at line \fB1006\fP of file \fBcore_cm55\&.h\fP\&.
.SS "__IM uint32_t ICTR"
Offset: 0x004 (R/ ) Interrupt Controller Type Register 
.PP
Definition at line \fB1004\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IM uint32_t ID_AFR"
Offset: 0x04C (R/ ) Auxiliary Feature Register 
.PP
Definition at line \fB529\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IM uint32_t ID_DFR"
Offset: 0x048 (R/ ) Debug Feature Register 
.PP
Definition at line \fB528\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IM uint32_t ID_ISAR"
Offset: 0x060 (R/ ) Instruction Set Attributes Register 
.PP
Definition at line \fB531\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IM uint32_t ID_MFR[4U]"
Offset: 0x050 (R/ ) Memory Model Feature Register 
.PP
Definition at line \fB479\fP of file \fBcore_cm7\&.h\fP\&.
.SS "__IM uint32_t ID_MMFR"
Offset: 0x050 (R/ ) Memory Model Feature Register 
.PP
Definition at line \fB530\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IM uint32_t ID_PFR"
Offset: 0x040 (R/ ) Processor Feature Register 
.PP
Definition at line \fB527\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t IEBR0"
Offset: 0x000 (R/W) Instruction Cache Error Bank Register 0 
.PP
Definition at line \fB1617\fP of file \fBcore_cm55\&.h\fP\&.
.SS "__IOM uint32_t IEBR1"
Offset: 0x004 (R/W) Instruction Cache Error Bank Register 1 
.PP
Definition at line \fB1618\fP of file \fBcore_cm55\&.h\fP\&.
.SS "__IOM uint8_t IP[240U]"
Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide) 
.PP
Definition at line \fB357\fP of file \fBcore_cm3\&.h\fP\&.
.SS "__IOM uint8_t IPR"
Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide)

.PP
Offset: 0x300 (R/W) Interrupt Priority Register 
.PP
Definition at line \fB489\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IM uint32_t ISAR"
Offset: 0x060 (R/ ) Instruction Set Attributes Register 
.PP
Definition at line \fB399\fP of file \fBcore_cm3\&.h\fP\&.
.SS "__IOM uint32_t ISER"
Offset: 0x000 (R/W) Interrupt Set Enable Register 
.PP
Definition at line \fB477\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t ISPR"
Offset: 0x100 (R/W) Interrupt Set Pending Register 
.PP
Definition at line \fB481\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t ISR"
bit: 0\&.\&. 8 Exception number 
.PP
Definition at line \fB249\fP of file \fBcore_sc300\&.h\fP\&.
.SS "uint32_t ISR"
bit: 0\&.\&. 8 Exception number 
.PP
Definition at line \fB370\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "uint32_t ISR"
bit: 0\&.\&. 8 Exception number 
.PP
Definition at line \fB364\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "uint32_t ISR"
bit: 0\&.\&. 8 Exception number 
.PP
Definition at line \fB371\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t ISR"
bit: 0\&.\&. 8 Exception number 
.PP
Definition at line \fB249\fP of file \fBcore_cm3\&.h\fP\&.
.SS "uint32_t ISR"
bit: 0\&.\&. 8 Exception number 
.PP
Definition at line \fB364\fP of file \fBcore_cm33\&.h\fP\&.
.SS "uint32_t ISR"
bit: 0\&.\&. 8 Exception number 
.PP
Definition at line \fB364\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "uint32_t ISR"
bit: 0\&.\&. 8 Exception number 
.PP
Definition at line \fB307\fP of file \fBcore_cm4\&.h\fP\&.
.SS "uint32_t ISR"
bit: 0\&.\&. 8 Exception number 
.PP
Definition at line \fB373\fP of file \fBcore_cm55\&.h\fP\&.
.SS "uint32_t ISR"
bit: 0\&.\&. 8 Exception number 
.PP
Definition at line \fB322\fP of file \fBcore_cm7\&.h\fP\&.
.SS "uint32_t ISR"
bit: 0\&.\&. 8 Exception number 
.PP
Definition at line \fB369\fP of file \fBcore_cm85\&.h\fP\&.
.SS "uint32_t ISR"
bit: 0\&.\&. 8 Exception number 
.PP
Definition at line \fB371\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t ISR"
bit: 0\&.\&. 8 Exception number 
.PP
Definition at line \fB267\fP of file \fBcore_sc300\&.h\fP\&.
.SS "uint32_t ISR"
bit: 0\&.\&. 8 Exception number 
.PP
Definition at line \fB388\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "uint32_t ISR"
bit: 0\&.\&. 8 Exception number 
.PP
Definition at line \fB382\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "uint32_t ISR"
bit: 0\&.\&. 8 Exception number 
.PP
Definition at line \fB389\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t ISR"
bit: 0\&.\&. 8 Exception number 
.PP
Definition at line \fB267\fP of file \fBcore_cm3\&.h\fP\&.
.SS "uint32_t ISR"
bit: 0\&.\&. 8 Exception number 
.PP
Definition at line \fB382\fP of file \fBcore_cm33\&.h\fP\&.
.SS "uint32_t ISR"
bit: 0\&.\&. 8 Exception number 
.PP
Definition at line \fB382\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "uint32_t ISR"
bit: 0\&.\&. 8 Exception number 
.PP
Definition at line \fB325\fP of file \fBcore_cm4\&.h\fP\&.
.SS "uint32_t ISR"
bit: 0\&.\&. 8 Exception number 
.PP
Definition at line \fB391\fP of file \fBcore_cm55\&.h\fP\&.
.SS "uint32_t ISR"
bit: 0\&.\&. 8 Exception number 
.PP
Definition at line \fB340\fP of file \fBcore_cm7\&.h\fP\&.
.SS "uint32_t ISR"
bit: 0\&.\&. 8 Exception number 
.PP
Definition at line \fB387\fP of file \fBcore_cm85\&.h\fP\&.
.SS "uint32_t ISR"
bit: 0\&.\&. 8 Exception number 
.PP
Definition at line \fB389\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t IT"
bit: 25\&.\&.26 saved IT state (read 0) 
.PP
Definition at line \fB393\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "uint32_t IT"
bit: 25\&.\&.26 saved IT state (read 0) 
.PP
Definition at line \fB387\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "uint32_t IT"
bit: 25\&.\&.26 saved IT state (read 0) 
.PP
Definition at line \fB394\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t IT"
bit: 25\&.\&.26 saved IT state (read 0) 
.PP
Definition at line \fB387\fP of file \fBcore_cm33\&.h\fP\&.
.SS "uint32_t IT"
bit: 25\&.\&.26 saved IT state (read 0) 
.PP
Definition at line \fB387\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "uint32_t IT"
bit: 25\&.\&.26 saved IT state (read 0) 
.PP
Definition at line \fB396\fP of file \fBcore_cm55\&.h\fP\&.
.SS "uint32_t IT"
bit: 25\&.\&.26 saved IT state (read 0) 
.PP
Definition at line \fB394\fP of file \fBcore_cm85\&.h\fP\&.
.SS "uint32_t IT"
bit: 25\&.\&.26 saved IT state (read 0) 
.PP
Definition at line \fB394\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IM uint32_t ITATBCTR2"
Offset: 0xEF0 (R/ ) ITATBCTR2 
.PP
Definition at line \fB1008\fP of file \fBcore_cm3\&.h\fP\&.
.SS "__IOM uint32_t ITCMCR"
Offset: 0x10 (R/W) Instruction Tightly-Coupled Memory Control Register 
.PP
Definition at line \fB563\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "__IOM uint32_t ITCMCR"
Offset: 0x010 (R/W) ITCM Control Register 
.PP
Definition at line \fB1415\fP of file \fBcore_cm55\&.h\fP\&.
.SS "__IOM uint32_t ITCMCR"
Offset: 0x290 (R/W) Instruction Tightly-Coupled Memory Control Register 
.PP
Definition at line \fB506\fP of file \fBcore_cm7\&.h\fP\&.
.SS "__IOM uint32_t ITGU_CFG"
Offset: 0x504 (R/W) ITGU Configuration Register 
.PP
Definition at line \fB1420\fP of file \fBcore_cm55\&.h\fP\&.
.SS "__IOM uint32_t ITGU_CTRL"
Offset: 0x500 (R/W) ITGU Control Register 
.PP
Definition at line \fB1419\fP of file \fBcore_cm55\&.h\fP\&.
.SS "__IOM uint32_t ITGU_LUT"
Offset: 0x510 (R/W) ITGU Look Up Table Register 
.PP
Definition at line \fB1422\fP of file \fBcore_cm55\&.h\fP\&.
.SS "volatile int32_t ITM_RxBuffer\fR [extern]\fP"
External variable to receive characters\&. 
.SS "volatile int32_t ITM_RxBuffer\fR [extern]\fP"
External variable to receive characters\&. 
.SS "volatile int32_t ITM_RxBuffer\fR [extern]\fP"
External variable to receive characters\&. 
.SS "volatile int32_t ITM_RxBuffer\fR [extern]\fP"
External variable to receive characters\&. 
.SS "volatile int32_t ITM_RxBuffer\fR [extern]\fP"
External variable to receive characters\&. 
.SS "volatile int32_t ITM_RxBuffer\fR [extern]\fP"
External variable to receive characters\&. 
.SS "volatile int32_t ITM_RxBuffer\fR [extern]\fP"
External variable to receive characters\&. 
.SS "volatile int32_t ITM_RxBuffer\fR [extern]\fP"
External variable to receive characters\&. 
.SS "volatile int32_t ITM_RxBuffer\fR [extern]\fP"
External variable to receive characters\&. 
.SS "volatile int32_t ITM_RxBuffer\fR [extern]\fP"
External variable to receive characters\&. 
.SS "volatile int32_t ITM_RxBuffer\fR [extern]\fP"
External variable to receive characters\&. 
.SS "__IOM uint32_t ITNS"
Offset: 0x280 (R/W) Interrupt Non-Secure State Register 
.PP
Definition at line \fB487\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__OM uint32_t LAR"
Offset: 0xFB0 ( W) Lock Access Register 
.PP
Definition at line \fB1154\fP of file \fBcore_cm7\&.h\fP\&.
.SS "__OM uint32_t LAR"
Offset: 0xFB0 ( /W) ITM Lock Access Register 
.PP
Definition at line \fB1094\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__OM uint32_t LAR"
Offset: 0xFB0 ( /W) Software Lock Access Register 
.PP
Definition at line \fB1378\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t LOAD"
Offset: 0x004 (R/W) SysTick Reload Value Register 
.PP
Definition at line \fB1029\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IM uint32_t LSR"
Offset: 0xFB4 (R ) Lock Status Register 
.PP
Definition at line \fB1253\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IM uint32_t LSR"
Offset: 0xFB4 (R/ ) ITM Lock Status Register 
.PP
Definition at line \fB1095\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IM uint32_t LSR"
Offset: 0xFB4 (R/ ) Software Lock Status Register 
.PP
Definition at line \fB1379\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t LSUCNT"
Offset: 0x014 (R/W) LSU Count Register 
.PP
Definition at line \fB1186\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t MAIR[2]"

.PP
Definition at line \fB1550\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "__IOM uint32_t MAIR[2]"

.PP
Definition at line \fB1417\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "__IOM uint32_t MAIR[2]"

.PP
Definition at line \fB1492\fP of file \fBcore_cm33\&.h\fP\&.
.SS "__IOM uint32_t MAIR[2]"

.PP
Definition at line \fB2295\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t MAIR[2]"

.PP
Definition at line \fB1492\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "__IOM uint32_t MAIR[2]"

.PP
Definition at line \fB2791\fP of file \fBcore_cm55\&.h\fP\&.
.SS "__IOM uint32_t MAIR[2]"

.PP
Definition at line \fB2696\fP of file \fBcore_cm85\&.h\fP\&.
.SS "__IOM uint32_t MAIR[2]"

.PP
Definition at line \fB2295\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t MAIR0"
Offset: 0x030 (R/W) MPU Memory Attribute Indirection Register 0 
.PP
Definition at line \fB1552\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "__IOM uint32_t MAIR0"
Offset: 0x030 (R/W) MPU Memory Attribute Indirection Register 0 
.PP
Definition at line \fB1419\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "__IOM uint32_t MAIR0"
Offset: 0x030 (R/W) MPU Memory Attribute Indirection Register 0 
.PP
Definition at line \fB1494\fP of file \fBcore_cm33\&.h\fP\&.
.SS "__IOM uint32_t MAIR0"
Offset: 0x030 (R/W) MPU Memory Attribute Indirection Register 0 
.PP
Definition at line \fB2297\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t MAIR0"
Offset: 0x030 (R/W) MPU Memory Attribute Indirection Register 0 
.PP
Definition at line \fB1494\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "__IOM uint32_t MAIR0"
Offset: 0x030 (R/W) MPU Memory Attribute Indirection Register 0 
.PP
Definition at line \fB2793\fP of file \fBcore_cm55\&.h\fP\&.
.SS "__IOM uint32_t MAIR0"
Offset: 0x030 (R/W) MPU Memory Attribute Indirection Register 0 
.PP
Definition at line \fB2698\fP of file \fBcore_cm85\&.h\fP\&.
.SS "__IOM uint32_t MAIR0"
Offset: 0x030 (R/W) MPU Memory Attribute Indirection Register 0 
.PP
Definition at line \fB2297\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t MAIR1"
Offset: 0x034 (R/W) MPU Memory Attribute Indirection Register 1 
.PP
Definition at line \fB1553\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "__IOM uint32_t MAIR1"
Offset: 0x034 (R/W) MPU Memory Attribute Indirection Register 1 
.PP
Definition at line \fB1420\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "__IOM uint32_t MAIR1"
Offset: 0x034 (R/W) MPU Memory Attribute Indirection Register 1 
.PP
Definition at line \fB1495\fP of file \fBcore_cm33\&.h\fP\&.
.SS "__IOM uint32_t MAIR1"
Offset: 0x034 (R/W) MPU Memory Attribute Indirection Register 1 
.PP
Definition at line \fB2298\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t MAIR1"
Offset: 0x034 (R/W) MPU Memory Attribute Indirection Register 1 
.PP
Definition at line \fB1495\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "__IOM uint32_t MAIR1"
Offset: 0x034 (R/W) MPU Memory Attribute Indirection Register 1 
.PP
Definition at line \fB2794\fP of file \fBcore_cm55\&.h\fP\&.
.SS "__IOM uint32_t MAIR1"
Offset: 0x034 (R/W) MPU Memory Attribute Indirection Register 1 
.PP
Definition at line \fB2699\fP of file \fBcore_cm85\&.h\fP\&.
.SS "__IOM uint32_t MAIR1"
Offset: 0x034 (R/W) MPU Memory Attribute Indirection Register 1 
.PP
Definition at line \fB2298\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t MASK0"
Offset: 0x024 (R/W) Mask Register 0 
.PP
Definition at line \fB857\fP of file \fBcore_cm3\&.h\fP\&.
.SS "__IOM uint32_t MASK1"
Offset: 0x034 (R/W) Mask Register 1 
.PP
Definition at line \fB861\fP of file \fBcore_cm3\&.h\fP\&.
.SS "__IOM uint32_t MASK2"
Offset: 0x044 (R/W) Mask Register 2 
.PP
Definition at line \fB865\fP of file \fBcore_cm3\&.h\fP\&.
.SS "__IOM uint32_t MASK3"
Offset: 0x054 (R/W) Mask Register 3 
.PP
Definition at line \fB869\fP of file \fBcore_cm3\&.h\fP\&.
.SS "__IOM uint32_t MMFAR"
Offset: 0x034 (R/W) MemManage Fault Address Register 
.PP
Definition at line \fB524\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IM uint32_t MMFR"
Offset: 0x050 (R/ ) Memory Model Feature Register 
.PP
Definition at line \fB398\fP of file \fBcore_cm3\&.h\fP\&.
.SS "__IOM uint32_t MSCR"
Offset: 0x000 (R/W) Memory System Control Register 
.PP
Definition at line \fB1412\fP of file \fBcore_cm55\&.h\fP\&.
.SS "__IM uint32_t MVFR0"
Offset: 0x010 (R/ ) Media and VFP Feature Register 0

.PP
Offset: 0x010 (R/ ) Media and FP Feature Register 0 
.PP
Definition at line \fB2488\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IM uint32_t MVFR0"
Offset: 0x240 (R/ ) Media and VFP Feature Register 0 
.PP
Definition at line \fB545\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IM uint32_t MVFR1"
Offset: 0x014 (R/ ) Media and VFP Feature Register 1

.PP
Offset: 0x014 (R/ ) Media and FP Feature Register 1 
.PP
Definition at line \fB2489\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IM uint32_t MVFR1"
Offset: 0x244 (R/ ) Media and VFP Feature Register 1 
.PP
Definition at line \fB546\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IM uint32_t MVFR2"
Offset: 0x018 (R/ ) Media and VFP Feature Register 2

.PP
Offset: 0x018 (R/ ) Media and FP Feature Register 2 
.PP
Definition at line \fB2490\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IM uint32_t MVFR2"
Offset: 0x248 (R/ ) Media and VFP Feature Register 2 
.PP
Definition at line \fB547\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t N"
bit: 31 Negative condition code flag 
.PP
Definition at line \fB339\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t N"
bit: 31 Negative condition code flag 
.PP
Definition at line \fB220\fP of file \fBcore_sc300\&.h\fP\&.
.SS "uint32_t N"
bit: 31 Negative condition code flag 
.PP
Definition at line \fB338\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "uint32_t N"
bit: 31 Negative condition code flag 
.PP
Definition at line \fB332\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "uint32_t N"
bit: 31 Negative condition code flag 
.PP
Definition at line \fB220\fP of file \fBcore_cm3\&.h\fP\&.
.SS "uint32_t N"
bit: 31 Negative condition code flag 
.PP
Definition at line \fB332\fP of file \fBcore_cm33\&.h\fP\&.
.SS "uint32_t N"
bit: 31 Negative condition code flag 
.PP
Definition at line \fB332\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "uint32_t N"
bit: 31 Negative condition code flag 
.PP
Definition at line \fB275\fP of file \fBcore_cm4\&.h\fP\&.
.SS "uint32_t N"
bit: 31 Negative condition code flag 
.PP
Definition at line \fB341\fP of file \fBcore_cm55\&.h\fP\&.
.SS "uint32_t N"
bit: 31 Negative condition code flag 
.PP
Definition at line \fB290\fP of file \fBcore_cm7\&.h\fP\&.
.SS "uint32_t N"
bit: 31 Negative condition code flag 
.PP
Definition at line \fB337\fP of file \fBcore_cm85\&.h\fP\&.
.SS "uint32_t N"
bit: 31 Negative condition code flag 
.PP
Definition at line \fB339\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t N"
bit: 31 Negative condition code flag 
.PP
Definition at line \fB277\fP of file \fBcore_sc300\&.h\fP\&.
.SS "uint32_t N"
bit: 31 Negative condition code flag 
.PP
Definition at line \fB398\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "uint32_t N"
bit: 31 Negative condition code flag 
.PP
Definition at line \fB392\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "uint32_t N"
bit: 31 Negative condition code flag 
.PP
Definition at line \fB399\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t N"
bit: 31 Negative condition code flag 
.PP
Definition at line \fB277\fP of file \fBcore_cm3\&.h\fP\&.
.SS "uint32_t N"
bit: 31 Negative condition code flag 
.PP
Definition at line \fB392\fP of file \fBcore_cm33\&.h\fP\&.
.SS "uint32_t N"
bit: 31 Negative condition code flag 
.PP
Definition at line \fB392\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "uint32_t N"
bit: 31 Negative condition code flag 
.PP
Definition at line \fB336\fP of file \fBcore_cm4\&.h\fP\&.
.SS "uint32_t N"
bit: 31 Negative condition code flag 
.PP
Definition at line \fB401\fP of file \fBcore_cm55\&.h\fP\&.
.SS "uint32_t N"
bit: 31 Negative condition code flag 
.PP
Definition at line \fB351\fP of file \fBcore_cm7\&.h\fP\&.
.SS "uint32_t N"
bit: 31 Negative condition code flag 
.PP
Definition at line \fB399\fP of file \fBcore_cm85\&.h\fP\&.
.SS "uint32_t N"
bit: 31 Negative condition code flag 
.PP
Definition at line \fB399\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t nPRIV"
bit: 0 Execution privilege in Thread mode 
.PP
Definition at line \fB318\fP of file \fBcore_sc300\&.h\fP\&.
.SS "uint32_t nPRIV"
bit: 0 Execution privilege in Thread mode 
.PP
Definition at line \fB439\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "uint32_t nPRIV"
bit: 0 Execution privilege in Thread mode 
.PP
Definition at line \fB433\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "uint32_t nPRIV"
bit: 0 Execution privilege in Thread mode 
.PP
Definition at line \fB440\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t nPRIV"
bit: 0 Execution privilege in Thread mode 
.PP
Definition at line \fB318\fP of file \fBcore_cm3\&.h\fP\&.
.SS "uint32_t nPRIV"
bit: 0 Execution privilege in Thread mode 
.PP
Definition at line \fB433\fP of file \fBcore_cm33\&.h\fP\&.
.SS "uint32_t nPRIV"
bit: 0 Execution privilege in Thread mode 
.PP
Definition at line \fB433\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "uint32_t nPRIV"
bit: 0 Execution privilege in Thread mode 
.PP
Definition at line \fB380\fP of file \fBcore_cm4\&.h\fP\&.
.SS "uint32_t nPRIV"
bit: 0 Execution privilege in Thread mode 
.PP
Definition at line \fB442\fP of file \fBcore_cm55\&.h\fP\&.
.SS "uint32_t nPRIV"
bit: 0 Execution privilege in Thread mode 
.PP
Definition at line \fB395\fP of file \fBcore_cm7\&.h\fP\&.
.SS "uint32_t nPRIV"
bit: 0 Execution privilege in Thread mode 
.PP
Definition at line \fB443\fP of file \fBcore_cm85\&.h\fP\&.
.SS "uint32_t nPRIV"
bit: 0 Execution privilege in Thread mode 
.PP
Definition at line \fB440\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t NSACR"
Offset: 0x08C (R/W) Non-Secure Access Control Register 
.PP
Definition at line \fB537\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t PAC_EN"
bit: 6 Privileged pointer authentication enable 
.PP
Definition at line \fB449\fP of file \fBcore_cm85\&.h\fP\&.
.SS "uint32_t PAC_EN"
bit: 6 Privileged pointer authentication enable 
.PP
Definition at line \fB449\fP of file \fBcore_cm85\&.h\fP\&.
.SS "__IOM uint32_t PAHBCR"
Offset: 0x018 (R/W) P-AHB Control Register 
.PP
Definition at line \fB1417\fP of file \fBcore_cm55\&.h\fP\&.
.SS "__IM uint32_t PCSR"
Offset: 0x01C (R/ ) Program Counter Sample Register 
.PP
Definition at line \fB1188\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t PFCR"
Offset: 0x004 (R/W) Prefetcher Control Register 
.PP
Definition at line \fB1413\fP of file \fBcore_cm55\&.h\fP\&.
.SS "__IM uint32_t PFR"
Offset: 0x040 (R/ ) Processor Feature Register 
.PP
Definition at line \fB395\fP of file \fBcore_cm3\&.h\fP\&.
.SS "__IM uint32_t PID0"
Offset: 0xFE0 (R/ ) ITM Peripheral Identification Register #0 
.PP
Definition at line \fB1104\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IM uint32_t PID1"
Offset: 0xFE4 (R/ ) ITM Peripheral Identification Register #1 
.PP
Definition at line \fB1105\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IM uint32_t PID2"
Offset: 0xFE8 (R/ ) ITM Peripheral Identification Register #2 
.PP
Definition at line \fB1106\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IM uint32_t PID3"
Offset: 0xFEC (R/ ) ITM Peripheral Identification Register #3 
.PP
Definition at line \fB1107\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IM uint32_t PID4"
Offset: 0xFD0 (R/ ) ITM Peripheral Identification Register #4 
.PP
Definition at line \fB1100\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IM uint32_t PID5"
Offset: 0xFD4 (R/ ) ITM Peripheral Identification Register #5 
.PP
Definition at line \fB1101\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IM uint32_t PID6"
Offset: 0xFD8 (R/ ) ITM Peripheral Identification Register #6 
.PP
Definition at line \fB1102\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IM uint32_t PID7"
Offset: 0xFDC (R/ ) ITM Peripheral Identification Register #7 
.PP
Definition at line \fB1103\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__OM union  { \&.\&.\&. }  PORT[32U]"
Offset: 0x000 ( /W) ITM Stimulus Port Registers 
.SS "__OM union  { \&.\&.\&. }  PORT[32U]"
Offset: 0x000 ( /W) ITM Stimulus Port Registers 
.SS "__OM union  { \&.\&.\&. }  PORT[32U]"
Offset: 0x000 ( /W) ITM Stimulus Port Registers 
.SS "__OM union  { \&.\&.\&. }  PORT[32U]"
Offset: 0x000 ( /W) ITM Stimulus Port Registers 
.SS "__OM union  { \&.\&.\&. }  PORT[32U]"
Offset: 0x000 ( /W) ITM Stimulus Port Registers 
.SS "__OM union  { \&.\&.\&. }  PORT[32U]"
Offset: 0x000 ( /W) ITM Stimulus Port Registers 
.SS "__OM union  { \&.\&.\&. }  PORT[32U]"
Offset: 0x000 ( /W) ITM Stimulus Port Registers 
.SS "__OM union  { \&.\&.\&. }  PORT[32U]"
Offset: 0x000 ( /W) ITM Stimulus Port Registers 
.SS "__OM union  { \&.\&.\&. }  PORT[32U]"
Offset: 0x000 ( /W) ITM Stimulus Port Registers 
.SS "__OM union  { \&.\&.\&. }  PORT[32U]"
Offset: 0x000 ( /W) ITM Stimulus Port Registers 
.SS "__OM union  { \&.\&.\&. }  PORT[32U]"
Offset: 0x000 ( /W) ITM Stimulus Port Registers 
.SS "__IOM uint32_t PSCR"
Offset: 0x308 (R/W) Periodic Synchronization Control Register 
.PP
Definition at line \fB1376\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t Q"
bit: 27 Saturation condition flag 
.PP
Definition at line \fB335\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t Q"
bit: 27 Saturation condition flag 
.PP
Definition at line \fB216\fP of file \fBcore_sc300\&.h\fP\&.
.SS "uint32_t Q"
bit: 27 Saturation condition flag 
.PP
Definition at line \fB334\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "uint32_t Q"
bit: 27 Saturation condition flag 
.PP
Definition at line \fB328\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "uint32_t Q"
bit: 27 Saturation condition flag 
.PP
Definition at line \fB216\fP of file \fBcore_cm3\&.h\fP\&.
.SS "uint32_t Q"
bit: 27 Saturation condition flag 
.PP
Definition at line \fB328\fP of file \fBcore_cm33\&.h\fP\&.
.SS "uint32_t Q"
bit: 27 Saturation condition flag 
.PP
Definition at line \fB328\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "uint32_t Q"
bit: 27 Saturation condition flag 
.PP
Definition at line \fB271\fP of file \fBcore_cm4\&.h\fP\&.
.SS "uint32_t Q"
bit: 27 Saturation condition flag 
.PP
Definition at line \fB337\fP of file \fBcore_cm55\&.h\fP\&.
.SS "uint32_t Q"
bit: 27 Saturation condition flag 
.PP
Definition at line \fB286\fP of file \fBcore_cm7\&.h\fP\&.
.SS "uint32_t Q"
bit: 27 Saturation condition flag 
.PP
Definition at line \fB333\fP of file \fBcore_cm85\&.h\fP\&.
.SS "uint32_t Q"
bit: 27 Saturation condition flag 
.PP
Definition at line \fB335\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t Q"
bit: 27 Saturation condition flag 
.PP
Definition at line \fB273\fP of file \fBcore_sc300\&.h\fP\&.
.SS "uint32_t Q"
bit: 27 Saturation condition flag 
.PP
Definition at line \fB394\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "uint32_t Q"
bit: 27 Saturation condition flag 
.PP
Definition at line \fB388\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "uint32_t Q"
bit: 27 Saturation condition flag 
.PP
Definition at line \fB395\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t Q"
bit: 27 Saturation condition flag 
.PP
Definition at line \fB273\fP of file \fBcore_cm3\&.h\fP\&.
.SS "uint32_t Q"
bit: 27 Saturation condition flag 
.PP
Definition at line \fB388\fP of file \fBcore_cm33\&.h\fP\&.
.SS "uint32_t Q"
bit: 27 Saturation condition flag 
.PP
Definition at line \fB388\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "uint32_t Q"
bit: 27 Saturation condition flag 
.PP
Definition at line \fB332\fP of file \fBcore_cm4\&.h\fP\&.
.SS "uint32_t Q"
bit: 27 Saturation condition flag 
.PP
Definition at line \fB397\fP of file \fBcore_cm55\&.h\fP\&.
.SS "uint32_t Q"
bit: 27 Saturation condition flag 
.PP
Definition at line \fB347\fP of file \fBcore_cm7\&.h\fP\&.
.SS "uint32_t Q"
bit: 27 Saturation condition flag 
.PP
Definition at line \fB395\fP of file \fBcore_cm85\&.h\fP\&.
.SS "uint32_t Q"
bit: 27 Saturation condition flag 
.PP
Definition at line \fB395\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t RASR_A1"
Offset: 0x018 (R/W) MPU Alias 1 Region Attribute and Size Register 
.PP
Definition at line \fB1163\fP of file \fBcore_cm3\&.h\fP\&.
.SS "__IOM uint32_t RASR_A2"
Offset: 0x020 (R/W) MPU Alias 2 Region Attribute and Size Register 
.PP
Definition at line \fB1165\fP of file \fBcore_cm3\&.h\fP\&.
.SS "__IOM uint32_t RASR_A3"
Offset: 0x028 (R/W) MPU Alias 3 Region Attribute and Size Register 
.PP
Definition at line \fB1167\fP of file \fBcore_cm3\&.h\fP\&.
.SS "__IOM uint32_t RBAR"
Offset: 0x00C (R/W) MPU Region Base Address Register 
.PP
Definition at line \fB2285\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t RBAR_A1"
Offset: 0x014 (R/W) MPU Region Base Address Register Alias 1

.PP
Offset: 0x014 (R/W) MPU Alias 1 Region Base Address Register 
.PP
Definition at line \fB2287\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t RBAR_A2"
Offset: 0x01C (R/W) MPU Region Base Address Register Alias 2

.PP
Offset: 0x01C (R/W) MPU Alias 2 Region Base Address Register 
.PP
Definition at line \fB2289\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t RBAR_A3"
Offset: 0x024 (R/W) MPU Region Base Address Register Alias 3

.PP
Offset: 0x024 (R/W) MPU Alias 3 Region Base Address Register 
.PP
Definition at line \fB2291\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t RESERVED0"

.PP
Definition at line \fB1619\fP of file \fBcore_cm55\&.h\fP\&.
.SS "uint32_t RESERVED0"

.PP
Definition at line \fB1573\fP of file \fBcore_cm55\&.h\fP\&.
.SS "uint32_t RESERVED0"

.PP
Definition at line \fB2484\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t RESERVED0"

.PP
Definition at line \fB1005\fP of file \fBcore_cm55\&.h\fP\&.
.SS "uint32_t RESERVED0"

.PP
Definition at line \fB1086\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t RESERVED0"

.PP
Definition at line \fB2293\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t RESERVED0"

.PP
Definition at line \fB478\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t RESERVED0"

.PP
Definition at line \fB1003\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t RESERVED0[2U]"

.PP
Definition at line \fB1782\fP of file \fBcore_cm55\&.h\fP\&.
.SS "uint32_t RESERVED0"

.PP
Definition at line \fB1369\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t RESERVED1"

.PP
Definition at line \fB1190\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t RESERVED1"

.PP
Definition at line \fB1622\fP of file \fBcore_cm55\&.h\fP\&.
.SS "uint32_t RESERVED1"

.PP
Definition at line \fB1088\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t RESERVED1"

.PP
Definition at line \fB1414\fP of file \fBcore_cm55\&.h\fP\&.
.SS "uint32_t RESERVED1[1U]"

.PP
Definition at line \fB667\fP of file \fBcore_cm3\&.h\fP\&.
.SS "uint32_t RESERVED1"

.PP
Definition at line \fB1371\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t RESERVED10"

.PP
Definition at line \fB1208\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t RESERVED11"

.PP
Definition at line \fB1210\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t RESERVED12"

.PP
Definition at line \fB1212\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t RESERVED13"

.PP
Definition at line \fB1214\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t RESERVED14"

.PP
Definition at line \fB1216\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t RESERVED15"

.PP
Definition at line \fB1218\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t RESERVED16"

.PP
Definition at line \fB1220\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t RESERVED17"

.PP
Definition at line \fB1222\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t RESERVED18"

.PP
Definition at line \fB1224\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t RESERVED19"

.PP
Definition at line \fB1226\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t RESERVED2"

.PP
Definition at line \fB1192\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t RESERVED2"

.PP
Definition at line \fB1624\fP of file \fBcore_cm55\&.h\fP\&.
.SS "uint32_t RESERVED2"

.PP
Definition at line \fB1090\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t RESERVED2"

.PP
Definition at line \fB1418\fP of file \fBcore_cm55\&.h\fP\&.
.SS "uint32_t RESERVED2"

.PP
Definition at line \fB482\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t RESERVED2"

.PP
Definition at line \fB1373\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t RESERVED20"

.PP
Definition at line \fB1228\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t RESERVED21"

.PP
Definition at line \fB1230\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t RESERVED22"

.PP
Definition at line \fB1232\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t RESERVED23"

.PP
Definition at line \fB1234\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t RESERVED24"

.PP
Definition at line \fB1236\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t RESERVED25"

.PP
Definition at line \fB1238\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t RESERVED26"

.PP
Definition at line \fB1240\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t RESERVED27"

.PP
Definition at line \fB1242\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t RESERVED28"

.PP
Definition at line \fB1244\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t RESERVED29"

.PP
Definition at line \fB1246\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t RESERVED3"

.PP
Definition at line \fB1194\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t RESERVED3"

.PP
Definition at line \fB1092\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t RESERVED3"

.PP
Definition at line \fB1421\fP of file \fBcore_cm55\&.h\fP\&.
.SS "uint32_t RESERVED3"

.PP
Definition at line \fB484\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t RESERVED3"

.PP
Definition at line \fB541\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t RESERVED3"

.PP
Definition at line \fB1377\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t RESERVED30"

.PP
Definition at line \fB1248\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t RESERVED31"

.PP
Definition at line \fB1250\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t RESERVED32"

.PP
Definition at line \fB1252\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t RESERVED33"

.PP
Definition at line \fB1254\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t RESERVED4"

.PP
Definition at line \fB1196\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t RESERVED4"

.PP
Definition at line \fB1093\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t RESERVED4"

.PP
Definition at line \fB1423\fP of file \fBcore_cm55\&.h\fP\&.
.SS "uint32_t RESERVED4"

.PP
Definition at line \fB486\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t RESERVED4"

.PP
Definition at line \fB544\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t RESERVED4"

.PP
Definition at line \fB1380\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t RESERVED5"

.PP
Definition at line \fB1198\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t RESERVED5"

.PP
Definition at line \fB1096\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t RESERVED5"

.PP
Definition at line \fB1426\fP of file \fBcore_cm55\&.h\fP\&.
.SS "uint32_t RESERVED5"

.PP
Definition at line \fB488\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t RESERVED5"

.PP
Definition at line \fB548\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t RESERVED6"

.PP
Definition at line \fB1200\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t RESERVED6"

.PP
Definition at line \fB1098\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t RESERVED6"

.PP
Definition at line \fB490\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t RESERVED6"

.PP
Definition at line \fB550\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t RESERVED7"

.PP
Definition at line \fB1202\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t RESERVED7"

.PP
Definition at line \fB538\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t RESERVED8"

.PP
Definition at line \fB1204\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t RESERVED8[1U]"

.PP
Definition at line \fB511\fP of file \fBcore_cm7\&.h\fP\&.
.SS "uint32_t RESERVED9"

.PP
Definition at line \fB1206\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t RESERVED_ADD1[21U]"

.PP
Definition at line \fB538\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "__IOM uint32_t RFSR"
Offset: 0x204 (R/W) RAS Fault Status Register 
.PP
Definition at line \fB543\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t RLAR"
Offset: 0x010 (R/W) MPU Region Limit Address Register 
.PP
Definition at line \fB2286\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t RLAR_A1"
Offset: 0x018 (R/W) MPU Region Limit Address Register Alias 1 
.PP
Definition at line \fB2288\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t RLAR_A2"
Offset: 0x020 (R/W) MPU Region Limit Address Register Alias 2 
.PP
Definition at line \fB2290\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t RLAR_A3"
Offset: 0x028 (R/W) MPU Region Limit Address Register Alias 3 
.PP
Definition at line \fB2292\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t RNR"
Offset: 0x008 (R/W) MPU Region Number Register

.PP
Offset: 0x008 (R/W) MPU Region RNRber Register 
.PP
Definition at line \fB2284\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t RSERVED1"

.PP
Definition at line \fB480\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t SCR"
Offset: 0x010 (R/W) System Control Register 
.PP
Definition at line \fB517\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t SFAR"
Offset: 0x0E8 (R/W) Secure Fault Address Register 
.PP
Definition at line \fB540\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t SFPA"
bit: 3 Secure floating-point active 
.PP
Definition at line \fB442\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "uint32_t SFPA"
bit: 3 Secure floating-point active 
.PP
Definition at line \fB436\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "uint32_t SFPA"
bit: 3 Secure floating-point active 
.PP
Definition at line \fB443\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t SFPA"
bit: 3 Secure floating-point active 
.PP
Definition at line \fB436\fP of file \fBcore_cm33\&.h\fP\&.
.SS "uint32_t SFPA"
bit: 3 Secure floating-point active 
.PP
Definition at line \fB436\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "uint32_t SFPA"
bit: 3 Secure floating-point active 
.PP
Definition at line \fB445\fP of file \fBcore_cm55\&.h\fP\&.
.SS "uint32_t SFPA"
bit: 3 Secure floating-point active 
.PP
Definition at line \fB446\fP of file \fBcore_cm85\&.h\fP\&.
.SS "uint32_t SFPA"
bit: 3 Secure floating-point active 
.PP
Definition at line \fB443\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t SFSR"
Offset: 0x0E4 (R/W) Secure Fault Status Register 
.PP
Definition at line \fB539\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t SHCSR"
Offset: 0x024 (R/W) System Handler Control and State Register 
.PP
Definition at line \fB520\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint8_t SHP[12U]"
Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) 
.PP
Definition at line \fB387\fP of file \fBcore_cm3\&.h\fP\&.
.SS "__IOM uint8_t SHPR"
Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15)

.PP
Offset: 0x01C (R/W) System Handlers Priority Registers\&. [0] is RESERVED 
.PP
Definition at line \fB519\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t SLEEPCNT"
Offset: 0x010 (R/W) Sleep Count Register 
.PP
Definition at line \fB1185\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t SPPR"
Offset: 0x0F0 (R/W) Selected Pin Protocol Register 
.PP
Definition at line \fB1372\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t SPSEL"
bit: 1 Stack to be used 
.PP
Definition at line \fB319\fP of file \fBcore_sc300\&.h\fP\&.
.SS "uint32_t SPSEL"
bit: 1 Stack-pointer select 
.PP
Definition at line \fB440\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "uint32_t SPSEL"
bit: 1 Stack-pointer select 
.PP
Definition at line \fB434\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "uint32_t SPSEL"
bit: 1 Stack-pointer select 
.PP
Definition at line \fB441\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t SPSEL"
bit: 1 Stack to be used 
.PP
Definition at line \fB319\fP of file \fBcore_cm3\&.h\fP\&.
.SS "uint32_t SPSEL"
bit: 1 Stack-pointer select 
.PP
Definition at line \fB434\fP of file \fBcore_cm33\&.h\fP\&.
.SS "uint32_t SPSEL"
bit: 1 Stack-pointer select 
.PP
Definition at line \fB434\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "uint32_t SPSEL"
bit: 1 Stack to be used 
.PP
Definition at line \fB381\fP of file \fBcore_cm4\&.h\fP\&.
.SS "uint32_t SPSEL"
bit: 1 Stack-pointer select 
.PP
Definition at line \fB443\fP of file \fBcore_cm55\&.h\fP\&.
.SS "uint32_t SPSEL"
bit: 1 Stack to be used 
.PP
Definition at line \fB396\fP of file \fBcore_cm7\&.h\fP\&.
.SS "uint32_t SPSEL"
bit: 1 Stack-pointer select 
.PP
Definition at line \fB444\fP of file \fBcore_cm85\&.h\fP\&.
.SS "uint32_t SPSEL"
bit: 1 Stack-pointer select

.PP
bit: 1 Stack to be used 
.PP
Definition at line \fB441\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IM uint32_t SSPSR"
Offset: 0x000 (R/ ) Supported Parallel Port Sizes Register

.PP
Offset: 0x000 (R/ ) Supported Parallel Port Size Register 
.PP
Definition at line \fB1367\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__OM uint32_t STIR"
Offset: 0xE00 ( /W) Software Trigger Interrupt Register 
.PP
Definition at line \fB491\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__OM uint32_t STIR"
Offset: 0x200 ( /W) Software Triggered Interrupt Register

.PP
Offset: F00-D00=0x200 ( /W) Software Triggered Interrupt Register 
.PP
Definition at line \fB542\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IM uint32_t STLD0MPUOR"
Offset: 0x018 (R/ ) MPU Memory Attributes Register 0 
.PP
Definition at line \fB1785\fP of file \fBcore_cm55\&.h\fP\&.
.SS "__IM uint32_t STLD1MPUOR"
Offset: 0x01C (R/ ) MPU Memory Attributes Register 1 
.PP
Definition at line \fB1786\fP of file \fBcore_cm55\&.h\fP\&.
.SS "__OM uint32_t STLIDMPUSR"
Offset: 0x010 ( /W) MPU Sanple Register 
.PP
Definition at line \fB1783\fP of file \fBcore_cm55\&.h\fP\&.
.SS "__IM uint32_t STLIMPUOR"
Offset: 0x014 (R/ ) MPU Region Hit Register 
.PP
Definition at line \fB1784\fP of file \fBcore_cm55\&.h\fP\&.
.SS "__IM uint32_t STLNVICACTVOR"
Offset: 0x004 (R/ ) NVIC Active Priority Tree Register 
.PP
Definition at line \fB1781\fP of file \fBcore_cm55\&.h\fP\&.
.SS "__IM uint32_t STLNVICPENDOR"
Offset: 0x000 (R/ ) NVIC Pending Priority Tree Register 
.PP
Definition at line \fB1780\fP of file \fBcore_cm55\&.h\fP\&.
.SS "uint32_t T"
bit: 24 Thumb bit 
.PP
Definition at line \fB271\fP of file \fBcore_sc300\&.h\fP\&.
.SS "uint32_t T"
bit: 24 Thumb bit (read 0) 
.PP
Definition at line \fB392\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "uint32_t T"
bit: 24 Thumb bit (read 0) 
.PP
Definition at line \fB386\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "uint32_t T"
bit: 24 Thumb bit (read 0) 
.PP
Definition at line \fB393\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t T"
bit: 24 Thumb bit 
.PP
Definition at line \fB271\fP of file \fBcore_cm3\&.h\fP\&.
.SS "uint32_t T"
bit: 24 Thumb bit (read 0) 
.PP
Definition at line \fB386\fP of file \fBcore_cm33\&.h\fP\&.
.SS "uint32_t T"
bit: 24 Thumb bit (read 0) 
.PP
Definition at line \fB386\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "uint32_t T"
bit: 24 Thumb bit 
.PP
Definition at line \fB330\fP of file \fBcore_cm4\&.h\fP\&.
.SS "uint32_t T"
bit: 24 Thumb bit (read 0) 
.PP
Definition at line \fB395\fP of file \fBcore_cm55\&.h\fP\&.
.SS "uint32_t T"
bit: 24 Thumb bit 
.PP
Definition at line \fB345\fP of file \fBcore_cm7\&.h\fP\&.
.SS "uint32_t T"
bit: 24 Thumb bit (read 0) 
.PP
Definition at line \fB393\fP of file \fBcore_cm85\&.h\fP\&.
.SS "uint32_t T"
bit: 24 Thumb bit (read 0)

.PP
bit: 24 Thumb bit 
.PP
Definition at line \fB393\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t TCR"
Offset: 0xE80 (R/W) ITM Trace Control Register 
.PP
Definition at line \fB1091\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t TEBR0"
Offset: 0x020 (R/W) TCM Error Bank Register 0 
.PP
Definition at line \fB1623\fP of file \fBcore_cm55\&.h\fP\&.
.SS "__IOM uint32_t TEBR1"
Offset: 0x028 (R/W) TCM Error Bank Register 1 
.PP
Definition at line \fB1625\fP of file \fBcore_cm55\&.h\fP\&.
.SS "__IOM uint32_t TER"
Offset: 0xE00 (R/W) ITM Trace Enable Register 
.PP
Definition at line \fB1087\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t TPR"
Offset: 0xE40 (R/W) ITM Trace Privilege Register 
.PP
Definition at line \fB1089\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IM uint32_t TYPE"
Offset: 0x000 (R/ ) MPU Type Register 
.PP
Definition at line \fB2282\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IM uint32_t TYPE"
Offset: 0xFC8 (R/ ) Device Identifier Register 
.PP
Definition at line \fB1381\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__OM uint16_t u16"
Offset: 0x000 ( /W) ITM Stimulus Port 16-bit 
.PP
Definition at line \fB748\fP of file \fBcore_sc300\&.h\fP\&.
.SS "__OM uint16_t u16"
Offset: 0x000 ( /W) ITM Stimulus Port 16-bit 
.PP
Definition at line \fB1080\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "__OM uint16_t u16"
Offset: 0x000 ( /W) ITM Stimulus Port 16-bit 
.PP
Definition at line \fB1022\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "__OM uint16_t u16"
Offset: 0x000 ( /W) ITM Stimulus Port 16-bit 
.PP
Definition at line \fB1083\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__OM uint16_t u16"
Offset: 0x000 ( /W) ITM Stimulus Port 16-bit 
.PP
Definition at line \fB763\fP of file \fBcore_cm3\&.h\fP\&.
.SS "__OM uint16_t u16"
Offset: 0x000 ( /W) ITM Stimulus Port 16-bit 
.PP
Definition at line \fB1022\fP of file \fBcore_cm33\&.h\fP\&.
.SS "__OM uint16_t u16"
Offset: 0x000 ( /W) ITM Stimulus Port 16-bit 
.PP
Definition at line \fB1022\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "__OM uint16_t u16"
Offset: 0x000 ( /W) ITM Stimulus Port 16-bit 
.PP
Definition at line \fB821\fP of file \fBcore_cm4\&.h\fP\&.
.SS "__OM uint16_t u16"
Offset: 0x000 ( /W) ITM Stimulus Port 16-bit 
.PP
Definition at line \fB1128\fP of file \fBcore_cm55\&.h\fP\&.
.SS "__OM uint16_t u16"
Offset: 0x000 ( /W) ITM Stimulus Port 16-bit 
.PP
Definition at line \fB1045\fP of file \fBcore_cm7\&.h\fP\&.
.SS "__OM uint16_t u16"
Offset: 0x000 ( /W) ITM Stimulus Port 16-bit 
.PP
Definition at line \fB1124\fP of file \fBcore_cm85\&.h\fP\&.
.SS "__OM uint16_t u16"
Offset: 0x000 ( /W) ITM Stimulus Port 16-bit 
.PP
Definition at line \fB1083\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__OM uint32_t u32"
Offset: 0x000 ( /W) ITM Stimulus Port 32-bit 
.PP
Definition at line \fB749\fP of file \fBcore_sc300\&.h\fP\&.
.SS "__OM uint32_t u32"
Offset: 0x000 ( /W) ITM Stimulus Port 32-bit 
.PP
Definition at line \fB1081\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "__OM uint32_t u32"
Offset: 0x000 ( /W) ITM Stimulus Port 32-bit 
.PP
Definition at line \fB1023\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "__OM uint32_t u32"
Offset: 0x000 ( /W) ITM Stimulus Port 32-bit 
.PP
Definition at line \fB1084\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__OM uint32_t u32"
Offset: 0x000 ( /W) ITM Stimulus Port 32-bit 
.PP
Definition at line \fB764\fP of file \fBcore_cm3\&.h\fP\&.
.SS "__OM uint32_t u32"
Offset: 0x000 ( /W) ITM Stimulus Port 32-bit 
.PP
Definition at line \fB1023\fP of file \fBcore_cm33\&.h\fP\&.
.SS "__OM uint32_t u32"
Offset: 0x000 ( /W) ITM Stimulus Port 32-bit 
.PP
Definition at line \fB1023\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "__OM uint32_t u32"
Offset: 0x000 ( /W) ITM Stimulus Port 32-bit 
.PP
Definition at line \fB822\fP of file \fBcore_cm4\&.h\fP\&.
.SS "__OM uint32_t u32"
Offset: 0x000 ( /W) ITM Stimulus Port 32-bit 
.PP
Definition at line \fB1129\fP of file \fBcore_cm55\&.h\fP\&.
.SS "__OM uint32_t u32"
Offset: 0x000 ( /W) ITM Stimulus Port 32-bit 
.PP
Definition at line \fB1046\fP of file \fBcore_cm7\&.h\fP\&.
.SS "__OM uint32_t u32"
Offset: 0x000 ( /W) ITM Stimulus Port 32-bit 
.PP
Definition at line \fB1125\fP of file \fBcore_cm85\&.h\fP\&.
.SS "__OM uint32_t u32"
Offset: 0x000 ( /W) ITM Stimulus Port 32-bit 
.PP
Definition at line \fB1084\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__OM uint8_t u8"
Offset: 0x000 ( /W) ITM Stimulus Port 8-bit 
.PP
Definition at line \fB747\fP of file \fBcore_sc300\&.h\fP\&.
.SS "__OM uint8_t u8"
Offset: 0x000 ( /W) ITM Stimulus Port 8-bit 
.PP
Definition at line \fB1079\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "__OM uint8_t u8"
Offset: 0x000 ( /W) ITM Stimulus Port 8-bit 
.PP
Definition at line \fB1021\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "__OM uint8_t u8"
Offset: 0x000 ( /W) ITM Stimulus Port 8-bit 
.PP
Definition at line \fB1082\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__OM uint8_t u8"
Offset: 0x000 ( /W) ITM Stimulus Port 8-bit 
.PP
Definition at line \fB762\fP of file \fBcore_cm3\&.h\fP\&.
.SS "__OM uint8_t u8"
Offset: 0x000 ( /W) ITM Stimulus Port 8-bit 
.PP
Definition at line \fB1021\fP of file \fBcore_cm33\&.h\fP\&.
.SS "__OM uint8_t u8"
Offset: 0x000 ( /W) ITM Stimulus Port 8-bit 
.PP
Definition at line \fB1021\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "__OM uint8_t u8"
Offset: 0x000 ( /W) ITM Stimulus Port 8-bit 
.PP
Definition at line \fB820\fP of file \fBcore_cm4\&.h\fP\&.
.SS "__OM uint8_t u8"
Offset: 0x000 ( /W) ITM Stimulus Port 8-bit 
.PP
Definition at line \fB1127\fP of file \fBcore_cm55\&.h\fP\&.
.SS "__OM uint8_t u8"
Offset: 0x000 ( /W) ITM Stimulus Port 8-bit 
.PP
Definition at line \fB1044\fP of file \fBcore_cm7\&.h\fP\&.
.SS "__OM uint8_t u8"
Offset: 0x000 ( /W) ITM Stimulus Port 8-bit 
.PP
Definition at line \fB1123\fP of file \fBcore_cm85\&.h\fP\&.
.SS "__OM uint8_t u8"
Offset: 0x000 ( /W) ITM Stimulus Port 8-bit 
.PP
Definition at line \fB1082\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t UBTI_EN"
bit: 5 Unprivileged branch target identification enable 
.PP
Definition at line \fB448\fP of file \fBcore_cm85\&.h\fP\&.
.SS "uint32_t UBTI_EN"
bit: 5 Unprivileged branch target identification enable 
.PP
Definition at line \fB448\fP of file \fBcore_cm85\&.h\fP\&.
.SS "uint32_t UPAC_EN"
bit: 7 Unprivileged pointer authentication enable 
.PP
Definition at line \fB450\fP of file \fBcore_cm85\&.h\fP\&.
.SS "uint32_t UPAC_EN"
bit: 7 Unprivileged pointer authentication enable 
.PP
Definition at line \fB450\fP of file \fBcore_cm85\&.h\fP\&.
.SS "uint32_t V"
bit: 28 Overflow condition code flag 
.PP
Definition at line \fB336\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t V"
bit: 28 Overflow condition code flag 
.PP
Definition at line \fB217\fP of file \fBcore_sc300\&.h\fP\&.
.SS "uint32_t V"
bit: 28 Overflow condition code flag 
.PP
Definition at line \fB335\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "uint32_t V"
bit: 28 Overflow condition code flag 
.PP
Definition at line \fB329\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "uint32_t V"
bit: 28 Overflow condition code flag 
.PP
Definition at line \fB217\fP of file \fBcore_cm3\&.h\fP\&.
.SS "uint32_t V"
bit: 28 Overflow condition code flag 
.PP
Definition at line \fB329\fP of file \fBcore_cm33\&.h\fP\&.
.SS "uint32_t V"
bit: 28 Overflow condition code flag 
.PP
Definition at line \fB329\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "uint32_t V"
bit: 28 Overflow condition code flag 
.PP
Definition at line \fB272\fP of file \fBcore_cm4\&.h\fP\&.
.SS "uint32_t V"
bit: 28 Overflow condition code flag 
.PP
Definition at line \fB338\fP of file \fBcore_cm55\&.h\fP\&.
.SS "uint32_t V"
bit: 28 Overflow condition code flag 
.PP
Definition at line \fB287\fP of file \fBcore_cm7\&.h\fP\&.
.SS "uint32_t V"
bit: 28 Overflow condition code flag 
.PP
Definition at line \fB334\fP of file \fBcore_cm85\&.h\fP\&.
.SS "uint32_t V"
bit: 28 Overflow condition code flag 
.PP
Definition at line \fB336\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t V"
bit: 28 Overflow condition code flag 
.PP
Definition at line \fB274\fP of file \fBcore_sc300\&.h\fP\&.
.SS "uint32_t V"
bit: 28 Overflow condition code flag 
.PP
Definition at line \fB395\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "uint32_t V"
bit: 28 Overflow condition code flag 
.PP
Definition at line \fB389\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "uint32_t V"
bit: 28 Overflow condition code flag 
.PP
Definition at line \fB396\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t V"
bit: 28 Overflow condition code flag 
.PP
Definition at line \fB274\fP of file \fBcore_cm3\&.h\fP\&.
.SS "uint32_t V"
bit: 28 Overflow condition code flag 
.PP
Definition at line \fB389\fP of file \fBcore_cm33\&.h\fP\&.
.SS "uint32_t V"
bit: 28 Overflow condition code flag 
.PP
Definition at line \fB389\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "uint32_t V"
bit: 28 Overflow condition code flag 
.PP
Definition at line \fB333\fP of file \fBcore_cm4\&.h\fP\&.
.SS "uint32_t V"
bit: 28 Overflow condition code flag 
.PP
Definition at line \fB398\fP of file \fBcore_cm55\&.h\fP\&.
.SS "uint32_t V"
bit: 28 Overflow condition code flag 
.PP
Definition at line \fB348\fP of file \fBcore_cm7\&.h\fP\&.
.SS "uint32_t V"
bit: 28 Overflow condition code flag 
.PP
Definition at line \fB396\fP of file \fBcore_cm85\&.h\fP\&.
.SS "uint32_t V"
bit: 28 Overflow condition code flag 
.PP
Definition at line \fB396\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t VAL"
Offset: 0x008 (R/W) SysTick Current Value Register 
.PP
Definition at line \fB1030\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "__IOM uint32_t VTOR"
Offset: 0x008 (R/W) Vector Table Offset Register 
.PP
Definition at line \fB515\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t w"
Type used for word access 
.PP
Definition at line \fB341\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t w"
Type used for word access 
.PP
Definition at line \fB446\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t w"
Type used for word access 
.PP
Definition at line \fB374\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t w"
Type used for word access 
.PP
Definition at line \fB401\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t Z"
bit: 30 Zero condition code flag 
.PP
Definition at line \fB338\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t Z"
bit: 30 Zero condition code flag 
.PP
Definition at line \fB219\fP of file \fBcore_sc300\&.h\fP\&.
.SS "uint32_t Z"
bit: 30 Zero condition code flag 
.PP
Definition at line \fB337\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "uint32_t Z"
bit: 30 Zero condition code flag 
.PP
Definition at line \fB331\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "uint32_t Z"
bit: 30 Zero condition code flag 
.PP
Definition at line \fB219\fP of file \fBcore_cm3\&.h\fP\&.
.SS "uint32_t Z"
bit: 30 Zero condition code flag 
.PP
Definition at line \fB331\fP of file \fBcore_cm33\&.h\fP\&.
.SS "uint32_t Z"
bit: 30 Zero condition code flag 
.PP
Definition at line \fB331\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "uint32_t Z"
bit: 30 Zero condition code flag 
.PP
Definition at line \fB274\fP of file \fBcore_cm4\&.h\fP\&.
.SS "uint32_t Z"
bit: 30 Zero condition code flag 
.PP
Definition at line \fB340\fP of file \fBcore_cm55\&.h\fP\&.
.SS "uint32_t Z"
bit: 30 Zero condition code flag 
.PP
Definition at line \fB289\fP of file \fBcore_cm7\&.h\fP\&.
.SS "uint32_t Z"
bit: 30 Zero condition code flag 
.PP
Definition at line \fB336\fP of file \fBcore_cm85\&.h\fP\&.
.SS "uint32_t Z"
bit: 30 Zero condition code flag 
.PP
Definition at line \fB338\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t Z"
bit: 30 Zero condition code flag 
.PP
Definition at line \fB276\fP of file \fBcore_sc300\&.h\fP\&.
.SS "uint32_t Z"
bit: 30 Zero condition code flag 
.PP
Definition at line \fB397\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "uint32_t Z"
bit: 30 Zero condition code flag 
.PP
Definition at line \fB391\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "uint32_t Z"
bit: 30 Zero condition code flag 
.PP
Definition at line \fB398\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "uint32_t Z"
bit: 30 Zero condition code flag 
.PP
Definition at line \fB276\fP of file \fBcore_cm3\&.h\fP\&.
.SS "uint32_t Z"
bit: 30 Zero condition code flag 
.PP
Definition at line \fB391\fP of file \fBcore_cm33\&.h\fP\&.
.SS "uint32_t Z"
bit: 30 Zero condition code flag 
.PP
Definition at line \fB391\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "uint32_t Z"
bit: 30 Zero condition code flag 
.PP
Definition at line \fB335\fP of file \fBcore_cm4\&.h\fP\&.
.SS "uint32_t Z"
bit: 30 Zero condition code flag 
.PP
Definition at line \fB400\fP of file \fBcore_cm55\&.h\fP\&.
.SS "uint32_t Z"
bit: 30 Zero condition code flag 
.PP
Definition at line \fB350\fP of file \fBcore_cm7\&.h\fP\&.
.SS "uint32_t Z"
bit: 30 Zero condition code flag 
.PP
Definition at line \fB398\fP of file \fBcore_cm85\&.h\fP\&.
.SS "uint32_t Z"
bit: 30 Zero condition code flag 
.PP
Definition at line \fB398\fP of file \fBcore_armv81mml\&.h\fP\&.
.SH "Author"
.PP 
Generated automatically by Doxygen for Joystick Driver from the source code\&.
