# Loading project pbit
# reading /opt/intelFPGA/20.1/modelsim_ase/linuxaloem/../modelsim.ini
# Loading project full_adder
# Compile of LFSR.v was successful.
# Compile of p_bit.v was successful.
# Compile of qadd.v was successful.
# Compile of qmult.v was successful.
# Compile of tanh_LUT.v was successful.
# Compile of top_level.v failed with 1 errors.
# 6 compiles, 1 failed with 1 error.
# Compile of LFSR.v was successful.
# Compile of p_bit.v was successful.
# Compile of qadd.v was successful.
# Compile of qmult.v was successful.
# Compile of tanh_LUT.v was successful.
# Compile of top_level.v failed with 6 errors.
# 6 compiles, 1 failed with 6 errors.
# Compile of LFSR.v was successful.
# Compile of p_bit.v was successful.
# Compile of qadd.v was successful.
# Compile of qmult.v was successful.
# Compile of tanh_LUT.v was successful.
# Compile of top_level.v failed with 5 errors.
# 6 compiles, 1 failed with 5 errors.
# Compile of LFSR.v was successful.
# Compile of p_bit.v was successful.
# Compile of qadd.v was successful.
# Compile of qmult.v was successful.
# Compile of tanh_LUT.v was successful.
# Compile of top_level.v failed with 5 errors.
# 6 compiles, 1 failed with 5 errors.
# Compile of LFSR.v was successful.
# Compile of p_bit.v was successful.
# Compile of qadd.v was successful.
# Compile of qmult.v was successful.
# Compile of tanh_LUT.v was successful.
# Compile of top_level.v failed with 5 errors.
# 6 compiles, 1 failed with 5 errors.
# Compile of LFSR.v was successful.
# Compile of p_bit.v was successful.
# Compile of qadd.v was successful.
# Compile of qmult.v was successful.
# Compile of tanh_LUT.v was successful.
# Compile of top_level.v failed with 7 errors.
# 6 compiles, 1 failed with 7 errors.
# Compile of LFSR.v was successful.
# Compile of p_bit.v was successful.
# Compile of qadd.v was successful.
# Compile of qmult.v was successful.
# Compile of tanh_LUT.v was successful.
# Compile of top_level.v failed with 5 errors.
# 6 compiles, 1 failed with 5 errors.
# Compile of LFSR.v was successful.
# Compile of p_bit.v was successful.
# Compile of qadd.v was successful.
# Compile of qmult.v was successful.
# Compile of tanh_LUT.v was successful.
# Compile of top_level.v failed with 3 errors.
# 6 compiles, 1 failed with 3 errors.
# Compile of LFSR.v was successful.
# Compile of p_bit.v failed with 1 errors.
# Compile of qadd.v was successful.
# Compile of qmult.v was successful.
# Compile of tanh_LUT.v was successful.
# Compile of top_level.v failed with 3 errors.
# 6 compiles, 2 failed with 4 errors.
# Compile of LFSR.v was successful.
# Compile of p_bit.v failed with 1 errors.
# Compile of qadd.v was successful.
# Compile of qmult.v was successful.
# Compile of tanh_LUT.v was successful.
# Compile of top_level.v failed with 2 errors.
# 6 compiles, 2 failed with 3 errors.
# Compile of LFSR.v was successful.
# Compile of p_bit.v failed with 1 errors.
# Compile of qadd.v was successful.
# Compile of qmult.v was successful.
# Compile of tanh_LUT.v was successful.
# Compile of top_level.v failed with 4 errors.
# 6 compiles, 2 failed with 5 errors.
# Compile of LFSR.v was successful.
# Compile of p_bit.v failed with 1 errors.
# Compile of qadd.v was successful.
# Compile of qmult.v was successful.
# Compile of tanh_LUT.v was successful.
# Compile of top_level.v failed with 1 errors.
# 6 compiles, 2 failed with 2 errors.
# Compile of LFSR.v was successful.
# Compile of p_bit.v was successful with warnings.
# Compile of qadd.v was successful.
# Compile of qmult.v was successful.
# Compile of tanh_LUT.v was successful.
# Compile of top_level.v failed with 1 errors.
# 6 compiles, 1 failed with 1 error.
# Compile of LFSR.v was successful.
# Compile of p_bit.v was successful with warnings.
# Compile of qadd.v was successful.
# Compile of qmult.v was successful.
# Compile of tanh_LUT.v was successful.
# Compile of top_level.v failed with 1 errors.
# 6 compiles, 1 failed with 1 error.
# Compile of LFSR.v was successful with warnings.
# Compile of p_bit.v was successful with warnings.
# Compile of qadd.v was successful.
# Compile of qmult.v was successful.
# Compile of tanh_LUT.v was successful.
# Compile of top_level.v failed with 1 errors.
# 6 compiles, 1 failed with 1 error.
# Compile of LFSR.v was successful.
# Compile of p_bit.v was successful.
# Compile of qadd.v was successful.
# Compile of qmult.v was successful.
# Compile of tanh_LUT.v was successful.
# Compile of top_level.v failed with 1 errors.
# 6 compiles, 1 failed with 1 error.
# Compile of LFSR.v was successful.
# Compile of p_bit.v was successful.
# Compile of qadd.v was successful.
# Compile of qmult.v was successful.
# Compile of tanh_LUT.v was successful.
# Compile of top_level.v was successful.
# 6 compiles, 0 failed with no errors.
# Compile of LFSR.v was successful.
# Compile of p_bit.v was successful.
# Compile of qadd.v was successful.
# Compile of qmult.v was successful.
# Compile of tanh_LUT.v was successful.
# Compile of top_level.v was successful.
# Compile of pbit_tb.v was successful.
# 7 compiles, 0 failed with no errors.
vsim work.pbit_tb
# vsim work.pbit_tb 
# Start time: 02:37:28 on Apr 01,2024
# Loading work.pbit_tb
# Loading work.Top_level
# Loading work.pbit
# Loading work.LFSR
# Loading work.tanh_LUT
# Loading work.qmult
# Loading work.qadd
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'o_result'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[0]/genblk1[1]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 265
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ovr'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[0]/genblk1[1]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 265
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'o_result'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[0]/genblk1[2]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 265
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ovr'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[0]/genblk1[2]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 265
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'o_result'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[0]/genblk1[3]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 265
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ovr'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[0]/genblk1[3]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 265
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'o_result'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[0]/genblk1[4]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 265
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ovr'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[0]/genblk1[4]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 265
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'o_result'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[1]/genblk1[0]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 265
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ovr'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[1]/genblk1[0]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 265
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'o_result'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[1]/genblk1[2]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 265
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ovr'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[1]/genblk1[2]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 265
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'o_result'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[1]/genblk1[3]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 265
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ovr'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[1]/genblk1[3]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 265
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'o_result'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[1]/genblk1[4]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 265
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ovr'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[1]/genblk1[4]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 265
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'o_result'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[2]/genblk1[0]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 265
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ovr'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[2]/genblk1[0]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 265
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'o_result'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[2]/genblk1[1]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 265
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ovr'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[2]/genblk1[1]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 265
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'o_result'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[2]/genblk1[3]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 265
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ovr'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[2]/genblk1[3]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 265
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'o_result'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[2]/genblk1[4]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 265
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ovr'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[2]/genblk1[4]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 265
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'o_result'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[3]/genblk1[0]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 265
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ovr'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[3]/genblk1[0]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 265
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'o_result'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[3]/genblk1[1]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 265
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ovr'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[3]/genblk1[1]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 265
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'o_result'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[3]/genblk1[2]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 265
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ovr'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[3]/genblk1[2]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 265
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'o_result'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[3]/genblk1[4]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 265
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ovr'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[3]/genblk1[4]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 265
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'o_result'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[4]/genblk1[0]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 265
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ovr'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[4]/genblk1[0]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 265
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'o_result'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[4]/genblk1[1]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 265
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ovr'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[4]/genblk1[1]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 265
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'o_result'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[4]/genblk1[2]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 265
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ovr'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[4]/genblk1[2]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 265
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'o_result'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[4]/genblk1[3]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 265
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ovr'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[4]/genblk1[3]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 265
# Error loading design
# End time: 02:37:28 on Apr 01,2024, Elapsed time: 0:00:00
# Errors: 40, Warnings: 24
# Compile of LFSR.v was successful.
# Compile of p_bit.v was successful.
# Compile of qadd.v was successful.
# Compile of qmult.v was successful.
# Compile of tanh_LUT.v was successful.
# Compile of top_level.v failed with 1 errors.
# Compile of pbit_tb.v was successful.
# 7 compiles, 1 failed with 1 error.
# Compile of LFSR.v was successful.
# Compile of p_bit.v was successful.
# Compile of qadd.v was successful.
# Compile of qmult.v was successful.
# Compile of tanh_LUT.v was successful.
# Compile of top_level.v was successful with warnings.
# Compile of pbit_tb.v was successful.
# 7 compiles, 0 failed with no errors.
vsim work.pbit_tb
# vsim work.pbit_tb 
# Start time: 02:56:23 on Apr 01,2024
# Loading work.pbit_tb
# Loading work.Top_level
# Loading work.pbit
# Loading work.LFSR
# Loading work.tanh_LUT
# Loading work.qmult
# Loading work.qadd
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'o_result'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[0]/genblk1[1]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 263
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ovr'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[0]/genblk1[1]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 263
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'o_result'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[0]/genblk1[2]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 263
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ovr'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[0]/genblk1[2]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 263
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'o_result'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[0]/genblk1[3]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 263
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ovr'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[0]/genblk1[3]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 263
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'o_result'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[0]/genblk1[4]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 263
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ovr'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[0]/genblk1[4]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 263
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'o_result'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[1]/genblk1[0]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 263
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ovr'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[1]/genblk1[0]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 263
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'o_result'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[1]/genblk1[2]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 263
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ovr'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[1]/genblk1[2]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 263
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'o_result'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[1]/genblk1[3]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 263
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ovr'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[1]/genblk1[3]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 263
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'o_result'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[1]/genblk1[4]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 263
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ovr'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[1]/genblk1[4]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 263
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'o_result'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[2]/genblk1[0]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 263
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ovr'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[2]/genblk1[0]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 263
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'o_result'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[2]/genblk1[1]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 263
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ovr'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[2]/genblk1[1]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 263
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'o_result'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[2]/genblk1[3]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 263
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ovr'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[2]/genblk1[3]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 263
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'o_result'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[2]/genblk1[4]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 263
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ovr'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[2]/genblk1[4]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 263
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'o_result'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[3]/genblk1[0]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 263
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ovr'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[3]/genblk1[0]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 263
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'o_result'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[3]/genblk1[1]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 263
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ovr'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[3]/genblk1[1]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 263
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'o_result'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[3]/genblk1[2]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 263
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ovr'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[3]/genblk1[2]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 263
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'o_result'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[3]/genblk1[4]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 263
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ovr'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[3]/genblk1[4]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 263
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'o_result'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[4]/genblk1[0]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 263
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ovr'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[4]/genblk1[0]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 263
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'o_result'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[4]/genblk1[1]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 263
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ovr'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[4]/genblk1[1]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 263
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'o_result'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[4]/genblk1[2]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 263
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ovr'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[4]/genblk1[2]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 263
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'o_result'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[4]/genblk1[3]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 263
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ovr'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[4]/genblk1[3]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 263
# Error loading design
# End time: 02:56:23 on Apr 01,2024, Elapsed time: 0:00:00
# Errors: 40, Warnings: 3
# Compile of LFSR.v was successful.
# Compile of p_bit.v was successful.
# Compile of qadd.v was successful.
# Compile of qmult.v was successful.
# Compile of tanh_LUT.v was successful.
# Compile of top_level.v was successful.
# Compile of pbit_tb.v was successful.
# 7 compiles, 0 failed with no errors.
vsim work.pbit_tb
# vsim work.pbit_tb 
# Start time: 03:02:27 on Apr 01,2024
# Loading work.pbit_tb
# Loading work.Top_level
# Loading work.pbit
# Loading work.LFSR
# Loading work.tanh_LUT
# Loading work.qmult
# Loading work.qadd
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'o_result'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[0]/genblk1[1]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 259
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ovr'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[0]/genblk1[1]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 259
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'o_result'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[0]/genblk1[2]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 259
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ovr'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[0]/genblk1[2]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 259
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'o_result'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[0]/genblk1[3]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 259
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ovr'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[0]/genblk1[3]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 259
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'o_result'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[0]/genblk1[4]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 259
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ovr'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[0]/genblk1[4]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 259
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'o_result'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[1]/genblk1[0]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 259
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ovr'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[1]/genblk1[0]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 259
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'o_result'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[1]/genblk1[2]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 259
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ovr'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[1]/genblk1[2]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 259
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'o_result'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[1]/genblk1[3]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 259
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ovr'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[1]/genblk1[3]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 259
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'o_result'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[1]/genblk1[4]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 259
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ovr'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[1]/genblk1[4]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 259
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'o_result'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[2]/genblk1[0]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 259
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ovr'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[2]/genblk1[0]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 259
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'o_result'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[2]/genblk1[1]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 259
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ovr'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[2]/genblk1[1]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 259
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'o_result'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[2]/genblk1[3]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 259
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ovr'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[2]/genblk1[3]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 259
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'o_result'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[2]/genblk1[4]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 259
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ovr'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[2]/genblk1[4]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 259
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'o_result'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[3]/genblk1[0]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 259
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ovr'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[3]/genblk1[0]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 259
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'o_result'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[3]/genblk1[1]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 259
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ovr'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[3]/genblk1[1]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 259
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'o_result'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[3]/genblk1[2]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 259
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ovr'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[3]/genblk1[2]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 259
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'o_result'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[3]/genblk1[4]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 259
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ovr'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[3]/genblk1[4]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 259
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'o_result'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[4]/genblk1[0]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 259
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ovr'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[4]/genblk1[0]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 259
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'o_result'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[4]/genblk1[1]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 259
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ovr'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[4]/genblk1[1]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 259
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'o_result'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[4]/genblk1[2]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 259
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ovr'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[4]/genblk1[2]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 259
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'o_result'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[4]/genblk1[3]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 259
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'ovr'.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb/TT/multipliers[4]/genblk1[3]/genblk1/mult_z File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/top_level.v Line: 259
# Error loading design
# End time: 03:02:27 on Apr 01,2024, Elapsed time: 0:00:00
# Errors: 40, Warnings: 2
# Compile of LFSR.v was successful.
# Compile of p_bit.v was successful.
# Compile of qadd.v was successful.
# Compile of qmult.v was successful.
# Compile of tanh_LUT.v was successful.
# Compile of top_level.v was successful.
# Compile of pbit_tb.v was successful.
# 7 compiles, 0 failed with no errors.
vsim work.pbit_tb
# vsim work.pbit_tb 
# Start time: 04:36:20 on Apr 01,2024
# Loading work.pbit_tb
# Loading work.Top_level
# Loading work.pbit
# Loading work.LFSR
# Loading work.tanh_LUT
# Loading work.qmult
# Loading work.qadd
add wave -position end  sim:/pbit_tb/CLK_PERIOD
add wave -position end  sim:/pbit_tb/P
add wave -position end  sim:/pbit_tb/CLK
add wave -position end  sim:/pbit_tb/RST
add wave -position end  sim:/pbit_tb/p_out
add wave -position end  sim:/pbit_tb/count
add wave -position end  sim:/pbit_tb/clk_div15
add wave -position end  sim:/pbit_tb/count2
add wave -position end  sim:/pbit_tb/hmm
add wave -position end  sim:/pbit_tb/i
add wave -position 3  sim:/pbit_tb/TT/update_sequence
run
# Compile of LFSR.v was successful.
# Compile of p_bit.v was successful.
# Compile of qadd.v was successful.
# Compile of qmult.v was successful.
# Compile of tanh_LUT.v was successful.
# Compile of top_level.v was successful.
# Compile of pbit_tb.v was successful.
# 7 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.pbit_tb
# Loading work.Top_level
# Loading work.pbit
# Loading work.LFSR
# Loading work.tanh_LUT
# Loading work.qmult
# Loading work.qadd
run
# Compile of LFSR.v was successful.
# Compile of p_bit.v was successful.
# Compile of qadd.v was successful.
# Compile of qmult.v was successful.
# Compile of tanh_LUT.v was successful.
# Compile of top_level.v was successful.
# Compile of pbit_tb.v was successful.
# 7 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.pbit_tb
# Loading work.Top_level
# Loading work.pbit
# Loading work.LFSR
# Loading work.tanh_LUT
# Loading work.qmult
# Loading work.qadd
run
# Compile of LFSR.v was successful.
# Compile of p_bit.v was successful.
# Compile of qadd.v was successful.
# Compile of qmult.v was successful.
# Compile of tanh_LUT.v was successful.
# Compile of top_level.v was successful.
# Compile of pbit_tb.v was successful.
# 7 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.pbit_tb
# Loading work.Top_level
# Loading work.pbit
# Loading work.LFSR
# Loading work.tanh_LUT
# Loading work.qmult
# Loading work.qadd
run
# Compile of LFSR.v was successful.
# Compile of p_bit.v was successful.
# Compile of qadd.v was successful.
# Compile of qmult.v was successful.
# Compile of tanh_LUT.v was successful.
# Compile of top_level.v was successful.
# Compile of pbit_tb.v was successful.
# 7 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.pbit_tb
# Loading work.Top_level
# Loading work.pbit
# Loading work.LFSR
# Loading work.tanh_LUT
# Loading work.qmult
# Loading work.qadd
# ** Fatal: (vsim-3373) Range of part-select [0:4] into 'p_out' [4:0] is reversed.
#    Time: 0 ps  Iteration: 0  Instance: /pbit_tb File: /home/ullas/Probabilistic-Computer-Design/pbit/adder/pbit_tb.v Line: 47
# FATAL ERROR while loading design
# Compile of LFSR.v was successful.
# Compile of p_bit.v was successful.
# Compile of qadd.v was successful.
# Compile of qmult.v was successful.
# Compile of tanh_LUT.v was successful.
# Compile of top_level.v was successful.
# Compile of pbit_tb.v failed with 7 errors.
# 7 compiles, 1 failed with 7 errors.
# Compile of LFSR.v was successful.
# Compile of p_bit.v was successful.
# Compile of qadd.v was successful.
# Compile of qmult.v was successful.
# Compile of tanh_LUT.v was successful.
# Compile of top_level.v was successful.
# Compile of pbit_tb.v failed with 7 errors.
# 7 compiles, 1 failed with 7 errors.
# Compile of LFSR.v was successful.
# Compile of p_bit.v was successful.
# Compile of qadd.v was successful.
# Compile of qmult.v was successful.
# Compile of tanh_LUT.v was successful.
# Compile of top_level.v was successful.
# Compile of pbit_tb.v failed with 2 errors.
# 7 compiles, 1 failed with 2 errors.
# Compile of LFSR.v was successful.
# Compile of p_bit.v was successful.
# Compile of qadd.v was successful.
# Compile of qmult.v was successful.
# Compile of tanh_LUT.v was successful.
# Compile of top_level.v was successful.
# Compile of pbit_tb.v failed with 1 errors.
# 7 compiles, 1 failed with 1 error.
# Compile of LFSR.v was successful.
# Compile of p_bit.v was successful.
# Compile of qadd.v was successful.
# Compile of qmult.v was successful.
# Compile of tanh_LUT.v was successful.
# Compile of top_level.v was successful.
# Compile of pbit_tb.v was successful.
# 7 compiles, 0 failed with no errors.
vsim work.pbit_tb
# vsim work.pbit_tb 
# Start time: 04:36:20 on Apr 01,2024
# Loading work.pbit_tb
# Loading work.Top_level
# Loading work.pbit
# Loading work.LFSR
# Loading work.tanh_LUT
# Loading work.qmult
# Loading work.qadd
run
