read -sv run_verilog_mid/adder_32b_19_84_baa963b5cea8c1be3d1264b5ecf127c5.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_19_84_baa963b5cea8c1be3d1264b5ecf127c5_yosys.v
