// Seed: 528003603
module module_0 (
    output wand id_0,
    input  wire id_1,
    output wand id_2,
    input  tri  id_3
);
  wire id_5;
endmodule
module module_1 (
    input wand id_0,
    output logic id_1,
    input wand id_2,
    input uwire id_3,
    input tri0 id_4,
    input logic id_5,
    input supply1 id_6,
    input logic id_7,
    output tri id_8,
    output logic id_9
);
  always begin
    id_9 <= ~1;
    return {id_6, id_6};
    id_1 <= id_5;
  end
  assign id_1 = id_7;
  module_0(
      id_8, id_6, id_8, id_6
  );
  wire id_11, id_12;
endmodule
