--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml audio_device.twx audio_device.ncd -o audio_device.twr
audio_device.pcf -ucf audio_device.ucf

Design file:              audio_device.ncd
Physical constraint file: audio_device.pcf
Device,package,speed:     xc6slx45,csg484,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.742ns (period - min period limit)
  Period: 1.667ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Logical resource: RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: RAMRapper/u_memory_interface/memc3_infrastructure_inst/clk_2x_0
--------------------------------------------------------------------------------
Slack: 0.742ns (period - min period limit)
  Period: 1.667ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Logical resource: RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Location pin: PLL_ADV_X0Y2.CLKOUT1
  Clock network: RAMRapper/u_memory_interface/memc3_infrastructure_inst/clk_2x_180
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Logical resource: RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN2
  Clock network: RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in   
      = PERIOD TIMEGRP         
"RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"    
     TS_sys_clk_pin * 0.75 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 24280 paths analyzed, 1619 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.102ns.
--------------------------------------------------------------------------------

Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6 (SLICE_X31Y58.CE), 166 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35 (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6 (FF)
  Requirement:          13.333ns
  Data Path Delay:      9.972ns (Levels of Logic = 6)
  Clock Path Skew:      -0.026ns (0.571 - 0.597)
  Source Clock:         RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35 to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y72.AQ      Tcko                  0.391   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35
    SLICE_X46Y67.B3      net (fanout=11)       2.059   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35
    SLICE_X46Y67.BMUX    Tilo                  0.251   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_25_o_wide_mux_246_OUT<5>61
    SLICE_X32Y70.A1      net (fanout=7)        1.486   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_25_o_wide_mux_246_OUT<5>6
    SLICE_X32Y70.A       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>4
    SLICE_X32Y70.C1      net (fanout=5)        0.449   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X32Y70.C       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032<1>3
    SLICE_X27Y72.C6      net (fanout=7)        0.694   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032
    SLICE_X27Y72.C       Tilo                  0.259   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1534_inv
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3
    SLICE_X24Y72.C1      net (fanout=2)        0.847   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3
    SLICE_X24Y72.CMUX    Tilo                  0.251   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv_SW0
    SLICE_X24Y72.A2      net (fanout=1)        0.595   N26
    SLICE_X24Y72.A       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv
    SLICE_X31Y58.CE      net (fanout=3)        1.735   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1235_inv
    SLICE_X31Y58.CLK     Tceck                 0.340   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<6>
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6
    -------------------------------------------------  ---------------------------
    Total                                      9.972ns (2.107ns logic, 7.865ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18 (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6 (FF)
  Requirement:          13.333ns
  Data Path Delay:      9.755ns (Levels of Logic = 6)
  Clock Path Skew:      -0.046ns (0.479 - 0.525)
  Source Clock:         RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18 to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y53.AMUX    Tshcko                0.455   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state[2]_sync_rst_AND_21_o_inv
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18
    SLICE_X32Y73.A2      net (fanout=7)        2.627   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18
    SLICE_X32Y73.AMUX    Tilo                  0.251   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>3
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>3
    SLICE_X32Y70.A4      net (fanout=1)        0.637   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>3
    SLICE_X32Y70.A       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>4
    SLICE_X32Y70.C1      net (fanout=5)        0.449   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X32Y70.C       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032<1>3
    SLICE_X27Y72.C6      net (fanout=7)        0.694   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032
    SLICE_X27Y72.C       Tilo                  0.259   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1534_inv
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3
    SLICE_X24Y72.C1      net (fanout=2)        0.847   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3
    SLICE_X24Y72.CMUX    Tilo                  0.251   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv_SW0
    SLICE_X24Y72.A2      net (fanout=1)        0.595   N26
    SLICE_X24Y72.A       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv
    SLICE_X31Y58.CE      net (fanout=3)        1.735   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1235_inv
    SLICE_X31Y58.CLK     Tceck                 0.340   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<6>
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6
    -------------------------------------------------  ---------------------------
    Total                                      9.755ns (2.171ns logic, 7.584ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.657ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46 (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6 (FF)
  Requirement:          13.333ns
  Data Path Delay:      9.561ns (Levels of Logic = 8)
  Clock Path Skew:      -0.011ns (0.147 - 0.158)
  Source Clock:         RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46 to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y59.AQ      Tcko                  0.391   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd51
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46
    SLICE_X27Y70.C1      net (fanout=16)       1.721   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46
    SLICE_X27Y70.C       Tilo                  0.259   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>111
    SLICE_X27Y73.D3      net (fanout=8)        0.704   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>11
    SLICE_X27Y73.D       Tilo                  0.259   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd17
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1_SW1
    SLICE_X27Y73.C6      net (fanout=1)        0.118   N170
    SLICE_X27Y73.C       Tilo                  0.259   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd17
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X27Y72.B3      net (fanout=2)        0.468   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X27Y72.B       Tilo                  0.259   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1534_inv
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>_SW0
    SLICE_X27Y72.A5      net (fanout=1)        0.187   N56
    SLICE_X27Y72.A       Tilo                  0.259   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1534_inv
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>
    SLICE_X27Y72.C2      net (fanout=10)       0.445   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X27Y72.C       Tilo                  0.259   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1534_inv
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3
    SLICE_X24Y72.C1      net (fanout=2)        0.847   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3
    SLICE_X24Y72.CMUX    Tilo                  0.251   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv_SW0
    SLICE_X24Y72.A2      net (fanout=1)        0.595   N26
    SLICE_X24Y72.A       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv
    SLICE_X31Y58.CE      net (fanout=3)        1.735   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1235_inv
    SLICE_X31Y58.CLK     Tceck                 0.340   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<6>
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6
    -------------------------------------------------  ---------------------------
    Total                                      9.561ns (2.741ns logic, 6.820ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------

Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5 (SLICE_X32Y102.SR), 126 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd50 (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5 (FF)
  Requirement:          13.333ns
  Data Path Delay:      9.556ns (Levels of Logic = 3)
  Clock Path Skew:      -0.049ns (0.453 - 0.502)
  Source Clock:         RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd50 to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y73.DMUX    Tshcko                0.488   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd51-In
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd50
    SLICE_X39Y54.D5      net (fanout=8)        2.199   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd50
    SLICE_X39Y54.D       Tilo                  0.259   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<1>
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0816_inv_01111
    SLICE_X33Y76.B3      net (fanout=8)        2.045   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0816_inv_0111
    SLICE_X33Y76.B       Tilo                  0.259   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<7>
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<3>
    SLICE_X26Y91.C5      net (fanout=14)       2.161   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>_inv_inv
    SLICE_X26Y91.C       Tilo                  0.204   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1
    SLICE_X32Y102.SR     net (fanout=2)        1.486   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable
    SLICE_X32Y102.CLK    Tsrck                 0.455   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5
    -------------------------------------------------  ---------------------------
    Total                                      9.556ns (1.665ns logic, 7.891ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.956ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd13 (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5 (FF)
  Requirement:          13.333ns
  Data Path Delay:      9.226ns (Levels of Logic = 5)
  Clock Path Skew:      -0.047ns (0.453 - 0.500)
  Source Clock:         RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd13 to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y72.CQ      Tcko                  0.447   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd13
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd13
    SLICE_X24Y72.C2      net (fanout=7)        1.052   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd13
    SLICE_X24Y72.C       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0816_inv_021
    SLICE_X30Y69.A4      net (fanout=9)        1.260   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0816_inv_02
    SLICE_X30Y69.A       Tilo                  0.203   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd25
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable22
    SLICE_X31Y73.C4      net (fanout=2)        1.479   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable22
    SLICE_X31Y73.C       Tilo                  0.259   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable26
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable24
    SLICE_X26Y91.D6      net (fanout=3)        1.847   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2
    SLICE_X26Y91.D       Tilo                  0.203   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable31
    SLICE_X26Y91.C6      net (fanout=3)        0.126   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3
    SLICE_X26Y91.C       Tilo                  0.204   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1
    SLICE_X32Y102.SR     net (fanout=2)        1.486   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable
    SLICE_X32Y102.CLK    Tsrck                 0.455   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5
    -------------------------------------------------  ---------------------------
    Total                                      9.226ns (1.976ns logic, 7.250ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.996ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd11 (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5 (FF)
  Requirement:          13.333ns
  Data Path Delay:      9.186ns (Levels of Logic = 5)
  Clock Path Skew:      -0.047ns (0.453 - 0.500)
  Source Clock:         RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd11 to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y72.BQ      Tcko                  0.447   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd13
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd11
    SLICE_X24Y72.C3      net (fanout=4)        1.012   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd11
    SLICE_X24Y72.C       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0816_inv_021
    SLICE_X30Y69.A4      net (fanout=9)        1.260   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n0816_inv_02
    SLICE_X30Y69.A       Tilo                  0.203   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd25
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable22
    SLICE_X31Y73.C4      net (fanout=2)        1.479   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable22
    SLICE_X31Y73.C       Tilo                  0.259   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable26
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable24
    SLICE_X26Y91.D6      net (fanout=3)        1.847   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2
    SLICE_X26Y91.D       Tilo                  0.203   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable31
    SLICE_X26Y91.C6      net (fanout=3)        0.126   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3
    SLICE_X26Y91.C       Tilo                  0.204   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1
    SLICE_X32Y102.SR     net (fanout=2)        1.486   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable
    SLICE_X32Y102.CLK    Tsrck                 0.455   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5
    -------------------------------------------------  ---------------------------
    Total                                      9.186ns (1.976ns logic, 7.210ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_0 (SLICE_X28Y58.CE), 166 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.633ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35 (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_0 (FF)
  Requirement:          13.333ns
  Data Path Delay:      9.591ns (Levels of Logic = 6)
  Clock Path Skew:      -0.005ns (0.592 - 0.597)
  Source Clock:         RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35 to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y72.AQ      Tcko                  0.391   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35
    SLICE_X46Y67.B3      net (fanout=11)       2.059   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35
    SLICE_X46Y67.BMUX    Tilo                  0.251   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_25_o_wide_mux_246_OUT<5>61
    SLICE_X32Y70.A1      net (fanout=7)        1.486   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_25_o_wide_mux_246_OUT<5>6
    SLICE_X32Y70.A       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>4
    SLICE_X32Y70.C1      net (fanout=5)        0.449   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X32Y70.C       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032<1>3
    SLICE_X27Y72.C6      net (fanout=7)        0.694   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032
    SLICE_X27Y72.C       Tilo                  0.259   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1534_inv
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3
    SLICE_X24Y72.C1      net (fanout=2)        0.847   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3
    SLICE_X24Y72.CMUX    Tilo                  0.251   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv_SW0
    SLICE_X24Y72.A2      net (fanout=1)        0.595   N26
    SLICE_X24Y72.A       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv
    SLICE_X28Y58.CE      net (fanout=3)        1.359   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1235_inv
    SLICE_X28Y58.CLK     Tceck                 0.335   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<3>
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_0
    -------------------------------------------------  ---------------------------
    Total                                      9.591ns (2.102ns logic, 7.489ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.841ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18 (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_0 (FF)
  Requirement:          13.333ns
  Data Path Delay:      9.374ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.237 - 0.251)
  Source Clock:         RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18 to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y53.AMUX    Tshcko                0.455   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state[2]_sync_rst_AND_21_o_inv
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18
    SLICE_X32Y73.A2      net (fanout=7)        2.627   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18
    SLICE_X32Y73.AMUX    Tilo                  0.251   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>3
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>3
    SLICE_X32Y70.A4      net (fanout=1)        0.637   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>3
    SLICE_X32Y70.A       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<1>4
    SLICE_X32Y70.C1      net (fanout=5)        0.449   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<1>
    SLICE_X32Y70.C       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1311_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032<1>3
    SLICE_X27Y72.C6      net (fanout=7)        0.694   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1032
    SLICE_X27Y72.C       Tilo                  0.259   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1534_inv
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3
    SLICE_X24Y72.C1      net (fanout=2)        0.847   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3
    SLICE_X24Y72.CMUX    Tilo                  0.251   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv_SW0
    SLICE_X24Y72.A2      net (fanout=1)        0.595   N26
    SLICE_X24Y72.A       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv
    SLICE_X28Y58.CE      net (fanout=3)        1.359   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1235_inv
    SLICE_X28Y58.CLK     Tceck                 0.335   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<3>
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_0
    -------------------------------------------------  ---------------------------
    Total                                      9.374ns (2.166ns logic, 7.208ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46 (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_0 (FF)
  Requirement:          13.333ns
  Data Path Delay:      9.180ns (Levels of Logic = 8)
  Clock Path Skew:      -0.006ns (0.500 - 0.506)
  Source Clock:         RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.104ns

  Clock Uncertainty:          0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.195ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46 to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y59.AQ      Tcko                  0.391   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd51
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46
    SLICE_X27Y70.C1      net (fanout=16)       1.721   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46
    SLICE_X27Y70.C       Tilo                  0.259   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>111
    SLICE_X27Y73.D3      net (fanout=8)        0.704   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>11
    SLICE_X27Y73.D       Tilo                  0.259   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd17
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1_SW1
    SLICE_X27Y73.C6      net (fanout=1)        0.118   N170
    SLICE_X27Y73.C       Tilo                  0.259   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd17
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X27Y72.B3      net (fanout=2)        0.468   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>1
    SLICE_X27Y72.B       Tilo                  0.259   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1534_inv
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>_SW0
    SLICE_X27Y72.A5      net (fanout=1)        0.187   N56
    SLICE_X27Y72.A       Tilo                  0.259   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1534_inv
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE<2>
    SLICE_X27Y72.C2      net (fanout=10)       0.445   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<2>
    SLICE_X27Y72.C       Tilo                  0.259   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1534_inv
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3
    SLICE_X24Y72.C1      net (fanout=2)        0.847   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv3
    SLICE_X24Y72.CMUX    Tilo                  0.251   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv_SW0
    SLICE_X24Y72.A2      net (fanout=1)        0.595   N26
    SLICE_X24Y72.A       Tilo                  0.205   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1858_inv1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1235_inv
    SLICE_X28Y58.CE      net (fanout=3)        1.359   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1235_inv
    SLICE_X28Y58.CLK     Tceck                 0.335   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA<3>
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_0
    -------------------------------------------------  ---------------------------
    Total                                      9.180ns (2.736ns logic, 6.444ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in
        = PERIOD TIMEGRP
        "RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"
        TS_sys_clk_pin * 0.75 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_en (SLICE_X27Y74.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.340ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_en (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.342ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.072 - 0.070)
  Source Clock:         RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Destination Clock:    RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y75.AQ      Tcko                  0.198   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X27Y74.SR      net (fanout=78)       0.275   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X27Y74.CLK     Tcksr       (-Th)     0.131   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_en
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_en
    -------------------------------------------------  ---------------------------
    Total                                      0.342ns (0.067ns logic, 0.275ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------

Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4 (SLICE_X31Y75.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3 (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Destination Clock:    RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3 to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y75.CQ      Tcko                  0.198   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<5>
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3
    SLICE_X31Y75.C5      net (fanout=3)        0.062   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<3>
    SLICE_X31Y75.CLK     Tah         (-Th)    -0.155   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<5>
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<4>1
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.353ns logic, 0.062ns route)
                                                       (85.1% logic, 14.9% route)

--------------------------------------------------------------------------------

Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN (SLICE_X12Y72.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.417ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Destination Clock:    RAMRapper/u_memory_interface/c3_mcb_drp_clk rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y72.DQ      Tcko                  0.200   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN
    SLICE_X12Y72.D6      net (fanout=2)        0.027   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN
    SLICE_X12Y72.CLK     Tah         (-Th)    -0.190   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN_rstpot
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN
    -------------------------------------------------  ---------------------------
    Total                                      0.417ns (0.390ns logic, 0.027ns route)
                                                       (93.5% logic, 6.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in
        = PERIOD TIMEGRP
        "RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"
        TS_sys_clk_pin * 0.75 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 11.603ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: RAMRapper/u_memory_interface/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Logical resource: RAMRapper/u_memory_interface/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Location pin: BUFGMUX_X2Y12.I0
  Clock network: RAMRapper/u_memory_interface/memc3_infrastructure_inst/mcb_drp_clk_bufg_in
--------------------------------------------------------------------------------
Slack: 12.333ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: RAMRapper/u_memory_interface/c3_mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 12.903ns (period - (min high pulse limit / (high pulse / period)))
  Period: 13.333ns
  High pulse: 6.666ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<3>/SR
  Logical resource: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_0/SR
  Location pin: SLICE_X46Y82.SR
  Clock network: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in =        
 PERIOD TIMEGRP         
"RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in"         
TS_sys_clk_pin * 0.375 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2322 paths analyzed, 215 endpoints analyzed, 55 failing endpoints
 55 timing errors detected. (55 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 146329.680ns.
--------------------------------------------------------------------------------

Paths for end point RAMin_10 (SLICE_X22Y105.SR), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     -10.973ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ac/lrck_divider_7 (FF)
  Destination:          RAMin_10 (FF)
  Requirement:          0.002ns
  Data Path Delay:      4.438ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      -6.031ns (1.167 - 7.198)
  Source Clock:         AUD_XCK_OBUF rising at 339759.998ns
  Destination Clock:    systemCLK rising at 339760.000ns
  Clock Uncertainty:    0.506ns

  Clock Uncertainty:          0.506ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.273ns

  Maximum Data Path at Slow Process Corner: ac/lrck_divider_7 to RAMin_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y113.DQ     Tcko                  0.408   ac/lrck_divider<7>
                                                       ac/lrck_divider_7
    SLICE_X23Y111.C3     net (fanout=5)        0.705   ac/lrck_divider<7>
    SLICE_X23Y111.CMUX   Tilo                  0.313   N16
                                                       ac/sample_end<0><7>_SW0
    SLICE_X23Y111.A1     net (fanout=1)        0.603   N18
    SLICE_X23Y111.A      Tilo                  0.259   N16
                                                       ac/sample_end<0><7>
    SLICE_X23Y106.C5     net (fanout=6)        0.582   sample_end<0>
    SLICE_X23Y106.C      Tilo                  0.259   sample_end[1]_reduce_or_23_o
                                                       out1
    SLICE_X23Y106.B6     net (fanout=5)        0.314   sample_end[1]_reduce_or_23_o
    SLICE_X23Y106.B      Tilo                  0.259   sample_end[1]_reduce_or_23_o
                                                       _n01751
    SLICE_X22Y105.SR     net (fanout=2)        0.288   _n0175
    SLICE_X22Y105.CLK    Tsrck                 0.448   RAMin<11>
                                                       RAMin_10
    -------------------------------------------------  ---------------------------
    Total                                      4.438ns (1.946ns logic, 2.492ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -10.886ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ac/lrck_divider_3 (FF)
  Destination:          RAMin_10 (FF)
  Requirement:          0.002ns
  Data Path Delay:      4.350ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      -6.032ns (1.167 - 7.199)
  Source Clock:         AUD_XCK_OBUF rising at 339759.998ns
  Destination Clock:    systemCLK rising at 339760.000ns
  Clock Uncertainty:    0.506ns

  Clock Uncertainty:          0.506ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.273ns

  Maximum Data Path at Slow Process Corner: ac/lrck_divider_3 to RAMin_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y112.DQ     Tcko                  0.408   ac/lrck_divider<3>
                                                       ac/lrck_divider_3
    SLICE_X23Y111.C1     net (fanout=3)        0.617   ac/lrck_divider<3>
    SLICE_X23Y111.CMUX   Tilo                  0.313   N16
                                                       ac/sample_end<0><7>_SW0
    SLICE_X23Y111.A1     net (fanout=1)        0.603   N18
    SLICE_X23Y111.A      Tilo                  0.259   N16
                                                       ac/sample_end<0><7>
    SLICE_X23Y106.C5     net (fanout=6)        0.582   sample_end<0>
    SLICE_X23Y106.C      Tilo                  0.259   sample_end[1]_reduce_or_23_o
                                                       out1
    SLICE_X23Y106.B6     net (fanout=5)        0.314   sample_end[1]_reduce_or_23_o
    SLICE_X23Y106.B      Tilo                  0.259   sample_end[1]_reduce_or_23_o
                                                       _n01751
    SLICE_X22Y105.SR     net (fanout=2)        0.288   _n0175
    SLICE_X22Y105.CLK    Tsrck                 0.448   RAMin<11>
                                                       RAMin_10
    -------------------------------------------------  ---------------------------
    Total                                      4.350ns (1.946ns logic, 2.404ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -10.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ac/lrck_divider_0 (FF)
  Destination:          RAMin_10 (FF)
  Requirement:          0.002ns
  Data Path Delay:      4.271ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      -6.032ns (1.167 - 7.199)
  Source Clock:         AUD_XCK_OBUF rising at 339759.998ns
  Destination Clock:    systemCLK rising at 339760.000ns
  Clock Uncertainty:    0.506ns

  Clock Uncertainty:          0.506ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.273ns

  Maximum Data Path at Slow Process Corner: ac/lrck_divider_0 to RAMin_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y112.AQ     Tcko                  0.408   ac/lrck_divider<3>
                                                       ac/lrck_divider_0
    SLICE_X23Y111.C4     net (fanout=27)       0.538   ac/lrck_divider<0>
    SLICE_X23Y111.CMUX   Tilo                  0.313   N16
                                                       ac/sample_end<0><7>_SW0
    SLICE_X23Y111.A1     net (fanout=1)        0.603   N18
    SLICE_X23Y111.A      Tilo                  0.259   N16
                                                       ac/sample_end<0><7>
    SLICE_X23Y106.C5     net (fanout=6)        0.582   sample_end<0>
    SLICE_X23Y106.C      Tilo                  0.259   sample_end[1]_reduce_or_23_o
                                                       out1
    SLICE_X23Y106.B6     net (fanout=5)        0.314   sample_end[1]_reduce_or_23_o
    SLICE_X23Y106.B      Tilo                  0.259   sample_end[1]_reduce_or_23_o
                                                       _n01751
    SLICE_X22Y105.SR     net (fanout=2)        0.288   _n0175
    SLICE_X22Y105.CLK    Tsrck                 0.448   RAMin<11>
                                                       RAMin_10
    -------------------------------------------------  ---------------------------
    Total                                      4.271ns (1.946ns logic, 2.325ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------

Paths for end point RAMin_4 (SLICE_X23Y105.SR), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     -10.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ac/lrck_divider_7 (FF)
  Destination:          RAMin_4 (FF)
  Requirement:          0.002ns
  Data Path Delay:      4.436ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      -6.031ns (1.167 - 7.198)
  Source Clock:         AUD_XCK_OBUF rising at 339759.998ns
  Destination Clock:    systemCLK rising at 339760.000ns
  Clock Uncertainty:    0.506ns

  Clock Uncertainty:          0.506ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.273ns

  Maximum Data Path at Slow Process Corner: ac/lrck_divider_7 to RAMin_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y113.DQ     Tcko                  0.408   ac/lrck_divider<7>
                                                       ac/lrck_divider_7
    SLICE_X23Y111.C3     net (fanout=5)        0.705   ac/lrck_divider<7>
    SLICE_X23Y111.CMUX   Tilo                  0.313   N16
                                                       ac/sample_end<0><7>_SW0
    SLICE_X23Y111.A1     net (fanout=1)        0.603   N18
    SLICE_X23Y111.A      Tilo                  0.259   N16
                                                       ac/sample_end<0><7>
    SLICE_X23Y106.C5     net (fanout=6)        0.582   sample_end<0>
    SLICE_X23Y106.C      Tilo                  0.259   sample_end[1]_reduce_or_23_o
                                                       out1
    SLICE_X23Y106.B6     net (fanout=5)        0.314   sample_end[1]_reduce_or_23_o
    SLICE_X23Y106.B      Tilo                  0.259   sample_end[1]_reduce_or_23_o
                                                       _n01751
    SLICE_X23Y105.SR     net (fanout=2)        0.288   _n0175
    SLICE_X23Y105.CLK    Tsrck                 0.446   RAMin<4>
                                                       RAMin_4
    -------------------------------------------------  ---------------------------
    Total                                      4.436ns (1.944ns logic, 2.492ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -10.884ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ac/lrck_divider_3 (FF)
  Destination:          RAMin_4 (FF)
  Requirement:          0.002ns
  Data Path Delay:      4.348ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      -6.032ns (1.167 - 7.199)
  Source Clock:         AUD_XCK_OBUF rising at 339759.998ns
  Destination Clock:    systemCLK rising at 339760.000ns
  Clock Uncertainty:    0.506ns

  Clock Uncertainty:          0.506ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.273ns

  Maximum Data Path at Slow Process Corner: ac/lrck_divider_3 to RAMin_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y112.DQ     Tcko                  0.408   ac/lrck_divider<3>
                                                       ac/lrck_divider_3
    SLICE_X23Y111.C1     net (fanout=3)        0.617   ac/lrck_divider<3>
    SLICE_X23Y111.CMUX   Tilo                  0.313   N16
                                                       ac/sample_end<0><7>_SW0
    SLICE_X23Y111.A1     net (fanout=1)        0.603   N18
    SLICE_X23Y111.A      Tilo                  0.259   N16
                                                       ac/sample_end<0><7>
    SLICE_X23Y106.C5     net (fanout=6)        0.582   sample_end<0>
    SLICE_X23Y106.C      Tilo                  0.259   sample_end[1]_reduce_or_23_o
                                                       out1
    SLICE_X23Y106.B6     net (fanout=5)        0.314   sample_end[1]_reduce_or_23_o
    SLICE_X23Y106.B      Tilo                  0.259   sample_end[1]_reduce_or_23_o
                                                       _n01751
    SLICE_X23Y105.SR     net (fanout=2)        0.288   _n0175
    SLICE_X23Y105.CLK    Tsrck                 0.446   RAMin<4>
                                                       RAMin_4
    -------------------------------------------------  ---------------------------
    Total                                      4.348ns (1.944ns logic, 2.404ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -10.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ac/lrck_divider_0 (FF)
  Destination:          RAMin_4 (FF)
  Requirement:          0.002ns
  Data Path Delay:      4.269ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      -6.032ns (1.167 - 7.199)
  Source Clock:         AUD_XCK_OBUF rising at 339759.998ns
  Destination Clock:    systemCLK rising at 339760.000ns
  Clock Uncertainty:    0.506ns

  Clock Uncertainty:          0.506ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.273ns

  Maximum Data Path at Slow Process Corner: ac/lrck_divider_0 to RAMin_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y112.AQ     Tcko                  0.408   ac/lrck_divider<3>
                                                       ac/lrck_divider_0
    SLICE_X23Y111.C4     net (fanout=27)       0.538   ac/lrck_divider<0>
    SLICE_X23Y111.CMUX   Tilo                  0.313   N16
                                                       ac/sample_end<0><7>_SW0
    SLICE_X23Y111.A1     net (fanout=1)        0.603   N18
    SLICE_X23Y111.A      Tilo                  0.259   N16
                                                       ac/sample_end<0><7>
    SLICE_X23Y106.C5     net (fanout=6)        0.582   sample_end<0>
    SLICE_X23Y106.C      Tilo                  0.259   sample_end[1]_reduce_or_23_o
                                                       out1
    SLICE_X23Y106.B6     net (fanout=5)        0.314   sample_end[1]_reduce_or_23_o
    SLICE_X23Y106.B      Tilo                  0.259   sample_end[1]_reduce_or_23_o
                                                       _n01751
    SLICE_X23Y105.SR     net (fanout=2)        0.288   _n0175
    SLICE_X23Y105.CLK    Tsrck                 0.446   RAMin<4>
                                                       RAMin_4
    -------------------------------------------------  ---------------------------
    Total                                      4.269ns (1.944ns logic, 2.325ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------

Paths for end point RAMin_8 (SLICE_X22Y105.SR), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     -10.967ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ac/lrck_divider_7 (FF)
  Destination:          RAMin_8 (FF)
  Requirement:          0.002ns
  Data Path Delay:      4.432ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      -6.031ns (1.167 - 7.198)
  Source Clock:         AUD_XCK_OBUF rising at 339759.998ns
  Destination Clock:    systemCLK rising at 339760.000ns
  Clock Uncertainty:    0.506ns

  Clock Uncertainty:          0.506ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.273ns

  Maximum Data Path at Slow Process Corner: ac/lrck_divider_7 to RAMin_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y113.DQ     Tcko                  0.408   ac/lrck_divider<7>
                                                       ac/lrck_divider_7
    SLICE_X23Y111.C3     net (fanout=5)        0.705   ac/lrck_divider<7>
    SLICE_X23Y111.CMUX   Tilo                  0.313   N16
                                                       ac/sample_end<0><7>_SW0
    SLICE_X23Y111.A1     net (fanout=1)        0.603   N18
    SLICE_X23Y111.A      Tilo                  0.259   N16
                                                       ac/sample_end<0><7>
    SLICE_X23Y106.C5     net (fanout=6)        0.582   sample_end<0>
    SLICE_X23Y106.C      Tilo                  0.259   sample_end[1]_reduce_or_23_o
                                                       out1
    SLICE_X23Y106.B6     net (fanout=5)        0.314   sample_end[1]_reduce_or_23_o
    SLICE_X23Y106.B      Tilo                  0.259   sample_end[1]_reduce_or_23_o
                                                       _n01751
    SLICE_X22Y105.SR     net (fanout=2)        0.288   _n0175
    SLICE_X22Y105.CLK    Tsrck                 0.442   RAMin<11>
                                                       RAMin_8
    -------------------------------------------------  ---------------------------
    Total                                      4.432ns (1.940ns logic, 2.492ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -10.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ac/lrck_divider_3 (FF)
  Destination:          RAMin_8 (FF)
  Requirement:          0.002ns
  Data Path Delay:      4.344ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      -6.032ns (1.167 - 7.199)
  Source Clock:         AUD_XCK_OBUF rising at 339759.998ns
  Destination Clock:    systemCLK rising at 339760.000ns
  Clock Uncertainty:    0.506ns

  Clock Uncertainty:          0.506ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.273ns

  Maximum Data Path at Slow Process Corner: ac/lrck_divider_3 to RAMin_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y112.DQ     Tcko                  0.408   ac/lrck_divider<3>
                                                       ac/lrck_divider_3
    SLICE_X23Y111.C1     net (fanout=3)        0.617   ac/lrck_divider<3>
    SLICE_X23Y111.CMUX   Tilo                  0.313   N16
                                                       ac/sample_end<0><7>_SW0
    SLICE_X23Y111.A1     net (fanout=1)        0.603   N18
    SLICE_X23Y111.A      Tilo                  0.259   N16
                                                       ac/sample_end<0><7>
    SLICE_X23Y106.C5     net (fanout=6)        0.582   sample_end<0>
    SLICE_X23Y106.C      Tilo                  0.259   sample_end[1]_reduce_or_23_o
                                                       out1
    SLICE_X23Y106.B6     net (fanout=5)        0.314   sample_end[1]_reduce_or_23_o
    SLICE_X23Y106.B      Tilo                  0.259   sample_end[1]_reduce_or_23_o
                                                       _n01751
    SLICE_X22Y105.SR     net (fanout=2)        0.288   _n0175
    SLICE_X22Y105.CLK    Tsrck                 0.442   RAMin<11>
                                                       RAMin_8
    -------------------------------------------------  ---------------------------
    Total                                      4.344ns (1.940ns logic, 2.404ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -10.801ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ac/lrck_divider_0 (FF)
  Destination:          RAMin_8 (FF)
  Requirement:          0.002ns
  Data Path Delay:      4.265ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      -6.032ns (1.167 - 7.199)
  Source Clock:         AUD_XCK_OBUF rising at 339759.998ns
  Destination Clock:    systemCLK rising at 339760.000ns
  Clock Uncertainty:    0.506ns

  Clock Uncertainty:          0.506ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.273ns

  Maximum Data Path at Slow Process Corner: ac/lrck_divider_0 to RAMin_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y112.AQ     Tcko                  0.408   ac/lrck_divider<3>
                                                       ac/lrck_divider_0
    SLICE_X23Y111.C4     net (fanout=27)       0.538   ac/lrck_divider<0>
    SLICE_X23Y111.CMUX   Tilo                  0.313   N16
                                                       ac/sample_end<0><7>_SW0
    SLICE_X23Y111.A1     net (fanout=1)        0.603   N18
    SLICE_X23Y111.A      Tilo                  0.259   N16
                                                       ac/sample_end<0><7>
    SLICE_X23Y106.C5     net (fanout=6)        0.582   sample_end<0>
    SLICE_X23Y106.C      Tilo                  0.259   sample_end[1]_reduce_or_23_o
                                                       out1
    SLICE_X23Y106.B6     net (fanout=5)        0.314   sample_end[1]_reduce_or_23_o
    SLICE_X23Y106.B      Tilo                  0.259   sample_end[1]_reduce_or_23_o
                                                       _n01751
    SLICE_X22Y105.SR     net (fanout=2)        0.288   _n0175
    SLICE_X22Y105.CLK    Tsrck                 0.442   RAMin<11>
                                                       RAMin_8
    -------------------------------------------------  ---------------------------
    Total                                      4.265ns (1.940ns logic, 2.325ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in =
        PERIOD TIMEGRP
        "RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in"
        TS_sys_clk_pin * 0.375 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P0RWRMASK2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.424ns (requirement - (clock path skew + uncertainty - data path))
  Source:               address_0 (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.428ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.068 - 0.064)
  Source Clock:         systemCLK rising at 0.000ns
  Destination Clock:    systemCLK rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: address_0 to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y57.AQ       Tcko                  0.198   address<3>
                                                       address_0
    MCB_X0Y1.P0RWRMASK2  net (fanout=23)       0.185   address<0>
    MCB_X0Y1.P0WRCLK     Tmcbckd_RWRMASK(-Th)    -0.045   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.428ns (0.243ns logic, 0.185ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------

Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P0RWRMASK3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.424ns (requirement - (clock path skew + uncertainty - data path))
  Source:               address_0 (FF)
  Destination:          RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.428ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.068 - 0.064)
  Source Clock:         systemCLK rising at 0.000ns
  Destination Clock:    systemCLK rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: address_0 to RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y57.AQ       Tcko                  0.198   address<3>
                                                       address_0
    MCB_X0Y1.P0RWRMASK3  net (fanout=23)       0.185   address<0>
    MCB_X0Y1.P0WRCLK     Tmcbckd_RWRMASK(-Th)    -0.045   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.428ns (0.243ns logic, 0.185ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------

Paths for end point state_FSM_FFd1 (SLICE_X22Y110.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.471ns (requirement - (clock path skew + uncertainty - data path))
  Source:               state_FSM_FFd1 (FF)
  Destination:          state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.471ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         systemCLK rising at 0.000ns
  Destination Clock:    systemCLK rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: state_FSM_FFd1 to state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y110.AQ     Tcko                  0.234   state_FSM_FFd2
                                                       state_FSM_FFd1
    SLICE_X22Y110.A6     net (fanout=8)        0.040   state_FSM_FFd1
    SLICE_X22Y110.CLK    Tah         (-Th)    -0.197   state_FSM_FFd2
                                                       state_FSM_FFd1-In3
                                                       state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.471ns (0.431ns logic, 0.040ns route)
                                                       (91.5% logic, 8.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in =
        PERIOD TIMEGRP
        "RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in"
        TS_sys_clk_pin * 0.375 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.330ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: clock_generator/dcm_sp_inst/CLKFX
  Logical resource: clock_generator/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: clock_generator/clkfx
--------------------------------------------------------------------------------
Slack: 10.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 26.666ns
  Low pulse: 13.333ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clock_generator/dcm_sp_inst/CLKIN
  Logical resource: clock_generator/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clock_generator/clkin1
--------------------------------------------------------------------------------
Slack: 10.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 26.666ns
  High pulse: 13.333ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clock_generator/dcm_sp_inst/CLKIN
  Logical resource: clock_generator/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clock_generator/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0 = PERIOD     
    TIMEGRP         
"RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0"         
TS_sys_clk_pin * 6 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.499ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0 = PERIOD
        TIMEGRP
        "RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0"
        TS_sys_clk_pin * 6 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.167ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 1.499ns (667.111MHz) (Tmcbcper_PLLCLK)
  Physical resource: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: RAMRapper/u_memory_interface/c3_sysclk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_180 = PERIOD   
      TIMEGRP         
"RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_180"         
TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.499ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_180 = PERIOD
        TIMEGRP
        "RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_180"
        TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.167ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 1.499ns (667.111MHz) (Tmcbcper_PLLCLK)
  Physical resource: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: RAMRapper/u_memory_interface/c3_sysclk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock_generator_clkfx = PERIOD TIMEGRP 
"clock_generator_clkfx"         
TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in         
* 2.66666667 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 23628 paths analyzed, 1367 endpoints analyzed, 32 failing endpoints
 32 timing errors detected. (32 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.000ns.
--------------------------------------------------------------------------------

Paths for end point audio_input_sample_0 (SLICE_X24Y105.CE), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     -5.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ac/lrck_divider_7 (FF)
  Destination:          audio_input_sample_0 (FF)
  Requirement:          0.001ns
  Data Path Delay:      3.799ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.877ns (1.166 - 2.043)
  Source Clock:         AUD_XCK_OBUF rising at 337899.999ns
  Destination Clock:    clk_100MHz rising at 337900.000ns
  Clock Uncertainty:    0.472ns

  Clock Uncertainty:          0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.239ns

  Maximum Data Path at Slow Process Corner: ac/lrck_divider_7 to audio_input_sample_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y113.DQ     Tcko                  0.408   ac/lrck_divider<7>
                                                       ac/lrck_divider_7
    SLICE_X23Y111.C3     net (fanout=5)        0.705   ac/lrck_divider<7>
    SLICE_X23Y111.CMUX   Tilo                  0.313   N16
                                                       ac/sample_end<0><7>_SW0
    SLICE_X23Y111.A1     net (fanout=1)        0.603   N18
    SLICE_X23Y111.A      Tilo                  0.259   N16
                                                       ac/sample_end<0><7>
    SLICE_X23Y106.C5     net (fanout=6)        0.582   sample_end<0>
    SLICE_X23Y106.C      Tilo                  0.259   sample_end[1]_reduce_or_23_o
                                                       out1
    SLICE_X24Y105.CE     net (fanout=5)        0.355   sample_end[1]_reduce_or_23_o
    SLICE_X24Y105.CLK    Tceck                 0.315   audio_input_sample<12>
                                                       audio_input_sample_0
    -------------------------------------------------  ---------------------------
    Total                                      3.799ns (1.554ns logic, 2.245ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ac/lrck_divider_3 (FF)
  Destination:          audio_input_sample_0 (FF)
  Requirement:          0.001ns
  Data Path Delay:      3.711ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.878ns (1.166 - 2.044)
  Source Clock:         AUD_XCK_OBUF rising at 337899.999ns
  Destination Clock:    clk_100MHz rising at 337900.000ns
  Clock Uncertainty:    0.472ns

  Clock Uncertainty:          0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.239ns

  Maximum Data Path at Slow Process Corner: ac/lrck_divider_3 to audio_input_sample_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y112.DQ     Tcko                  0.408   ac/lrck_divider<3>
                                                       ac/lrck_divider_3
    SLICE_X23Y111.C1     net (fanout=3)        0.617   ac/lrck_divider<3>
    SLICE_X23Y111.CMUX   Tilo                  0.313   N16
                                                       ac/sample_end<0><7>_SW0
    SLICE_X23Y111.A1     net (fanout=1)        0.603   N18
    SLICE_X23Y111.A      Tilo                  0.259   N16
                                                       ac/sample_end<0><7>
    SLICE_X23Y106.C5     net (fanout=6)        0.582   sample_end<0>
    SLICE_X23Y106.C      Tilo                  0.259   sample_end[1]_reduce_or_23_o
                                                       out1
    SLICE_X24Y105.CE     net (fanout=5)        0.355   sample_end[1]_reduce_or_23_o
    SLICE_X24Y105.CLK    Tceck                 0.315   audio_input_sample<12>
                                                       audio_input_sample_0
    -------------------------------------------------  ---------------------------
    Total                                      3.711ns (1.554ns logic, 2.157ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.981ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ac/lrck_divider_0 (FF)
  Destination:          audio_input_sample_0 (FF)
  Requirement:          0.001ns
  Data Path Delay:      3.632ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.878ns (1.166 - 2.044)
  Source Clock:         AUD_XCK_OBUF rising at 337899.999ns
  Destination Clock:    clk_100MHz rising at 337900.000ns
  Clock Uncertainty:    0.472ns

  Clock Uncertainty:          0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.239ns

  Maximum Data Path at Slow Process Corner: ac/lrck_divider_0 to audio_input_sample_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y112.AQ     Tcko                  0.408   ac/lrck_divider<3>
                                                       ac/lrck_divider_0
    SLICE_X23Y111.C4     net (fanout=27)       0.538   ac/lrck_divider<0>
    SLICE_X23Y111.CMUX   Tilo                  0.313   N16
                                                       ac/sample_end<0><7>_SW0
    SLICE_X23Y111.A1     net (fanout=1)        0.603   N18
    SLICE_X23Y111.A      Tilo                  0.259   N16
                                                       ac/sample_end<0><7>
    SLICE_X23Y106.C5     net (fanout=6)        0.582   sample_end<0>
    SLICE_X23Y106.C      Tilo                  0.259   sample_end[1]_reduce_or_23_o
                                                       out1
    SLICE_X24Y105.CE     net (fanout=5)        0.355   sample_end[1]_reduce_or_23_o
    SLICE_X24Y105.CLK    Tceck                 0.315   audio_input_sample<12>
                                                       audio_input_sample_0
    -------------------------------------------------  ---------------------------
    Total                                      3.632ns (1.554ns logic, 2.078ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------

Paths for end point audio_input_sample_12 (SLICE_X24Y105.CE), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     -5.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ac/lrck_divider_7 (FF)
  Destination:          audio_input_sample_12 (FF)
  Requirement:          0.001ns
  Data Path Delay:      3.799ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.877ns (1.166 - 2.043)
  Source Clock:         AUD_XCK_OBUF rising at 337899.999ns
  Destination Clock:    clk_100MHz rising at 337900.000ns
  Clock Uncertainty:    0.472ns

  Clock Uncertainty:          0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.239ns

  Maximum Data Path at Slow Process Corner: ac/lrck_divider_7 to audio_input_sample_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y113.DQ     Tcko                  0.408   ac/lrck_divider<7>
                                                       ac/lrck_divider_7
    SLICE_X23Y111.C3     net (fanout=5)        0.705   ac/lrck_divider<7>
    SLICE_X23Y111.CMUX   Tilo                  0.313   N16
                                                       ac/sample_end<0><7>_SW0
    SLICE_X23Y111.A1     net (fanout=1)        0.603   N18
    SLICE_X23Y111.A      Tilo                  0.259   N16
                                                       ac/sample_end<0><7>
    SLICE_X23Y106.C5     net (fanout=6)        0.582   sample_end<0>
    SLICE_X23Y106.C      Tilo                  0.259   sample_end[1]_reduce_or_23_o
                                                       out1
    SLICE_X24Y105.CE     net (fanout=5)        0.355   sample_end[1]_reduce_or_23_o
    SLICE_X24Y105.CLK    Tceck                 0.315   audio_input_sample<12>
                                                       audio_input_sample_12
    -------------------------------------------------  ---------------------------
    Total                                      3.799ns (1.554ns logic, 2.245ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ac/lrck_divider_3 (FF)
  Destination:          audio_input_sample_12 (FF)
  Requirement:          0.001ns
  Data Path Delay:      3.711ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.878ns (1.166 - 2.044)
  Source Clock:         AUD_XCK_OBUF rising at 337899.999ns
  Destination Clock:    clk_100MHz rising at 337900.000ns
  Clock Uncertainty:    0.472ns

  Clock Uncertainty:          0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.239ns

  Maximum Data Path at Slow Process Corner: ac/lrck_divider_3 to audio_input_sample_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y112.DQ     Tcko                  0.408   ac/lrck_divider<3>
                                                       ac/lrck_divider_3
    SLICE_X23Y111.C1     net (fanout=3)        0.617   ac/lrck_divider<3>
    SLICE_X23Y111.CMUX   Tilo                  0.313   N16
                                                       ac/sample_end<0><7>_SW0
    SLICE_X23Y111.A1     net (fanout=1)        0.603   N18
    SLICE_X23Y111.A      Tilo                  0.259   N16
                                                       ac/sample_end<0><7>
    SLICE_X23Y106.C5     net (fanout=6)        0.582   sample_end<0>
    SLICE_X23Y106.C      Tilo                  0.259   sample_end[1]_reduce_or_23_o
                                                       out1
    SLICE_X24Y105.CE     net (fanout=5)        0.355   sample_end[1]_reduce_or_23_o
    SLICE_X24Y105.CLK    Tceck                 0.315   audio_input_sample<12>
                                                       audio_input_sample_12
    -------------------------------------------------  ---------------------------
    Total                                      3.711ns (1.554ns logic, 2.157ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.981ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ac/lrck_divider_0 (FF)
  Destination:          audio_input_sample_12 (FF)
  Requirement:          0.001ns
  Data Path Delay:      3.632ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.878ns (1.166 - 2.044)
  Source Clock:         AUD_XCK_OBUF rising at 337899.999ns
  Destination Clock:    clk_100MHz rising at 337900.000ns
  Clock Uncertainty:    0.472ns

  Clock Uncertainty:          0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.239ns

  Maximum Data Path at Slow Process Corner: ac/lrck_divider_0 to audio_input_sample_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y112.AQ     Tcko                  0.408   ac/lrck_divider<3>
                                                       ac/lrck_divider_0
    SLICE_X23Y111.C4     net (fanout=27)       0.538   ac/lrck_divider<0>
    SLICE_X23Y111.CMUX   Tilo                  0.313   N16
                                                       ac/sample_end<0><7>_SW0
    SLICE_X23Y111.A1     net (fanout=1)        0.603   N18
    SLICE_X23Y111.A      Tilo                  0.259   N16
                                                       ac/sample_end<0><7>
    SLICE_X23Y106.C5     net (fanout=6)        0.582   sample_end<0>
    SLICE_X23Y106.C      Tilo                  0.259   sample_end[1]_reduce_or_23_o
                                                       out1
    SLICE_X24Y105.CE     net (fanout=5)        0.355   sample_end[1]_reduce_or_23_o
    SLICE_X24Y105.CLK    Tceck                 0.315   audio_input_sample<12>
                                                       audio_input_sample_12
    -------------------------------------------------  ---------------------------
    Total                                      3.632ns (1.554ns logic, 2.078ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------

Paths for end point audio_input_sample_13 (SLICE_X24Y105.CE), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     -5.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ac/lrck_divider_7 (FF)
  Destination:          audio_input_sample_13 (FF)
  Requirement:          0.001ns
  Data Path Delay:      3.798ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.877ns (1.166 - 2.043)
  Source Clock:         AUD_XCK_OBUF rising at 337899.999ns
  Destination Clock:    clk_100MHz rising at 337900.000ns
  Clock Uncertainty:    0.472ns

  Clock Uncertainty:          0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.239ns

  Maximum Data Path at Slow Process Corner: ac/lrck_divider_7 to audio_input_sample_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y113.DQ     Tcko                  0.408   ac/lrck_divider<7>
                                                       ac/lrck_divider_7
    SLICE_X23Y111.C3     net (fanout=5)        0.705   ac/lrck_divider<7>
    SLICE_X23Y111.CMUX   Tilo                  0.313   N16
                                                       ac/sample_end<0><7>_SW0
    SLICE_X23Y111.A1     net (fanout=1)        0.603   N18
    SLICE_X23Y111.A      Tilo                  0.259   N16
                                                       ac/sample_end<0><7>
    SLICE_X23Y106.C5     net (fanout=6)        0.582   sample_end<0>
    SLICE_X23Y106.C      Tilo                  0.259   sample_end[1]_reduce_or_23_o
                                                       out1
    SLICE_X24Y105.CE     net (fanout=5)        0.355   sample_end[1]_reduce_or_23_o
    SLICE_X24Y105.CLK    Tceck                 0.314   audio_input_sample<12>
                                                       audio_input_sample_13
    -------------------------------------------------  ---------------------------
    Total                                      3.798ns (1.553ns logic, 2.245ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ac/lrck_divider_3 (FF)
  Destination:          audio_input_sample_13 (FF)
  Requirement:          0.001ns
  Data Path Delay:      3.710ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.878ns (1.166 - 2.044)
  Source Clock:         AUD_XCK_OBUF rising at 337899.999ns
  Destination Clock:    clk_100MHz rising at 337900.000ns
  Clock Uncertainty:    0.472ns

  Clock Uncertainty:          0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.239ns

  Maximum Data Path at Slow Process Corner: ac/lrck_divider_3 to audio_input_sample_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y112.DQ     Tcko                  0.408   ac/lrck_divider<3>
                                                       ac/lrck_divider_3
    SLICE_X23Y111.C1     net (fanout=3)        0.617   ac/lrck_divider<3>
    SLICE_X23Y111.CMUX   Tilo                  0.313   N16
                                                       ac/sample_end<0><7>_SW0
    SLICE_X23Y111.A1     net (fanout=1)        0.603   N18
    SLICE_X23Y111.A      Tilo                  0.259   N16
                                                       ac/sample_end<0><7>
    SLICE_X23Y106.C5     net (fanout=6)        0.582   sample_end<0>
    SLICE_X23Y106.C      Tilo                  0.259   sample_end[1]_reduce_or_23_o
                                                       out1
    SLICE_X24Y105.CE     net (fanout=5)        0.355   sample_end[1]_reduce_or_23_o
    SLICE_X24Y105.CLK    Tceck                 0.314   audio_input_sample<12>
                                                       audio_input_sample_13
    -------------------------------------------------  ---------------------------
    Total                                      3.710ns (1.553ns logic, 2.157ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.980ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ac/lrck_divider_0 (FF)
  Destination:          audio_input_sample_13 (FF)
  Requirement:          0.001ns
  Data Path Delay:      3.631ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.878ns (1.166 - 2.044)
  Source Clock:         AUD_XCK_OBUF rising at 337899.999ns
  Destination Clock:    clk_100MHz rising at 337900.000ns
  Clock Uncertainty:    0.472ns

  Clock Uncertainty:          0.472ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.239ns

  Maximum Data Path at Slow Process Corner: ac/lrck_divider_0 to audio_input_sample_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y112.AQ     Tcko                  0.408   ac/lrck_divider<3>
                                                       ac/lrck_divider_0
    SLICE_X23Y111.C4     net (fanout=27)       0.538   ac/lrck_divider<0>
    SLICE_X23Y111.CMUX   Tilo                  0.313   N16
                                                       ac/sample_end<0><7>_SW0
    SLICE_X23Y111.A1     net (fanout=1)        0.603   N18
    SLICE_X23Y111.A      Tilo                  0.259   N16
                                                       ac/sample_end<0><7>
    SLICE_X23Y106.C5     net (fanout=6)        0.582   sample_end<0>
    SLICE_X23Y106.C      Tilo                  0.259   sample_end[1]_reduce_or_23_o
                                                       out1
    SLICE_X24Y105.CE     net (fanout=5)        0.355   sample_end[1]_reduce_or_23_o
    SLICE_X24Y105.CLK    Tceck                 0.314   audio_input_sample<12>
                                                       audio_input_sample_13
    -------------------------------------------------  ---------------------------
    Total                                      3.631ns (1.553ns logic, 2.078ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock_generator_clkfx = PERIOD TIMEGRP "clock_generator_clkfx"
        TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in
        * 2.66666667 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point UART/receiver/data_width_loop[1].storage_srl (SLICE_X18Y15.DI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.246ns (requirement - (clock path skew + uncertainty - data path))
  Source:               UART/receiver/data1_flop (FF)
  Destination:          UART/receiver/data_width_loop[1].storage_srl (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.248ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.043 - 0.041)
  Source Clock:         clk_100MHz rising at 10.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: UART/receiver/data1_flop to UART/receiver/data_width_loop[1].storage_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y15.DQ      Tcko                  0.198   UART/receiver/UART_RX6_2
                                                       UART/receiver/data1_flop
    SLICE_X18Y15.DI      net (fanout=2)        0.017   UART/receiver/data<1>
    SLICE_X18Y15.CLK     Tdh         (-Th)    -0.033   UART/receiver/UART_RX6_5
                                                       UART/receiver/data_width_loop[1].storage_srl
    -------------------------------------------------  ---------------------------
    Total                                      0.248ns (0.231ns logic, 0.017ns route)
                                                       (93.1% logic, 6.9% route)

--------------------------------------------------------------------------------

Paths for end point UART/receiver/data_width_loop[7].storage_srl (SLICE_X18Y15.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.249ns (requirement - (clock path skew + uncertainty - data path))
  Source:               UART/receiver/data7_flop (FF)
  Destination:          UART/receiver/data_width_loop[7].storage_srl (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.251ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.043 - 0.041)
  Source Clock:         clk_100MHz rising at 10.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: UART/receiver/data7_flop to UART/receiver/data_width_loop[7].storage_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y15.AQ      Tcko                  0.198   UART/receiver/UART_RX6_2
                                                       UART/receiver/data7_flop
    SLICE_X18Y15.AI      net (fanout=2)        0.023   UART/receiver/data<7>
    SLICE_X18Y15.CLK     Tdh         (-Th)    -0.030   UART/receiver/UART_RX6_5
                                                       UART/receiver/data_width_loop[7].storage_srl
    -------------------------------------------------  ---------------------------
    Total                                      0.251ns (0.228ns logic, 0.023ns route)
                                                       (90.8% logic, 9.2% route)

--------------------------------------------------------------------------------

Paths for end point CPU/pblaze_rom/kcpsm6_rom_ll (RAMB16_X2Y16.ADDRA8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.266ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CPU/pblaze_cpu/address_loop[5].pc_flop (FF)
  Destination:          CPU/pblaze_rom/kcpsm6_rom_ll (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.270ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.077 - 0.073)
  Source Clock:         clk_100MHz rising at 10.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CPU/pblaze_cpu/address_loop[5].pc_flop to CPU/pblaze_rom/kcpsm6_rom_ll
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y34.BQ      Tcko                  0.200   CPU/pblaze_cpu/KCPSM6_PC1
                                                       CPU/pblaze_cpu/address_loop[5].pc_flop
    RAMB16_X2Y16.ADDRA8  net (fanout=6)        0.136   CPU/address<5>
    RAMB16_X2Y16.CLKA    Trckc_ADDRA (-Th)     0.066   CPU/pblaze_rom/kcpsm6_rom_ll
                                                       CPU/pblaze_rom/kcpsm6_rom_ll
    -------------------------------------------------  ---------------------------
    Total                                      0.270ns (0.134ns logic, 0.136ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock_generator_clkfx = PERIOD TIMEGRP "clock_generator_clkfx"
        TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in
        * 2.66666667 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: pll/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: pll/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y3.CLKIN2
  Clock network: pll/clkin1
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: pll/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: pll/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y3.CLKIN2
  Clock network: pll/clkin1
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: CPU/pblaze_rom/kcpsm6_rom_hh/CLKA
  Logical resource: CPU/pblaze_rom/kcpsm6_rom_hh/CLKA
  Location pin: RAMB16_X2Y18.CLKA
  Clock network: clk_100MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pll_clkout0 = PERIOD TIMEGRP "pll_clkout0" 
TS_clock_generator_clkfx * 0.5         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 409 paths analyzed, 195 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.650ns.
--------------------------------------------------------------------------------

Paths for end point av_config/control/sdat (SLICE_X45Y111.A3), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               av_config/control/data_5 (FF)
  Destination:          av_config/control/sdat (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.405ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.243 - 0.256)
  Source Clock:         main_clk rising at 0.000ns
  Destination Clock:    main_clk rising at 20.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: av_config/control/data_5 to av_config/control/sdat
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y98.BMUX    Tshcko                0.488   av_config/control/data<3>
                                                       av_config/control/data_5
    SLICE_X42Y98.C1      net (fanout=1)        0.815   av_config/control/data<5>
    SLICE_X42Y98.CMUX    Tilo                  0.343   av_config/control/Mmux_stage[4]_sdat_Mux_21_o_6_f7
                                                       av_config/control/Mmux_stage[4]_sdat_Mux_21_o_7
                                                       av_config/control/Mmux_stage[4]_sdat_Mux_21_o_6_f7
    SLICE_X44Y99.C2      net (fanout=1)        0.793   av_config/control/Mmux_stage[4]_sdat_Mux_21_o_6_f7
    SLICE_X44Y99.CMUX    Tilo                  0.361   av_config/control/data<12>
                                                       av_config/control/Mmux_stage[4]_sdat_Mux_21_o_3
                                                       av_config/control/Mmux_stage[4]_sdat_Mux_21_o_2_f7
    SLICE_X45Y111.A3     net (fanout=1)        1.283   av_config/control/stage[4]_sdat_Mux_21_o
    SLICE_X45Y111.CLK    Tas                   0.322   av_config/control/sdat
                                                       av_config/control/sdat_rstpot
                                                       av_config/control/sdat
    -------------------------------------------------  ---------------------------
    Total                                      4.405ns (1.514ns logic, 2.891ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.434ns (requirement - (data path - clock path skew + uncertainty))
  Source:               av_config/control/stage_0 (FF)
  Destination:          av_config/control/sdat (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.325ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.243 - 0.252)
  Source Clock:         main_clk rising at 0.000ns
  Destination Clock:    main_clk rising at 20.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: av_config/control/stage_0 to av_config/control/sdat
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y100.AQ     Tcko                  0.447   av_config/control/stage<4>
                                                       av_config/control/stage_0
    SLICE_X42Y98.C4      net (fanout=13)       0.776   av_config/control/stage<0>
    SLICE_X42Y98.CMUX    Tilo                  0.343   av_config/control/Mmux_stage[4]_sdat_Mux_21_o_6_f7
                                                       av_config/control/Mmux_stage[4]_sdat_Mux_21_o_7
                                                       av_config/control/Mmux_stage[4]_sdat_Mux_21_o_6_f7
    SLICE_X44Y99.C2      net (fanout=1)        0.793   av_config/control/Mmux_stage[4]_sdat_Mux_21_o_6_f7
    SLICE_X44Y99.CMUX    Tilo                  0.361   av_config/control/data<12>
                                                       av_config/control/Mmux_stage[4]_sdat_Mux_21_o_3
                                                       av_config/control/Mmux_stage[4]_sdat_Mux_21_o_2_f7
    SLICE_X45Y111.A3     net (fanout=1)        1.283   av_config/control/stage[4]_sdat_Mux_21_o
    SLICE_X45Y111.CLK    Tas                   0.322   av_config/control/sdat
                                                       av_config/control/sdat_rstpot
                                                       av_config/control/sdat
    -------------------------------------------------  ---------------------------
    Total                                      4.325ns (1.473ns logic, 2.852ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.513ns (requirement - (data path - clock path skew + uncertainty))
  Source:               av_config/control/data_7 (FF)
  Destination:          av_config/control/sdat (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.242ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.243 - 0.256)
  Source Clock:         main_clk rising at 0.000ns
  Destination Clock:    main_clk rising at 20.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: av_config/control/data_7 to av_config/control/sdat
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y98.DMUX    Tshcko                0.488   av_config/control/data<3>
                                                       av_config/control/data_7
    SLICE_X42Y98.D1      net (fanout=1)        0.657   av_config/control/data<7>
    SLICE_X42Y98.CMUX    Topdc                 0.338   av_config/control/Mmux_stage[4]_sdat_Mux_21_o_6_f7
                                                       av_config/control/Mmux_stage[4]_sdat_Mux_21_o_8
                                                       av_config/control/Mmux_stage[4]_sdat_Mux_21_o_6_f7
    SLICE_X44Y99.C2      net (fanout=1)        0.793   av_config/control/Mmux_stage[4]_sdat_Mux_21_o_6_f7
    SLICE_X44Y99.CMUX    Tilo                  0.361   av_config/control/data<12>
                                                       av_config/control/Mmux_stage[4]_sdat_Mux_21_o_3
                                                       av_config/control/Mmux_stage[4]_sdat_Mux_21_o_2_f7
    SLICE_X45Y111.A3     net (fanout=1)        1.283   av_config/control/stage[4]_sdat_Mux_21_o
    SLICE_X45Y111.CLK    Tas                   0.322   av_config/control/sdat
                                                       av_config/control/sdat_rstpot
                                                       av_config/control/sdat
    -------------------------------------------------  ---------------------------
    Total                                      4.242ns (1.509ns logic, 2.733ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Paths for end point av_config/lut_index_2 (SLICE_X45Y98.CE), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               av_config/control/acks_2 (FF)
  Destination:          av_config/lut_index_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.338ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.242 - 0.258)
  Source Clock:         main_clk rising at 0.000ns
  Destination Clock:    main_clk rising at 20.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: av_config/control/acks_2 to av_config/lut_index_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y111.DQ     Tcko                  0.391   av_config/control/acks<2>
                                                       av_config/control/acks_2
    SLICE_X45Y100.D1     net (fanout=2)        1.785   av_config/control/acks<2>
    SLICE_X45Y100.D      Tilo                  0.259   av_config/control_state_FSM_FFd2
                                                       av_config/control_state_FSM_FFd2-In1_SW0
    SLICE_X45Y100.C6     net (fanout=1)        0.118   N10
    SLICE_X45Y100.C      Tilo                  0.259   av_config/control_state_FSM_FFd2
                                                       av_config/control_state_FSM_FFd2-In1
    SLICE_X45Y98.D5      net (fanout=2)        0.404   av_config/control_state_FSM_FFd2-In1
    SLICE_X45Y98.D       Tilo                  0.259   av_config/lut_index<1>
                                                       av_config/_n0068_inv1
    SLICE_X45Y98.CE      net (fanout=1)        0.501   av_config/_n0068_inv
    SLICE_X45Y98.CLK     Tceck                 0.362   av_config/lut_index<1>
                                                       av_config/lut_index_2
    -------------------------------------------------  ---------------------------
    Total                                      4.338ns (1.530ns logic, 2.808ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               av_config/control/acks_0 (FF)
  Destination:          av_config/lut_index_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.061ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.242 - 0.258)
  Source Clock:         main_clk rising at 0.000ns
  Destination Clock:    main_clk rising at 20.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: av_config/control/acks_0 to av_config/lut_index_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y111.AQ     Tcko                  0.408   av_config/control/acks<1>
                                                       av_config/control/acks_0
    SLICE_X45Y100.D3     net (fanout=2)        1.491   av_config/control/acks<0>
    SLICE_X45Y100.D      Tilo                  0.259   av_config/control_state_FSM_FFd2
                                                       av_config/control_state_FSM_FFd2-In1_SW0
    SLICE_X45Y100.C6     net (fanout=1)        0.118   N10
    SLICE_X45Y100.C      Tilo                  0.259   av_config/control_state_FSM_FFd2
                                                       av_config/control_state_FSM_FFd2-In1
    SLICE_X45Y98.D5      net (fanout=2)        0.404   av_config/control_state_FSM_FFd2-In1
    SLICE_X45Y98.D       Tilo                  0.259   av_config/lut_index<1>
                                                       av_config/_n0068_inv1
    SLICE_X45Y98.CE      net (fanout=1)        0.501   av_config/_n0068_inv
    SLICE_X45Y98.CLK     Tceck                 0.362   av_config/lut_index<1>
                                                       av_config/lut_index_2
    -------------------------------------------------  ---------------------------
    Total                                      4.061ns (1.547ns logic, 2.514ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.792ns (requirement - (data path - clock path skew + uncertainty))
  Source:               av_config/control/acks_1 (FF)
  Destination:          av_config/lut_index_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.960ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.242 - 0.258)
  Source Clock:         main_clk rising at 0.000ns
  Destination Clock:    main_clk rising at 20.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: av_config/control/acks_1 to av_config/lut_index_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y111.CQ     Tcko                  0.408   av_config/control/acks<1>
                                                       av_config/control/acks_1
    SLICE_X45Y100.D5     net (fanout=3)        1.390   av_config/control/acks<1>
    SLICE_X45Y100.D      Tilo                  0.259   av_config/control_state_FSM_FFd2
                                                       av_config/control_state_FSM_FFd2-In1_SW0
    SLICE_X45Y100.C6     net (fanout=1)        0.118   N10
    SLICE_X45Y100.C      Tilo                  0.259   av_config/control_state_FSM_FFd2
                                                       av_config/control_state_FSM_FFd2-In1
    SLICE_X45Y98.D5      net (fanout=2)        0.404   av_config/control_state_FSM_FFd2-In1
    SLICE_X45Y98.D       Tilo                  0.259   av_config/lut_index<1>
                                                       av_config/_n0068_inv1
    SLICE_X45Y98.CE      net (fanout=1)        0.501   av_config/_n0068_inv
    SLICE_X45Y98.CLK     Tceck                 0.362   av_config/lut_index<1>
                                                       av_config/lut_index_2
    -------------------------------------------------  ---------------------------
    Total                                      3.960ns (1.547ns logic, 2.413ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Paths for end point av_config/lut_index_3 (SLICE_X45Y98.CE), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.415ns (requirement - (data path - clock path skew + uncertainty))
  Source:               av_config/control/acks_2 (FF)
  Destination:          av_config/lut_index_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.337ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.242 - 0.258)
  Source Clock:         main_clk rising at 0.000ns
  Destination Clock:    main_clk rising at 20.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: av_config/control/acks_2 to av_config/lut_index_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y111.DQ     Tcko                  0.391   av_config/control/acks<2>
                                                       av_config/control/acks_2
    SLICE_X45Y100.D1     net (fanout=2)        1.785   av_config/control/acks<2>
    SLICE_X45Y100.D      Tilo                  0.259   av_config/control_state_FSM_FFd2
                                                       av_config/control_state_FSM_FFd2-In1_SW0
    SLICE_X45Y100.C6     net (fanout=1)        0.118   N10
    SLICE_X45Y100.C      Tilo                  0.259   av_config/control_state_FSM_FFd2
                                                       av_config/control_state_FSM_FFd2-In1
    SLICE_X45Y98.D5      net (fanout=2)        0.404   av_config/control_state_FSM_FFd2-In1
    SLICE_X45Y98.D       Tilo                  0.259   av_config/lut_index<1>
                                                       av_config/_n0068_inv1
    SLICE_X45Y98.CE      net (fanout=1)        0.501   av_config/_n0068_inv
    SLICE_X45Y98.CLK     Tceck                 0.361   av_config/lut_index<1>
                                                       av_config/lut_index_3
    -------------------------------------------------  ---------------------------
    Total                                      4.337ns (1.529ns logic, 2.808ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.692ns (requirement - (data path - clock path skew + uncertainty))
  Source:               av_config/control/acks_0 (FF)
  Destination:          av_config/lut_index_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.060ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.242 - 0.258)
  Source Clock:         main_clk rising at 0.000ns
  Destination Clock:    main_clk rising at 20.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: av_config/control/acks_0 to av_config/lut_index_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y111.AQ     Tcko                  0.408   av_config/control/acks<1>
                                                       av_config/control/acks_0
    SLICE_X45Y100.D3     net (fanout=2)        1.491   av_config/control/acks<0>
    SLICE_X45Y100.D      Tilo                  0.259   av_config/control_state_FSM_FFd2
                                                       av_config/control_state_FSM_FFd2-In1_SW0
    SLICE_X45Y100.C6     net (fanout=1)        0.118   N10
    SLICE_X45Y100.C      Tilo                  0.259   av_config/control_state_FSM_FFd2
                                                       av_config/control_state_FSM_FFd2-In1
    SLICE_X45Y98.D5      net (fanout=2)        0.404   av_config/control_state_FSM_FFd2-In1
    SLICE_X45Y98.D       Tilo                  0.259   av_config/lut_index<1>
                                                       av_config/_n0068_inv1
    SLICE_X45Y98.CE      net (fanout=1)        0.501   av_config/_n0068_inv
    SLICE_X45Y98.CLK     Tceck                 0.361   av_config/lut_index<1>
                                                       av_config/lut_index_3
    -------------------------------------------------  ---------------------------
    Total                                      4.060ns (1.546ns logic, 2.514ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.793ns (requirement - (data path - clock path skew + uncertainty))
  Source:               av_config/control/acks_1 (FF)
  Destination:          av_config/lut_index_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.959ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.242 - 0.258)
  Source Clock:         main_clk rising at 0.000ns
  Destination Clock:    main_clk rising at 20.000ns
  Clock Uncertainty:    0.232ns

  Clock Uncertainty:          0.232ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.458ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: av_config/control/acks_1 to av_config/lut_index_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y111.CQ     Tcko                  0.408   av_config/control/acks<1>
                                                       av_config/control/acks_1
    SLICE_X45Y100.D5     net (fanout=3)        1.390   av_config/control/acks<1>
    SLICE_X45Y100.D      Tilo                  0.259   av_config/control_state_FSM_FFd2
                                                       av_config/control_state_FSM_FFd2-In1_SW0
    SLICE_X45Y100.C6     net (fanout=1)        0.118   N10
    SLICE_X45Y100.C      Tilo                  0.259   av_config/control_state_FSM_FFd2
                                                       av_config/control_state_FSM_FFd2-In1
    SLICE_X45Y98.D5      net (fanout=2)        0.404   av_config/control_state_FSM_FFd2-In1
    SLICE_X45Y98.D       Tilo                  0.259   av_config/lut_index<1>
                                                       av_config/_n0068_inv1
    SLICE_X45Y98.CE      net (fanout=1)        0.501   av_config/_n0068_inv
    SLICE_X45Y98.CLK     Tceck                 0.361   av_config/lut_index<1>
                                                       av_config/lut_index_3
    -------------------------------------------------  ---------------------------
    Total                                      3.959ns (1.546ns logic, 2.413ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_pll_clkout0 = PERIOD TIMEGRP "pll_clkout0" TS_clock_generator_clkfx * 0.5
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point av_config/control/data_3 (SLICE_X44Y98.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.370ns (requirement - (clock path skew + uncertainty - data path))
  Source:               av_config/i2c_start (FF)
  Destination:          av_config/control/data_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.376ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.043 - 0.037)
  Source Clock:         main_clk rising at 20.000ns
  Destination Clock:    main_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: av_config/i2c_start to av_config/control/data_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y100.BMUX   Tshcko                0.244   av_config/control_state_FSM_FFd2
                                                       av_config/i2c_start
    SLICE_X44Y98.CE      net (fanout=10)       0.240   av_config/i2c_start
    SLICE_X44Y98.CLK     Tckce       (-Th)     0.108   av_config/control/data<3>
                                                       av_config/control/data_3
    -------------------------------------------------  ---------------------------
    Total                                      0.376ns (0.136ns logic, 0.240ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------

Paths for end point av_config/control/data_2 (SLICE_X44Y98.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.374ns (requirement - (clock path skew + uncertainty - data path))
  Source:               av_config/i2c_start (FF)
  Destination:          av_config/control/data_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.380ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.043 - 0.037)
  Source Clock:         main_clk rising at 20.000ns
  Destination Clock:    main_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: av_config/i2c_start to av_config/control/data_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y100.BMUX   Tshcko                0.244   av_config/control_state_FSM_FFd2
                                                       av_config/i2c_start
    SLICE_X44Y98.CE      net (fanout=10)       0.240   av_config/i2c_start
    SLICE_X44Y98.CLK     Tckce       (-Th)     0.104   av_config/control/data<3>
                                                       av_config/control/data_2
    -------------------------------------------------  ---------------------------
    Total                                      0.380ns (0.140ns logic, 0.240ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Paths for end point av_config/control/data_1 (SLICE_X44Y98.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.376ns (requirement - (clock path skew + uncertainty - data path))
  Source:               av_config/i2c_start (FF)
  Destination:          av_config/control/data_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.382ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.043 - 0.037)
  Source Clock:         main_clk rising at 20.000ns
  Destination Clock:    main_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: av_config/i2c_start to av_config/control/data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y100.BMUX   Tshcko                0.244   av_config/control_state_FSM_FFd2
                                                       av_config/i2c_start
    SLICE_X44Y98.CE      net (fanout=10)       0.240   av_config/i2c_start
    SLICE_X44Y98.CLK     Tckce       (-Th)     0.102   av_config/control/data<3>
                                                       av_config/control/data_1
    -------------------------------------------------  ---------------------------
    Total                                      0.382ns (0.142ns logic, 0.240ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pll_clkout0 = PERIOD TIMEGRP "pll_clkout0" TS_clock_generator_clkfx * 0.5
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: pll/clkout1_buf/I0
  Logical resource: pll/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: pll/clkout0
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: av_config/control/acks<1>/CLK
  Logical resource: av_config/control/acks_0/CK
  Location pin: SLICE_X40Y111.CLK
  Clock network: main_clk
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: av_config/control/acks<1>/CLK
  Logical resource: av_config/control/acks_1/CK
  Location pin: SLICE_X40Y111.CLK
  Clock network: main_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_AUD_XCK_OBUF = PERIOD TIMEGRP "AUD_XCK_OBUF" 
TS_clock_generator_clkfx *         0.112903226 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1090 paths analyzed, 265 endpoints analyzed, 49 failing endpoints
 49 timing errors detected. (49 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 251.107ns.
--------------------------------------------------------------------------------

Paths for end point ac/shift_out_7 (SLICE_X3Y115.D6), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.736ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          ac/shift_out_7 (FF)
  Requirement:          0.946ns
  Data Path Delay:      7.663ns (Levels of Logic = 2)
  Clock Path Skew:      5.458ns (6.727 - 1.269)
  Source Clock:         systemCLK rising at 2033333.333ns
  Destination Clock:    AUD_XCK_OBUF rising at 2033334.279ns
  Clock Uncertainty:    0.477ns

  Clock Uncertainty:          0.477ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.273ns

  Maximum Data Path at Slow Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 to ac/shift_out_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P0RDDATA7   Tmcbcko_RDDATA        2.700   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    SLICE_X2Y114.D3      net (fanout=1)        4.159   RAMRapper/ram_rd_bus<7>
    SLICE_X2Y114.D       Tilo                  0.203   ac/shift_temp<7>
                                                       ac/Mmux_shift_temp[15]_audio_output[15]_mux_17_OUT141
    SLICE_X3Y115.D6      net (fanout=1)        0.279   ac/shift_temp[15]_audio_output[15]_mux_17_OUT<7>
    SLICE_X3Y115.CLK     Tas                   0.322   ac/shift_out<7>
                                                       ac/Mmux_shift_out[15]_shift_temp[15]_mux_26_OUT141
                                                       ac/shift_out_7
    -------------------------------------------------  ---------------------------
    Total                                      7.663ns (3.225ns logic, 4.438ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          ac/shift_out_7 (FF)
  Requirement:          0.946ns
  Data Path Delay:      7.146ns (Levels of Logic = 2)
  Clock Path Skew:      5.458ns (6.727 - 1.269)
  Source Clock:         systemCLK rising at 2033333.333ns
  Destination Clock:    AUD_XCK_OBUF rising at 2033334.279ns
  Clock Uncertainty:    0.477ns

  Clock Uncertainty:          0.477ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.273ns

  Maximum Data Path at Slow Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 to ac/shift_out_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P0RDDATA23  Tmcbcko_RDDATA        2.700   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    SLICE_X2Y114.D5      net (fanout=1)        3.642   RAMRapper/ram_rd_bus<23>
    SLICE_X2Y114.D       Tilo                  0.203   ac/shift_temp<7>
                                                       ac/Mmux_shift_temp[15]_audio_output[15]_mux_17_OUT141
    SLICE_X3Y115.D6      net (fanout=1)        0.279   ac/shift_temp[15]_audio_output[15]_mux_17_OUT<7>
    SLICE_X3Y115.CLK     Tas                   0.322   ac/shift_out<7>
                                                       ac/Mmux_shift_out[15]_shift_temp[15]_mux_26_OUT141
                                                       ac/shift_out_7
    -------------------------------------------------  ---------------------------
    Total                                      7.146ns (3.225ns logic, 3.921ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               address_0 (FF)
  Destination:          ac/shift_out_7 (FF)
  Requirement:          0.946ns
  Data Path Delay:      3.013ns (Levels of Logic = 2)
  Clock Path Skew:      2.988ns (3.722 - 0.734)
  Source Clock:         systemCLK rising at 2033333.333ns
  Destination Clock:    AUD_XCK_OBUF rising at 2033334.279ns
  Clock Uncertainty:    0.477ns

  Clock Uncertainty:          0.477ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.273ns

  Maximum Data Path at Fast Process Corner: address_0 to ac/shift_out_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y57.AQ       Tcko                  0.210   address<3>
                                                       address_0
    SLICE_X2Y114.D6      net (fanout=23)       2.288   address<0>
    SLICE_X2Y114.D       Tilo                  0.166   ac/shift_temp<7>
                                                       ac/Mmux_shift_temp[15]_audio_output[15]_mux_17_OUT141
    SLICE_X3Y115.D6      net (fanout=1)        0.113   ac/shift_temp[15]_audio_output[15]_mux_17_OUT<7>
    SLICE_X3Y115.CLK     Tas                   0.236   ac/shift_out<7>
                                                       ac/Mmux_shift_out[15]_shift_temp[15]_mux_26_OUT141
                                                       ac/shift_out_7
    -------------------------------------------------  ---------------------------
    Total                                      3.013ns (0.612ns logic, 2.401ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------

Paths for end point ac/shift_out_5 (SLICE_X3Y115.B5), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.717ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          ac/shift_out_5 (FF)
  Requirement:          0.946ns
  Data Path Delay:      7.644ns (Levels of Logic = 2)
  Clock Path Skew:      5.458ns (6.727 - 1.269)
  Source Clock:         systemCLK rising at 2033333.333ns
  Destination Clock:    AUD_XCK_OBUF rising at 2033334.279ns
  Clock Uncertainty:    0.477ns

  Clock Uncertainty:          0.477ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.273ns

  Maximum Data Path at Slow Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 to ac/shift_out_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P0RDDATA21  Tmcbcko_RDDATA        2.700   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    SLICE_X2Y114.B5      net (fanout=1)        4.067   RAMRapper/ram_rd_bus<21>
    SLICE_X2Y114.B       Tilo                  0.203   ac/shift_temp<7>
                                                       ac/Mmux_shift_temp[15]_audio_output[15]_mux_17_OUT121
    SLICE_X3Y115.B5      net (fanout=1)        0.352   ac/shift_temp[15]_audio_output[15]_mux_17_OUT<5>
    SLICE_X3Y115.CLK     Tas                   0.322   ac/shift_out<7>
                                                       ac/Mmux_shift_out[15]_shift_temp[15]_mux_26_OUT121
                                                       ac/shift_out_5
    -------------------------------------------------  ---------------------------
    Total                                      7.644ns (3.225ns logic, 4.419ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          ac/shift_out_5 (FF)
  Requirement:          0.946ns
  Data Path Delay:      7.157ns (Levels of Logic = 2)
  Clock Path Skew:      5.458ns (6.727 - 1.269)
  Source Clock:         systemCLK rising at 2033333.333ns
  Destination Clock:    AUD_XCK_OBUF rising at 2033334.279ns
  Clock Uncertainty:    0.477ns

  Clock Uncertainty:          0.477ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.273ns

  Maximum Data Path at Slow Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 to ac/shift_out_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P0RDDATA5   Tmcbcko_RDDATA        2.700   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    SLICE_X2Y114.B6      net (fanout=1)        3.580   RAMRapper/ram_rd_bus<5>
    SLICE_X2Y114.B       Tilo                  0.203   ac/shift_temp<7>
                                                       ac/Mmux_shift_temp[15]_audio_output[15]_mux_17_OUT121
    SLICE_X3Y115.B5      net (fanout=1)        0.352   ac/shift_temp[15]_audio_output[15]_mux_17_OUT<5>
    SLICE_X3Y115.CLK     Tas                   0.322   ac/shift_out<7>
                                                       ac/Mmux_shift_out[15]_shift_temp[15]_mux_26_OUT121
                                                       ac/shift_out_5
    -------------------------------------------------  ---------------------------
    Total                                      7.157ns (3.225ns logic, 3.932ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.249ns (requirement - (data path - clock path skew + uncertainty))
  Source:               address_0 (FF)
  Destination:          ac/shift_out_5 (FF)
  Requirement:          0.946ns
  Data Path Delay:      3.208ns (Levels of Logic = 2)
  Clock Path Skew:      2.988ns (3.722 - 0.734)
  Source Clock:         systemCLK rising at 2033333.333ns
  Destination Clock:    AUD_XCK_OBUF rising at 2033334.279ns
  Clock Uncertainty:    0.477ns

  Clock Uncertainty:          0.477ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.273ns

  Maximum Data Path at Fast Process Corner: address_0 to ac/shift_out_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y57.AQ       Tcko                  0.210   address<3>
                                                       address_0
    SLICE_X2Y114.B4      net (fanout=23)       2.430   address<0>
    SLICE_X2Y114.B       Tilo                  0.166   ac/shift_temp<7>
                                                       ac/Mmux_shift_temp[15]_audio_output[15]_mux_17_OUT121
    SLICE_X3Y115.B5      net (fanout=1)        0.166   ac/shift_temp[15]_audio_output[15]_mux_17_OUT<5>
    SLICE_X3Y115.CLK     Tas                   0.236   ac/shift_out<7>
                                                       ac/Mmux_shift_out[15]_shift_temp[15]_mux_26_OUT121
                                                       ac/shift_out_5
    -------------------------------------------------  ---------------------------
    Total                                      3.208ns (0.612ns logic, 2.596ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------

Paths for end point ac/shift_out_2 (SLICE_X0Y114.C5), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          ac/shift_out_2 (FF)
  Requirement:          0.946ns
  Data Path Delay:      7.578ns (Levels of Logic = 2)
  Clock Path Skew:      5.459ns (6.728 - 1.269)
  Source Clock:         systemCLK rising at 2033333.333ns
  Destination Clock:    AUD_XCK_OBUF rising at 2033334.279ns
  Clock Uncertainty:    0.477ns

  Clock Uncertainty:          0.477ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.273ns

  Maximum Data Path at Slow Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 to ac/shift_out_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P0RDDATA2   Tmcbcko_RDDATA        2.700   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    SLICE_X0Y113.C6      net (fanout=1)        3.983   RAMRapper/ram_rd_bus<2>
    SLICE_X0Y113.C       Tilo                  0.205   ac/shift_temp<3>
                                                       ac/Mmux_shift_temp[15]_audio_output[15]_mux_17_OUT91
    SLICE_X0Y114.C5      net (fanout=1)        0.349   ac/shift_temp[15]_audio_output[15]_mux_17_OUT<2>
    SLICE_X0Y114.CLK     Tas                   0.341   ac/shift_out<3>
                                                       ac/Mmux_shift_out[15]_shift_temp[15]_mux_26_OUT91
                                                       ac/shift_out_2
    -------------------------------------------------  ---------------------------
    Total                                      7.578ns (3.246ns logic, 4.332ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          ac/shift_out_2 (FF)
  Requirement:          0.946ns
  Data Path Delay:      7.205ns (Levels of Logic = 2)
  Clock Path Skew:      5.459ns (6.728 - 1.269)
  Source Clock:         systemCLK rising at 2033333.333ns
  Destination Clock:    AUD_XCK_OBUF rising at 2033334.279ns
  Clock Uncertainty:    0.477ns

  Clock Uncertainty:          0.477ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.273ns

  Maximum Data Path at Slow Process Corner: RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 to ac/shift_out_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P0RDDATA18  Tmcbcko_RDDATA        2.700   RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    SLICE_X0Y113.C4      net (fanout=1)        3.610   RAMRapper/ram_rd_bus<18>
    SLICE_X0Y113.C       Tilo                  0.205   ac/shift_temp<3>
                                                       ac/Mmux_shift_temp[15]_audio_output[15]_mux_17_OUT91
    SLICE_X0Y114.C5      net (fanout=1)        0.349   ac/shift_temp[15]_audio_output[15]_mux_17_OUT<2>
    SLICE_X0Y114.CLK     Tas                   0.341   ac/shift_out<3>
                                                       ac/Mmux_shift_out[15]_shift_temp[15]_mux_26_OUT91
                                                       ac/shift_out_2
    -------------------------------------------------  ---------------------------
    Total                                      7.205ns (3.246ns logic, 3.959ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               address_0 (FF)
  Destination:          ac/shift_out_2 (FF)
  Requirement:          0.946ns
  Data Path Delay:      3.304ns (Levels of Logic = 2)
  Clock Path Skew:      2.989ns (3.723 - 0.734)
  Source Clock:         systemCLK rising at 2033333.333ns
  Destination Clock:    AUD_XCK_OBUF rising at 2033334.279ns
  Clock Uncertainty:    0.477ns

  Clock Uncertainty:          0.477ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.273ns

  Maximum Data Path at Fast Process Corner: address_0 to ac/shift_out_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y57.AQ       Tcko                  0.210   address<3>
                                                       address_0
    SLICE_X0Y113.C1      net (fanout=23)       2.538   address<0>
    SLICE_X0Y113.C       Tilo                  0.151   ac/shift_temp<3>
                                                       ac/Mmux_shift_temp[15]_audio_output[15]_mux_17_OUT91
    SLICE_X0Y114.C5      net (fanout=1)        0.159   ac/shift_temp[15]_audio_output[15]_mux_17_OUT<2>
    SLICE_X0Y114.CLK     Tas                   0.246   ac/shift_out<3>
                                                       ac/Mmux_shift_out[15]_shift_temp[15]_mux_26_OUT91
                                                       ac/shift_out_2
    -------------------------------------------------  ---------------------------
    Total                                      3.304ns (0.607ns logic, 2.697ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_AUD_XCK_OBUF = PERIOD TIMEGRP "AUD_XCK_OBUF" TS_clock_generator_clkfx *
        0.112903226 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ac/shift_temp_0 (SLICE_X0Y113.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ac/shift_temp_0 (FF)
  Destination:          ac/shift_temp_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         AUD_XCK_OBUF rising at 88.571ns
  Destination Clock:    AUD_XCK_OBUF rising at 88.571ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ac/shift_temp_0 to ac/shift_temp_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y113.AQ      Tcko                  0.200   ac/shift_temp<3>
                                                       ac/shift_temp_0
    SLICE_X0Y113.A6      net (fanout=2)        0.022   ac/shift_temp<0>
    SLICE_X0Y113.CLK     Tah         (-Th)    -0.190   ac/shift_temp<3>
                                                       ac/Mmux_shift_temp[15]_audio_output[15]_mux_17_OUT17
                                                       ac/shift_temp_0
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point ac/shift_in_5 (SLICE_X25Y112.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ac/shift_in_4 (FF)
  Destination:          ac/shift_in_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         AUD_XCK_OBUF rising at 88.571ns
  Destination Clock:    AUD_XCK_OBUF rising at 88.571ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ac/shift_in_4 to ac/shift_in_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y112.CQ     Tcko                  0.198   ac/shift_in<15>
                                                       ac/shift_in_4
    SLICE_X25Y112.C5     net (fanout=2)        0.060   ac/shift_in<4>
    SLICE_X25Y112.CLK    Tah         (-Th)    -0.155   ac/shift_in<15>
                                                       ac/Mmux_shift_in[15]_shift_in[15]_mux_28_OUT121
                                                       ac/shift_in_5
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.353ns logic, 0.060ns route)
                                                       (85.5% logic, 14.5% route)

--------------------------------------------------------------------------------

Paths for end point ac/shift_in_14 (SLICE_X27Y112.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ac/shift_in_13 (FF)
  Destination:          ac/shift_in_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         AUD_XCK_OBUF rising at 88.571ns
  Destination Clock:    AUD_XCK_OBUF rising at 88.571ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ac/shift_in_13 to ac/shift_in_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y112.CQ     Tcko                  0.198   ac/shift_in<6>
                                                       ac/shift_in_13
    SLICE_X27Y112.C5     net (fanout=2)        0.060   ac/shift_in<13>
    SLICE_X27Y112.CLK    Tah         (-Th)    -0.155   ac/shift_in<6>
                                                       ac/Mmux_shift_in[15]_shift_in[15]_mux_28_OUT61
                                                       ac/shift_in_14
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.353ns logic, 0.060ns route)
                                                       (85.5% logic, 14.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_AUD_XCK_OBUF = PERIOD TIMEGRP "AUD_XCK_OBUF" TS_clock_generator_clkfx *
        0.112903226 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 88.141ns (period - min period limit)
  Period: 88.571ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: ac/lrck_divider<3>/CLK
  Logical resource: ac/lrck_divider_0/CK
  Location pin: SLICE_X24Y112.CLK
  Clock network: AUD_XCK_OBUF
--------------------------------------------------------------------------------
Slack: 88.141ns (period - min period limit)
  Period: 88.571ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: ac/lrck_divider<3>/CLK
  Logical resource: ac/lrck_divider_1/CK
  Location pin: SLICE_X24Y112.CLK
  Clock network: AUD_XCK_OBUF
--------------------------------------------------------------------------------
Slack: 88.141ns (period - min period limit)
  Period: 88.571ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: ac/lrck_divider<3>/CLK
  Logical resource: ac/lrck_divider_2/CK
  Location pin: SLICE_X24Y112.CLK
  Clock network: AUD_XCK_OBUF
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|  54873.630ns|            0|          136|            0|        51729|
| TS_RAMRapper_u_memory_interfac|     13.333ns|     10.102ns|          N/A|            0|            0|        24280|            0|
| e_memc3_infrastructure_inst_mc|             |             |             |             |             |             |             |
| b_drp_clk_bufg_in             |             |             |             |             |             |             |             |
| TS_RAMRapper_u_memory_interfac|     26.667ns| 146329.680ns|     75.602ns|           55|           81|         2322|        25127|
| e_memc3_infrastructure_inst_cl|             |             |             |             |             |             |             |
| k0_bufg_in                    |             |             |             |             |             |             |             |
|  TS_clock_generator_clkfx     |     10.000ns|      9.000ns|     28.351ns|           32|           49|        23628|         1499|
|   TS_pll_clkout0              |     20.000ns|      4.650ns|          N/A|            0|            0|          409|            0|
|   TS_AUD_XCK_OBUF             |     88.571ns|    251.107ns|          N/A|           49|            0|         1090|            0|
| TS_RAMRapper_u_memory_interfac|      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
| e_memc3_infrastructure_inst_cl|             |             |             |             |             |             |             |
| k_2x_0                        |             |             |             |             |             |             |             |
| TS_RAMRapper_u_memory_interfac|      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
| e_memc3_infrastructure_inst_cl|             |             |             |             |             |             |             |
| k_2x_180                      |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

3 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   11.400|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 136  Score: 643693  (Setup/Max: 643693, Hold: 0)

Constraints cover 51729 paths, 0 nets, and 4367 connections

Design statistics:
   Minimum period: 146329.688ns{1}   (Maximum frequency:   0.007MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Apr 30 16:17:13 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4647 MB



