# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Homework_4_Vivado.srcs/sim_1/new/RC5_Testbench_VHDL.vhd" \

# Do not sort compile order
nosort
