state depend statist time model voltag scale circuit abstract paper present novel statist state depend time model voltag scale vos logic circuit accur rapid find time distribut output bit model erron vos circuit repres error free circuit combin error injector case studi point dft unit employ propos model present compar hspice circuit simul accur match speedup gain keyword voltag scale time model propgag delay introduct advanc cmos technolog process voltag temperatur variat pvt factor affect system circuit reliabl practic excess margin protect pvt variat lead design system power ineffici fact intern technolog roadmap semiconductor itr indic tradeoff involv reliabl versus energi effici major challeng semiconductor industri reduc power consumpt voltag scale vos defin extend voltag scale rang typic error free region adopt effect energi effici system circuit advanc cmos technolog work present literatur util fault toler algorithm circuit tradeoff system reliabl versus energi effici main concept system allow error occur function densiti error sampl fig left method propos middl carlo mont simul hspice time psnr qualiti pictur fig hrs time min time time psnr psnr psnr hspice carlo mont propos diagram block dft point fig studi case diagram block fig dft erron model equival free error imag output imag freeinput error idft dft ptm http ptm model technolog predict oct sept confer intern ieee iccd design comput circuit logic arithmet model awar error fast khajeh amin kurdahi fadi eltawil ahm khairi muhammad zaynoun sami nov transact ieee system circuit integr design aid comput analysi time dynam statist base analysi path fals awar variat kim taewhan jung jongyoon april transact ieee system circuit integr design aid comput art state principl basic analysi time statist scheffer srivastava chopra blaauw piscataway press ieee iccad design aid comput confer intern proceed diagram decis ternari time behavior dynam circuit deme wan associ usenix system comput 