Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d4212678bd7c413c85b770d1abd7a5d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 7 for port daddr_in [C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_SpeakerVR_20210702/Cmod-A7_SpeakerVR_20210702.srcs/sources_1/new/FPGA_TOP.sv:53]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port di_in [C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_SpeakerVR_20210702/Cmod-A7_SpeakerVR_20210702.srcs/sources_1/new/FPGA_TOP.sv:56]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port dwe_in [C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_SpeakerVR_20210702/Cmod-A7_SpeakerVR_20210702.srcs/sources_1/new/FPGA_TOP.sv:57]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
