{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1517547649170 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.2 Build 602 07/19/2017 SJ Standard Edition " "Version 17.0.2 Build 602 07/19/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1517547649170 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 01 22:00:49 2018 " "Processing started: Thu Feb 01 22:00:49 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1517547649170 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547649170 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tutorial3 -c tutorial3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off tutorial3 -c tutorial3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547649170 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1517547655336 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1517547655336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/soc_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/soc_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soc_system-rtl " "Found design unit 1: soc_system-rtl" {  } { { "soc_system/synthesis/soc_system.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/soc_system.vhd" 84 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517547664554 ""} { "Info" "ISGN_ENTITY_NAME" "1 soc_system " "Found entity 1: soc_system" {  } { { "soc_system/synthesis/soc_system.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/soc_system.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517547664554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547664554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/soc_system_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/soc_system_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soc_system_rst_controller-rtl " "Found design unit 1: soc_system_rst_controller-rtl" {  } { { "soc_system/synthesis/soc_system_rst_controller.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/soc_system_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517547664555 ""} { "Info" "ISGN_ENTITY_NAME" "1 soc_system_rst_controller " "Found entity 1: soc_system_rst_controller" {  } { { "soc_system/synthesis/soc_system_rst_controller.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/soc_system_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517547664555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547664555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/soc_system_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/soc_system_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soc_system_rst_controller_001-rtl " "Found design unit 1: soc_system_rst_controller_001-rtl" {  } { { "soc_system/synthesis/soc_system_rst_controller_001.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/soc_system_rst_controller_001.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517547664557 ""} { "Info" "ISGN_ENTITY_NAME" "1 soc_system_rst_controller_001 " "Found entity 1: soc_system_rst_controller_001" {  } { { "soc_system/synthesis/soc_system_rst_controller_001.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/soc_system_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517547664557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547664557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517547664559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547664559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "soc_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517547664560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547664560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0 " "Found entity 1: soc_system_mm_interconnect_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517547664564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547664564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517547664566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547664566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517547664567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547664567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517547664569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547664569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517547664570 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517547664570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547664570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517547664572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547664572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517547664573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547664573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517547664574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547664574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517547664576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547664576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517547664577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547664577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517547664581 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517547664581 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517547664581 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517547664581 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517547664581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547664581 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1517547664585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517547664586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547664586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517547664588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547664588 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1517547664589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517547664589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547664589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517547664591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547664591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517547664593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547664593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517547664594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547664594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517547664595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547664595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517547664597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547664597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517547664599 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517547664599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547664599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517547664602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547664602 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1517547664603 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1517547664603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_002_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517547664604 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_002 " "Found entity 2: soc_system_mm_interconnect_0_router_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517547664604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547664604 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1517547664605 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1517547664605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517547664605 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router " "Found entity 2: soc_system_mm_interconnect_0_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517547664605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547664605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517547664607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547664607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517547664609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547664609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517547664611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547664611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517547664613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547664613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sysid_qsys_0 " "Found entity 1: soc_system_sysid_qsys_0" {  } { { "soc_system/synthesis/submodules/soc_system_sysid_qsys_0.v" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/soc_system_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517547664614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547664614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_red_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_red_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_red_leds " "Found entity 1: soc_system_red_leds" {  } { { "soc_system/synthesis/submodules/soc_system_red_leds.v" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/soc_system_red_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517547664616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547664616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/pwm.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/pwm.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm-logic " "Found design unit 1: pwm-logic" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517547664617 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517547664617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547664617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0 " "Found entity 1: soc_system_hps_0" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/soc_system_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517547664619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547664619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io " "Found entity 1: soc_system_hps_0_hps_io" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517547664620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547664620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517547664623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547664623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517547664628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547664628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517547664629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547664629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517547664635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547664635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517547664636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547664636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517547664637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547664637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517547664639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547664639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517547664641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547664641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517547664643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547664643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517547664645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547664645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517547664646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547664646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517547664648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547664648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517547664677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547664677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517547664678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547664678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517547664679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547664679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517547664681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547664681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517547664682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547664682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517547664684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547664684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517547664685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547664685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io_border " "Found entity 1: soc_system_hps_0_hps_io_border" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517547664687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547664687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_fpga_interfaces " "Found entity 1: soc_system_hps_0_fpga_interfaces" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517547664688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547664688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tutorial3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tutorial3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tutorial3-comps " "Found design unit 1: tutorial3-comps" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 126 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517547664690 ""} { "Info" "ISGN_ENTITY_NAME" "1 tutorial3 " "Found entity 1: tutorial3" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517547664690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547664690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file pwm.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm-logic " "Found design unit 1: pwm-logic" {  } { { "pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/pwm.vhdl" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517547664691 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/pwm.vhdl" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517547664691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547664691 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517547664694 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tutorial3 " "Elaborating entity \"tutorial3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1517547664790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system soc_system:u0 " "Elaborating entity \"soc_system\" for hierarchy \"soc_system:u0\"" {  } { { "tutorial3.vhd" "u0" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517547664794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0 soc_system:u0\|soc_system_hps_0:hps_0 " "Elaborating entity \"soc_system_hps_0\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\"" {  } { { "soc_system/synthesis/soc_system.vhd" "hps_0" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/soc_system.vhd" 471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517547664801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_fpga_interfaces soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"soc_system_hps_0_fpga_interfaces\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "fpga_interfaces" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/soc_system_hps_0.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517547664805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io " "Elaborating entity \"soc_system_hps_0_hps_io\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "hps_io" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/soc_system_hps_0.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517547664811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io_border soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border " "Elaborating entity \"soc_system_hps_0_hps_io_border\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "border" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517547664816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517547664820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "pll" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517547664825 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1517547664826 "|tutorial3|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1517547664826 "|tutorial3|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "p0" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517547664827 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547664832 "|tutorial3|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517547664833 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1517547664838 "|tutorial3|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1517547664838 "|tutorial3|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1517547664839 "|tutorial3|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1517547664839 "|tutorial3|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517547664840 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1517547664842 "|tutorial3|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1517547664842 "|tutorial3|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517547664844 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1517547664847 "|tutorial3|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1517547664847 "|tutorial3|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1517547664847 "|tutorial3|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1517547664847 "|tutorial3|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517547664848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517547664900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517547664913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517547664918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517547664925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517547664948 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517547664949 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517547664949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517547664949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517547664949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517547664949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517547664949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517547664949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517547664949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517547664949 ""}  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1517547664949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517547664984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547664984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517547664985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517547664989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517547664992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517547664995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517547665084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "c0" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517547665088 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1517547665094 "|tutorial3|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1517547665094 "|tutorial3|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1517547665094 "|tutorial3|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1517547665094 "|tutorial3|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1517547665094 "|tutorial3|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1517547665094 "|tutorial3|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "oct" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517547665096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "dll" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517547665099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm soc_system:u0\|pwm:pwm_gen_0 " "Elaborating entity \"pwm\" for hierarchy \"soc_system:u0\|pwm:pwm_gen_0\"" {  } { { "soc_system/synthesis/soc_system.vhd" "pwm_gen_0" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/soc_system.vhd" 582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517547665102 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "avalon_slave_writedata pwm.vhdl(64) " "VHDL Process Statement warning at pwm.vhdl(64): signal \"avalon_slave_writedata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1517547665103 "|tutorial3|soc_system:u0|pwm:pwm_gen_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_signed pwm.vhdl(65) " "VHDL Process Statement warning at pwm.vhdl(65): signal \"input_signed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1517547665103 "|tutorial3|soc_system:u0|pwm:pwm_gen_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_magnitude pwm.vhdl(66) " "VHDL Process Statement warning at pwm.vhdl(66): signal \"input_magnitude\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1517547665103 "|tutorial3|soc_system:u0|pwm:pwm_gen_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_signed pwm.vhdl(67) " "VHDL Process Statement warning at pwm.vhdl(67): signal \"input_signed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1517547665103 "|tutorial3|soc_system:u0|pwm:pwm_gen_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "input_signed pwm.vhdl(58) " "VHDL Process Statement warning at pwm.vhdl(58): inferring latch(es) for signal or variable \"input_signed\", which holds its previous value in one or more paths through the process" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1517547665103 "|tutorial3|soc_system:u0|pwm:pwm_gen_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "input_magnitude pwm.vhdl(58) " "VHDL Process Statement warning at pwm.vhdl(58): inferring latch(es) for signal or variable \"input_magnitude\", which holds its previous value in one or more paths through the process" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1517547665103 "|tutorial3|soc_system:u0|pwm:pwm_gen_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "half_duty_new pwm.vhdl(58) " "VHDL Process Statement warning at pwm.vhdl(58): inferring latch(es) for signal or variable \"half_duty_new\", which holds its previous value in one or more paths through the process" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1517547665103 "|tutorial3|soc_system:u0|pwm:pwm_gen_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dir pwm.vhdl(58) " "VHDL Process Statement warning at pwm.vhdl(58): inferring latch(es) for signal or variable \"dir\", which holds its previous value in one or more paths through the process" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1517547665103 "|tutorial3|soc_system:u0|pwm:pwm_gen_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir pwm.vhdl(58) " "Inferred latch for \"dir\" at pwm.vhdl(58)" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547665103 "|tutorial3|soc_system:u0|pwm:pwm_gen_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "half_duty_new\[0\] pwm.vhdl(58) " "Inferred latch for \"half_duty_new\[0\]\" at pwm.vhdl(58)" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547665103 "|tutorial3|soc_system:u0|pwm:pwm_gen_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "half_duty_new\[1\] pwm.vhdl(58) " "Inferred latch for \"half_duty_new\[1\]\" at pwm.vhdl(58)" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547665103 "|tutorial3|soc_system:u0|pwm:pwm_gen_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "half_duty_new\[2\] pwm.vhdl(58) " "Inferred latch for \"half_duty_new\[2\]\" at pwm.vhdl(58)" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547665103 "|tutorial3|soc_system:u0|pwm:pwm_gen_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "half_duty_new\[3\] pwm.vhdl(58) " "Inferred latch for \"half_duty_new\[3\]\" at pwm.vhdl(58)" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547665103 "|tutorial3|soc_system:u0|pwm:pwm_gen_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "half_duty_new\[4\] pwm.vhdl(58) " "Inferred latch for \"half_duty_new\[4\]\" at pwm.vhdl(58)" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547665104 "|tutorial3|soc_system:u0|pwm:pwm_gen_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "half_duty_new\[5\] pwm.vhdl(58) " "Inferred latch for \"half_duty_new\[5\]\" at pwm.vhdl(58)" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547665104 "|tutorial3|soc_system:u0|pwm:pwm_gen_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "half_duty_new\[6\] pwm.vhdl(58) " "Inferred latch for \"half_duty_new\[6\]\" at pwm.vhdl(58)" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547665104 "|tutorial3|soc_system:u0|pwm:pwm_gen_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "half_duty_new\[7\] pwm.vhdl(58) " "Inferred latch for \"half_duty_new\[7\]\" at pwm.vhdl(58)" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547665104 "|tutorial3|soc_system:u0|pwm:pwm_gen_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "half_duty_new\[8\] pwm.vhdl(58) " "Inferred latch for \"half_duty_new\[8\]\" at pwm.vhdl(58)" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547665104 "|tutorial3|soc_system:u0|pwm:pwm_gen_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_magnitude\[0\] pwm.vhdl(58) " "Inferred latch for \"input_magnitude\[0\]\" at pwm.vhdl(58)" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547665104 "|tutorial3|soc_system:u0|pwm:pwm_gen_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_magnitude\[1\] pwm.vhdl(58) " "Inferred latch for \"input_magnitude\[1\]\" at pwm.vhdl(58)" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547665104 "|tutorial3|soc_system:u0|pwm:pwm_gen_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_magnitude\[2\] pwm.vhdl(58) " "Inferred latch for \"input_magnitude\[2\]\" at pwm.vhdl(58)" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547665104 "|tutorial3|soc_system:u0|pwm:pwm_gen_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_magnitude\[3\] pwm.vhdl(58) " "Inferred latch for \"input_magnitude\[3\]\" at pwm.vhdl(58)" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547665104 "|tutorial3|soc_system:u0|pwm:pwm_gen_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_magnitude\[4\] pwm.vhdl(58) " "Inferred latch for \"input_magnitude\[4\]\" at pwm.vhdl(58)" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547665104 "|tutorial3|soc_system:u0|pwm:pwm_gen_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_magnitude\[5\] pwm.vhdl(58) " "Inferred latch for \"input_magnitude\[5\]\" at pwm.vhdl(58)" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547665104 "|tutorial3|soc_system:u0|pwm:pwm_gen_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_magnitude\[6\] pwm.vhdl(58) " "Inferred latch for \"input_magnitude\[6\]\" at pwm.vhdl(58)" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547665104 "|tutorial3|soc_system:u0|pwm:pwm_gen_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_magnitude\[7\] pwm.vhdl(58) " "Inferred latch for \"input_magnitude\[7\]\" at pwm.vhdl(58)" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547665104 "|tutorial3|soc_system:u0|pwm:pwm_gen_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_magnitude\[8\] pwm.vhdl(58) " "Inferred latch for \"input_magnitude\[8\]\" at pwm.vhdl(58)" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547665104 "|tutorial3|soc_system:u0|pwm:pwm_gen_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_magnitude\[9\] pwm.vhdl(58) " "Inferred latch for \"input_magnitude\[9\]\" at pwm.vhdl(58)" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547665104 "|tutorial3|soc_system:u0|pwm:pwm_gen_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_magnitude\[10\] pwm.vhdl(58) " "Inferred latch for \"input_magnitude\[10\]\" at pwm.vhdl(58)" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547665104 "|tutorial3|soc_system:u0|pwm:pwm_gen_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_magnitude\[11\] pwm.vhdl(58) " "Inferred latch for \"input_magnitude\[11\]\" at pwm.vhdl(58)" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547665104 "|tutorial3|soc_system:u0|pwm:pwm_gen_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_magnitude\[12\] pwm.vhdl(58) " "Inferred latch for \"input_magnitude\[12\]\" at pwm.vhdl(58)" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547665104 "|tutorial3|soc_system:u0|pwm:pwm_gen_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_magnitude\[13\] pwm.vhdl(58) " "Inferred latch for \"input_magnitude\[13\]\" at pwm.vhdl(58)" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547665104 "|tutorial3|soc_system:u0|pwm:pwm_gen_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_magnitude\[14\] pwm.vhdl(58) " "Inferred latch for \"input_magnitude\[14\]\" at pwm.vhdl(58)" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547665104 "|tutorial3|soc_system:u0|pwm:pwm_gen_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_magnitude\[15\] pwm.vhdl(58) " "Inferred latch for \"input_magnitude\[15\]\" at pwm.vhdl(58)" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547665104 "|tutorial3|soc_system:u0|pwm:pwm_gen_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_magnitude\[16\] pwm.vhdl(58) " "Inferred latch for \"input_magnitude\[16\]\" at pwm.vhdl(58)" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547665104 "|tutorial3|soc_system:u0|pwm:pwm_gen_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_magnitude\[17\] pwm.vhdl(58) " "Inferred latch for \"input_magnitude\[17\]\" at pwm.vhdl(58)" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547665104 "|tutorial3|soc_system:u0|pwm:pwm_gen_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_magnitude\[18\] pwm.vhdl(58) " "Inferred latch for \"input_magnitude\[18\]\" at pwm.vhdl(58)" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547665104 "|tutorial3|soc_system:u0|pwm:pwm_gen_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_magnitude\[19\] pwm.vhdl(58) " "Inferred latch for \"input_magnitude\[19\]\" at pwm.vhdl(58)" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547665104 "|tutorial3|soc_system:u0|pwm:pwm_gen_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_magnitude\[20\] pwm.vhdl(58) " "Inferred latch for \"input_magnitude\[20\]\" at pwm.vhdl(58)" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547665104 "|tutorial3|soc_system:u0|pwm:pwm_gen_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_magnitude\[21\] pwm.vhdl(58) " "Inferred latch for \"input_magnitude\[21\]\" at pwm.vhdl(58)" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547665104 "|tutorial3|soc_system:u0|pwm:pwm_gen_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_magnitude\[22\] pwm.vhdl(58) " "Inferred latch for \"input_magnitude\[22\]\" at pwm.vhdl(58)" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547665104 "|tutorial3|soc_system:u0|pwm:pwm_gen_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_magnitude\[23\] pwm.vhdl(58) " "Inferred latch for \"input_magnitude\[23\]\" at pwm.vhdl(58)" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547665105 "|tutorial3|soc_system:u0|pwm:pwm_gen_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_magnitude\[24\] pwm.vhdl(58) " "Inferred latch for \"input_magnitude\[24\]\" at pwm.vhdl(58)" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547665105 "|tutorial3|soc_system:u0|pwm:pwm_gen_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_magnitude\[25\] pwm.vhdl(58) " "Inferred latch for \"input_magnitude\[25\]\" at pwm.vhdl(58)" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547665105 "|tutorial3|soc_system:u0|pwm:pwm_gen_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_magnitude\[26\] pwm.vhdl(58) " "Inferred latch for \"input_magnitude\[26\]\" at pwm.vhdl(58)" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547665105 "|tutorial3|soc_system:u0|pwm:pwm_gen_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_magnitude\[27\] pwm.vhdl(58) " "Inferred latch for \"input_magnitude\[27\]\" at pwm.vhdl(58)" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547665105 "|tutorial3|soc_system:u0|pwm:pwm_gen_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_magnitude\[28\] pwm.vhdl(58) " "Inferred latch for \"input_magnitude\[28\]\" at pwm.vhdl(58)" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547665105 "|tutorial3|soc_system:u0|pwm:pwm_gen_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_magnitude\[29\] pwm.vhdl(58) " "Inferred latch for \"input_magnitude\[29\]\" at pwm.vhdl(58)" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547665105 "|tutorial3|soc_system:u0|pwm:pwm_gen_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_magnitude\[30\] pwm.vhdl(58) " "Inferred latch for \"input_magnitude\[30\]\" at pwm.vhdl(58)" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547665105 "|tutorial3|soc_system:u0|pwm:pwm_gen_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_magnitude\[31\] pwm.vhdl(58) " "Inferred latch for \"input_magnitude\[31\]\" at pwm.vhdl(58)" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547665105 "|tutorial3|soc_system:u0|pwm:pwm_gen_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_signed\[0\] pwm.vhdl(58) " "Inferred latch for \"input_signed\[0\]\" at pwm.vhdl(58)" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547665105 "|tutorial3|soc_system:u0|pwm:pwm_gen_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_signed\[1\] pwm.vhdl(58) " "Inferred latch for \"input_signed\[1\]\" at pwm.vhdl(58)" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547665105 "|tutorial3|soc_system:u0|pwm:pwm_gen_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_signed\[2\] pwm.vhdl(58) " "Inferred latch for \"input_signed\[2\]\" at pwm.vhdl(58)" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547665105 "|tutorial3|soc_system:u0|pwm:pwm_gen_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_signed\[3\] pwm.vhdl(58) " "Inferred latch for \"input_signed\[3\]\" at pwm.vhdl(58)" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547665105 "|tutorial3|soc_system:u0|pwm:pwm_gen_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_signed\[4\] pwm.vhdl(58) " "Inferred latch for \"input_signed\[4\]\" at pwm.vhdl(58)" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547665105 "|tutorial3|soc_system:u0|pwm:pwm_gen_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_signed\[5\] pwm.vhdl(58) " "Inferred latch for \"input_signed\[5\]\" at pwm.vhdl(58)" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547665105 "|tutorial3|soc_system:u0|pwm:pwm_gen_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_signed\[6\] pwm.vhdl(58) " "Inferred latch for \"input_signed\[6\]\" at pwm.vhdl(58)" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547665105 "|tutorial3|soc_system:u0|pwm:pwm_gen_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_signed\[7\] pwm.vhdl(58) " "Inferred latch for \"input_signed\[7\]\" at pwm.vhdl(58)" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547665105 "|tutorial3|soc_system:u0|pwm:pwm_gen_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_signed\[8\] pwm.vhdl(58) " "Inferred latch for \"input_signed\[8\]\" at pwm.vhdl(58)" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547665105 "|tutorial3|soc_system:u0|pwm:pwm_gen_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_signed\[9\] pwm.vhdl(58) " "Inferred latch for \"input_signed\[9\]\" at pwm.vhdl(58)" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547665105 "|tutorial3|soc_system:u0|pwm:pwm_gen_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_signed\[10\] pwm.vhdl(58) " "Inferred latch for \"input_signed\[10\]\" at pwm.vhdl(58)" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547665105 "|tutorial3|soc_system:u0|pwm:pwm_gen_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_signed\[11\] pwm.vhdl(58) " "Inferred latch for \"input_signed\[11\]\" at pwm.vhdl(58)" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547665105 "|tutorial3|soc_system:u0|pwm:pwm_gen_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_signed\[12\] pwm.vhdl(58) " "Inferred latch for \"input_signed\[12\]\" at pwm.vhdl(58)" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547665105 "|tutorial3|soc_system:u0|pwm:pwm_gen_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_signed\[13\] pwm.vhdl(58) " "Inferred latch for \"input_signed\[13\]\" at pwm.vhdl(58)" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547665105 "|tutorial3|soc_system:u0|pwm:pwm_gen_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_signed\[14\] pwm.vhdl(58) " "Inferred latch for \"input_signed\[14\]\" at pwm.vhdl(58)" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547665105 "|tutorial3|soc_system:u0|pwm:pwm_gen_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_signed\[15\] pwm.vhdl(58) " "Inferred latch for \"input_signed\[15\]\" at pwm.vhdl(58)" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547665105 "|tutorial3|soc_system:u0|pwm:pwm_gen_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_signed\[16\] pwm.vhdl(58) " "Inferred latch for \"input_signed\[16\]\" at pwm.vhdl(58)" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547665105 "|tutorial3|soc_system:u0|pwm:pwm_gen_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_signed\[17\] pwm.vhdl(58) " "Inferred latch for \"input_signed\[17\]\" at pwm.vhdl(58)" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547665105 "|tutorial3|soc_system:u0|pwm:pwm_gen_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_signed\[18\] pwm.vhdl(58) " "Inferred latch for \"input_signed\[18\]\" at pwm.vhdl(58)" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547665105 "|tutorial3|soc_system:u0|pwm:pwm_gen_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_signed\[19\] pwm.vhdl(58) " "Inferred latch for \"input_signed\[19\]\" at pwm.vhdl(58)" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547665105 "|tutorial3|soc_system:u0|pwm:pwm_gen_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_signed\[20\] pwm.vhdl(58) " "Inferred latch for \"input_signed\[20\]\" at pwm.vhdl(58)" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547665105 "|tutorial3|soc_system:u0|pwm:pwm_gen_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_signed\[21\] pwm.vhdl(58) " "Inferred latch for \"input_signed\[21\]\" at pwm.vhdl(58)" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547665105 "|tutorial3|soc_system:u0|pwm:pwm_gen_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_signed\[22\] pwm.vhdl(58) " "Inferred latch for \"input_signed\[22\]\" at pwm.vhdl(58)" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547665105 "|tutorial3|soc_system:u0|pwm:pwm_gen_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_signed\[23\] pwm.vhdl(58) " "Inferred latch for \"input_signed\[23\]\" at pwm.vhdl(58)" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547665106 "|tutorial3|soc_system:u0|pwm:pwm_gen_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_signed\[24\] pwm.vhdl(58) " "Inferred latch for \"input_signed\[24\]\" at pwm.vhdl(58)" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547665106 "|tutorial3|soc_system:u0|pwm:pwm_gen_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_signed\[25\] pwm.vhdl(58) " "Inferred latch for \"input_signed\[25\]\" at pwm.vhdl(58)" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547665106 "|tutorial3|soc_system:u0|pwm:pwm_gen_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_signed\[26\] pwm.vhdl(58) " "Inferred latch for \"input_signed\[26\]\" at pwm.vhdl(58)" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547665106 "|tutorial3|soc_system:u0|pwm:pwm_gen_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_signed\[27\] pwm.vhdl(58) " "Inferred latch for \"input_signed\[27\]\" at pwm.vhdl(58)" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547665106 "|tutorial3|soc_system:u0|pwm:pwm_gen_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_signed\[28\] pwm.vhdl(58) " "Inferred latch for \"input_signed\[28\]\" at pwm.vhdl(58)" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547665106 "|tutorial3|soc_system:u0|pwm:pwm_gen_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_signed\[29\] pwm.vhdl(58) " "Inferred latch for \"input_signed\[29\]\" at pwm.vhdl(58)" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547665106 "|tutorial3|soc_system:u0|pwm:pwm_gen_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_signed\[30\] pwm.vhdl(58) " "Inferred latch for \"input_signed\[30\]\" at pwm.vhdl(58)" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547665106 "|tutorial3|soc_system:u0|pwm:pwm_gen_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_signed\[31\] pwm.vhdl(58) " "Inferred latch for \"input_signed\[31\]\" at pwm.vhdl(58)" {  } { { "soc_system/synthesis/submodules/pwm.vhdl" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/pwm.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547665106 "|tutorial3|soc_system:u0|pwm:pwm_gen_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_red_leds soc_system:u0\|soc_system_red_leds:red_leds " "Elaborating entity \"soc_system_red_leds\" for hierarchy \"soc_system:u0\|soc_system_red_leds:red_leds\"" {  } { { "soc_system/synthesis/soc_system.vhd" "red_leds" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/soc_system.vhd" 592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517547665107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sysid_qsys_0 soc_system:u0\|soc_system_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"soc_system_sysid_qsys_0\" for hierarchy \"soc_system:u0\|soc_system_sysid_qsys_0:sysid_qsys_0\"" {  } { { "soc_system/synthesis/soc_system.vhd" "sysid_qsys_0" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/soc_system.vhd" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517547665109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"soc_system_mm_interconnect_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "soc_system/synthesis/soc_system.vhd" "mm_interconnect_0" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/soc_system.vhd" 612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517547665111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pwm_gen_0_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pwm_gen_0_avalon_slave_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "pwm_gen_0_avalon_slave_translator" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517547665128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:red_leds_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:red_leds_s1_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "red_leds_s1_translator" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517547665132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "hps_0_h2f_lw_axi_master_agent" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517547665135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517547665138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pwm_gen_0_avalon_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pwm_gen_0_avalon_slave_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "pwm_gen_0_avalon_slave_agent" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517547665141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pwm_gen_0_avalon_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pwm_gen_0_avalon_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517547665144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pwm_gen_0_avalon_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pwm_gen_0_avalon_slave_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "pwm_gen_0_avalon_slave_agent_rsp_fifo" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517547665148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pwm_gen_0_avalon_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pwm_gen_0_avalon_slave_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "pwm_gen_0_avalon_slave_agent_rdata_fifo" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 837 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517547665152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router " "Elaborating entity \"soc_system_mm_interconnect_0_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517547665165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517547665167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"soc_system_mm_interconnect_0_router_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_002" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517547665171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517547665173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "hps_0_h2f_lw_axi_master_wr_limiter" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517547665179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pwm_gen_0_avalon_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pwm_gen_0_avalon_slave_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "pwm_gen_0_avalon_slave_burst_adapter" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517547665184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pwm_gen_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pwm_gen_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517547665186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pwm_gen_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pwm_gen_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517547665190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pwm_gen_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pwm_gen_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517547665192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pwm_gen_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pwm_gen_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517547665194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pwm_gen_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pwm_gen_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517547665195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pwm_gen_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pwm_gen_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517547665197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517547665261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517547665265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517547665268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517547665270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517547665279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517547665283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517547665286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517547665288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517547665293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517547665295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_rst_controller soc_system:u0\|soc_system_rst_controller:rst_controller " "Elaborating entity \"soc_system_rst_controller\" for hierarchy \"soc_system:u0\|soc_system_rst_controller:rst_controller\"" {  } { { "soc_system/synthesis/soc_system.vhd" "rst_controller" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/soc_system.vhd" 664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517547665302 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req soc_system_rst_controller.vhd(55) " "VHDL Signal Declaration warning at soc_system_rst_controller.vhd(55): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "soc_system/synthesis/soc_system_rst_controller.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/soc_system_rst_controller.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1517547665303 "|tutorial3|soc_system:u0|soc_system_rst_controller:rst_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|soc_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|soc_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "soc_system/synthesis/soc_system_rst_controller.vhd" "rst_controller" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/soc_system_rst_controller.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517547665304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|soc_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517547665306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|soc_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517547665308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_rst_controller_001 soc_system:u0\|soc_system_rst_controller_001:rst_controller_001 " "Elaborating entity \"soc_system_rst_controller_001\" for hierarchy \"soc_system:u0\|soc_system_rst_controller_001:rst_controller_001\"" {  } { { "soc_system/synthesis/soc_system.vhd" "rst_controller_001" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/soc_system.vhd" 729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517547665309 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req soc_system_rst_controller_001.vhd(55) " "VHDL Signal Declaration warning at soc_system_rst_controller_001.vhd(55): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "soc_system/synthesis/soc_system_rst_controller_001.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/soc_system_rst_controller_001.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1517547665310 "|tutorial3|soc_system:u0|soc_system_rst_controller_001:rst_controller_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|soc_system_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|soc_system_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\"" {  } { { "soc_system/synthesis/soc_system_rst_controller_001.vhd" "rst_controller_001" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/soc_system/synthesis/soc_system_rst_controller_001.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517547665312 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "32 " "32 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1517547669060 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[28\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[28\]\" and its non-tri-state driver." {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 119 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1517547669136 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[35\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[35\]\" and its non-tri-state driver." {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 119 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1517547669136 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1517547669136 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1517547669137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1517547669137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1517547669137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1517547669137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1517547669137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1517547669137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1517547669137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1517547669137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1517547669137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1517547669137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1517547669137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1517547669137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1517547669137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1517547669137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1517547669137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1517547669137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1517547669137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1517547669137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1517547669137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1517547669137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1517547669137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1517547669137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1517547669137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1517547669137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1517547669137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1517547669137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1517547669137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1517547669137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1517547669137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1517547669137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1517547669137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1517547669137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1517547669137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1517547669137 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1517547669137 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1517547669631 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1517547669631 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1517547669631 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1517547669631 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1517547669631 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1517547669631 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1517547669631 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1517547669631 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1517547669631 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1517547669631 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1517547669631 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1517547669631 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1517547669631 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1517547669631 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1517547669631 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1517547669631 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1517547669631 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1517547669631 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1517547669631 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1517547669631 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1517547669631 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1517547669631 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1517547669631 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1517547669631 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1517547669631 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1517547669631 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1517547669631 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1517547669631 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1517547669631 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1517547669631 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1517547669631 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1517547669631 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1517547669631 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1517547669631 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1517547669631 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1517547669631 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1517547669631 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1517547669631 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1517547669631 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1517547669631 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_INT_N~synth " "Node \"HPS_ENET_INT_N~synth\"" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1517547669631 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_MDIO~synth " "Node \"HPS_ENET_MDIO~synth\"" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1517547669631 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 71 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1517547669631 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA_0~synth " "Node \"HPS_SD_DATA_0~synth\"" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1517547669631 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA_1~synth " "Node \"HPS_SD_DATA_1~synth\"" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1517547669631 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA_2~synth " "Node \"HPS_SD_DATA_2~synth\"" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 74 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1517547669631 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA_3~synth " "Node \"HPS_SD_DATA_3~synth\"" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1517547669631 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA_0~synth " "Node \"HPS_USB_DATA_0~synth\"" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1517547669631 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA_1~synth " "Node \"HPS_USB_DATA_1~synth\"" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 80 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1517547669631 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA_2~synth " "Node \"HPS_USB_DATA_2~synth\"" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1517547669631 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA_3~synth " "Node \"HPS_USB_DATA_3~synth\"" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1517547669631 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA_4~synth " "Node \"HPS_USB_DATA_4~synth\"" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1517547669631 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA_5~synth " "Node \"HPS_USB_DATA_5~synth\"" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 84 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1517547669631 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA_6~synth " "Node \"HPS_USB_DATA_6~synth\"" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1517547669631 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA_7~synth " "Node \"HPS_USB_DATA_7~synth\"" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 86 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1517547669631 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_CONV_USB_N~synth " "Node \"HPS_CONV_USB_N~synth\"" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 101 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1517547669631 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SCLK~synth " "Node \"HPS_I2C1_SCLK~synth\"" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 104 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1517547669631 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SDAT~synth " "Node \"HPS_I2C1_SDAT~synth\"" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 105 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1517547669631 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SCLK~synth " "Node \"HPS_I2C2_SCLK~synth\"" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 106 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1517547669631 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SDAT~synth " "Node \"HPS_I2C2_SDAT~synth\"" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 107 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1517547669631 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C_CONTROL~synth " "Node \"HPS_I2C_CONTROL~synth\"" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 108 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1517547669631 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_KEY_N~synth " "Node \"HPS_KEY_N~synth\"" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 111 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1517547669631 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LED~synth " "Node \"HPS_LED~synth\"" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 112 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1517547669631 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LTC_GPIO~synth " "Node \"HPS_LTC_GPIO~synth\"" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1517547669631 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GSENSOR_INT~synth " "Node \"HPS_GSENSOR_INT~synth\"" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 114 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1517547669631 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[28\]~synth " "Node \"GPIO_0\[28\]~synth\"" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1517547669631 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[35\]~synth " "Node \"GPIO_0\[35\]~synth\"" {  } { { "tutorial3.vhd" "" { Text "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/tutorial3.vhd" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1517547669631 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1517547669631 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517547669808 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "219 " "219 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1517547670421 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "soc_system_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"soc_system_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517547670632 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/output_files/tutorial3.map.smsg " "Generated suppressed messages file C:/Users/bofrim/Documents/DriveSystemTemp/DriveSystemTest/VHDL/tutorial3_restored/Tutorial3/output_files/tutorial3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517547671447 ""}
