set search_path [list . /home/cad/eda/SYNOPSYS/Fusion_Compiler_2022-SP2/fusioncompiler/U-2022.12-SP6/dw/syn_ver /home/cad/eda/SYNOPSYS/Fusion_Compiler_2022-SP2/fusioncompiler/U-2022.12-SP6/dw/sim_ver /home/cad/eda/SYNOPSYS/Fusion_Compiler_2022-SP2/fusioncompiler/U-2022.12-SP6/libraries/syn scripts design_data scripts design_data ] 
analyze -format verilog  "RISC_V/csr_data_mux_unit.v RISC_V/data_wr_mux_unit.v RISC_V/machine_counter_setup.v RISC_V/mcause_reg.v RISC_V/mepc_and_mscratch_reg.v RISC_V/mie_reg.v RISC_V/mip_reg.v RISC_V/misa_and_pre_data.v RISC_V/msrv32_bu.v RISC_V/msrv32_csr_file.v RISC_V/msrv32_dec.v RISC_V/msrv32_img.v RISC_V/msrv32_immediate_adder.v RISC_V/msrv32_instruction_decoder.v RISC_V/msrv32_integer_file.v RISC_V/msrv32_lu.v RISC_V/msrv32_machine_control.v RISC_V/msrv32_pc.v RISC_V/msrv32_reg_block_1.v RISC_V/msrv32_reg_block_2.v RISC_V/msrv32_store_unit.v RISC_V/msrv32_top.v RISC_V/msrv32_wb_mux_sel_unit.v RISC_V/mstatus_reg.v RISC_V/mtval_reg.v RISC_V/mtvec_reg.v RISC_V/wr_en_generator.v" 
C/home/WBPD04/JashtiG/VLSI_PD/Fusion_compiler_labs/FC_LABS_handsOn/Macro_projects/RISC
/home/WBPD04/JashtiG/VLSI_PD/Fusion_compiler_labs/FC_LABS_handsOn/Macro_projects/RISC/RISC_V/csr_data_mux_unit.v
csr_data_mux_unit
/home/WBPD04/JashtiG/VLSI_PD/Fusion_compiler_labs/FC_LABS_handsOn/Macro_projects/RISC/RISC_V/data_wr_mux_unit.v
data_wr_mux_unit
/home/WBPD04/JashtiG/VLSI_PD/Fusion_compiler_labs/FC_LABS_handsOn/Macro_projects/RISC/RISC_V/machine_counter_setup.v
machine_counter_setup
/home/WBPD04/JashtiG/VLSI_PD/Fusion_compiler_labs/FC_LABS_handsOn/Macro_projects/RISC/RISC_V/mcause_reg.v
mcause_reg
/home/WBPD04/JashtiG/VLSI_PD/Fusion_compiler_labs/FC_LABS_handsOn/Macro_projects/RISC/RISC_V/mepc_and_mscratch_reg.v
mepc_and_mscratch_reg
/home/WBPD04/JashtiG/VLSI_PD/Fusion_compiler_labs/FC_LABS_handsOn/Macro_projects/RISC/RISC_V/mie_reg.v
mie_reg
/home/WBPD04/JashtiG/VLSI_PD/Fusion_compiler_labs/FC_LABS_handsOn/Macro_projects/RISC/RISC_V/mip_reg.v
mip_reg
/home/WBPD04/JashtiG/VLSI_PD/Fusion_compiler_labs/FC_LABS_handsOn/Macro_projects/RISC/RISC_V/misa_and_pre_data.v
misa_and_pre_data
/home/WBPD04/JashtiG/VLSI_PD/Fusion_compiler_labs/FC_LABS_handsOn/Macro_projects/RISC/RISC_V/msrv32_bu.v
msrv32_bu
/home/WBPD04/JashtiG/VLSI_PD/Fusion_compiler_labs/FC_LABS_handsOn/Macro_projects/RISC/RISC_V/msrv32_csr_file.v
msrv32_csr_file
/home/WBPD04/JashtiG/VLSI_PD/Fusion_compiler_labs/FC_LABS_handsOn/Macro_projects/RISC/RISC_V/msrv32_dec.v
msrv32_dec
/home/WBPD04/JashtiG/VLSI_PD/Fusion_compiler_labs/FC_LABS_handsOn/Macro_projects/RISC/RISC_V/msrv32_img.v
msrv32_img
/home/WBPD04/JashtiG/VLSI_PD/Fusion_compiler_labs/FC_LABS_handsOn/Macro_projects/RISC/RISC_V/msrv32_immediate_adder.v
msrv32_immediate_adder
/home/WBPD04/JashtiG/VLSI_PD/Fusion_compiler_labs/FC_LABS_handsOn/Macro_projects/RISC/RISC_V/msrv32_instruction_decoder.v
msrv32_instruction_decoder
/home/WBPD04/JashtiG/VLSI_PD/Fusion_compiler_labs/FC_LABS_handsOn/Macro_projects/RISC/RISC_V/msrv32_integer_file.v
msrv32_integer_file
/home/WBPD04/JashtiG/VLSI_PD/Fusion_compiler_labs/FC_LABS_handsOn/Macro_projects/RISC/RISC_V/msrv32_lu.v
msrv32_lu
/home/WBPD04/JashtiG/VLSI_PD/Fusion_compiler_labs/FC_LABS_handsOn/Macro_projects/RISC/RISC_V/msrv32_machine_control.v
msrv32_machine_control
/home/WBPD04/JashtiG/VLSI_PD/Fusion_compiler_labs/FC_LABS_handsOn/Macro_projects/RISC/RISC_V/msrv32_pc.v
msrv32_pc
/home/WBPD04/JashtiG/VLSI_PD/Fusion_compiler_labs/FC_LABS_handsOn/Macro_projects/RISC/RISC_V/msrv32_reg_block_1.v
msrv32_reg_block_1
/home/WBPD04/JashtiG/VLSI_PD/Fusion_compiler_labs/FC_LABS_handsOn/Macro_projects/RISC/RISC_V/msrv32_reg_block_2.v
msrv32_reg_block_2
/home/WBPD04/JashtiG/VLSI_PD/Fusion_compiler_labs/FC_LABS_handsOn/Macro_projects/RISC/RISC_V/msrv32_store_unit.v
msrv32_store_unit
/home/WBPD04/JashtiG/VLSI_PD/Fusion_compiler_labs/FC_LABS_handsOn/Macro_projects/RISC/RISC_V/msrv32_top.v
msrv32_top
/home/WBPD04/JashtiG/VLSI_PD/Fusion_compiler_labs/FC_LABS_handsOn/Macro_projects/RISC/RISC_V/msrv32_wb_mux_sel_unit.v
msrv32_wb_mux_sel_unit
/home/WBPD04/JashtiG/VLSI_PD/Fusion_compiler_labs/FC_LABS_handsOn/Macro_projects/RISC/RISC_V/mstatus_reg.v
mstatus_reg
/home/WBPD04/JashtiG/VLSI_PD/Fusion_compiler_labs/FC_LABS_handsOn/Macro_projects/RISC/RISC_V/mtval_reg.v
mtval_reg
/home/WBPD04/JashtiG/VLSI_PD/Fusion_compiler_labs/FC_LABS_handsOn/Macro_projects/RISC/RISC_V/mtvec_reg.v
mtvec_reg
/home/WBPD04/JashtiG/VLSI_PD/Fusion_compiler_labs/FC_LABS_handsOn/Macro_projects/RISC/RISC_V/wr_en_generator.v
msrv32_wr_en_generator
elaborate msrv32_top
set_top_module msrv32_top
