Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Jun 16 13:00:07 2024
| Host         : LAPTOP-IJHTN70K running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7k160t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    28 |
|    Minimum number of control sets                        |    28 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   155 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    28 |
| >= 0 to < 4        |    16 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             112 |           50 |
| No           | No                    | Yes                    |              29 |           10 |
| No           | Yes                   | No                     |              26 |           15 |
| Yes          | No                    | No                     |              84 |           36 |
| Yes          | No                    | Yes                    |              22 |            9 |
| Yes          | Yes                   | No                     |               4 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+---------------------------------------+------------------------------------------+------------------+----------------+--------------+
|         Clock Signal         |             Enable Signal             |             Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------+---------------------------------------+------------------------------------------+------------------+----------------+--------------+
|  m0/update_xy0/m1/CLK        |                                       | m0/ballbounce0/ball_state_reg[1]_i_3_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG               | in0/buffer[6]_i_1_n_0                 |                                          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG               | in0/buffer[9]_i_1_n_0                 |                                          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG               | in0/buffer[8]_i_1_n_0                 |                                          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG               | in0/buffer[7]_i_1_n_0                 |                                          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG               | in0/buffer[5]_i_1_n_0                 |                                          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG               | in0/buffer[0]_i_1_n_0                 |                                          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG               | in0/buffer[2]_i_1_n_0                 |                                          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG               | in0/buffer[4]_i_1_n_0                 |                                          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG               | in0/buffer[3]_i_1_n_0                 |                                          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG               | in0/buffer[1]_i_1_n_0                 |                                          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG               | out1/M2/EN_i_1_n_0                    |                                          |                1 |              1 |         1.00 |
|  vga_display0/m0/E[0]        |                                       |                                          |                2 |              2 |         1.00 |
|  m0/update_xy0/m1/CLK        | m0/ballbounce0/p_1_in                 | m0/ballbounce0/ball_state_reg[1]_i_3_n_0 |                1 |              2 |         2.00 |
|  m0/update_xy0/E[0]          |                                       |                                          |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG               | out1/M2/state                         |                                          |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG               | in0/sampling                          | m0/update_xy0/Counter/rstn               |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG               |                                       | m0/update_xy0/Counter/rstn               |                4 |              6 |         1.50 |
|  clk_IBUF_BUFG               | out1/M2/shift_count[5]_i_1_n_0        |                                          |                2 |              6 |         3.00 |
|  count_reg[0]_i_2_n_0        | m0/update_xy0/x_calculated[9]_i_1_n_0 | m0/update_xy0/Counter/rstn               |                4 |             10 |         2.50 |
|  clkdiv_0[1]                 |                                       | vga_display0/m0/h_count[9]_i_1_n_0       |                4 |             10 |         2.50 |
|  clkdiv_0[1]                 | vga_display0/m0/v_count               | m0/update_xy0/Counter/rstn               |                4 |             10 |         2.50 |
|  clkdiv_0[1]                 |                                       | vga_display0/m0/rdn                      |                9 |             12 |         1.33 |
|  clkdiv_0[1]                 |                                       |                                          |               11 |             22 |         2.00 |
|  count_reg[0]_i_2_n_0        |                                       | m0/update_xy0/Counter/rstn               |                7 |             26 |         3.71 |
|  vga_display0/c0/out_BUFG[0] |                                       |                                          |               19 |             34 |         1.79 |
|  clk_IBUF_BUFG               |                                       |                                          |               17 |             52 |         3.06 |
|  clk_IBUF_BUFG               | out1/M2/buffer[63]_i_1_n_0            |                                          |               21 |             64 |         3.05 |
+------------------------------+---------------------------------------+------------------------------------------+------------------+----------------+--------------+


