// Seed: 3843360543
module module_0;
  wire id_2;
  wire id_3, id_4, id_5, id_6 = id_2, id_7;
  assign module_2.id_1 = 0;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  uwire id_5 = 1;
  module_0 modCall_1 ();
  uwire id_6, id_7 = id_5;
  wire  id_8 = 1;
endmodule
module module_2 (
    input wire id_0,
    input tri id_1,
    output supply0 id_2,
    input wire id_3,
    output tri id_4,
    input tri id_5,
    input tri1 id_6,
    input tri0 id_7,
    input tri0 id_8,
    output supply1 id_9,
    output wor id_10,
    input wand id_11,
    input uwire id_12,
    input uwire id_13,
    output tri id_14,
    input supply0 id_15,
    output tri0 id_16,
    input tri1 id_17,
    input uwire id_18,
    output uwire id_19,
    input tri0 id_20
);
  initial id_14 = (id_13);
  supply0 id_22, id_23 = 1;
  wire id_24;
  and primCall (
      id_10,
      id_11,
      id_12,
      id_13,
      id_15,
      id_17,
      id_18,
      id_20,
      id_22,
      id_23,
      id_24,
      id_3,
      id_5,
      id_6,
      id_7,
      id_8
  );
  module_0 modCall_1 ();
endmodule
