// Seed: 1624643230
`timescale 1ps / 1ps
module module_0 (
    inout id_0,
    input logic id_1,
    input id_2,
    output id_3
);
  logic id_4;
endmodule
