<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>FILTER_DS_x8_v3</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S01_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axis_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S01_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M01_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axis_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M01_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M02_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m02_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m02_axis_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m02_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m02_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m02_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M02_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M03_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m03_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m03_axis_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m03_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m03_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m03_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M03_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axi_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:description>s00_axi_aresetn</spirit:description>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_ACLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_ACLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axi_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m00_axis_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m01_axis_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M01_AXIS_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m02_axis_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m02_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M02_AXIS_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m03_axis_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m03_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M03_AXIS_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axis_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s01_axis_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S01_AXIS_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m00_axis_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_ACLK.ASSOCIATED_BUSIF">M00_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_ACLK.ASSOCIATED_RESET">m00_axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m01_axis_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M01_AXIS_ACLK.ASSOCIATED_BUSIF">M01_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M01_AXIS_ACLK.ASSOCIATED_RESET">m01_axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m02_axis_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m02_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M02_AXIS_ACLK.ASSOCIATED_BUSIF">M02_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M02_AXIS_ACLK.ASSOCIATED_RESET">m02_axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m03_axis_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m03_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M03_AXIS_ACLK.ASSOCIATED_BUSIF">M03_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M03_AXIS_ACLK.ASSOCIATED_RESET">m03_axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axis_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_ACLK.ASSOCIATED_BUSIF">S00_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_ACLK.ASSOCIATED_RESET">s00_axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s01_axis_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S01_AXIS_ACLK.ASSOCIATED_BUSIF">S01_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S01_AXIS_ACLK.ASSOCIATED_RESET">s01_axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>FILTER_DS_x8_v3_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>da0a79da</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>FILTER_DS_x8_v3_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>98631b50</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16c9933d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>c9b171f8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>45a2f450</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>s01_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S01_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axis_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S01_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M01_AXIS_TDATA_WIDTH&apos;)) - 1)">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axis_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M01_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m02_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m02_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m02_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M02_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m02_axis_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M02_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m02_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m02_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m02_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m03_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m03_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH&apos;)) - 1)">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m03_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M03_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m03_axis_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M03_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m03_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m03_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m03_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S01_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C S01 AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>AXI4Stream sink: Data Width</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S01_AXIS_TDATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="4" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="5" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M01_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C M01 AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M01_AXIS_TDATA_WIDTH" spirit:order="8" spirit:rangeType="long">16</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M02_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C M02 AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M02_AXIS_TDATA_WIDTH" spirit:order="10" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH" spirit:order="12" spirit:rangeType="long">16</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M03_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C M03 AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M03_AXIS_TDATA_WIDTH" spirit:order="14" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>AXI4Stream sink: Data Width</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH" spirit:order="16" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_af38333b</spirit:name>
      <spirit:enumeration>16</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/constraints.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/HBF_x8_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/iSection.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/dsSection.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/cSection.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/gcSection.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/castSection.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/CICDecimation.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/FILTER_DS_x8_AXI_LITE.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/FIRDecimInteg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/FIRDecimInteg_block.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/FilterCoef.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/FilterTapSystolicWvldin.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/subFilter.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/FilterBank.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/FIR_Decimation_HDL_Optimized.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/FilterCoef_block.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/FilterTapSystolicWvldin_block.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/subFilter_block.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/FilterBank_block.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/FIR_Decimation_HDL_Optimized_block.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/Stage_1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/hb0a.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/hb0b.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/hb0c.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/HBF_x8.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/vt_single_sync.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/FILTER_DS_x8_v3_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_aa27a3f4</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/HBF_x8_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/iSection.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/dsSection.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/cSection.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/gcSection.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/castSection.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/CICDecimation.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/FILTER_DS_x8_AXI_LITE.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/FIRDecimInteg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/FIRDecimInteg_block.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/FilterCoef.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/FilterTapSystolicWvldin.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/subFilter.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/FilterBank.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/FIR_Decimation_HDL_Optimized.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/FilterCoef_block.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/FilterTapSystolicWvldin_block.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/subFilter_block.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/FilterBank_block.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/FIR_Decimation_HDL_Optimized_block.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/Stage_1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/hb0a.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/hb0b.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/hb0c.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/HBF_x8.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/vt_single_sync.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/FILTER_DS_x8_v3_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/FILTER_DS_x8_v3_v1_0/data/FILTER_DS_x8_v3.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/FILTER_DS_x8_v3_v1_0/data/FILTER_DS_x8_v3.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/FILTER_DS_x8_v3_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/FILTER_DS_x8_v3_v1_0/src/FILTER_DS_x8_v3.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/FILTER_DS_x8_v3_v1_0/src/FILTER_DS_x8_v3.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/FILTER_DS_x8_v3_v1_0/src/FILTER_DS_x8_v3_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/FILTER_DS_x8_v3_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_c9b171f8</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S01_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C S01 AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>AXI4Stream sink: Data Width</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S01_AXIS_TDATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S01_AXIS_TDATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="4">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="5" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="6" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="7" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M01_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C M01 AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M01_AXIS_TDATA_WIDTH" spirit:choiceRef="choice_list_af38333b" spirit:order="8">16</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_M01_AXIS_TDATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M02_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C M02 AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M02_AXIS_TDATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="10">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_M02_AXIS_TDATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXIS_TDATA_WIDTH" spirit:choiceRef="choice_list_af38333b" spirit:order="12">16</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_M00_AXIS_TDATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M03_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C M03 AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M03_AXIS_TDATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="14">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_M03_AXIS_TDATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>AXI4Stream sink: Data Width</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXIS_TDATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="16">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXIS_TDATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">FILTER_DS_x8_v3_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynquplus</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>FILTER_DS_x8_v3_v1.0</xilinx:displayName>
      <xilinx:coreRevision>13</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2022-05-30T11:14:35Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3986355a_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5871697a_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@672f84f_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b804a60_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c768ee2_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7eb48a73_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a80515a_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67f67276_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53ceabcf_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54c30ff5_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21a810bf_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71b8e6e_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26518b69_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22796cdb_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@633d0074_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2eeceda1_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b36f622_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@303993f9_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51e797eb_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@526bb8f2_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25cda84d_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@643e6b05_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50baa09d_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@360ec996_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e41706_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20881920_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@609188a1_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dd03084_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e3ee678_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20d29b2d_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c3cfffc_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33536cfb_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40de860d_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@330a0644_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49e09f33_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6edd14a1_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dfeb03f_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4feb2e4e_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@784dc20a_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52095370_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c5a9c75_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66902a40_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cbdc8ac_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bf556a4_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@440d9289_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cf27fc5_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11c9c50_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76b621b0_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@307bea53_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77c04438_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28fe4e0a_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47db41b_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10380630_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11dcea4d_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@235ce72_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dafe977_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f763a25_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ea21676_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28f2a5b0_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45535aca_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79762bb8_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f8e619c_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14d4b407_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22bb5f94_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14ccf7f9_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10f2e932_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41115b4b_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a20f124_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19fcf2ce_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68667c40_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f2064cf_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bc59487_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@616ae66d_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67be5fbf_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@745a10bf_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@aa3105d_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61bf6c69_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ca4e14d_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6964b899_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d7c6d72_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40168836_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38c2a686_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f6b028c_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36ebe2e6_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@560484f9_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d40095b_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15c81fd8_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18375716_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16b0adc5_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66a854e4_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34933395_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fe04bae_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ed42462_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@112e30b7_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39892bb4_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b5c6296_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b6d31c6_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50fbc350_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42353645_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dc9c879_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@545d3cb6_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7003a602_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4622539c_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@275b12c5_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d95291d_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ee9d3e0_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fa5f78d_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6148b1f4_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53adc727_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55dfb079_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cc02657_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d0967cc_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d8111ab_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2888e71e_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c1eac74_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15ddff7c_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@475f35f7_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@757b8a6a_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21a8ce81_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@113fdd31_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56d16ad6_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b8dd347_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5efe8f75_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@259fdb9b_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72e9358_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@567b8f86_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47c308e7_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ea42c54_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1aa7a57b_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64ebb355_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b267582_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60989f5a_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54d89ca6_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@323c4623_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23000dc6_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d36eb1c_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4317a7dd_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40929973_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@155a9c2d_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@101b1bc9_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@344f7d76_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6eefaa40_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cc95b6_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fb1ed2e_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1184641f_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1787e66a_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b3953bd_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19643ba6_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a90cbe5_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ecf8fe1_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54c6015c_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25881e39_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61f91b31_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74da9ac2_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@312e4ca4_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d1816e9_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3619777f_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@249367c6_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@654d0aac_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58338ebe_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58ca4a34_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59ed17ab_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e568d7b_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@385a854a_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6853137b_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@175c73f0_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71bc07cc_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@225cef21_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ab0a5d9_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18e59966_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1684a0db_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1928f4d2_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b5414df_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@267a0e26_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35211db2_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9e59f09_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77988d9b_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b459267_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@346437df_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5117e732_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d7a9484_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c6d4d14_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64cb0897_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@635cd437_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15feb166_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53698403_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c17c9b6_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2476d06c_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f87adcd_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c06da03_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f056d09_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fe73a11_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49706bc3_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@577b1ebf_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20bacd0d_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dcc3f18_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70a949bf_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f703652_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d9421e4_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1890951_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e678a8a_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73428a9e_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bb045d5_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d5c8ea9_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cc2b63a_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2216186e_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f31330c_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a732ea6_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@287554f6_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b2df982_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3da406f2_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76a8cddf_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e2031f4_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58aee96a_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17b7c26a_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@596340_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@490a5a79_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29e2f757_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12cb69e2_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bc7e262_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f119098_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c1c95b_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d087477_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44933ac7_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37c60342_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@792520d0_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fe66f07_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@231b6b6f_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65ac9c43_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bac4c6f_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@550a66ba_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1df5f589_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2678e999_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d7d7cd9_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50382019_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_1/IP_REPO_SUB6_./FILTER_DS_x8_v3_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="003207de"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="0c3dcdae"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="f8017301"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="7b4b3bb0"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="750460a6"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
