# Compile of demultiplexor.v was successful.
# Compile of M_TWIDLE_14_B_0_25_v.v was successful.
# Compile of multiplexor.v was successful.
# Compile of top_module.v was successful.
# 4 compiles, 0 failed with no errors.
vsim -gui work.uart_vd_tb
# vsim -gui work.uart_vd_tb 
# Start time: 17:41:19 on Apr 10,2025
# Loading work.uart_vd_tb
# Loading work.top_module
# Loading work.uart_rx
# Loading work.INVERT_ADDR
# Loading work.PROCESS_O_DATA
# Loading work.uart_tx
# Loading work.uart_vd
# Loading work.MODIFY_FFT
# Loading work.add_multiplier_generator
# Loading work.MODIFY_CONTROL
# Loading work.shift_register
# Loading work.new_adress_genarator
# Loading work.out_addres_generator
# Loading work.INVERT
# Loading work.RAM
# Loading work.tw_factor_generator
# Loading work.demultiplexor
# Loading work.MODIFY_RADIX2
# Loading work.multiply
# Loading work.modifying_adder
# Loading work.multiplexor
# Loading work.M_TWIDLE_14_B_0_20_v
# ** Warning: (vsim-3017) D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/uart_vd_tb.v(15): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /uart_vd_tb/TOP_MODULE File: D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/top_module.v
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'key'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'dig'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'led'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'seg'.
add wave -position insertpoint  \
sim:/uart_vd_tb/TOP_MODULE/genblk1/MODIFY_FFT/ram_data_store/mem_Re \
sim:/uart_vd_tb/TOP_MODULE/genblk1/MODIFY_FFT/ram_data_store/mem_Im
run
# Compile of uart_vd_tb.v was successful.
restart
# Loading work.uart_vd_tb
# ** Warning: (vsim-3017) D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/uart_vd_tb.v(15): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /uart_vd_tb/TOP_MODULE File: D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/top_module.v
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'key'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'dig'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'led'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'seg'.
run
# Compile of uart_vd_tb.v was successful.
restart
# Loading work.uart_vd_tb
# ** Warning: (vsim-3017) D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/uart_vd_tb.v(15): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /uart_vd_tb/TOP_MODULE File: D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/top_module.v
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'key'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'dig'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'led'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'seg'.
run
# Compile of uart_vd_tb.v was successful.
restart
# Loading work.uart_vd_tb
# ** Warning: (vsim-3017) D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/uart_vd_tb.v(15): [TFMPC] - Too few port connections. Expected 8, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /uart_vd_tb/TOP_MODULE File: D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/top_module.v
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'key'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'dig'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'led'.
# ** Warning: (vsim-3722) D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/uart_vd_tb.v(15): [TFMPC] - Missing connection for port 'seg'.
run
# End time: 01:27:19 on Apr 11,2025, Elapsed time: 7:46:00
# Errors: 0, Warnings: 20
