Time resolution is 1 ps
XilinxAXIVIP: Found at Path: tb_seeg_top_axi.DUT.tb_seeg_top_i.axi_vip_0.inst
Note: Actual FIFO Depth = 4097
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 4097
Time: 0 ps  Iteration: 0
Note:  DEPTH = 4096 WIDTH = 9 C_RD_PRIM_WIDTH = 36 C_RD_PRIM_DEPTH = 1152 DEEP = 1 WIDE = 2
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 4097
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 4097
Time: 0 ps  Iteration: 0
Note:  DEPTH = 4096 WIDTH = 9 C_RD_PRIM_WIDTH = 36 C_RD_PRIM_DEPTH = 1152 DEEP = 1 WIDE = 2
Time: 0 ps  Iteration: 0
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb_seeg_top_axi.DUT.tb_seeg_top_i.seeg_top_0.inst.axis_data_fifo_seeg_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /tb_seeg_top_axi/DUT/tb_seeg_top_i/seeg_top_0/inst/axis_data_fifo_seeg_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial304_1228  Scope: tb_seeg_top_axi.DUT.tb_seeg_top_i.seeg_top_0.inst.axis_data_fifo_seeg_0.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: C:/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 508
Executing Axi4 End Of Simulation checks
INFO: xsimkernel Simulation Memory Usage: 29304 KB (Peak: 29304 KB), Simulation CPU Usage: 34374 ms
